<stg><name>encode</name>


<trans_list>

<trans id="1610" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1611" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1612" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1613" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1614" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1615" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1616" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1617" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1618" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1619" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1620" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1621" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1622" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1623" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1624" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1625" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1626" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1627" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1628" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1629" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1630" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1631" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1632" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1633" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1634" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1635" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1636" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1637" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1638" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1639" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1640" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1641" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1642" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1643" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1644" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1645" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1646" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1647" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1648" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1649" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1650" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1651" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1652" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1653" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1654" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1655" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1656" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1657" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1658" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1659" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1660" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1661" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1662" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1663" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1664" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1665" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1666" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1667" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1668" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1669" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1670" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1671" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1672" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1673" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1674" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1675" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1676" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1677" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1678" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1679" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1680" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1681" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1682" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1683" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1684" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1685" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1686" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1687" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1688" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1689" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1690" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1691" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1692" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1693" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1694" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1695" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1696" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1697" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1698" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1699" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1700" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1701" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1702" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1703" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1704" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1705" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1706" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="99" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
entry:43 %tqmf_load_11 = load i32 11

]]></Node>
<StgValue><ssdm name="tqmf_load_11"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
entry:52 %tqmf_load_14 = load i32 14

]]></Node>
<StgValue><ssdm name="tqmf_load_14"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16">
<![CDATA[
entry:148 %delay_dltx_load_2 = load i16 2

]]></Node>
<StgValue><ssdm name="delay_dltx_load_2"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:62 %delay_bph_load = load i32 0

]]></Node>
<StgValue><ssdm name="delay_bph_load"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:65 %delay_dhx_load = load i14 0

]]></Node>
<StgValue><ssdm name="delay_dhx_load"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:76 %delay_bph_load_2 = load i32 2

]]></Node>
<StgValue><ssdm name="delay_bph_load_2"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:79 %delay_dhx_load_2 = load i14 2

]]></Node>
<StgValue><ssdm name="delay_dhx_load_2"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="31" op_0_bw="31">
<![CDATA[
upzero.exit:110 %rh1_load = load i31 %rh1

]]></Node>
<StgValue><ssdm name="rh1_load"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="16">
<![CDATA[
upzero.exit:111 %ah1_load = load i16 %ah1

]]></Node>
<StgValue><ssdm name="ah1_load"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="31" op_0_bw="31">
<![CDATA[
upzero.exit:112 %rh2_load = load i31 %rh2

]]></Node>
<StgValue><ssdm name="rh2_load"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="15" op_0_bw="15">
<![CDATA[
upzero.exit:113 %ah2_load = load i15 %ah2

]]></Node>
<StgValue><ssdm name="ah2_load"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
upzero.exit:114 %pl_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rh1_load, i1 0

]]></Node>
<StgValue><ssdm name="pl_2"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="47" op_0_bw="32">
<![CDATA[
upzero.exit:115 %sext_ln600_3 = sext i32 %pl_2

]]></Node>
<StgValue><ssdm name="sext_ln600_3"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="47" op_0_bw="16">
<![CDATA[
upzero.exit:117 %sext_ln600_4 = sext i16 %ah1_load

]]></Node>
<StgValue><ssdm name="sext_ln600_4"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
upzero.exit:118 %mul_ln600_1 = mul i47 %sext_ln600_4, i47 %sext_ln600_3

]]></Node>
<StgValue><ssdm name="mul_ln600_1"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
upzero.exit:119 %pl2_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rh2_load, i1 0

]]></Node>
<StgValue><ssdm name="pl2_1"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="47" op_0_bw="32">
<![CDATA[
upzero.exit:120 %sext_ln600_5 = sext i32 %pl2_1

]]></Node>
<StgValue><ssdm name="sext_ln600_5"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="47" op_0_bw="15">
<![CDATA[
upzero.exit:122 %sext_ln604_3 = sext i15 %ah2_load

]]></Node>
<StgValue><ssdm name="sext_ln604_3"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
upzero.exit:123 %mul_ln604_1 = mul i47 %sext_ln604_3, i47 %sext_ln600_5

]]></Node>
<StgValue><ssdm name="mul_ln604_1"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="15" op_0_bw="15">
<![CDATA[
upzero.exit:131 %deth_load = load i15 %deth

]]></Node>
<StgValue><ssdm name="deth_load"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="25" op_0_bw="15">
<![CDATA[
upzero.exit:133 %zext_ln359_1 = zext i15 %deth_load

]]></Node>
<StgValue><ssdm name="zext_ln359_1"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
upzero.exit:134 %mul_ln359 = mul i25 %zext_ln359_1, i25 564

]]></Node>
<StgValue><ssdm name="mul_ln359"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0">
<![CDATA[
upzero.exit152:58 %store_ln391 = store i31 %rh1_load, i31 %rh2

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="122" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
entry:43 %tqmf_load_11 = load i32 11

]]></Node>
<StgValue><ssdm name="tqmf_load_11"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
entry:52 %tqmf_load_14 = load i32 14

]]></Node>
<StgValue><ssdm name="tqmf_load_14"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
entry:56 %tqmf_load_15 = load i32 15

]]></Node>
<StgValue><ssdm name="tqmf_load_15"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
entry:81 %tqmf_load_21 = load i32 21

]]></Node>
<StgValue><ssdm name="tqmf_load_21"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16">
<![CDATA[
entry:134 %delay_dltx_load = load i16 0

]]></Node>
<StgValue><ssdm name="delay_dltx_load"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16">
<![CDATA[
entry:148 %delay_dltx_load_2 = load i16 2

]]></Node>
<StgValue><ssdm name="delay_dltx_load_2"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16">
<![CDATA[
entry:162 %delay_dltx_load_4 = load i16 4

]]></Node>
<StgValue><ssdm name="delay_dltx_load_4"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:62 %delay_bph_load = load i32 0

]]></Node>
<StgValue><ssdm name="delay_bph_load"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:65 %delay_dhx_load = load i14 0

]]></Node>
<StgValue><ssdm name="delay_dhx_load"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:76 %delay_bph_load_2 = load i32 2

]]></Node>
<StgValue><ssdm name="delay_bph_load_2"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:79 %delay_dhx_load_2 = load i14 2

]]></Node>
<StgValue><ssdm name="delay_dhx_load_2"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:90 %delay_bph_load_4 = load i32 4

]]></Node>
<StgValue><ssdm name="delay_bph_load_4"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:93 %delay_dhx_load_4 = load i14 4

]]></Node>
<StgValue><ssdm name="delay_dhx_load_4"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:97 %delay_bph_load_5 = load i32 5

]]></Node>
<StgValue><ssdm name="delay_bph_load_5"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:100 %delay_dhx_load_5 = load i14 5

]]></Node>
<StgValue><ssdm name="delay_dhx_load_5"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
upzero.exit:118 %mul_ln600_1 = mul i47 %sext_ln600_4, i47 %sext_ln600_3

]]></Node>
<StgValue><ssdm name="mul_ln600_1"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
upzero.exit:123 %mul_ln604_1 = mul i47 %sext_ln604_3, i47 %sext_ln600_5

]]></Node>
<StgValue><ssdm name="mul_ln604_1"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
upzero.exit:134 %mul_ln359 = mul i25 %zext_ln359_1, i25 564

]]></Node>
<StgValue><ssdm name="mul_ln359"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="47" op_0_bw="32">
<![CDATA[
entry:44 %sext_ln267_7 = sext i32 %tqmf_load_11

]]></Node>
<StgValue><ssdm name="sext_ln267_7"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:45 %mul_ln267_4 = mul i47 %sext_ln267_7, i47 15504

]]></Node>
<StgValue><ssdm name="mul_ln267_4"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
entry:46 %tqmf_load_12 = load i32 12

]]></Node>
<StgValue><ssdm name="tqmf_load_12"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
entry:49 %tqmf_load_13 = load i32 13

]]></Node>
<StgValue><ssdm name="tqmf_load_13"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="45" op_0_bw="32">
<![CDATA[
entry:53 %sext_ln266_8 = sext i32 %tqmf_load_14

]]></Node>
<StgValue><ssdm name="sext_ln266_8"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry:54 %mul_ln266_3 = mul i45 %sext_ln266_8, i45 35184372085612

]]></Node>
<StgValue><ssdm name="mul_ln266_3"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
entry:56 %tqmf_load_15 = load i32 15

]]></Node>
<StgValue><ssdm name="tqmf_load_15"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
entry:81 %tqmf_load_21 = load i32 21

]]></Node>
<StgValue><ssdm name="tqmf_load_21"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:98 %store_ln276 = store i32 %tqmf_load_11, i32 13

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16">
<![CDATA[
entry:134 %delay_dltx_load = load i16 0

]]></Node>
<StgValue><ssdm name="delay_dltx_load"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16">
<![CDATA[
entry:141 %delay_dltx_load_1 = load i16 1

]]></Node>
<StgValue><ssdm name="delay_dltx_load_1"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16">
<![CDATA[
entry:162 %delay_dltx_load_4 = load i16 4

]]></Node>
<StgValue><ssdm name="delay_dltx_load_4"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16">
<![CDATA[
entry:169 %delay_dltx_load_5 = load i16 5

]]></Node>
<StgValue><ssdm name="delay_dltx_load_5"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="46" op_0_bw="32">
<![CDATA[
upzero.exit:64 %sext_ln587_5 = sext i32 %delay_bph_load

]]></Node>
<StgValue><ssdm name="sext_ln587_5"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="46" op_0_bw="14">
<![CDATA[
upzero.exit:67 %sext_ln587_7 = sext i14 %delay_dhx_load

]]></Node>
<StgValue><ssdm name="sext_ln587_7"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:68 %zl_2 = mul i46 %sext_ln587_7, i46 %sext_ln587_5

]]></Node>
<StgValue><ssdm name="zl_2"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:69 %delay_bph_load_1 = load i32 1

]]></Node>
<StgValue><ssdm name="delay_bph_load_1"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:72 %delay_dhx_load_1 = load i14 1

]]></Node>
<StgValue><ssdm name="delay_dhx_load_1"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="40" op_0_bw="32">
<![CDATA[
upzero.exit:77 %sext_ln589_24 = sext i32 %delay_bph_load_2

]]></Node>
<StgValue><ssdm name="sext_ln589_24"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="46" op_0_bw="32">
<![CDATA[
upzero.exit:78 %sext_ln589_25 = sext i32 %delay_bph_load_2

]]></Node>
<StgValue><ssdm name="sext_ln589_25"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="46" op_0_bw="14">
<![CDATA[
upzero.exit:81 %sext_ln589_27 = sext i14 %delay_dhx_load_2

]]></Node>
<StgValue><ssdm name="sext_ln589_27"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:82 %mul_ln589_6 = mul i46 %sext_ln589_27, i46 %sext_ln589_25

]]></Node>
<StgValue><ssdm name="mul_ln589_6"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:83 %delay_bph_load_3 = load i32 3

]]></Node>
<StgValue><ssdm name="delay_bph_load_3"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:86 %delay_dhx_load_3 = load i14 3

]]></Node>
<StgValue><ssdm name="delay_dhx_load_3"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:90 %delay_bph_load_4 = load i32 4

]]></Node>
<StgValue><ssdm name="delay_bph_load_4"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:93 %delay_dhx_load_4 = load i14 4

]]></Node>
<StgValue><ssdm name="delay_dhx_load_4"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:97 %delay_bph_load_5 = load i32 5

]]></Node>
<StgValue><ssdm name="delay_bph_load_5"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:100 %delay_dhx_load_5 = load i14 5

]]></Node>
<StgValue><ssdm name="delay_dhx_load_5"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
upzero.exit:118 %mul_ln600_1 = mul i47 %sext_ln600_4, i47 %sext_ln600_3

]]></Node>
<StgValue><ssdm name="mul_ln600_1"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
upzero.exit:123 %mul_ln604_1 = mul i47 %sext_ln604_3, i47 %sext_ln600_5

]]></Node>
<StgValue><ssdm name="mul_ln604_1"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
upzero.exit:183 %shl_ln672_8 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bph_load_2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln672_8"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
upzero.exit:184 %sub_ln672_8 = sub i40 %shl_ln672_8, i40 %sext_ln589_24

]]></Node>
<StgValue><ssdm name="sub_ln672_8"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:185 %wd3_10 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_8, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_10"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0">
<![CDATA[
upzero.exit152:4 %store_ln690 = store i14 %delay_dhx_load_2, i14 3

]]></Node>
<StgValue><ssdm name="store_ln690"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0">
<![CDATA[
upzero.exit152:6 %store_ln692 = store i14 %delay_dhx_load, i14 1

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="175" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
entry:34 %tqmf_load_8 = load i32 8

]]></Node>
<StgValue><ssdm name="tqmf_load_8"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
entry:37 %tqmf_load_9 = load i32 9

]]></Node>
<StgValue><ssdm name="tqmf_load_9"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:45 %mul_ln267_4 = mul i47 %sext_ln267_7, i47 15504

]]></Node>
<StgValue><ssdm name="mul_ln267_4"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
entry:46 %tqmf_load_12 = load i32 12

]]></Node>
<StgValue><ssdm name="tqmf_load_12"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
entry:49 %tqmf_load_13 = load i32 13

]]></Node>
<StgValue><ssdm name="tqmf_load_13"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry:54 %mul_ln266_3 = mul i45 %sext_ln266_8, i45 35184372085612

]]></Node>
<StgValue><ssdm name="mul_ln266_3"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="43" op_0_bw="32">
<![CDATA[
entry:57 %sext_ln267_10 = sext i32 %tqmf_load_15

]]></Node>
<StgValue><ssdm name="sext_ln267_10"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry:58 %mul_ln267_6 = mul i43 %sext_ln267_10, i43 8796093021368

]]></Node>
<StgValue><ssdm name="mul_ln267_6"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16">
<![CDATA[
entry:141 %delay_dltx_load_1 = load i16 1

]]></Node>
<StgValue><ssdm name="delay_dltx_load_1"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16">
<![CDATA[
entry:155 %delay_dltx_load_3 = load i16 3

]]></Node>
<StgValue><ssdm name="delay_dltx_load_3"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16">
<![CDATA[
entry:169 %delay_dltx_load_5 = load i16 5

]]></Node>
<StgValue><ssdm name="delay_dltx_load_5"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="15" op_0_bw="15">
<![CDATA[
entry:222 %detl_load = load i15 %detl

]]></Node>
<StgValue><ssdm name="detl_load"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="15">
<![CDATA[
entry:233 %zext_ln620_7 = zext i15 %detl_load

]]></Node>
<StgValue><ssdm name="zext_ln620_7"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:234 %mul_ln620 = mul i24 %zext_ln620_7, i24 280

]]></Node>
<StgValue><ssdm name="mul_ln620"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit:2 %store_ln688 = store i16 %delay_dltx_load_4, i16 5

]]></Node>
<StgValue><ssdm name="store_ln688"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit:4 %store_ln690 = store i16 %delay_dltx_load_2, i16 3

]]></Node>
<StgValue><ssdm name="store_ln690"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:68 %zl_2 = mul i46 %sext_ln587_7, i46 %sext_ln587_5

]]></Node>
<StgValue><ssdm name="zl_2"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:69 %delay_bph_load_1 = load i32 1

]]></Node>
<StgValue><ssdm name="delay_bph_load_1"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:72 %delay_dhx_load_1 = load i14 1

]]></Node>
<StgValue><ssdm name="delay_dhx_load_1"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:82 %mul_ln589_6 = mul i46 %sext_ln589_27, i46 %sext_ln589_25

]]></Node>
<StgValue><ssdm name="mul_ln589_6"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:83 %delay_bph_load_3 = load i32 3

]]></Node>
<StgValue><ssdm name="delay_bph_load_3"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="14" op_0_bw="14">
<![CDATA[
upzero.exit:86 %delay_dhx_load_3 = load i14 3

]]></Node>
<StgValue><ssdm name="delay_dhx_load_3"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="40" op_0_bw="32">
<![CDATA[
upzero.exit:91 %sext_ln589_32 = sext i32 %delay_bph_load_4

]]></Node>
<StgValue><ssdm name="sext_ln589_32"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="46" op_0_bw="32">
<![CDATA[
upzero.exit:92 %sext_ln589_33 = sext i32 %delay_bph_load_4

]]></Node>
<StgValue><ssdm name="sext_ln589_33"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="46" op_0_bw="14">
<![CDATA[
upzero.exit:95 %sext_ln589_35 = sext i14 %delay_dhx_load_4

]]></Node>
<StgValue><ssdm name="sext_ln589_35"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:96 %mul_ln589_8 = mul i46 %sext_ln589_35, i46 %sext_ln589_33

]]></Node>
<StgValue><ssdm name="mul_ln589_8"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="46" op_0_bw="32">
<![CDATA[
upzero.exit:99 %sext_ln589_37 = sext i32 %delay_bph_load_5

]]></Node>
<StgValue><ssdm name="sext_ln589_37"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="46" op_0_bw="14">
<![CDATA[
upzero.exit:102 %sext_ln589_39 = sext i14 %delay_dhx_load_5

]]></Node>
<StgValue><ssdm name="sext_ln589_39"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:103 %mul_ln589_9 = mul i46 %sext_ln589_39, i46 %sext_ln589_37

]]></Node>
<StgValue><ssdm name="mul_ln589_9"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
upzero.exit:118 %mul_ln600_1 = mul i47 %sext_ln600_4, i47 %sext_ln600_3

]]></Node>
<StgValue><ssdm name="mul_ln600_1"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
upzero.exit:123 %mul_ln604_1 = mul i47 %sext_ln604_3, i47 %sext_ln600_5

]]></Node>
<StgValue><ssdm name="mul_ln604_1"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
upzero.exit:189 %shl_ln672_s = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bph_load_4, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln672_s"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
upzero.exit:190 %sub_ln672_10 = sub i40 %shl_ln672_s, i40 %sext_ln589_32

]]></Node>
<StgValue><ssdm name="sub_ln672_10"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:191 %wd3_12 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_10, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_12"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0">
<![CDATA[
upzero.exit152:2 %store_ln688 = store i14 %delay_dhx_load_4, i14 5

]]></Node>
<StgValue><ssdm name="store_ln688"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="210" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
entry:11 %tqmf_load_2 = load i32 2

]]></Node>
<StgValue><ssdm name="tqmf_load_2"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
entry:24 %tqmf_load_5 = load i32 5

]]></Node>
<StgValue><ssdm name="tqmf_load_5"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
entry:34 %tqmf_load_8 = load i32 8

]]></Node>
<StgValue><ssdm name="tqmf_load_8"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
entry:37 %tqmf_load_9 = load i32 9

]]></Node>
<StgValue><ssdm name="tqmf_load_9"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:45 %mul_ln267_4 = mul i47 %sext_ln267_7, i47 15504

]]></Node>
<StgValue><ssdm name="mul_ln267_4"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="47" op_0_bw="32">
<![CDATA[
entry:47 %sext_ln266_7 = sext i32 %tqmf_load_12

]]></Node>
<StgValue><ssdm name="sext_ln266_7"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:48 %mul_ln266_2 = mul i47 %sext_ln266_7, i47 15504

]]></Node>
<StgValue><ssdm name="mul_ln266_2"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="45" op_0_bw="32">
<![CDATA[
entry:50 %sext_ln267_8 = sext i32 %tqmf_load_13

]]></Node>
<StgValue><ssdm name="sext_ln267_8"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry:51 %mul_ln267_5 = mul i45 %sext_ln267_8, i45 3804

]]></Node>
<StgValue><ssdm name="mul_ln267_5"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry:54 %mul_ln266_3 = mul i45 %sext_ln266_8, i45 35184372085612

]]></Node>
<StgValue><ssdm name="mul_ln266_3"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry:58 %mul_ln267_6 = mul i43 %sext_ln267_10, i43 8796093021368

]]></Node>
<StgValue><ssdm name="mul_ln267_6"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16">
<![CDATA[
entry:155 %delay_dltx_load_3 = load i16 3

]]></Node>
<StgValue><ssdm name="delay_dltx_load_3"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:234 %mul_ln620 = mul i24 %zext_ln620_7, i24 280

]]></Node>
<StgValue><ssdm name="mul_ln620"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="9" op_0_bw="9" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:235 %decis = partselect i9 @_ssdm_op_PartSelect.i9.i24.i32.i32, i24 %mul_ln620, i32 15, i32 23

]]></Node>
<StgValue><ssdm name="decis"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit:5 %store_ln691 = store i16 %delay_dltx_load_1, i16 2

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit:6 %store_ln692 = store i16 %delay_dltx_load, i16 1

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:68 %zl_2 = mul i46 %sext_ln587_7, i46 %sext_ln587_5

]]></Node>
<StgValue><ssdm name="zl_2"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="46" op_0_bw="32">
<![CDATA[
upzero.exit:71 %sext_ln589_21 = sext i32 %delay_bph_load_1

]]></Node>
<StgValue><ssdm name="sext_ln589_21"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="46" op_0_bw="14">
<![CDATA[
upzero.exit:74 %sext_ln589_23 = sext i14 %delay_dhx_load_1

]]></Node>
<StgValue><ssdm name="sext_ln589_23"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:75 %mul_ln589_5 = mul i46 %sext_ln589_23, i46 %sext_ln589_21

]]></Node>
<StgValue><ssdm name="mul_ln589_5"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:82 %mul_ln589_6 = mul i46 %sext_ln589_27, i46 %sext_ln589_25

]]></Node>
<StgValue><ssdm name="mul_ln589_6"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="40" op_0_bw="32">
<![CDATA[
upzero.exit:84 %sext_ln589_28 = sext i32 %delay_bph_load_3

]]></Node>
<StgValue><ssdm name="sext_ln589_28"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="46" op_0_bw="32">
<![CDATA[
upzero.exit:85 %sext_ln589_29 = sext i32 %delay_bph_load_3

]]></Node>
<StgValue><ssdm name="sext_ln589_29"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="46" op_0_bw="14">
<![CDATA[
upzero.exit:88 %sext_ln589_31 = sext i14 %delay_dhx_load_3

]]></Node>
<StgValue><ssdm name="sext_ln589_31"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:89 %mul_ln589_7 = mul i46 %sext_ln589_31, i46 %sext_ln589_29

]]></Node>
<StgValue><ssdm name="mul_ln589_7"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:96 %mul_ln589_8 = mul i46 %sext_ln589_35, i46 %sext_ln589_33

]]></Node>
<StgValue><ssdm name="mul_ln589_8"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:103 %mul_ln589_9 = mul i46 %sext_ln589_39, i46 %sext_ln589_37

]]></Node>
<StgValue><ssdm name="mul_ln589_9"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
upzero.exit:118 %mul_ln600_1 = mul i47 %sext_ln600_4, i47 %sext_ln600_3

]]></Node>
<StgValue><ssdm name="mul_ln600_1"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
upzero.exit:123 %mul_ln604_1 = mul i47 %sext_ln604_3, i47 %sext_ln600_5

]]></Node>
<StgValue><ssdm name="mul_ln604_1"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
upzero.exit:186 %shl_ln672_9 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bph_load_3, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln672_9"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
upzero.exit:187 %sub_ln672_9 = sub i40 %shl_ln672_9, i40 %sext_ln589_28

]]></Node>
<StgValue><ssdm name="sub_ln672_9"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:188 %wd3_11 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_9, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_11"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0">
<![CDATA[
upzero.exit152:3 %store_ln689 = store i14 %delay_dhx_load_3, i14 4

]]></Node>
<StgValue><ssdm name="store_ln689"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0">
<![CDATA[
upzero.exit152:5 %store_ln691 = store i14 %delay_dhx_load_1, i14 2

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %xin1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xin1

]]></Node>
<StgValue><ssdm name="xin1_read"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
entry:9 %tqmf_load_1 = load i32 1

]]></Node>
<StgValue><ssdm name="tqmf_load_1"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
entry:11 %tqmf_load_2 = load i32 2

]]></Node>
<StgValue><ssdm name="tqmf_load_2"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
entry:24 %tqmf_load_5 = load i32 5

]]></Node>
<StgValue><ssdm name="tqmf_load_5"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
entry:31 %tqmf_load_7 = load i32 7

]]></Node>
<StgValue><ssdm name="tqmf_load_7"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="42" op_0_bw="32">
<![CDATA[
entry:35 %sext_ln267_6 = sext i32 %tqmf_load_8

]]></Node>
<StgValue><ssdm name="sext_ln267_6"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:36 %mul_ln267_3 = mul i42 %sext_ln267_6, i42 4398046510264

]]></Node>
<StgValue><ssdm name="mul_ln267_3"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="44" op_0_bw="32">
<![CDATA[
entry:38 %sext_ln266_5 = sext i32 %tqmf_load_9

]]></Node>
<StgValue><ssdm name="sext_ln266_5"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:39 %mul_ln266 = mul i44 %sext_ln266_5, i44 17592186041196

]]></Node>
<StgValue><ssdm name="mul_ln266"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:45 %mul_ln267_4 = mul i47 %sext_ln267_7, i47 15504

]]></Node>
<StgValue><ssdm name="mul_ln267_4"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:48 %mul_ln266_2 = mul i47 %sext_ln266_7, i47 15504

]]></Node>
<StgValue><ssdm name="mul_ln266_2"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry:51 %mul_ln267_5 = mul i45 %sext_ln267_8, i45 3804

]]></Node>
<StgValue><ssdm name="mul_ln267_5"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry:54 %mul_ln266_3 = mul i45 %sext_ln266_8, i45 35184372085612

]]></Node>
<StgValue><ssdm name="mul_ln266_3"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry:58 %mul_ln267_6 = mul i43 %sext_ln267_10, i43 8796093021368

]]></Node>
<StgValue><ssdm name="mul_ln267_6"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:129 %store_ln277 = store i32 %xin1_read, i32 1

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit:3 %store_ln689 = store i16 %delay_dltx_load_3, i16 4

]]></Node>
<StgValue><ssdm name="store_ln689"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:68 %zl_2 = mul i46 %sext_ln587_7, i46 %sext_ln587_5

]]></Node>
<StgValue><ssdm name="zl_2"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:75 %mul_ln589_5 = mul i46 %sext_ln589_23, i46 %sext_ln589_21

]]></Node>
<StgValue><ssdm name="mul_ln589_5"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:82 %mul_ln589_6 = mul i46 %sext_ln589_27, i46 %sext_ln589_25

]]></Node>
<StgValue><ssdm name="mul_ln589_6"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:89 %mul_ln589_7 = mul i46 %sext_ln589_31, i46 %sext_ln589_29

]]></Node>
<StgValue><ssdm name="mul_ln589_7"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:96 %mul_ln589_8 = mul i46 %sext_ln589_35, i46 %sext_ln589_33

]]></Node>
<StgValue><ssdm name="mul_ln589_8"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:103 %mul_ln589_9 = mul i46 %sext_ln589_39, i46 %sext_ln589_37

]]></Node>
<StgValue><ssdm name="mul_ln589_9"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
upzero.exit:124 %pl_3 = add i47 %mul_ln604_1, i47 %mul_ln600_1

]]></Node>
<StgValue><ssdm name="pl_3"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:125 %trunc_ln605_1 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_3, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="trunc_ln605_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="268" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
entry:9 %tqmf_load_1 = load i32 1

]]></Node>
<StgValue><ssdm name="tqmf_load_1"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="43" op_0_bw="32">
<![CDATA[
entry:25 %sext_ln267_3 = sext i32 %tqmf_load_5

]]></Node>
<StgValue><ssdm name="sext_ln267_3"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry:26 %mul_ln267_1 = mul i43 %sext_ln267_3, i43 8796093021584

]]></Node>
<StgValue><ssdm name="mul_ln267_1"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
entry:31 %tqmf_load_7 = load i32 7

]]></Node>
<StgValue><ssdm name="tqmf_load_7"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:36 %mul_ln267_3 = mul i42 %sext_ln267_6, i42 4398046510264

]]></Node>
<StgValue><ssdm name="mul_ln267_3"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:39 %mul_ln266 = mul i44 %sext_ln266_5, i44 17592186041196

]]></Node>
<StgValue><ssdm name="mul_ln266"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
entry:40 %tqmf_load_10 = load i32 10

]]></Node>
<StgValue><ssdm name="tqmf_load_10"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:45 %mul_ln267_4 = mul i47 %sext_ln267_7, i47 15504

]]></Node>
<StgValue><ssdm name="mul_ln267_4"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:48 %mul_ln266_2 = mul i47 %sext_ln266_7, i47 15504

]]></Node>
<StgValue><ssdm name="mul_ln266_2"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry:51 %mul_ln267_5 = mul i45 %sext_ln267_8, i45 3804

]]></Node>
<StgValue><ssdm name="mul_ln267_5"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry:54 %mul_ln266_3 = mul i45 %sext_ln266_8, i45 35184372085612

]]></Node>
<StgValue><ssdm name="mul_ln266_3"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry:58 %mul_ln267_6 = mul i43 %sext_ln267_10, i43 8796093021368

]]></Node>
<StgValue><ssdm name="mul_ln267_6"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
entry:86 %tqmf_load_22 = load i32 22

]]></Node>
<StgValue><ssdm name="tqmf_load_22"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:101 %store_ln276 = store i32 %tqmf_load_8, i32 10

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
entry:131 %delay_bpl_load = load i32 0

]]></Node>
<StgValue><ssdm name="delay_bpl_load"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
entry:145 %delay_bpl_load_2 = load i32 2

]]></Node>
<StgValue><ssdm name="delay_bpl_load_2"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:68 %zl_2 = mul i46 %sext_ln587_7, i46 %sext_ln587_5

]]></Node>
<StgValue><ssdm name="zl_2"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:75 %mul_ln589_5 = mul i46 %sext_ln589_23, i46 %sext_ln589_21

]]></Node>
<StgValue><ssdm name="mul_ln589_5"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:82 %mul_ln589_6 = mul i46 %sext_ln589_27, i46 %sext_ln589_25

]]></Node>
<StgValue><ssdm name="mul_ln589_6"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:89 %mul_ln589_7 = mul i46 %sext_ln589_31, i46 %sext_ln589_29

]]></Node>
<StgValue><ssdm name="mul_ln589_7"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:96 %mul_ln589_8 = mul i46 %sext_ln589_35, i46 %sext_ln589_33

]]></Node>
<StgValue><ssdm name="mul_ln589_8"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:103 %mul_ln589_9 = mul i46 %sext_ln589_39, i46 %sext_ln589_37

]]></Node>
<StgValue><ssdm name="mul_ln589_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="33" op_0_bw="32">
<![CDATA[
entry:10 %sext_ln266 = sext i32 %tqmf_load_1

]]></Node>
<StgValue><ssdm name="sext_ln266"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry:26 %mul_ln267_1 = mul i43 %sext_ln267_3, i43 8796093021584

]]></Node>
<StgValue><ssdm name="mul_ln267_1"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="44" op_0_bw="32">
<![CDATA[
entry:32 %sext_ln267_5 = sext i32 %tqmf_load_7

]]></Node>
<StgValue><ssdm name="sext_ln267_5"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:33 %mul_ln267_2 = mul i44 %sext_ln267_5, i44 1448

]]></Node>
<StgValue><ssdm name="mul_ln267_2"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:36 %mul_ln267_3 = mul i42 %sext_ln267_6, i42 4398046510264

]]></Node>
<StgValue><ssdm name="mul_ln267_3"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:39 %mul_ln266 = mul i44 %sext_ln266_5, i44 17592186041196

]]></Node>
<StgValue><ssdm name="mul_ln266"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
entry:40 %tqmf_load_10 = load i32 10

]]></Node>
<StgValue><ssdm name="tqmf_load_10"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:48 %mul_ln266_2 = mul i47 %sext_ln266_7, i47 15504

]]></Node>
<StgValue><ssdm name="mul_ln266_2"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry:51 %mul_ln267_5 = mul i45 %sext_ln267_8, i45 3804

]]></Node>
<StgValue><ssdm name="mul_ln267_5"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry:58 %mul_ln267_6 = mul i43 %sext_ln267_10, i43 8796093021368

]]></Node>
<StgValue><ssdm name="mul_ln267_6"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
entry:60 %tqmf_load_16 = load i32 16

]]></Node>
<StgValue><ssdm name="tqmf_load_16"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
entry:67 %tqmf_load_18 = load i32 18

]]></Node>
<StgValue><ssdm name="tqmf_load_18"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="33" op_0_bw="32">
<![CDATA[
entry:82 %tqmf_load_21_cast = sext i32 %tqmf_load_21

]]></Node>
<StgValue><ssdm name="tqmf_load_21_cast"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:83 %tmp = add i33 %tqmf_load_21_cast, i33 %sext_ln266

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
entry:86 %tqmf_load_22 = load i32 22

]]></Node>
<StgValue><ssdm name="tqmf_load_22"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:95 %store_ln276 = store i32 %tqmf_load_14, i32 16

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
entry:131 %delay_bpl_load = load i32 0

]]></Node>
<StgValue><ssdm name="delay_bpl_load"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
entry:145 %delay_bpl_load_2 = load i32 2

]]></Node>
<StgValue><ssdm name="delay_bpl_load_2"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
entry:159 %delay_bpl_load_4 = load i32 4

]]></Node>
<StgValue><ssdm name="delay_bpl_load_4"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
entry:166 %delay_bpl_load_5 = load i32 5

]]></Node>
<StgValue><ssdm name="delay_bpl_load_5"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:75 %mul_ln589_5 = mul i46 %sext_ln589_23, i46 %sext_ln589_21

]]></Node>
<StgValue><ssdm name="mul_ln589_5"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:89 %mul_ln589_7 = mul i46 %sext_ln589_31, i46 %sext_ln589_29

]]></Node>
<StgValue><ssdm name="mul_ln589_7"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:96 %mul_ln589_8 = mul i46 %sext_ln589_35, i46 %sext_ln589_33

]]></Node>
<StgValue><ssdm name="mul_ln589_8"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:103 %mul_ln589_9 = mul i46 %sext_ln589_39, i46 %sext_ln589_37

]]></Node>
<StgValue><ssdm name="mul_ln589_9"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:104 %add_ln589_5 = add i46 %zl_2, i46 %mul_ln589_6

]]></Node>
<StgValue><ssdm name="add_ln589_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="315" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="33" op_0_bw="32">
<![CDATA[
entry:12 %sext_ln267 = sext i32 %tqmf_load_2

]]></Node>
<StgValue><ssdm name="sext_ln267"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
entry:13 %tqmf_load_3 = load i32 3

]]></Node>
<StgValue><ssdm name="tqmf_load_3"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry:26 %mul_ln267_1 = mul i43 %sext_ln267_3, i43 8796093021584

]]></Node>
<StgValue><ssdm name="mul_ln267_1"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:33 %mul_ln267_2 = mul i44 %sext_ln267_5, i44 1448

]]></Node>
<StgValue><ssdm name="mul_ln267_2"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:36 %mul_ln267_3 = mul i42 %sext_ln267_6, i42 4398046510264

]]></Node>
<StgValue><ssdm name="mul_ln267_3"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:39 %mul_ln266 = mul i44 %sext_ln266_5, i44 17592186041196

]]></Node>
<StgValue><ssdm name="mul_ln266"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="45" op_0_bw="32">
<![CDATA[
entry:41 %sext_ln266_6 = sext i32 %tqmf_load_10

]]></Node>
<StgValue><ssdm name="sext_ln266_6"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry:42 %mul_ln266_1 = mul i45 %sext_ln266_6, i45 3804

]]></Node>
<StgValue><ssdm name="mul_ln266_1"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:48 %mul_ln266_2 = mul i47 %sext_ln266_7, i47 15504

]]></Node>
<StgValue><ssdm name="mul_ln266_2"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry:51 %mul_ln267_5 = mul i45 %sext_ln267_8, i45 3804

]]></Node>
<StgValue><ssdm name="mul_ln267_5"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
entry:60 %tqmf_load_16 = load i32 16

]]></Node>
<StgValue><ssdm name="tqmf_load_16"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
entry:67 %tqmf_load_18 = load i32 18

]]></Node>
<StgValue><ssdm name="tqmf_load_18"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
entry:77 %tqmf_load_20 = load i32 20

]]></Node>
<StgValue><ssdm name="tqmf_load_20"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="40" op_0_bw="33">
<![CDATA[
entry:84 %tmp_cast = sext i33 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
entry:85 %tmp33 = mul i40 %tmp_cast, i40 1099511627732

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:108 %store_ln276 = store i32 %tqmf_load_1, i32 3

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="33" op_0_bw="32">
<![CDATA[
entry:110 %tqmf_load_22_cast = sext i32 %tqmf_load_22

]]></Node>
<StgValue><ssdm name="tqmf_load_22_cast"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:111 %tmp34 = add i33 %tqmf_load_22_cast, i33 %sext_ln267

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="46" op_0_bw="32">
<![CDATA[
entry:133 %sext_ln587_1 = sext i32 %delay_bpl_load

]]></Node>
<StgValue><ssdm name="sext_ln587_1"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="46" op_0_bw="16">
<![CDATA[
entry:136 %sext_ln587_3 = sext i16 %delay_dltx_load

]]></Node>
<StgValue><ssdm name="sext_ln587_3"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:137 %zl = mul i46 %sext_ln587_3, i46 %sext_ln587_1

]]></Node>
<StgValue><ssdm name="zl"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
entry:138 %delay_bpl_load_1 = load i32 1

]]></Node>
<StgValue><ssdm name="delay_bpl_load_1"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="46" op_0_bw="32">
<![CDATA[
entry:147 %sext_ln589_5 = sext i32 %delay_bpl_load_2

]]></Node>
<StgValue><ssdm name="sext_ln589_5"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="46" op_0_bw="16">
<![CDATA[
entry:150 %sext_ln589_7 = sext i16 %delay_dltx_load_2

]]></Node>
<StgValue><ssdm name="sext_ln589_7"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:151 %mul_ln589_1 = mul i46 %sext_ln589_7, i46 %sext_ln589_5

]]></Node>
<StgValue><ssdm name="mul_ln589_1"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
entry:152 %delay_bpl_load_3 = load i32 3

]]></Node>
<StgValue><ssdm name="delay_bpl_load_3"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
entry:159 %delay_bpl_load_4 = load i32 4

]]></Node>
<StgValue><ssdm name="delay_bpl_load_4"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
entry:166 %delay_bpl_load_5 = load i32 5

]]></Node>
<StgValue><ssdm name="delay_bpl_load_5"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:75 %mul_ln589_5 = mul i46 %sext_ln589_23, i46 %sext_ln589_21

]]></Node>
<StgValue><ssdm name="mul_ln589_5"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:89 %mul_ln589_7 = mul i46 %sext_ln589_31, i46 %sext_ln589_29

]]></Node>
<StgValue><ssdm name="mul_ln589_7"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:106 %add_ln589_7 = add i46 %mul_ln589_8, i46 %mul_ln589_9

]]></Node>
<StgValue><ssdm name="add_ln589_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="346" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
entry:13 %tqmf_load_3 = load i32 3

]]></Node>
<StgValue><ssdm name="tqmf_load_3"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
entry:17 %tqmf_load_4 = load i32 4

]]></Node>
<StgValue><ssdm name="tqmf_load_4"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry:26 %mul_ln267_1 = mul i43 %sext_ln267_3, i43 8796093021584

]]></Node>
<StgValue><ssdm name="mul_ln267_1"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:33 %mul_ln267_2 = mul i44 %sext_ln267_5, i44 1448

]]></Node>
<StgValue><ssdm name="mul_ln267_2"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:36 %mul_ln267_3 = mul i42 %sext_ln267_6, i42 4398046510264

]]></Node>
<StgValue><ssdm name="mul_ln267_3"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:39 %mul_ln266 = mul i44 %sext_ln266_5, i44 17592186041196

]]></Node>
<StgValue><ssdm name="mul_ln266"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry:42 %mul_ln266_1 = mul i45 %sext_ln266_6, i45 3804

]]></Node>
<StgValue><ssdm name="mul_ln266_1"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="47" op_0_bw="45">
<![CDATA[
entry:55 %sext_ln267_9 = sext i45 %mul_ln266_3

]]></Node>
<StgValue><ssdm name="sext_ln267_9"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="45" op_0_bw="43">
<![CDATA[
entry:59 %sext_ln266_9 = sext i43 %mul_ln267_6

]]></Node>
<StgValue><ssdm name="sext_ln266_9"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="44" op_0_bw="32">
<![CDATA[
entry:61 %sext_ln266_10 = sext i32 %tqmf_load_16

]]></Node>
<StgValue><ssdm name="sext_ln266_10"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:62 %mul_ln266_4 = mul i44 %sext_ln266_10, i44 1448

]]></Node>
<StgValue><ssdm name="mul_ln266_4"/></StgValue>
</operation>

<operation id="357" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="42" op_0_bw="32">
<![CDATA[
entry:68 %sext_ln267_12 = sext i32 %tqmf_load_18

]]></Node>
<StgValue><ssdm name="sext_ln267_12"/></StgValue>
</operation>

<operation id="358" st_id="10" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:69 %mul_ln267_7 = mul i42 %sext_ln267_12, i42 4398046510480

]]></Node>
<StgValue><ssdm name="mul_ln267_7"/></StgValue>
</operation>

<operation id="359" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
entry:77 %tqmf_load_20 = load i32 20

]]></Node>
<StgValue><ssdm name="tqmf_load_20"/></StgValue>
</operation>

<operation id="360" st_id="10" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
entry:85 %tmp33 = mul i40 %tmp_cast, i40 1099511627732

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="361" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
entry:87 %tqmf_load_23 = load i32 23

]]></Node>
<StgValue><ssdm name="tqmf_load_23"/></StgValue>
</operation>

<operation id="362" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:88 %store_ln276 = store i32 %tqmf_load_21, i32 23

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:107 %store_ln276 = store i32 %tqmf_load_2, i32 4

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="364" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="40" op_0_bw="33">
<![CDATA[
entry:112 %tmp34_cast = sext i33 %tmp34

]]></Node>
<StgValue><ssdm name="tmp34_cast"/></StgValue>
</operation>

<operation id="365" st_id="10" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
entry:113 %tmp35 = mul i40 %tmp34_cast, i40 1099511627732

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:117 %add_ln270_1 = add i47 %sext_ln267_9, i47 %mul_ln266_2

]]></Node>
<StgValue><ssdm name="add_ln270_1"/></StgValue>
</operation>

<operation id="367" st_id="10" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:137 %zl = mul i46 %sext_ln587_3, i46 %sext_ln587_1

]]></Node>
<StgValue><ssdm name="zl"/></StgValue>
</operation>

<operation id="368" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
entry:138 %delay_bpl_load_1 = load i32 1

]]></Node>
<StgValue><ssdm name="delay_bpl_load_1"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:151 %mul_ln589_1 = mul i46 %sext_ln589_7, i46 %sext_ln589_5

]]></Node>
<StgValue><ssdm name="mul_ln589_1"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
entry:152 %delay_bpl_load_3 = load i32 3

]]></Node>
<StgValue><ssdm name="delay_bpl_load_3"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="46" op_0_bw="32">
<![CDATA[
entry:161 %sext_ln589_13 = sext i32 %delay_bpl_load_4

]]></Node>
<StgValue><ssdm name="sext_ln589_13"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="46" op_0_bw="16">
<![CDATA[
entry:164 %sext_ln589_15 = sext i16 %delay_dltx_load_4

]]></Node>
<StgValue><ssdm name="sext_ln589_15"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:165 %mul_ln589_3 = mul i46 %sext_ln589_15, i46 %sext_ln589_13

]]></Node>
<StgValue><ssdm name="mul_ln589_3"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry:186 %add_ln271_1 = add i45 %sext_ln266_9, i45 %mul_ln267_5

]]></Node>
<StgValue><ssdm name="add_ln271_1"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:105 %add_ln589_6 = add i46 %add_ln589_5, i46 %mul_ln589_5

]]></Node>
<StgValue><ssdm name="add_ln589_6"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:107 %add_ln589_8 = add i46 %add_ln589_7, i46 %mul_ln589_7

]]></Node>
<StgValue><ssdm name="add_ln589_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="377" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %xin2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xin2

]]></Node>
<StgValue><ssdm name="xin2_read"/></StgValue>
</operation>

<operation id="378" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %tqmf_load = load i32 0

]]></Node>
<StgValue><ssdm name="tqmf_load"/></StgValue>
</operation>

<operation id="379" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="41" op_0_bw="32">
<![CDATA[
entry:14 %sext_ln267_1 = sext i32 %tqmf_load_3

]]></Node>
<StgValue><ssdm name="sext_ln267_1"/></StgValue>
</operation>

<operation id="380" st_id="11" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
entry:15 %mul_ln267 = mul i41 %sext_ln267_1, i41 212

]]></Node>
<StgValue><ssdm name="mul_ln267"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
entry:17 %tqmf_load_4 = load i32 4

]]></Node>
<StgValue><ssdm name="tqmf_load_4"/></StgValue>
</operation>

<operation id="382" st_id="11" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry:26 %mul_ln267_1 = mul i43 %sext_ln267_3, i43 8796093021584

]]></Node>
<StgValue><ssdm name="mul_ln267_1"/></StgValue>
</operation>

<operation id="383" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
entry:28 %tqmf_load_6 = load i32 6

]]></Node>
<StgValue><ssdm name="tqmf_load_6"/></StgValue>
</operation>

<operation id="384" st_id="11" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:33 %mul_ln267_2 = mul i44 %sext_ln267_5, i44 1448

]]></Node>
<StgValue><ssdm name="mul_ln267_2"/></StgValue>
</operation>

<operation id="385" st_id="11" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry:42 %mul_ln266_1 = mul i45 %sext_ln266_6, i45 3804

]]></Node>
<StgValue><ssdm name="mul_ln266_1"/></StgValue>
</operation>

<operation id="386" st_id="11" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:62 %mul_ln266_4 = mul i44 %sext_ln266_10, i44 1448

]]></Node>
<StgValue><ssdm name="mul_ln266_4"/></StgValue>
</operation>

<operation id="387" st_id="11" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:69 %mul_ln267_7 = mul i42 %sext_ln267_12, i42 4398046510480

]]></Node>
<StgValue><ssdm name="mul_ln267_7"/></StgValue>
</operation>

<operation id="388" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="41" op_0_bw="32">
<![CDATA[
entry:78 %sext_ln266_13 = sext i32 %tqmf_load_20

]]></Node>
<StgValue><ssdm name="sext_ln266_13"/></StgValue>
</operation>

<operation id="389" st_id="11" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
entry:79 %mul_ln266_5 = mul i41 %sext_ln266_13, i41 212

]]></Node>
<StgValue><ssdm name="mul_ln266_5"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
entry:85 %tmp33 = mul i40 %tmp_cast, i40 1099511627732

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="391" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
entry:87 %tqmf_load_23 = load i32 23

]]></Node>
<StgValue><ssdm name="tqmf_load_23"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
entry:113 %tmp35 = mul i40 %tmp34_cast, i40 1099511627732

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:130 %store_ln278 = store i32 %xin2_read, i32 0

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="394" st_id="11" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:137 %zl = mul i46 %sext_ln587_3, i46 %sext_ln587_1

]]></Node>
<StgValue><ssdm name="zl"/></StgValue>
</operation>

<operation id="395" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="46" op_0_bw="32">
<![CDATA[
entry:140 %sext_ln589_1 = sext i32 %delay_bpl_load_1

]]></Node>
<StgValue><ssdm name="sext_ln589_1"/></StgValue>
</operation>

<operation id="396" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="46" op_0_bw="16">
<![CDATA[
entry:143 %sext_ln589_3 = sext i16 %delay_dltx_load_1

]]></Node>
<StgValue><ssdm name="sext_ln589_3"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:144 %mul_ln589 = mul i46 %sext_ln589_3, i46 %sext_ln589_1

]]></Node>
<StgValue><ssdm name="mul_ln589"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:151 %mul_ln589_1 = mul i46 %sext_ln589_7, i46 %sext_ln589_5

]]></Node>
<StgValue><ssdm name="mul_ln589_1"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:165 %mul_ln589_3 = mul i46 %sext_ln589_15, i46 %sext_ln589_13

]]></Node>
<StgValue><ssdm name="mul_ln589_3"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="46" op_0_bw="32">
<![CDATA[
entry:168 %sext_ln589_17 = sext i32 %delay_bpl_load_5

]]></Node>
<StgValue><ssdm name="sext_ln589_17"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="46" op_0_bw="16">
<![CDATA[
entry:171 %sext_ln589_19 = sext i16 %delay_dltx_load_5

]]></Node>
<StgValue><ssdm name="sext_ln589_19"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:172 %mul_ln589_4 = mul i46 %sext_ln589_19, i46 %sext_ln589_17

]]></Node>
<StgValue><ssdm name="mul_ln589_4"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
upzero.exit:108 %zl_3 = add i46 %add_ln589_8, i46 %add_ln589_6

]]></Node>
<StgValue><ssdm name="zl_3"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:109 %trunc_ln591_1 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %zl_3, i32 14, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln591_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="405" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %tqmf_load = load i32 0

]]></Node>
<StgValue><ssdm name="tqmf_load"/></StgValue>
</operation>

<operation id="406" st_id="12" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
entry:15 %mul_ln267 = mul i41 %sext_ln267_1, i41 212

]]></Node>
<StgValue><ssdm name="mul_ln267"/></StgValue>
</operation>

<operation id="407" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
entry:28 %tqmf_load_6 = load i32 6

]]></Node>
<StgValue><ssdm name="tqmf_load_6"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:33 %mul_ln267_2 = mul i44 %sext_ln267_5, i44 1448

]]></Node>
<StgValue><ssdm name="mul_ln267_2"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry:42 %mul_ln266_1 = mul i45 %sext_ln266_6, i45 3804

]]></Node>
<StgValue><ssdm name="mul_ln266_1"/></StgValue>
</operation>

<operation id="410" st_id="12" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:62 %mul_ln266_4 = mul i44 %sext_ln266_10, i44 1448

]]></Node>
<StgValue><ssdm name="mul_ln266_4"/></StgValue>
</operation>

<operation id="411" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
entry:64 %tqmf_load_17 = load i32 17

]]></Node>
<StgValue><ssdm name="tqmf_load_17"/></StgValue>
</operation>

<operation id="412" st_id="12" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:69 %mul_ln267_7 = mul i42 %sext_ln267_12, i42 4398046510480

]]></Node>
<StgValue><ssdm name="mul_ln267_7"/></StgValue>
</operation>

<operation id="413" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
entry:70 %tqmf_load_19 = load i32 19

]]></Node>
<StgValue><ssdm name="tqmf_load_19"/></StgValue>
</operation>

<operation id="414" st_id="12" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
entry:79 %mul_ln266_5 = mul i41 %sext_ln266_13, i41 212

]]></Node>
<StgValue><ssdm name="mul_ln266_5"/></StgValue>
</operation>

<operation id="415" st_id="12" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
entry:85 %tmp33 = mul i40 %tmp_cast, i40 1099511627732

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="416" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:94 %store_ln276 = store i32 %tqmf_load_15, i32 17

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="417" st_id="12" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
entry:113 %tmp35 = mul i40 %tmp34_cast, i40 1099511627732

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="418" st_id="12" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:137 %zl = mul i46 %sext_ln587_3, i46 %sext_ln587_1

]]></Node>
<StgValue><ssdm name="zl"/></StgValue>
</operation>

<operation id="419" st_id="12" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:144 %mul_ln589 = mul i46 %sext_ln589_3, i46 %sext_ln589_1

]]></Node>
<StgValue><ssdm name="mul_ln589"/></StgValue>
</operation>

<operation id="420" st_id="12" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:151 %mul_ln589_1 = mul i46 %sext_ln589_7, i46 %sext_ln589_5

]]></Node>
<StgValue><ssdm name="mul_ln589_1"/></StgValue>
</operation>

<operation id="421" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="46" op_0_bw="32">
<![CDATA[
entry:154 %sext_ln589_9 = sext i32 %delay_bpl_load_3

]]></Node>
<StgValue><ssdm name="sext_ln589_9"/></StgValue>
</operation>

<operation id="422" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="46" op_0_bw="16">
<![CDATA[
entry:157 %sext_ln589_11 = sext i16 %delay_dltx_load_3

]]></Node>
<StgValue><ssdm name="sext_ln589_11"/></StgValue>
</operation>

<operation id="423" st_id="12" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:158 %mul_ln589_2 = mul i46 %sext_ln589_11, i46 %sext_ln589_9

]]></Node>
<StgValue><ssdm name="mul_ln589_2"/></StgValue>
</operation>

<operation id="424" st_id="12" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:165 %mul_ln589_3 = mul i46 %sext_ln589_15, i46 %sext_ln589_13

]]></Node>
<StgValue><ssdm name="mul_ln589_3"/></StgValue>
</operation>

<operation id="425" st_id="12" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:172 %mul_ln589_4 = mul i46 %sext_ln589_19, i46 %sext_ln589_17

]]></Node>
<StgValue><ssdm name="mul_ln589_4"/></StgValue>
</operation>

<operation id="426" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
entry:178 %shl_ln3 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %tqmf_load_23, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="427" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="37" op_0_bw="36">
<![CDATA[
entry:179 %sext_ln271 = sext i36 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln271"/></StgValue>
</operation>

<operation id="428" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
entry:180 %shl_ln271_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tqmf_load_23, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln271_1"/></StgValue>
</operation>

<operation id="429" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="37" op_0_bw="34">
<![CDATA[
entry:181 %sext_ln271_1 = sext i34 %shl_ln271_1

]]></Node>
<StgValue><ssdm name="sext_ln271_1"/></StgValue>
</operation>

<operation id="430" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
entry:182 %sub_ln271 = sub i37 %sext_ln271, i37 %sext_ln271_1

]]></Node>
<StgValue><ssdm name="sub_ln271"/></StgValue>
</operation>

<operation id="431" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="31" op_0_bw="31">
<![CDATA[
entry:205 %rlt2_load = load i31 %rlt2

]]></Node>
<StgValue><ssdm name="rlt2_load"/></StgValue>
</operation>

<operation id="432" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="15" op_0_bw="15">
<![CDATA[
entry:206 %al2_load = load i15 %al2

]]></Node>
<StgValue><ssdm name="al2_load"/></StgValue>
</operation>

<operation id="433" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
entry:212 %pl2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rlt2_load, i1 0

]]></Node>
<StgValue><ssdm name="pl2"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="47" op_0_bw="32">
<![CDATA[
entry:213 %sext_ln600_2 = sext i32 %pl2

]]></Node>
<StgValue><ssdm name="sext_ln600_2"/></StgValue>
</operation>

<operation id="435" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="47" op_0_bw="15">
<![CDATA[
entry:215 %sext_ln604_1 = sext i15 %al2_load

]]></Node>
<StgValue><ssdm name="sext_ln604_1"/></StgValue>
</operation>

<operation id="436" st_id="12" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:216 %mul_ln604 = mul i47 %sext_ln604_1, i47 %sext_ln600_2

]]></Node>
<StgValue><ssdm name="mul_ln604"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="437" st_id="13" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
entry:15 %mul_ln267 = mul i41 %sext_ln267_1, i41 212

]]></Node>
<StgValue><ssdm name="mul_ln267"/></StgValue>
</operation>

<operation id="438" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="44" op_0_bw="43">
<![CDATA[
entry:27 %sext_ln266_4 = sext i43 %mul_ln267_1

]]></Node>
<StgValue><ssdm name="sext_ln266_4"/></StgValue>
</operation>

<operation id="439" st_id="13" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry:42 %mul_ln266_1 = mul i45 %sext_ln266_6, i45 3804

]]></Node>
<StgValue><ssdm name="mul_ln266_1"/></StgValue>
</operation>

<operation id="440" st_id="13" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:62 %mul_ln266_4 = mul i44 %sext_ln266_10, i44 1448

]]></Node>
<StgValue><ssdm name="mul_ln266_4"/></StgValue>
</operation>

<operation id="441" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
entry:64 %tqmf_load_17 = load i32 17

]]></Node>
<StgValue><ssdm name="tqmf_load_17"/></StgValue>
</operation>

<operation id="442" st_id="13" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:69 %mul_ln267_7 = mul i42 %sext_ln267_12, i42 4398046510480

]]></Node>
<StgValue><ssdm name="mul_ln267_7"/></StgValue>
</operation>

<operation id="443" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
entry:70 %tqmf_load_19 = load i32 19

]]></Node>
<StgValue><ssdm name="tqmf_load_19"/></StgValue>
</operation>

<operation id="444" st_id="13" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
entry:79 %mul_ln266_5 = mul i41 %sext_ln266_13, i41 212

]]></Node>
<StgValue><ssdm name="mul_ln266_5"/></StgValue>
</operation>

<operation id="445" st_id="13" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
entry:85 %tmp33 = mul i40 %tmp_cast, i40 1099511627732

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="446" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:89 %store_ln276 = store i32 %tqmf_load_20, i32 22

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="447" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:109 %store_ln276 = store i32 %tqmf_load, i32 2

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="448" st_id="13" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
entry:113 %tmp35 = mul i40 %tmp34_cast, i40 1099511627732

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="449" st_id="13" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:137 %zl = mul i46 %sext_ln587_3, i46 %sext_ln587_1

]]></Node>
<StgValue><ssdm name="zl"/></StgValue>
</operation>

<operation id="450" st_id="13" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:144 %mul_ln589 = mul i46 %sext_ln589_3, i46 %sext_ln589_1

]]></Node>
<StgValue><ssdm name="mul_ln589"/></StgValue>
</operation>

<operation id="451" st_id="13" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:151 %mul_ln589_1 = mul i46 %sext_ln589_7, i46 %sext_ln589_5

]]></Node>
<StgValue><ssdm name="mul_ln589_1"/></StgValue>
</operation>

<operation id="452" st_id="13" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:158 %mul_ln589_2 = mul i46 %sext_ln589_11, i46 %sext_ln589_9

]]></Node>
<StgValue><ssdm name="mul_ln589_2"/></StgValue>
</operation>

<operation id="453" st_id="13" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:165 %mul_ln589_3 = mul i46 %sext_ln589_15, i46 %sext_ln589_13

]]></Node>
<StgValue><ssdm name="mul_ln589_3"/></StgValue>
</operation>

<operation id="454" st_id="13" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:172 %mul_ln589_4 = mul i46 %sext_ln589_19, i46 %sext_ln589_17

]]></Node>
<StgValue><ssdm name="mul_ln589_4"/></StgValue>
</operation>

<operation id="455" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="44" op_0_bw="37">
<![CDATA[
entry:183 %sext_ln271_2 = sext i37 %sub_ln271

]]></Node>
<StgValue><ssdm name="sext_ln271_2"/></StgValue>
</operation>

<operation id="456" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:190 %add_ln271_4 = add i44 %sext_ln266_4, i44 %mul_ln267_2

]]></Node>
<StgValue><ssdm name="add_ln271_4"/></StgValue>
</operation>

<operation id="457" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:193 %add_ln271_6 = add i44 %mul_ln266, i44 %sext_ln271_2

]]></Node>
<StgValue><ssdm name="add_ln271_6"/></StgValue>
</operation>

<operation id="458" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="31" op_0_bw="31">
<![CDATA[
entry:203 %rlt1_load = load i31 %rlt1

]]></Node>
<StgValue><ssdm name="rlt1_load"/></StgValue>
</operation>

<operation id="459" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16">
<![CDATA[
entry:204 %al1_load = load i16 %al1

]]></Node>
<StgValue><ssdm name="al1_load"/></StgValue>
</operation>

<operation id="460" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
entry:207 %pl = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rlt1_load, i1 0

]]></Node>
<StgValue><ssdm name="pl"/></StgValue>
</operation>

<operation id="461" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="47" op_0_bw="32">
<![CDATA[
entry:208 %sext_ln600 = sext i32 %pl

]]></Node>
<StgValue><ssdm name="sext_ln600"/></StgValue>
</operation>

<operation id="462" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="47" op_0_bw="16">
<![CDATA[
entry:210 %sext_ln600_1 = sext i16 %al1_load

]]></Node>
<StgValue><ssdm name="sext_ln600_1"/></StgValue>
</operation>

<operation id="463" st_id="13" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:211 %mul_ln600 = mul i47 %sext_ln600_1, i47 %sext_ln600

]]></Node>
<StgValue><ssdm name="mul_ln600"/></StgValue>
</operation>

<operation id="464" st_id="13" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:216 %mul_ln604 = mul i47 %sext_ln604_1, i47 %sext_ln600_2

]]></Node>
<StgValue><ssdm name="mul_ln604"/></StgValue>
</operation>

<operation id="465" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0">
<![CDATA[
upzero.exit:58 %store_ln333 = store i31 %rlt1_load, i31 %rlt2

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="466" st_id="14" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
entry:15 %mul_ln267 = mul i41 %sext_ln267_1, i41 212

]]></Node>
<StgValue><ssdm name="mul_ln267"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
entry:18 %shl_ln1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %tqmf_load_4, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="39" op_0_bw="38">
<![CDATA[
entry:19 %sext_ln266_2 = sext i38 %shl_ln1

]]></Node>
<StgValue><ssdm name="sext_ln266_2"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
entry:20 %shl_ln266_1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %tqmf_load_4, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln266_1"/></StgValue>
</operation>

<operation id="470" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="39" op_0_bw="36">
<![CDATA[
entry:21 %sext_ln266_3 = sext i36 %shl_ln266_1

]]></Node>
<StgValue><ssdm name="sext_ln266_3"/></StgValue>
</operation>

<operation id="471" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
entry:22 %sub_ln266 = sub i39 %sext_ln266_2, i39 %sext_ln266_3

]]></Node>
<StgValue><ssdm name="sub_ln266"/></StgValue>
</operation>

<operation id="472" st_id="14" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:62 %mul_ln266_4 = mul i44 %sext_ln266_10, i44 1448

]]></Node>
<StgValue><ssdm name="mul_ln266_4"/></StgValue>
</operation>

<operation id="473" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="39" op_0_bw="39" op_1_bw="32" op_2_bw="7">
<![CDATA[
entry:65 %shl_ln2 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i32.i7, i32 %tqmf_load_17, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="474" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="45" op_0_bw="39">
<![CDATA[
entry:66 %sext_ln266_11 = sext i39 %shl_ln2

]]></Node>
<StgValue><ssdm name="sext_ln266_11"/></StgValue>
</operation>

<operation id="475" st_id="14" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:69 %mul_ln267_7 = mul i42 %sext_ln267_12, i42 4398046510480

]]></Node>
<StgValue><ssdm name="mul_ln267_7"/></StgValue>
</operation>

<operation id="476" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
entry:71 %shl_ln267_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %tqmf_load_19, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln267_1"/></StgValue>
</operation>

<operation id="477" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="39" op_0_bw="38">
<![CDATA[
entry:72 %sext_ln267_13 = sext i38 %shl_ln267_1

]]></Node>
<StgValue><ssdm name="sext_ln267_13"/></StgValue>
</operation>

<operation id="478" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
entry:73 %shl_ln267_2 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %tqmf_load_19, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln267_2"/></StgValue>
</operation>

<operation id="479" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="39" op_0_bw="36">
<![CDATA[
entry:74 %sext_ln267_14 = sext i36 %shl_ln267_2

]]></Node>
<StgValue><ssdm name="sext_ln267_14"/></StgValue>
</operation>

<operation id="480" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
entry:75 %sub_ln267 = sub i39 %sext_ln267_13, i39 %sext_ln267_14

]]></Node>
<StgValue><ssdm name="sub_ln267"/></StgValue>
</operation>

<operation id="481" st_id="14" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
entry:79 %mul_ln266_5 = mul i41 %sext_ln266_13, i41 212

]]></Node>
<StgValue><ssdm name="mul_ln266_5"/></StgValue>
</operation>

<operation id="482" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:90 %store_ln276 = store i32 %tqmf_load_19, i32 21

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="483" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:96 %store_ln276 = store i32 %tqmf_load_13, i32 15

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="484" st_id="14" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
entry:113 %tmp35 = mul i40 %tmp34_cast, i40 1099511627732

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="485" st_id="14" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:144 %mul_ln589 = mul i46 %sext_ln589_3, i46 %sext_ln589_1

]]></Node>
<StgValue><ssdm name="mul_ln589"/></StgValue>
</operation>

<operation id="486" st_id="14" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:158 %mul_ln589_2 = mul i46 %sext_ln589_11, i46 %sext_ln589_9

]]></Node>
<StgValue><ssdm name="mul_ln589_2"/></StgValue>
</operation>

<operation id="487" st_id="14" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:165 %mul_ln589_3 = mul i46 %sext_ln589_15, i46 %sext_ln589_13

]]></Node>
<StgValue><ssdm name="mul_ln589_3"/></StgValue>
</operation>

<operation id="488" st_id="14" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:172 %mul_ln589_4 = mul i46 %sext_ln589_19, i46 %sext_ln589_17

]]></Node>
<StgValue><ssdm name="mul_ln589_4"/></StgValue>
</operation>

<operation id="489" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:173 %add_ln589 = add i46 %zl, i46 %mul_ln589_1

]]></Node>
<StgValue><ssdm name="add_ln589"/></StgValue>
</operation>

<operation id="490" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry:187 %add_ln271_2 = add i45 %add_ln271_1, i45 %sext_ln266_11

]]></Node>
<StgValue><ssdm name="add_ln271_2"/></StgValue>
</operation>

<operation id="491" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="47" op_0_bw="44">
<![CDATA[
entry:194 %sext_ln271_6 = sext i44 %add_ln271_6

]]></Node>
<StgValue><ssdm name="sext_ln271_6"/></StgValue>
</operation>

<operation id="492" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:195 %add_ln271_7 = add i47 %sext_ln271_6, i47 %mul_ln267_4

]]></Node>
<StgValue><ssdm name="add_ln271_7"/></StgValue>
</operation>

<operation id="493" st_id="14" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:211 %mul_ln600 = mul i47 %sext_ln600_1, i47 %sext_ln600

]]></Node>
<StgValue><ssdm name="mul_ln600"/></StgValue>
</operation>

<operation id="494" st_id="14" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:216 %mul_ln604 = mul i47 %sext_ln604_1, i47 %sext_ln600_2

]]></Node>
<StgValue><ssdm name="mul_ln604"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="495" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
entry:3 %shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %tqmf_load, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="496" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="37" op_0_bw="36">
<![CDATA[
entry:4 %sext_ln261 = sext i36 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln261"/></StgValue>
</operation>

<operation id="497" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
entry:5 %shl_ln261_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tqmf_load, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln261_1"/></StgValue>
</operation>

<operation id="498" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="37" op_0_bw="34">
<![CDATA[
entry:6 %sext_ln261_1 = sext i34 %shl_ln261_1

]]></Node>
<StgValue><ssdm name="sext_ln261_1"/></StgValue>
</operation>

<operation id="499" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
entry:7 %xa = sub i37 %sext_ln261, i37 %sext_ln261_1

]]></Node>
<StgValue><ssdm name="xa"/></StgValue>
</operation>

<operation id="500" st_id="15" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
entry:15 %mul_ln267 = mul i41 %sext_ln267_1, i41 212

]]></Node>
<StgValue><ssdm name="mul_ln267"/></StgValue>
</operation>

<operation id="501" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="40" op_0_bw="39">
<![CDATA[
entry:23 %sext_ln267_2 = sext i39 %sub_ln266

]]></Node>
<StgValue><ssdm name="sext_ln267_2"/></StgValue>
</operation>

<operation id="502" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="39" op_0_bw="39" op_1_bw="32" op_2_bw="7">
<![CDATA[
entry:29 %shl_ln266_2 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i32.i7, i32 %tqmf_load_6, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln266_2"/></StgValue>
</operation>

<operation id="503" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="40" op_0_bw="39">
<![CDATA[
entry:30 %sext_ln267_4 = sext i39 %shl_ln266_2

]]></Node>
<StgValue><ssdm name="sext_ln267_4"/></StgValue>
</operation>

<operation id="504" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="47" op_0_bw="44">
<![CDATA[
entry:63 %sext_ln267_11 = sext i44 %mul_ln266_4

]]></Node>
<StgValue><ssdm name="sext_ln267_11"/></StgValue>
</operation>

<operation id="505" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="40" op_0_bw="39">
<![CDATA[
entry:76 %sext_ln266_12 = sext i39 %sub_ln267

]]></Node>
<StgValue><ssdm name="sext_ln266_12"/></StgValue>
</operation>

<operation id="506" st_id="15" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
entry:79 %mul_ln266_5 = mul i41 %sext_ln266_13, i41 212

]]></Node>
<StgValue><ssdm name="mul_ln266_5"/></StgValue>
</operation>

<operation id="507" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:97 %store_ln276 = store i32 %tqmf_load_12, i32 14

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="508" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:99 %store_ln276 = store i32 %tqmf_load_10, i32 12

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="509" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="42" op_0_bw="40">
<![CDATA[
entry:114 %sext_ln270 = sext i40 %tmp35

]]></Node>
<StgValue><ssdm name="sext_ln270"/></StgValue>
</operation>

<operation id="510" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:118 %add_ln270_2 = add i47 %add_ln270_1, i47 %sext_ln267_11

]]></Node>
<StgValue><ssdm name="add_ln270_2"/></StgValue>
</operation>

<operation id="511" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
entry:120 %add_ln270_4 = add i40 %sext_ln267_2, i40 %sext_ln267_4

]]></Node>
<StgValue><ssdm name="add_ln270_4"/></StgValue>
</operation>

<operation id="512" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:123 %add_ln270_6 = add i42 %mul_ln267_3, i42 %sext_ln270

]]></Node>
<StgValue><ssdm name="add_ln270_6"/></StgValue>
</operation>

<operation id="513" st_id="15" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:144 %mul_ln589 = mul i46 %sext_ln589_3, i46 %sext_ln589_1

]]></Node>
<StgValue><ssdm name="mul_ln589"/></StgValue>
</operation>

<operation id="514" st_id="15" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:158 %mul_ln589_2 = mul i46 %sext_ln589_11, i46 %sext_ln589_9

]]></Node>
<StgValue><ssdm name="mul_ln589_2"/></StgValue>
</operation>

<operation id="515" st_id="15" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:172 %mul_ln589_4 = mul i46 %sext_ln589_19, i46 %sext_ln589_17

]]></Node>
<StgValue><ssdm name="mul_ln589_4"/></StgValue>
</operation>

<operation id="516" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
entry:184 %add_ln271 = add i40 %sext_ln266_12, i40 %tmp33

]]></Node>
<StgValue><ssdm name="add_ln271"/></StgValue>
</operation>

<operation id="517" st_id="15" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:211 %mul_ln600 = mul i47 %sext_ln600_1, i47 %sext_ln600

]]></Node>
<StgValue><ssdm name="mul_ln600"/></StgValue>
</operation>

<operation id="518" st_id="15" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:216 %mul_ln604 = mul i47 %sext_ln604_1, i47 %sext_ln600_2

]]></Node>
<StgValue><ssdm name="mul_ln604"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="519" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="40" op_0_bw="37">
<![CDATA[
entry:8 %sext_ln255 = sext i37 %xa

]]></Node>
<StgValue><ssdm name="sext_ln255"/></StgValue>
</operation>

<operation id="520" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="44" op_0_bw="41">
<![CDATA[
entry:16 %sext_ln266_1 = sext i41 %mul_ln267

]]></Node>
<StgValue><ssdm name="sext_ln266_1"/></StgValue>
</operation>

<operation id="521" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="42" op_0_bw="41">
<![CDATA[
entry:80 %sext_ln267_15 = sext i41 %mul_ln266_5

]]></Node>
<StgValue><ssdm name="sext_ln267_15"/></StgValue>
</operation>

<operation id="522" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:102 %store_ln276 = store i32 %tqmf_load_7, i32 9

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="523" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:103 %store_ln276 = store i32 %tqmf_load_6, i32 8

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="524" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:115 %add_ln270 = add i42 %mul_ln267_7, i42 %sext_ln267_15

]]></Node>
<StgValue><ssdm name="add_ln270"/></StgValue>
</operation>

<operation id="525" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
entry:121 %add_ln270_5 = add i40 %add_ln270_4, i40 %sext_ln255

]]></Node>
<StgValue><ssdm name="add_ln270_5"/></StgValue>
</operation>

<operation id="526" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="45" op_0_bw="42">
<![CDATA[
entry:124 %sext_ln270_3 = sext i42 %add_ln270_6

]]></Node>
<StgValue><ssdm name="sext_ln270_3"/></StgValue>
</operation>

<operation id="527" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry:125 %add_ln270_7 = add i45 %sext_ln270_3, i45 %mul_ln266_1

]]></Node>
<StgValue><ssdm name="add_ln270_7"/></StgValue>
</operation>

<operation id="528" st_id="16" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:158 %mul_ln589_2 = mul i46 %sext_ln589_11, i46 %sext_ln589_9

]]></Node>
<StgValue><ssdm name="mul_ln589_2"/></StgValue>
</operation>

<operation id="529" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:174 %add_ln589_1 = add i46 %add_ln589, i46 %mul_ln589

]]></Node>
<StgValue><ssdm name="add_ln589_1"/></StgValue>
</operation>

<operation id="530" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:175 %add_ln589_2 = add i46 %mul_ln589_3, i46 %mul_ln589_4

]]></Node>
<StgValue><ssdm name="add_ln589_2"/></StgValue>
</operation>

<operation id="531" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="45" op_0_bw="40">
<![CDATA[
entry:185 %sext_ln271_3 = sext i40 %add_ln271

]]></Node>
<StgValue><ssdm name="sext_ln271_3"/></StgValue>
</operation>

<operation id="532" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry:188 %add_ln271_3 = add i45 %add_ln271_2, i45 %sext_ln271_3

]]></Node>
<StgValue><ssdm name="add_ln271_3"/></StgValue>
</operation>

<operation id="533" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:191 %add_ln271_5 = add i44 %add_ln271_4, i44 %sext_ln266_1

]]></Node>
<StgValue><ssdm name="add_ln271_5"/></StgValue>
</operation>

<operation id="534" st_id="16" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:211 %mul_ln600 = mul i47 %sext_ln600_1, i47 %sext_ln600

]]></Node>
<StgValue><ssdm name="mul_ln600"/></StgValue>
</operation>

<operation id="535" st_id="16" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:216 %mul_ln604 = mul i47 %sext_ln604_1, i47 %sext_ln600_2

]]></Node>
<StgValue><ssdm name="mul_ln604"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="536" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:104 %store_ln276 = store i32 %tqmf_load_5, i32 7

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="537" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:106 %store_ln276 = store i32 %tqmf_load_3, i32 5

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="538" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="47" op_0_bw="42">
<![CDATA[
entry:116 %sext_ln270_1 = sext i42 %add_ln270

]]></Node>
<StgValue><ssdm name="sext_ln270_1"/></StgValue>
</operation>

<operation id="539" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:119 %add_ln270_3 = add i47 %add_ln270_2, i47 %sext_ln270_1

]]></Node>
<StgValue><ssdm name="add_ln270_3"/></StgValue>
</operation>

<operation id="540" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="45" op_0_bw="40">
<![CDATA[
entry:122 %sext_ln270_2 = sext i40 %add_ln270_5

]]></Node>
<StgValue><ssdm name="sext_ln270_2"/></StgValue>
</operation>

<operation id="541" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry:126 %add_ln270_8 = add i45 %add_ln270_7, i45 %sext_ln270_2

]]></Node>
<StgValue><ssdm name="add_ln270_8"/></StgValue>
</operation>

<operation id="542" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:176 %add_ln589_3 = add i46 %add_ln589_2, i46 %mul_ln589_2

]]></Node>
<StgValue><ssdm name="add_ln589_3"/></StgValue>
</operation>

<operation id="543" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="47" op_0_bw="44">
<![CDATA[
entry:192 %sext_ln271_5 = sext i44 %add_ln271_5

]]></Node>
<StgValue><ssdm name="sext_ln271_5"/></StgValue>
</operation>

<operation id="544" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:196 %add_ln271_8 = add i47 %add_ln271_7, i47 %sext_ln271_5

]]></Node>
<StgValue><ssdm name="add_ln271_8"/></StgValue>
</operation>

<operation id="545" st_id="17" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:211 %mul_ln600 = mul i47 %sext_ln600_1, i47 %sext_ln600

]]></Node>
<StgValue><ssdm name="mul_ln600"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="546" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:91 %store_ln276 = store i32 %tqmf_load_18, i32 20

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="547" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:93 %store_ln276 = store i32 %tqmf_load_16, i32 18

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="548" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="47" op_0_bw="45">
<![CDATA[
entry:127 %sext_ln270_4 = sext i45 %add_ln270_8

]]></Node>
<StgValue><ssdm name="sext_ln270_4"/></StgValue>
</operation>

<operation id="549" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:128 %xa_2 = add i47 %sext_ln270_4, i47 %add_ln270_3

]]></Node>
<StgValue><ssdm name="xa_2"/></StgValue>
</operation>

<operation id="550" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:177 %zl_1 = add i46 %add_ln589_3, i46 %add_ln589_1

]]></Node>
<StgValue><ssdm name="zl_1"/></StgValue>
</operation>

<operation id="551" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="47" op_0_bw="45">
<![CDATA[
entry:189 %sext_ln271_4 = sext i45 %add_ln271_3

]]></Node>
<StgValue><ssdm name="sext_ln271_4"/></StgValue>
</operation>

<operation id="552" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:197 %xb = add i47 %add_ln271_8, i47 %sext_ln271_4

]]></Node>
<StgValue><ssdm name="xb"/></StgValue>
</operation>

<operation id="553" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:202 %trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %zl_1, i32 14, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="554" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:217 %pl_1 = add i47 %mul_ln604, i47 %mul_ln600

]]></Node>
<StgValue><ssdm name="pl_1"/></StgValue>
</operation>

<operation id="555" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:218 %trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_1, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="556" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:92 %store_ln276 = store i32 %tqmf_load_17, i32 19

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="557" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:100 %store_ln276 = store i32 %tqmf_load_9, i32 11

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="558" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:198 %add_ln281 = add i47 %xb, i47 %xa_2

]]></Node>
<StgValue><ssdm name="add_ln281"/></StgValue>
</operation>

<operation id="559" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:199 %sub_ln282 = sub i47 %xa_2, i47 %xb

]]></Node>
<StgValue><ssdm name="sub_ln282"/></StgValue>
</operation>

<operation id="560" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:200 %trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln281, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="561" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:201 %trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %sub_ln282, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="562" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:219 %add_ln295 = add i32 %trunc_ln3, i32 %trunc_ln2

]]></Node>
<StgValue><ssdm name="add_ln295"/></StgValue>
</operation>

<operation id="563" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="31" op_0_bw="32">
<![CDATA[
entry:220 %trunc_ln296 = trunc i32 %add_ln295

]]></Node>
<StgValue><ssdm name="trunc_ln296"/></StgValue>
</operation>

<operation id="564" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero.exit:126 %add_ln345 = add i32 %trunc_ln605_1, i32 %trunc_ln591_1

]]></Node>
<StgValue><ssdm name="add_ln345"/></StgValue>
</operation>

<operation id="565" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="31" op_0_bw="32">
<![CDATA[
upzero.exit:127 %trunc_ln347 = trunc i32 %add_ln345

]]></Node>
<StgValue><ssdm name="trunc_ln347"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="566" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:105 %store_ln276 = store i32 %tqmf_load_4, i32 6

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="567" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:221 %sub_ln296 = sub i32 %trunc_ln, i32 %add_ln295

]]></Node>
<StgValue><ssdm name="sub_ln296"/></StgValue>
</operation>

<operation id="568" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:223 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln296, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="569" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero.exit:128 %sub_ln347 = sub i32 %trunc_ln1, i32 %add_ln345

]]></Node>
<StgValue><ssdm name="sub_ln347"/></StgValue>
</operation>

<operation id="570" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero.exit:129 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln347, i32 31

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="571" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:224 %m = sub i32 0, i32 %sub_ln296

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="572" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:225 %m_4 = select i1 %tmp_3, i32 %m, i32 %sub_ln296

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="573" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero.exit:137 %m_2 = sub i32 0, i32 %sub_ln347

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="574" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="9">
<![CDATA[
entry:236 %zext_ln613 = zext i9 %decis

]]></Node>
<StgValue><ssdm name="zext_ln613"/></StgValue>
</operation>

<operation id="575" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:237 %icmp_ln621 = icmp_slt  i32 %zext_ln613, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621"/></StgValue>
</operation>

<operation id="576" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
for.inc.i23:0 %shl_ln4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %detl_load, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="577" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="25" op_0_bw="24">
<![CDATA[
for.inc.i23:1 %zext_ln620_8 = zext i24 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln620_8"/></StgValue>
</operation>

<operation id="578" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="21" op_0_bw="21" op_1_bw="15" op_2_bw="6">
<![CDATA[
for.inc.i23:2 %shl_ln620_1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i15.i6, i15 %detl_load, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln620_1"/></StgValue>
</operation>

<operation id="579" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="25" op_0_bw="21">
<![CDATA[
for.inc.i23:3 %zext_ln620_9 = zext i21 %shl_ln620_1

]]></Node>
<StgValue><ssdm name="zext_ln620_9"/></StgValue>
</operation>

<operation id="580" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc.i23:4 %add_ln620 = add i25 %zext_ln620_8, i25 %zext_ln620_9

]]></Node>
<StgValue><ssdm name="add_ln620"/></StgValue>
</operation>

<operation id="581" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="10" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23:5 %decis_1 = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %add_ln620, i32 15, i32 24

]]></Node>
<StgValue><ssdm name="decis_1"/></StgValue>
</operation>

<operation id="582" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="13" op_0_bw="13" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:135 %decis_29 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln359, i32 12, i32 24

]]></Node>
<StgValue><ssdm name="decis_29"/></StgValue>
</operation>

<operation id="583" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="13">
<![CDATA[
upzero.exit:136 %zext_ln359_2 = zext i13 %decis_29

]]></Node>
<StgValue><ssdm name="zext_ln359_2"/></StgValue>
</operation>

<operation id="584" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero.exit:138 %m_3 = select i1 %tmp_17, i32 %m_2, i32 %sub_ln347

]]></Node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="585" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero.exit:139 %icmp_ln360 = icmp_sgt  i32 %m_3, i32 %zext_ln359_2

]]></Node>
<StgValue><ssdm name="icmp_ln360"/></StgValue>
</operation>

<operation id="586" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="15" op_0_bw="15">
<![CDATA[
upzero.exit:148 %nbh_load = load i15 %nbh

]]></Node>
<StgValue><ssdm name="nbh_load"/></StgValue>
</operation>

<operation id="587" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="23" op_0_bw="15">
<![CDATA[
upzero.exit:149 %zext_ln759 = zext i15 %nbh_load

]]></Node>
<StgValue><ssdm name="zext_ln759"/></StgValue>
</operation>

<operation id="588" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
upzero.exit:150 %shl_ln10 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %nbh_load, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln10"/></StgValue>
</operation>

<operation id="589" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="23" op_0_bw="22">
<![CDATA[
upzero.exit:151 %zext_ln759_1 = zext i22 %shl_ln10

]]></Node>
<StgValue><ssdm name="zext_ln759_1"/></StgValue>
</operation>

<operation id="590" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
upzero.exit:152 %sub_ln759 = sub i23 %zext_ln759_1, i23 %zext_ln759

]]></Node>
<StgValue><ssdm name="sub_ln759"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="591" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="25" op_0_bw="15">
<![CDATA[
entry:232 %zext_ln620_6 = zext i15 %detl_load

]]></Node>
<StgValue><ssdm name="zext_ln620_6"/></StgValue>
</operation>

<operation id="592" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:238 %br_ln621 = br i1 %icmp_ln621, void %for.end.i, void %for.inc.i23

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="593" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="10">
<![CDATA[
for.inc.i23:6 %zext_ln613_1 = zext i10 %decis_1

]]></Node>
<StgValue><ssdm name="zext_ln613_1"/></StgValue>
</operation>

<operation id="594" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23:7 %icmp_ln621_1 = icmp_slt  i32 %zext_ln613_1, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_1"/></StgValue>
</operation>

<operation id="595" st_id="23" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc.i23.1:0 %mul_ln620_1 = mul i25 %zext_ln620_6, i25 880

]]></Node>
<StgValue><ssdm name="mul_ln620_1"/></StgValue>
</operation>

<operation id="596" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
upzero.exit:130 %select_ln351 = select i1 %tmp_17, i2 2, i2 0

]]></Node>
<StgValue><ssdm name="select_ln351"/></StgValue>
</operation>

<operation id="597" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
upzero.exit:140 %select_ln360 = select i1 %icmp_ln360, i2 2, i2 3

]]></Node>
<StgValue><ssdm name="select_ln360"/></StgValue>
</operation>

<operation id="598" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
upzero.exit:141 %add_ln364 = add i2 %select_ln360, i2 %select_ln351

]]></Node>
<StgValue><ssdm name="add_ln364"/></StgValue>
</operation>

<operation id="599" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="2">
<![CDATA[
upzero.exit:142 %tmp_1 = mux i14 @_ssdm_op_Mux.ap_auto.4i14.i2, i14 8976, i14 14768, i14 7408, i14 1616, i2 %add_ln364

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="600" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="16" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:153 %wd_1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln759, i32 7, i32 22

]]></Node>
<StgValue><ssdm name="wd_1"/></StgValue>
</operation>

<operation id="601" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="17" op_0_bw="16">
<![CDATA[
upzero.exit:154 %sext_ln758 = sext i16 %wd_1

]]></Node>
<StgValue><ssdm name="sext_ln758"/></StgValue>
</operation>

<operation id="602" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="2">
<![CDATA[
upzero.exit:155 %tmp_2 = mux i11 @_ssdm_op_Mux.ap_auto.4i11.i2, i11 798, i11 1834, i11 798, i11 1834, i2 %add_ln364

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="603" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="17" op_0_bw="11">
<![CDATA[
upzero.exit:156 %sext_ln760 = sext i11 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln760"/></StgValue>
</operation>

<operation id="604" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit:157 %add_ln760 = add i17 %sext_ln758, i17 %sext_ln760

]]></Node>
<StgValue><ssdm name="add_ln760"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="605" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23:8 %br_ln621 = br i1 %icmp_ln621_1, void %for.end.i, void %for.inc.i23.1

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="606" st_id="24" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc.i23.1:0 %mul_ln620_1 = mul i25 %zext_ln620_6, i25 880

]]></Node>
<StgValue><ssdm name="mul_ln620_1"/></StgValue>
</operation>

<operation id="607" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="10" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.1:1 %decis_2 = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %mul_ln620_1, i32 15, i32 24

]]></Node>
<StgValue><ssdm name="decis_2"/></StgValue>
</operation>

<operation id="608" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="29" op_0_bw="15">
<![CDATA[
upzero.exit:132 %zext_ln359 = zext i15 %deth_load

]]></Node>
<StgValue><ssdm name="zext_ln359"/></StgValue>
</operation>

<operation id="609" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="29" op_0_bw="14">
<![CDATA[
upzero.exit:143 %sext_ln364 = sext i14 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln364"/></StgValue>
</operation>

<operation id="610" st_id="24" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
upzero.exit:144 %mul_ln364 = mul i29 %sext_ln364, i29 %zext_ln359

]]></Node>
<StgValue><ssdm name="mul_ln364"/></StgValue>
</operation>

<operation id="611" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="17">
<![CDATA[
upzero.exit:158 %sext_ln756 = sext i17 %add_ln760

]]></Node>
<StgValue><ssdm name="sext_ln756"/></StgValue>
</operation>

<operation id="612" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero.exit:159 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln756, i32 31

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="613" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
upzero.exit:160 %select_ln761 = select i1 %tmp_18, i17 0, i17 %add_ln760

]]></Node>
<StgValue><ssdm name="select_ln761"/></StgValue>
</operation>

<operation id="614" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="15" op_0_bw="17">
<![CDATA[
upzero.exit:161 %trunc_ln756 = trunc i17 %select_ln761

]]></Node>
<StgValue><ssdm name="trunc_ln756"/></StgValue>
</operation>

<operation id="615" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit:162 %icmp_ln763 = icmp_ugt  i17 %select_ln761, i17 22528

]]></Node>
<StgValue><ssdm name="icmp_ln763"/></StgValue>
</operation>

<operation id="616" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
upzero.exit:163 %select_ln763 = select i1 %icmp_ln763, i15 22528, i15 %trunc_ln756

]]></Node>
<StgValue><ssdm name="select_ln763"/></StgValue>
</operation>

<operation id="617" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
upzero.exit:164 %store_ln367 = store i15 %select_ln763, i15 %nbh

]]></Node>
<StgValue><ssdm name="store_ln367"/></StgValue>
</operation>

<operation id="618" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:165 %wd1_1 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln763, i32 6, i32 10

]]></Node>
<StgValue><ssdm name="wd1_1"/></StgValue>
</operation>

<operation id="619" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:166 %trunc_ln653_1 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln763, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln653_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="620" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="26" op_0_bw="15">
<![CDATA[
entry:231 %zext_ln620_5 = zext i15 %detl_load

]]></Node>
<StgValue><ssdm name="zext_ln620_5"/></StgValue>
</operation>

<operation id="621" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="10">
<![CDATA[
for.inc.i23.1:2 %zext_ln613_2 = zext i10 %decis_2

]]></Node>
<StgValue><ssdm name="zext_ln613_2"/></StgValue>
</operation>

<operation id="622" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.1:3 %icmp_ln621_2 = icmp_slt  i32 %zext_ln613_2, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_2"/></StgValue>
</operation>

<operation id="623" st_id="25" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc.i23.2:0 %mul_ln620_2 = mul i26 %zext_ln620_5, i26 1200

]]></Node>
<StgValue><ssdm name="mul_ln620_2"/></StgValue>
</operation>

<operation id="624" st_id="25" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
upzero.exit:144 %mul_ln364 = mul i29 %sext_ln364, i29 %zext_ln359

]]></Node>
<StgValue><ssdm name="mul_ln364"/></StgValue>
</operation>

<operation id="625" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:145 %trunc_ln8 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln364, i32 15, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="626" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="5">
<![CDATA[
upzero.exit:167 %zext_ln656_1 = zext i5 %wd1_1

]]></Node>
<StgValue><ssdm name="zext_ln656_1"/></StgValue>
</operation>

<operation id="627" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
upzero.exit:168 %ilb_table_addr_1 = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln656_1

]]></Node>
<StgValue><ssdm name="ilb_table_addr_1"/></StgValue>
</operation>

<operation id="628" st_id="25" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="12" op_0_bw="5">
<![CDATA[
upzero.exit:169 %ilb_table_load_1 = load i5 %ilb_table_addr_1

]]></Node>
<StgValue><ssdm name="ilb_table_load_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="629" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23.1:4 %br_ln621 = br i1 %icmp_ln621_2, void %for.end.i, void %for.inc.i23.2

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="630" st_id="26" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc.i23.2:0 %mul_ln620_2 = mul i26 %zext_ln620_5, i26 1200

]]></Node>
<StgValue><ssdm name="mul_ln620_2"/></StgValue>
</operation>

<operation id="631" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="11" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.2:1 %decis_3 = partselect i11 @_ssdm_op_PartSelect.i11.i26.i32.i32, i26 %mul_ln620_2, i32 15, i32 25

]]></Node>
<StgValue><ssdm name="decis_3"/></StgValue>
</operation>

<operation id="632" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="40" op_0_bw="32">
<![CDATA[
upzero.exit:63 %sext_ln587_4 = sext i32 %delay_bph_load

]]></Node>
<StgValue><ssdm name="sext_ln587_4"/></StgValue>
</operation>

<operation id="633" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="28" op_0_bw="14">
<![CDATA[
upzero.exit:66 %sext_ln587_6 = sext i14 %delay_dhx_load

]]></Node>
<StgValue><ssdm name="sext_ln587_6"/></StgValue>
</operation>

<operation id="634" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="40" op_0_bw="32">
<![CDATA[
upzero.exit:70 %sext_ln589_20 = sext i32 %delay_bph_load_1

]]></Node>
<StgValue><ssdm name="sext_ln589_20"/></StgValue>
</operation>

<operation id="635" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="28" op_0_bw="14">
<![CDATA[
upzero.exit:73 %sext_ln589_22 = sext i14 %delay_dhx_load_1

]]></Node>
<StgValue><ssdm name="sext_ln589_22"/></StgValue>
</operation>

<operation id="636" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="28" op_0_bw="14">
<![CDATA[
upzero.exit:80 %sext_ln589_26 = sext i14 %delay_dhx_load_2

]]></Node>
<StgValue><ssdm name="sext_ln589_26"/></StgValue>
</operation>

<operation id="637" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="28" op_0_bw="14">
<![CDATA[
upzero.exit:87 %sext_ln589_30 = sext i14 %delay_dhx_load_3

]]></Node>
<StgValue><ssdm name="sext_ln589_30"/></StgValue>
</operation>

<operation id="638" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="28" op_0_bw="14">
<![CDATA[
upzero.exit:94 %sext_ln589_34 = sext i14 %delay_dhx_load_4

]]></Node>
<StgValue><ssdm name="sext_ln589_34"/></StgValue>
</operation>

<operation id="639" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="28" op_0_bw="14">
<![CDATA[
upzero.exit:101 %sext_ln589_38 = sext i14 %delay_dhx_load_5

]]></Node>
<StgValue><ssdm name="sext_ln589_38"/></StgValue>
</operation>

<operation id="640" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="14">
<![CDATA[
upzero.exit:146 %sext_ln364_1 = sext i14 %trunc_ln8

]]></Node>
<StgValue><ssdm name="sext_ln364_1"/></StgValue>
</operation>

<operation id="641" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="31" op_0_bw="14">
<![CDATA[
upzero.exit:147 %sext_ln759 = sext i14 %trunc_ln8

]]></Node>
<StgValue><ssdm name="sext_ln759"/></StgValue>
</operation>

<operation id="642" st_id="26" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="12" op_0_bw="5">
<![CDATA[
upzero.exit:169 %ilb_table_load_1 = load i5 %ilb_table_addr_1

]]></Node>
<StgValue><ssdm name="ilb_table_load_1"/></StgValue>
</operation>

<operation id="643" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
upzero.exit:170 %sub_ln656_1 = sub i4 11, i4 %trunc_ln653_1

]]></Node>
<StgValue><ssdm name="sub_ln656_1"/></StgValue>
</operation>

<operation id="644" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero.exit:175 %add_ln373 = add i32 %sext_ln364_1, i32 %trunc_ln591_1

]]></Node>
<StgValue><ssdm name="add_ln373"/></StgValue>
</operation>

<operation id="645" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
upzero.exit:176 %icmp_ln668_1 = icmp_eq  i14 %trunc_ln8, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln668_1"/></StgValue>
</operation>

<operation id="646" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
upzero.exit:177 %shl_ln672_6 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bph_load, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln672_6"/></StgValue>
</operation>

<operation id="647" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
upzero.exit:178 %sub_ln672_6 = sub i40 %shl_ln672_6, i40 %sext_ln587_4

]]></Node>
<StgValue><ssdm name="sub_ln672_6"/></StgValue>
</operation>

<operation id="648" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:179 %wd3_9 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_6, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_9"/></StgValue>
</operation>

<operation id="649" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
upzero.exit:180 %shl_ln672_7 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bph_load_1, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln672_7"/></StgValue>
</operation>

<operation id="650" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
upzero.exit:181 %sub_ln672_7 = sub i40 %shl_ln672_7, i40 %sext_ln589_20

]]></Node>
<StgValue><ssdm name="sub_ln672_7"/></StgValue>
</operation>

<operation id="651" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:182 %wd3_14 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_7, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_14"/></StgValue>
</operation>

<operation id="652" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
upzero.exit:195 %br_ln668 = br i1 %icmp_ln668_1, void %upzero_label11.i134, void %for.inc.i132

]]></Node>
<StgValue><ssdm name="br_ln668"/></StgValue>
</operation>

<operation id="653" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="28" op_0_bw="14">
<![CDATA[
upzero_label11.i134:0 %sext_ln679_6 = sext i14 %trunc_ln8

]]></Node>
<StgValue><ssdm name="sext_ln679_6"/></StgValue>
</operation>

<operation id="654" st_id="26" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
upzero_label11.i134:1 %mul_ln679_6 = mul i28 %sext_ln679_6, i28 %sext_ln587_6

]]></Node>
<StgValue><ssdm name="mul_ln679_6"/></StgValue>
</operation>

<operation id="655" st_id="26" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
upzero_label11.i134:7 %mul_ln679_7 = mul i28 %sext_ln679_6, i28 %sext_ln589_22

]]></Node>
<StgValue><ssdm name="mul_ln679_7"/></StgValue>
</operation>

<operation id="656" st_id="26" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
upzero_label11.i134:13 %mul_ln679_8 = mul i28 %sext_ln679_6, i28 %sext_ln589_26

]]></Node>
<StgValue><ssdm name="mul_ln679_8"/></StgValue>
</operation>

<operation id="657" st_id="26" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
upzero_label11.i134:19 %mul_ln679_9 = mul i28 %sext_ln679_6, i28 %sext_ln589_30

]]></Node>
<StgValue><ssdm name="mul_ln679_9"/></StgValue>
</operation>

<operation id="658" st_id="26" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
upzero_label11.i134:25 %mul_ln679_10 = mul i28 %sext_ln679_6, i28 %sext_ln589_34

]]></Node>
<StgValue><ssdm name="mul_ln679_10"/></StgValue>
</operation>

<operation id="659" st_id="26" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
upzero_label11.i134:31 %mul_ln679_11 = mul i28 %sext_ln679_6, i28 %sext_ln589_38

]]></Node>
<StgValue><ssdm name="mul_ln679_11"/></StgValue>
</operation>

<operation id="660" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0">
<![CDATA[
upzero.exit152:7 %store_ln693 = store i14 %trunc_ln8, i14 0

]]></Node>
<StgValue><ssdm name="store_ln693"/></StgValue>
</operation>

<operation id="661" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
upzero.exit152:57 %add_ln388 = add i31 %trunc_ln347, i31 %sext_ln759

]]></Node>
<StgValue><ssdm name="add_ln388"/></StgValue>
</operation>

<operation id="662" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0">
<![CDATA[
upzero.exit152:59 %store_ln392 = store i31 %add_ln388, i31 %rh1

]]></Node>
<StgValue><ssdm name="store_ln392"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="663" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="11">
<![CDATA[
for.inc.i23.2:2 %zext_ln613_3 = zext i11 %decis_3

]]></Node>
<StgValue><ssdm name="zext_ln613_3"/></StgValue>
</operation>

<operation id="664" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.2:3 %icmp_ln621_3 = icmp_slt  i32 %zext_ln613_3, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_3"/></StgValue>
</operation>

<operation id="665" st_id="27" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc.i23.3:0 %mul_ln620_3 = mul i26 %zext_ln620_5, i26 1520

]]></Node>
<StgValue><ssdm name="mul_ln620_3"/></StgValue>
</operation>

<operation id="666" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="40" op_0_bw="32">
<![CDATA[
upzero.exit:98 %sext_ln589_36 = sext i32 %delay_bph_load_5

]]></Node>
<StgValue><ssdm name="sext_ln589_36"/></StgValue>
</operation>

<operation id="667" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="12" op_0_bw="4">
<![CDATA[
upzero.exit:171 %sub_ln656_1cast = zext i4 %sub_ln656_1

]]></Node>
<StgValue><ssdm name="sub_ln656_1cast"/></StgValue>
</operation>

<operation id="668" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
upzero.exit:172 %wd3_8 = lshr i12 %ilb_table_load_1, i12 %sub_ln656_1cast

]]></Node>
<StgValue><ssdm name="wd3_8"/></StgValue>
</operation>

<operation id="669" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
upzero.exit:173 %shl_ln657_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3_8, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln657_1"/></StgValue>
</operation>

<operation id="670" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
upzero.exit:174 %store_ln370 = store i15 %shl_ln657_1, i15 %deth

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="671" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
upzero.exit:192 %shl_ln672_10 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bph_load_5, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln672_10"/></StgValue>
</operation>

<operation id="672" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
upzero.exit:193 %sub_ln672_11 = sub i40 %shl_ln672_10, i40 %sext_ln589_36

]]></Node>
<StgValue><ssdm name="sub_ln672_11"/></StgValue>
</operation>

<operation id="673" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:194 %wd3_13 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_11, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_13"/></StgValue>
</operation>

<operation id="674" st_id="27" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
upzero_label11.i134:1 %mul_ln679_6 = mul i28 %sext_ln679_6, i28 %sext_ln587_6

]]></Node>
<StgValue><ssdm name="mul_ln679_6"/></StgValue>
</operation>

<operation id="675" st_id="27" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
upzero_label11.i134:7 %mul_ln679_7 = mul i28 %sext_ln679_6, i28 %sext_ln589_22

]]></Node>
<StgValue><ssdm name="mul_ln679_7"/></StgValue>
</operation>

<operation id="676" st_id="27" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
upzero_label11.i134:13 %mul_ln679_8 = mul i28 %sext_ln679_6, i28 %sext_ln589_26

]]></Node>
<StgValue><ssdm name="mul_ln679_8"/></StgValue>
</operation>

<operation id="677" st_id="27" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
upzero_label11.i134:19 %mul_ln679_9 = mul i28 %sext_ln679_6, i28 %sext_ln589_30

]]></Node>
<StgValue><ssdm name="mul_ln679_9"/></StgValue>
</operation>

<operation id="678" st_id="27" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
upzero_label11.i134:25 %mul_ln679_10 = mul i28 %sext_ln679_6, i28 %sext_ln589_34

]]></Node>
<StgValue><ssdm name="mul_ln679_10"/></StgValue>
</operation>

<operation id="679" st_id="27" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
upzero_label11.i134:31 %mul_ln679_11 = mul i28 %sext_ln679_6, i28 %sext_ln589_38

]]></Node>
<StgValue><ssdm name="mul_ln679_11"/></StgValue>
</operation>

<operation id="680" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i132:0 %store_ln672 = store i32 %wd3_9, i32 0

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="681" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i132:1 %store_ln672 = store i32 %wd3_14, i32 1

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="682" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit152:8 %ph1_load = load i32 %ph1

]]></Node>
<StgValue><ssdm name="ph1_load"/></StgValue>
</operation>

<operation id="683" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit152:9 %ph2_load = load i32 %ph2

]]></Node>
<StgValue><ssdm name="ph2_load"/></StgValue>
</operation>

<operation id="684" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="32">
<![CDATA[
upzero.exit152:12 %sext_ln705_2 = sext i32 %add_ln373

]]></Node>
<StgValue><ssdm name="sext_ln705_2"/></StgValue>
</operation>

<operation id="685" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="32">
<![CDATA[
upzero.exit152:13 %sext_ln705_3 = sext i32 %ph1_load

]]></Node>
<StgValue><ssdm name="sext_ln705_3"/></StgValue>
</operation>

<operation id="686" st_id="27" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit152:14 %mul_ln705_1 = mul i64 %sext_ln705_3, i64 %sext_ln705_2

]]></Node>
<StgValue><ssdm name="mul_ln705_1"/></StgValue>
</operation>

<operation id="687" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="32">
<![CDATA[
upzero.exit152:22 %sext_ln708_1 = sext i32 %ph2_load

]]></Node>
<StgValue><ssdm name="sext_ln708_1"/></StgValue>
</operation>

<operation id="688" st_id="27" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit152:23 %mul_ln708_1 = mul i64 %sext_ln708_1, i64 %sext_ln705_2

]]></Node>
<StgValue><ssdm name="mul_ln708_1"/></StgValue>
</operation>

<operation id="689" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit152:60 %store_ln393 = store i32 %ph1_load, i32 %ph2

]]></Node>
<StgValue><ssdm name="store_ln393"/></StgValue>
</operation>

<operation id="690" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit152:61 %store_ln394 = store i32 %add_ln373, i32 %ph1

]]></Node>
<StgValue><ssdm name="store_ln394"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="691" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23.2:4 %br_ln621 = br i1 %icmp_ln621_3, void %for.end.i, void %for.inc.i23.3

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="692" st_id="28" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc.i23.3:0 %mul_ln620_3 = mul i26 %zext_ln620_5, i26 1520

]]></Node>
<StgValue><ssdm name="mul_ln620_3"/></StgValue>
</operation>

<operation id="693" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="11" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.3:1 %decis_4 = partselect i11 @_ssdm_op_PartSelect.i11.i26.i32.i32, i26 %mul_ln620_3, i32 15, i32 25

]]></Node>
<StgValue><ssdm name="decis_4"/></StgValue>
</operation>

<operation id="694" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="28">
<![CDATA[
upzero_label11.i134:2 %sext_ln679_7 = sext i28 %mul_ln679_6

]]></Node>
<StgValue><ssdm name="sext_ln679_7"/></StgValue>
</operation>

<operation id="695" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero_label11.i134:3 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_7, i32 63

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="696" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero_label11.i134:4 %select_ln666_6 = select i1 %tmp_19, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln666_6"/></StgValue>
</operation>

<operation id="697" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i134:5 %add_ln684_6 = add i32 %select_ln666_6, i32 %wd3_9

]]></Node>
<StgValue><ssdm name="add_ln684_6"/></StgValue>
</operation>

<operation id="698" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="28">
<![CDATA[
upzero_label11.i134:8 %sext_ln679_8 = sext i28 %mul_ln679_7

]]></Node>
<StgValue><ssdm name="sext_ln679_8"/></StgValue>
</operation>

<operation id="699" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero_label11.i134:9 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_8, i32 63

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="700" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero_label11.i134:10 %select_ln666_7 = select i1 %tmp_20, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln666_7"/></StgValue>
</operation>

<operation id="701" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i134:11 %add_ln684_7 = add i32 %select_ln666_7, i32 %wd3_14

]]></Node>
<StgValue><ssdm name="add_ln684_7"/></StgValue>
</operation>

<operation id="702" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="28">
<![CDATA[
upzero_label11.i134:14 %sext_ln679_9 = sext i28 %mul_ln679_8

]]></Node>
<StgValue><ssdm name="sext_ln679_9"/></StgValue>
</operation>

<operation id="703" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero_label11.i134:15 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_9, i32 63

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="704" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero_label11.i134:16 %select_ln666_8 = select i1 %tmp_21, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln666_8"/></StgValue>
</operation>

<operation id="705" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i134:17 %add_ln684_8 = add i32 %select_ln666_8, i32 %wd3_10

]]></Node>
<StgValue><ssdm name="add_ln684_8"/></StgValue>
</operation>

<operation id="706" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="28">
<![CDATA[
upzero_label11.i134:20 %sext_ln679_10 = sext i28 %mul_ln679_9

]]></Node>
<StgValue><ssdm name="sext_ln679_10"/></StgValue>
</operation>

<operation id="707" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero_label11.i134:21 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_10, i32 63

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="708" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero_label11.i134:22 %select_ln666_9 = select i1 %tmp_22, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln666_9"/></StgValue>
</operation>

<operation id="709" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i134:23 %add_ln684_9 = add i32 %select_ln666_9, i32 %wd3_11

]]></Node>
<StgValue><ssdm name="add_ln684_9"/></StgValue>
</operation>

<operation id="710" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="28">
<![CDATA[
upzero_label11.i134:32 %sext_ln679_12 = sext i28 %mul_ln679_11

]]></Node>
<StgValue><ssdm name="sext_ln679_12"/></StgValue>
</operation>

<operation id="711" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero_label11.i134:33 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_12, i32 63

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="712" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero_label11.i134:34 %select_ln666_11 = select i1 %tmp_24, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln666_11"/></StgValue>
</operation>

<operation id="713" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i134:35 %add_ln684_11 = add i32 %select_ln666_11, i32 %wd3_13

]]></Node>
<StgValue><ssdm name="add_ln684_11"/></StgValue>
</operation>

<operation id="714" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i132:2 %store_ln672 = store i32 %wd3_10, i32 2

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="715" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i132:3 %store_ln672 = store i32 %wd3_11, i32 3

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="716" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i132:5 %br_ln688 = br void %upzero.exit152

]]></Node>
<StgValue><ssdm name="br_ln688"/></StgValue>
</operation>

<operation id="717" st_id="28" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit152:14 %mul_ln705_1 = mul i64 %sext_ln705_3, i64 %sext_ln705_2

]]></Node>
<StgValue><ssdm name="mul_ln705_1"/></StgValue>
</operation>

<operation id="718" st_id="28" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit152:23 %mul_ln708_1 = mul i64 %sext_ln708_1, i64 %sext_ln705_2

]]></Node>
<StgValue><ssdm name="mul_ln708_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="719" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="11">
<![CDATA[
for.inc.i23.3:2 %zext_ln613_4 = zext i11 %decis_4

]]></Node>
<StgValue><ssdm name="zext_ln613_4"/></StgValue>
</operation>

<operation id="720" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.3:3 %icmp_ln621_4 = icmp_slt  i32 %zext_ln613_4, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_4"/></StgValue>
</operation>

<operation id="721" st_id="29" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc.i23.4:0 %mul_ln620_4 = mul i26 %zext_ln620_5, i26 1864

]]></Node>
<StgValue><ssdm name="mul_ln620_4"/></StgValue>
</operation>

<operation id="722" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero_label11.i134:6 %store_ln684 = store i32 %add_ln684_6, i32 0

]]></Node>
<StgValue><ssdm name="store_ln684"/></StgValue>
</operation>

<operation id="723" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero_label11.i134:12 %store_ln684 = store i32 %add_ln684_7, i32 1

]]></Node>
<StgValue><ssdm name="store_ln684"/></StgValue>
</operation>

<operation id="724" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="28">
<![CDATA[
upzero_label11.i134:26 %sext_ln679_11 = sext i28 %mul_ln679_10

]]></Node>
<StgValue><ssdm name="sext_ln679_11"/></StgValue>
</operation>

<operation id="725" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero_label11.i134:27 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_11, i32 63

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="726" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero_label11.i134:28 %select_ln666_10 = select i1 %tmp_23, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln666_10"/></StgValue>
</operation>

<operation id="727" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i134:29 %add_ln684_10 = add i32 %select_ln666_10, i32 %wd3_12

]]></Node>
<StgValue><ssdm name="add_ln684_10"/></StgValue>
</operation>

<operation id="728" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0">
<![CDATA[
upzero_label11.i134:36 %br_ln688 = br void %upzero.exit152

]]></Node>
<StgValue><ssdm name="br_ln688"/></StgValue>
</operation>

<operation id="729" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i132:4 %store_ln672 = store i32 %wd3_12, i32 4

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="730" st_id="29" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit152:14 %mul_ln705_1 = mul i64 %sext_ln705_3, i64 %sext_ln705_2

]]></Node>
<StgValue><ssdm name="mul_ln705_1"/></StgValue>
</operation>

<operation id="731" st_id="29" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit152:23 %mul_ln708_1 = mul i64 %sext_ln708_1, i64 %sext_ln705_2

]]></Node>
<StgValue><ssdm name="mul_ln708_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="732" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23.3:4 %br_ln621 = br i1 %icmp_ln621_4, void %for.end.i, void %for.inc.i23.4

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="733" st_id="30" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc.i23.4:0 %mul_ln620_4 = mul i26 %zext_ln620_5, i26 1864

]]></Node>
<StgValue><ssdm name="mul_ln620_4"/></StgValue>
</operation>

<operation id="734" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="11" op_0_bw="11" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.4:1 %decis_5 = partselect i11 @_ssdm_op_PartSelect.i11.i26.i32.i32, i26 %mul_ln620_4, i32 15, i32 25

]]></Node>
<StgValue><ssdm name="decis_5"/></StgValue>
</operation>

<operation id="735" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero_label11.i134:18 %store_ln684 = store i32 %add_ln684_8, i32 2

]]></Node>
<StgValue><ssdm name="store_ln684"/></StgValue>
</operation>

<operation id="736" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero_label11.i134:24 %store_ln684 = store i32 %add_ln684_9, i32 3

]]></Node>
<StgValue><ssdm name="store_ln684"/></StgValue>
</operation>

<operation id="737" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
upzero.exit152:0 %storemerge29 = phi i32 %add_ln684_11, void %upzero_label11.i134, i32 %wd3_13, void %for.inc.i132

]]></Node>
<StgValue><ssdm name="storemerge29"/></StgValue>
</operation>

<operation id="738" st_id="30" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit152:14 %mul_ln705_1 = mul i64 %sext_ln705_3, i64 %sext_ln705_2

]]></Node>
<StgValue><ssdm name="mul_ln705_1"/></StgValue>
</operation>

<operation id="739" st_id="30" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit152:23 %mul_ln708_1 = mul i64 %sext_ln708_1, i64 %sext_ln705_2

]]></Node>
<StgValue><ssdm name="mul_ln708_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="740" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="27" op_0_bw="15">
<![CDATA[
entry:229 %zext_ln620_3 = zext i15 %detl_load

]]></Node>
<StgValue><ssdm name="zext_ln620_3"/></StgValue>
</operation>

<operation id="741" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="11">
<![CDATA[
for.inc.i23.4:2 %zext_ln613_5 = zext i11 %decis_5

]]></Node>
<StgValue><ssdm name="zext_ln613_5"/></StgValue>
</operation>

<operation id="742" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.4:3 %icmp_ln621_5 = icmp_slt  i32 %zext_ln613_5, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_5"/></StgValue>
</operation>

<operation id="743" st_id="31" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc.i23.5:0 %mul_ln620_5 = mul i27 %zext_ln620_3, i27 2208

]]></Node>
<StgValue><ssdm name="mul_ln620_5"/></StgValue>
</operation>

<operation id="744" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="23" op_0_bw="15">
<![CDATA[
upzero.exit:121 %sext_ln604_2 = sext i15 %ah2_load

]]></Node>
<StgValue><ssdm name="sext_ln604_2"/></StgValue>
</operation>

<operation id="745" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero_label11.i134:30 %store_ln684 = store i32 %add_ln684_10, i32 4

]]></Node>
<StgValue><ssdm name="store_ln684"/></StgValue>
</operation>

<operation id="746" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit152:1 %store_ln672 = store i32 %storemerge29, i32 5

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="747" st_id="31" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit152:14 %mul_ln705_1 = mul i64 %sext_ln705_3, i64 %sext_ln705_2

]]></Node>
<StgValue><ssdm name="mul_ln705_1"/></StgValue>
</operation>

<operation id="748" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero.exit152:15 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln705_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="749" st_id="31" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit152:23 %mul_ln708_1 = mul i64 %sext_ln708_1, i64 %sext_ln705_2

]]></Node>
<StgValue><ssdm name="mul_ln708_1"/></StgValue>
</operation>

<operation id="750" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
upzero.exit152:25 %shl_ln716_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %ah2_load, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln716_1"/></StgValue>
</operation>

<operation id="751" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="23" op_0_bw="22">
<![CDATA[
upzero.exit152:26 %sext_ln716_2 = sext i22 %shl_ln716_1

]]></Node>
<StgValue><ssdm name="sext_ln716_2"/></StgValue>
</operation>

<operation id="752" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
upzero.exit152:27 %sub_ln716_1 = sub i23 %sext_ln716_2, i23 %sext_ln604_2

]]></Node>
<StgValue><ssdm name="sub_ln716_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="753" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23.4:4 %br_ln621 = br i1 %icmp_ln621_5, void %for.end.i, void %for.inc.i23.5

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="754" st_id="32" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc.i23.5:0 %mul_ln620_5 = mul i27 %zext_ln620_3, i27 2208

]]></Node>
<StgValue><ssdm name="mul_ln620_5"/></StgValue>
</operation>

<operation id="755" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="12" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.5:1 %decis_6 = partselect i12 @_ssdm_op_PartSelect.i12.i27.i32.i32, i27 %mul_ln620_5, i32 15, i32 26

]]></Node>
<StgValue><ssdm name="decis_6"/></StgValue>
</operation>

<operation id="756" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
upzero.exit152:10 %wd2_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %ah1_load, i2 0

]]></Node>
<StgValue><ssdm name="wd2_1"/></StgValue>
</operation>

<operation id="757" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="19" op_0_bw="18">
<![CDATA[
upzero.exit152:11 %sext_ln702_1 = sext i18 %wd2_1

]]></Node>
<StgValue><ssdm name="sext_ln702_1"/></StgValue>
</operation>

<operation id="758" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
upzero.exit152:16 %sub_ln706_1 = sub i19 0, i19 %sext_ln702_1

]]></Node>
<StgValue><ssdm name="sub_ln706_1"/></StgValue>
</operation>

<operation id="759" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero.exit152:24 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln708_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="760" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="16" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit152:28 %trunc_ln716_1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln716_1, i32 7, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln716_1"/></StgValue>
</operation>

<operation id="761" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="17" op_0_bw="16">
<![CDATA[
upzero.exit152:29 %sext_ln716_3 = sext i16 %trunc_ln716_1

]]></Node>
<StgValue><ssdm name="sext_ln716_3"/></StgValue>
</operation>

<operation id="762" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
upzero.exit152:30 %select_ln716_1 = select i1 %tmp_26, i17 130944, i17 128

]]></Node>
<StgValue><ssdm name="select_ln716_1"/></StgValue>
</operation>

<operation id="763" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit152:31 %add_ln716_2 = add i17 %sext_ln716_3, i17 %select_ln716_1

]]></Node>
<StgValue><ssdm name="add_ln716_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="764" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="12">
<![CDATA[
for.inc.i23.5:2 %zext_ln613_6 = zext i12 %decis_6

]]></Node>
<StgValue><ssdm name="zext_ln613_6"/></StgValue>
</operation>

<operation id="765" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.5:3 %icmp_ln621_6 = icmp_slt  i32 %zext_ln613_6, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_6"/></StgValue>
</operation>

<operation id="766" st_id="33" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc.i23.6:0 %mul_ln620_6 = mul i27 %zext_ln620_3, i27 2584

]]></Node>
<StgValue><ssdm name="mul_ln620_6"/></StgValue>
</operation>

<operation id="767" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit152:17 %tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %ah1_load, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="768" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="12" op_0_bw="11">
<![CDATA[
upzero.exit152:18 %sext_ln707_1 = sext i11 %tmp_7

]]></Node>
<StgValue><ssdm name="sext_ln707_1"/></StgValue>
</operation>

<operation id="769" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="12" op_0_bw="12" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit152:19 %tmp_8 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln706_1, i32 7, i32 18

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="770" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
upzero.exit152:20 %select_ln705_1 = select i1 %tmp_25, i12 %sext_ln707_1, i12 %tmp_8

]]></Node>
<StgValue><ssdm name="select_ln705_1"/></StgValue>
</operation>

<operation id="771" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="17" op_0_bw="12">
<![CDATA[
upzero.exit152:21 %sext_ln708_3 = sext i12 %select_ln705_1

]]></Node>
<StgValue><ssdm name="sext_ln708_3"/></StgValue>
</operation>

<operation id="772" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit152:32 %apl2_3 = add i17 %add_ln716_2, i17 %sext_ln708_3

]]></Node>
<StgValue><ssdm name="apl2_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="773" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23.5:4 %br_ln621 = br i1 %icmp_ln621_6, void %for.end.i, void %for.inc.i23.6

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="774" st_id="34" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc.i23.6:0 %mul_ln620_6 = mul i27 %zext_ln620_3, i27 2584

]]></Node>
<StgValue><ssdm name="mul_ln620_6"/></StgValue>
</operation>

<operation id="775" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="12" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.6:1 %decis_7 = partselect i12 @_ssdm_op_PartSelect.i12.i27.i32.i32, i27 %mul_ln620_6, i32 15, i32 26

]]></Node>
<StgValue><ssdm name="decis_7"/></StgValue>
</operation>

<operation id="776" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit152:33 %icmp_ln719_1 = icmp_sgt  i17 %apl2_3, i17 12288

]]></Node>
<StgValue><ssdm name="icmp_ln719_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="777" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="12">
<![CDATA[
for.inc.i23.6:2 %zext_ln613_7 = zext i12 %decis_7

]]></Node>
<StgValue><ssdm name="zext_ln613_7"/></StgValue>
</operation>

<operation id="778" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.6:3 %icmp_ln621_7 = icmp_slt  i32 %zext_ln613_7, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_7"/></StgValue>
</operation>

<operation id="779" st_id="35" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc.i23.7:0 %mul_ln620_7 = mul i27 %zext_ln620_3, i27 2960

]]></Node>
<StgValue><ssdm name="mul_ln620_7"/></StgValue>
</operation>

<operation id="780" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="25" op_0_bw="16">
<![CDATA[
upzero.exit:116 %sext_ln602_1 = sext i16 %ah1_load

]]></Node>
<StgValue><ssdm name="sext_ln602_1"/></StgValue>
</operation>

<operation id="781" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
upzero.exit152:34 %apl2_4 = select i1 %icmp_ln719_1, i17 12288, i17 %apl2_3

]]></Node>
<StgValue><ssdm name="apl2_4"/></StgValue>
</operation>

<operation id="782" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="15" op_0_bw="17">
<![CDATA[
upzero.exit152:35 %trunc_ln703_1 = trunc i17 %apl2_4

]]></Node>
<StgValue><ssdm name="trunc_ln703_1"/></StgValue>
</operation>

<operation id="783" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit152:36 %icmp_ln721_1 = icmp_slt  i17 %apl2_4, i17 118784

]]></Node>
<StgValue><ssdm name="icmp_ln721_1"/></StgValue>
</operation>

<operation id="784" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
upzero.exit152:37 %apl2_5 = select i1 %icmp_ln721_1, i15 20480, i15 %trunc_ln703_1

]]></Node>
<StgValue><ssdm name="apl2_5"/></StgValue>
</operation>

<operation id="785" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
upzero.exit152:38 %store_ln382 = store i15 %apl2_5, i15 %ah2

]]></Node>
<StgValue><ssdm name="store_ln382"/></StgValue>
</operation>

<operation id="786" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
upzero.exit152:39 %shl_ln734_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %ah1_load, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln734_1"/></StgValue>
</operation>

<operation id="787" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="25" op_0_bw="24">
<![CDATA[
upzero.exit152:40 %sext_ln734_1 = sext i24 %shl_ln734_1

]]></Node>
<StgValue><ssdm name="sext_ln734_1"/></StgValue>
</operation>

<operation id="788" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
upzero.exit152:41 %sub_ln734_1 = sub i25 %sext_ln734_1, i25 %sext_ln602_1

]]></Node>
<StgValue><ssdm name="sub_ln734_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="789" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23.6:4 %br_ln621 = br i1 %icmp_ln621_7, void %for.end.i, void %for.inc.i23.7

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="790" st_id="36" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc.i23.7:0 %mul_ln620_7 = mul i27 %zext_ln620_3, i27 2960

]]></Node>
<StgValue><ssdm name="mul_ln620_7"/></StgValue>
</operation>

<operation id="791" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="12" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.7:1 %decis_8 = partselect i12 @_ssdm_op_PartSelect.i12.i27.i32.i32, i27 %mul_ln620_7, i32 15, i32 26

]]></Node>
<StgValue><ssdm name="decis_8"/></StgValue>
</operation>

<operation id="792" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="17" op_0_bw="17" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit152:42 %trunc_ln734_1 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln734_1, i32 8, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln734_1"/></StgValue>
</operation>

<operation id="793" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="18" op_0_bw="17">
<![CDATA[
upzero.exit152:43 %sext_ln735_1 = sext i17 %trunc_ln734_1

]]></Node>
<StgValue><ssdm name="sext_ln735_1"/></StgValue>
</operation>

<operation id="794" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
upzero.exit152:44 %select_ln735_1 = select i1 %tmp_25, i18 261952, i18 192

]]></Node>
<StgValue><ssdm name="select_ln735_1"/></StgValue>
</operation>

<operation id="795" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
upzero.exit152:45 %apl1_4 = add i18 %select_ln735_1, i18 %sext_ln735_1

]]></Node>
<StgValue><ssdm name="apl1_4"/></StgValue>
</operation>

<operation id="796" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
upzero.exit152:46 %wd3_15 = sub i15 15360, i15 %apl2_5

]]></Node>
<StgValue><ssdm name="wd3_15"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="797" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="12">
<![CDATA[
for.inc.i23.7:2 %zext_ln613_8 = zext i12 %decis_8

]]></Node>
<StgValue><ssdm name="zext_ln613_8"/></StgValue>
</operation>

<operation id="798" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.7:3 %icmp_ln621_8 = icmp_slt  i32 %zext_ln613_8, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_8"/></StgValue>
</operation>

<operation id="799" st_id="37" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc.i23.8:0 %mul_ln620_8 = mul i27 %zext_ln620_3, i27 3376

]]></Node>
<StgValue><ssdm name="mul_ln620_8"/></StgValue>
</operation>

<operation id="800" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="18" op_0_bw="15">
<![CDATA[
upzero.exit152:47 %zext_ln733_2 = zext i15 %wd3_15

]]></Node>
<StgValue><ssdm name="zext_ln733_2"/></StgValue>
</operation>

<operation id="801" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="15">
<![CDATA[
upzero.exit152:48 %zext_ln733_3 = zext i15 %wd3_15

]]></Node>
<StgValue><ssdm name="zext_ln733_3"/></StgValue>
</operation>

<operation id="802" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
upzero.exit152:49 %icmp_ln745_1 = icmp_sgt  i18 %apl1_4, i18 %zext_ln733_2

]]></Node>
<StgValue><ssdm name="icmp_ln745_1"/></StgValue>
</operation>

<operation id="803" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
upzero.exit152:50 %apl1_5 = select i1 %icmp_ln745_1, i18 %zext_ln733_2, i18 %apl1_4

]]></Node>
<StgValue><ssdm name="apl1_5"/></StgValue>
</operation>

<operation id="804" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="18">
<![CDATA[
upzero.exit152:51 %trunc_ln733_1 = trunc i18 %apl1_5

]]></Node>
<StgValue><ssdm name="trunc_ln733_1"/></StgValue>
</operation>

<operation id="805" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
upzero.exit152:52 %apl1_6 = sub i16 0, i16 %zext_ln733_3

]]></Node>
<StgValue><ssdm name="apl1_6"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="806" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23.7:4 %br_ln621 = br i1 %icmp_ln621_8, void %for.end.i, void %for.inc.i23.8

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="807" st_id="38" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc.i23.8:0 %mul_ln620_8 = mul i27 %zext_ln620_3, i27 3376

]]></Node>
<StgValue><ssdm name="mul_ln620_8"/></StgValue>
</operation>

<operation id="808" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="12" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.8:1 %decis_9 = partselect i12 @_ssdm_op_PartSelect.i12.i27.i32.i32, i27 %mul_ln620_8, i32 15, i32 26

]]></Node>
<StgValue><ssdm name="decis_9"/></StgValue>
</operation>

<operation id="809" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="18" op_0_bw="16">
<![CDATA[
upzero.exit152:53 %sext_ln747_1 = sext i16 %apl1_6

]]></Node>
<StgValue><ssdm name="sext_ln747_1"/></StgValue>
</operation>

<operation id="810" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
upzero.exit152:54 %icmp_ln747_1 = icmp_slt  i18 %apl1_5, i18 %sext_ln747_1

]]></Node>
<StgValue><ssdm name="icmp_ln747_1"/></StgValue>
</operation>

<operation id="811" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
upzero.exit152:55 %apl1_7 = select i1 %icmp_ln747_1, i16 %apl1_6, i16 %trunc_ln733_1

]]></Node>
<StgValue><ssdm name="apl1_7"/></StgValue>
</operation>

<operation id="812" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit152:56 %store_ln385 = store i16 %apl1_7, i16 %ah1

]]></Node>
<StgValue><ssdm name="store_ln385"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="813" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="12">
<![CDATA[
for.inc.i23.8:2 %zext_ln613_9 = zext i12 %decis_9

]]></Node>
<StgValue><ssdm name="zext_ln613_9"/></StgValue>
</operation>

<operation id="814" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.8:3 %icmp_ln621_9 = icmp_slt  i32 %zext_ln613_9, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_9"/></StgValue>
</operation>

<operation id="815" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc.i23.9:0 %mul_ln620_9 = mul i27 %zext_ln620_3, i27 3784

]]></Node>
<StgValue><ssdm name="mul_ln620_9"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="816" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23.8:4 %br_ln621 = br i1 %icmp_ln621_9, void %for.end.i, void %for.inc.i23.9

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="817" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc.i23.9:0 %mul_ln620_9 = mul i27 %zext_ln620_3, i27 3784

]]></Node>
<StgValue><ssdm name="mul_ln620_9"/></StgValue>
</operation>

<operation id="818" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="12" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.9:1 %decis_s = partselect i12 @_ssdm_op_PartSelect.i12.i27.i32.i32, i27 %mul_ln620_9, i32 15, i32 26

]]></Node>
<StgValue><ssdm name="decis_s"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="819" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="28" op_0_bw="15">
<![CDATA[
entry:228 %zext_ln620_2 = zext i15 %detl_load

]]></Node>
<StgValue><ssdm name="zext_ln620_2"/></StgValue>
</operation>

<operation id="820" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="12">
<![CDATA[
for.inc.i23.9:2 %zext_ln613_10 = zext i12 %decis_s

]]></Node>
<StgValue><ssdm name="zext_ln613_10"/></StgValue>
</operation>

<operation id="821" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.9:3 %icmp_ln621_10 = icmp_slt  i32 %zext_ln613_10, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_10"/></StgValue>
</operation>

<operation id="822" st_id="41" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc.i23.10:0 %mul_ln620_10 = mul i28 %zext_ln620_2, i28 4240

]]></Node>
<StgValue><ssdm name="mul_ln620_10"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="823" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23.9:4 %br_ln621 = br i1 %icmp_ln621_10, void %for.end.i, void %for.inc.i23.10

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="824" st_id="42" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc.i23.10:0 %mul_ln620_10 = mul i28 %zext_ln620_2, i28 4240

]]></Node>
<StgValue><ssdm name="mul_ln620_10"/></StgValue>
</operation>

<operation id="825" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="13" op_0_bw="13" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.10:1 %decis_10 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln620_10, i32 15, i32 27

]]></Node>
<StgValue><ssdm name="decis_10"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="826" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i23.10:2 %zext_ln613_11 = zext i13 %decis_10

]]></Node>
<StgValue><ssdm name="zext_ln613_11"/></StgValue>
</operation>

<operation id="827" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.10:3 %icmp_ln621_11 = icmp_slt  i32 %zext_ln613_11, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_11"/></StgValue>
</operation>

<operation id="828" st_id="43" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc.i23.11:0 %mul_ln620_11 = mul i28 %zext_ln620_2, i28 4696

]]></Node>
<StgValue><ssdm name="mul_ln620_11"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="829" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23.10:4 %br_ln621 = br i1 %icmp_ln621_11, void %for.end.i, void %for.inc.i23.11

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="830" st_id="44" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc.i23.11:0 %mul_ln620_11 = mul i28 %zext_ln620_2, i28 4696

]]></Node>
<StgValue><ssdm name="mul_ln620_11"/></StgValue>
</operation>

<operation id="831" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="13" op_0_bw="13" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.11:1 %decis_11 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln620_11, i32 15, i32 27

]]></Node>
<StgValue><ssdm name="decis_11"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="832" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i23.11:2 %zext_ln613_12 = zext i13 %decis_11

]]></Node>
<StgValue><ssdm name="zext_ln613_12"/></StgValue>
</operation>

<operation id="833" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.11:3 %icmp_ln621_12 = icmp_slt  i32 %zext_ln613_12, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_12"/></StgValue>
</operation>

<operation id="834" st_id="45" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc.i23.12:0 %mul_ln620_12 = mul i28 %zext_ln620_2, i28 5200

]]></Node>
<StgValue><ssdm name="mul_ln620_12"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="835" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23.11:4 %br_ln621 = br i1 %icmp_ln621_12, void %for.end.i, void %for.inc.i23.12

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="836" st_id="46" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc.i23.12:0 %mul_ln620_12 = mul i28 %zext_ln620_2, i28 5200

]]></Node>
<StgValue><ssdm name="mul_ln620_12"/></StgValue>
</operation>

<operation id="837" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="13" op_0_bw="13" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.12:1 %decis_12 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln620_12, i32 15, i32 27

]]></Node>
<StgValue><ssdm name="decis_12"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="838" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i23.12:2 %zext_ln613_13 = zext i13 %decis_12

]]></Node>
<StgValue><ssdm name="zext_ln613_13"/></StgValue>
</operation>

<operation id="839" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.12:3 %icmp_ln621_13 = icmp_slt  i32 %zext_ln613_13, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_13"/></StgValue>
</operation>

<operation id="840" st_id="47" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc.i23.13:0 %mul_ln620_13 = mul i28 %zext_ln620_2, i28 5712

]]></Node>
<StgValue><ssdm name="mul_ln620_13"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="841" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23.12:4 %br_ln621 = br i1 %icmp_ln621_13, void %for.end.i, void %for.inc.i23.13

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="842" st_id="48" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc.i23.13:0 %mul_ln620_13 = mul i28 %zext_ln620_2, i28 5712

]]></Node>
<StgValue><ssdm name="mul_ln620_13"/></StgValue>
</operation>

<operation id="843" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="13" op_0_bw="13" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.13:1 %decis_13 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln620_13, i32 15, i32 27

]]></Node>
<StgValue><ssdm name="decis_13"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="844" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i23.13:2 %zext_ln613_14 = zext i13 %decis_13

]]></Node>
<StgValue><ssdm name="zext_ln613_14"/></StgValue>
</operation>

<operation id="845" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.13:3 %icmp_ln621_14 = icmp_slt  i32 %zext_ln613_14, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_14"/></StgValue>
</operation>

<operation id="846" st_id="49" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc.i23.14:0 %mul_ln620_14 = mul i28 %zext_ln620_2, i28 6288

]]></Node>
<StgValue><ssdm name="mul_ln620_14"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="847" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23.13:4 %br_ln621 = br i1 %icmp_ln621_14, void %for.end.i, void %for.inc.i23.14

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="848" st_id="50" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc.i23.14:0 %mul_ln620_14 = mul i28 %zext_ln620_2, i28 6288

]]></Node>
<StgValue><ssdm name="mul_ln620_14"/></StgValue>
</operation>

<operation id="849" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="13" op_0_bw="13" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.14:1 %decis_14 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln620_14, i32 15, i32 27

]]></Node>
<StgValue><ssdm name="decis_14"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="850" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i23.14:2 %zext_ln613_15 = zext i13 %decis_14

]]></Node>
<StgValue><ssdm name="zext_ln613_15"/></StgValue>
</operation>

<operation id="851" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.14:3 %icmp_ln621_15 = icmp_slt  i32 %zext_ln613_15, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_15"/></StgValue>
</operation>

<operation id="852" st_id="51" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc.i23.15:0 %mul_ln620_15 = mul i28 %zext_ln620_2, i28 6864

]]></Node>
<StgValue><ssdm name="mul_ln620_15"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="853" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23.14:4 %br_ln621 = br i1 %icmp_ln621_15, void %for.end.i, void %for.inc.i23.15

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="854" st_id="52" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc.i23.15:0 %mul_ln620_15 = mul i28 %zext_ln620_2, i28 6864

]]></Node>
<StgValue><ssdm name="mul_ln620_15"/></StgValue>
</operation>

<operation id="855" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="13" op_0_bw="13" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.15:1 %decis_15 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln620_15, i32 15, i32 27

]]></Node>
<StgValue><ssdm name="decis_15"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="856" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i23.15:2 %zext_ln613_16 = zext i13 %decis_15

]]></Node>
<StgValue><ssdm name="zext_ln613_16"/></StgValue>
</operation>

<operation id="857" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.15:3 %icmp_ln621_16 = icmp_slt  i32 %zext_ln613_16, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_16"/></StgValue>
</operation>

<operation id="858" st_id="53" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc.i23.16:0 %mul_ln620_16 = mul i28 %zext_ln620_2, i28 7520

]]></Node>
<StgValue><ssdm name="mul_ln620_16"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="859" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23.15:4 %br_ln621 = br i1 %icmp_ln621_16, void %for.end.i, void %for.inc.i23.16

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="860" st_id="54" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc.i23.16:0 %mul_ln620_16 = mul i28 %zext_ln620_2, i28 7520

]]></Node>
<StgValue><ssdm name="mul_ln620_16"/></StgValue>
</operation>

<operation id="861" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="13" op_0_bw="13" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.16:1 %decis_16 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln620_16, i32 15, i32 27

]]></Node>
<StgValue><ssdm name="decis_16"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="862" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i23.16:2 %zext_ln613_17 = zext i13 %decis_16

]]></Node>
<StgValue><ssdm name="zext_ln613_17"/></StgValue>
</operation>

<operation id="863" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.16:3 %icmp_ln621_17 = icmp_slt  i32 %zext_ln613_17, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_17"/></StgValue>
</operation>

<operation id="864" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="28" op_0_bw="28" op_1_bw="15" op_2_bw="13">
<![CDATA[
for.inc.i23.17:0 %shl_ln620_2 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i15.i13, i15 %detl_load, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln620_2"/></StgValue>
</operation>

<operation id="865" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="29" op_0_bw="28">
<![CDATA[
for.inc.i23.17:1 %zext_ln620_10 = zext i28 %shl_ln620_2

]]></Node>
<StgValue><ssdm name="zext_ln620_10"/></StgValue>
</operation>

<operation id="866" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="18" op_0_bw="18" op_1_bw="15" op_2_bw="3">
<![CDATA[
for.inc.i23.17:2 %shl_ln620_3 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i15.i3, i15 %detl_load, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln620_3"/></StgValue>
</operation>

<operation id="867" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="29" op_0_bw="18">
<![CDATA[
for.inc.i23.17:3 %zext_ln620_11 = zext i18 %shl_ln620_3

]]></Node>
<StgValue><ssdm name="zext_ln620_11"/></StgValue>
</operation>

<operation id="868" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc.i23.17:4 %sub_ln620 = sub i29 %zext_ln620_10, i29 %zext_ln620_11

]]></Node>
<StgValue><ssdm name="sub_ln620"/></StgValue>
</operation>

<operation id="869" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.17:5 %decis_17 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %sub_ln620, i32 15, i32 28

]]></Node>
<StgValue><ssdm name="decis_17"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="870" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="29" op_0_bw="15">
<![CDATA[
entry:227 %zext_ln620_1 = zext i15 %detl_load

]]></Node>
<StgValue><ssdm name="zext_ln620_1"/></StgValue>
</operation>

<operation id="871" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23.16:4 %br_ln621 = br i1 %icmp_ln621_17, void %for.end.i, void %for.inc.i23.17

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="872" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="14">
<![CDATA[
for.inc.i23.17:6 %sext_ln613 = sext i14 %decis_17

]]></Node>
<StgValue><ssdm name="sext_ln613"/></StgValue>
</operation>

<operation id="873" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.17:7 %icmp_ln621_18 = icmp_slt  i32 %sext_ln613, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_18"/></StgValue>
</operation>

<operation id="874" st_id="56" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc.i23.18:0 %mul_ln620_17 = mul i29 %zext_ln620_1, i29 8968

]]></Node>
<StgValue><ssdm name="mul_ln620_17"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="875" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23.17:8 %br_ln621 = br i1 %icmp_ln621_18, void %for.end.i, void %for.inc.i23.18

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="876" st_id="57" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc.i23.18:0 %mul_ln620_17 = mul i29 %zext_ln620_1, i29 8968

]]></Node>
<StgValue><ssdm name="mul_ln620_17"/></StgValue>
</operation>

<operation id="877" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.18:1 %decis_18 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln620_17, i32 15, i32 28

]]></Node>
<StgValue><ssdm name="decis_18"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="878" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="14">
<![CDATA[
for.inc.i23.18:2 %zext_ln613_18 = zext i14 %decis_18

]]></Node>
<StgValue><ssdm name="zext_ln613_18"/></StgValue>
</operation>

<operation id="879" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.18:3 %icmp_ln621_19 = icmp_slt  i32 %zext_ln613_18, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_19"/></StgValue>
</operation>

<operation id="880" st_id="58" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc.i23.19:0 %mul_ln620_18 = mul i29 %zext_ln620_1, i29 9752

]]></Node>
<StgValue><ssdm name="mul_ln620_18"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="881" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23.18:4 %br_ln621 = br i1 %icmp_ln621_19, void %for.end.i, void %for.inc.i23.19

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="882" st_id="59" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc.i23.19:0 %mul_ln620_18 = mul i29 %zext_ln620_1, i29 9752

]]></Node>
<StgValue><ssdm name="mul_ln620_18"/></StgValue>
</operation>

<operation id="883" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.19:1 %decis_19 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln620_18, i32 15, i32 28

]]></Node>
<StgValue><ssdm name="decis_19"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="884" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="14">
<![CDATA[
for.inc.i23.19:2 %zext_ln613_19 = zext i14 %decis_19

]]></Node>
<StgValue><ssdm name="zext_ln613_19"/></StgValue>
</operation>

<operation id="885" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.19:3 %icmp_ln621_20 = icmp_slt  i32 %zext_ln613_19, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_20"/></StgValue>
</operation>

<operation id="886" st_id="60" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc.i23.20:0 %mul_ln620_19 = mul i29 %zext_ln620_1, i29 10712

]]></Node>
<StgValue><ssdm name="mul_ln620_19"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="887" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23.19:4 %br_ln621 = br i1 %icmp_ln621_20, void %for.end.i, void %for.inc.i23.20

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="888" st_id="61" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc.i23.20:0 %mul_ln620_19 = mul i29 %zext_ln620_1, i29 10712

]]></Node>
<StgValue><ssdm name="mul_ln620_19"/></StgValue>
</operation>

<operation id="889" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.20:1 %decis_20 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln620_19, i32 15, i32 28

]]></Node>
<StgValue><ssdm name="decis_20"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="890" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="14">
<![CDATA[
for.inc.i23.20:2 %zext_ln613_20 = zext i14 %decis_20

]]></Node>
<StgValue><ssdm name="zext_ln613_20"/></StgValue>
</operation>

<operation id="891" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.20:3 %icmp_ln621_21 = icmp_slt  i32 %zext_ln613_20, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_21"/></StgValue>
</operation>

<operation id="892" st_id="62" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc.i23.21:0 %mul_ln620_20 = mul i29 %zext_ln620_1, i29 11664

]]></Node>
<StgValue><ssdm name="mul_ln620_20"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="893" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23.20:4 %br_ln621 = br i1 %icmp_ln621_21, void %for.end.i, void %for.inc.i23.21

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="894" st_id="63" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc.i23.21:0 %mul_ln620_20 = mul i29 %zext_ln620_1, i29 11664

]]></Node>
<StgValue><ssdm name="mul_ln620_20"/></StgValue>
</operation>

<operation id="895" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.21:1 %decis_21 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln620_20, i32 15, i32 28

]]></Node>
<StgValue><ssdm name="decis_21"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="896" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="14">
<![CDATA[
for.inc.i23.21:2 %zext_ln613_21 = zext i14 %decis_21

]]></Node>
<StgValue><ssdm name="zext_ln613_21"/></StgValue>
</operation>

<operation id="897" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.21:3 %icmp_ln621_22 = icmp_slt  i32 %zext_ln613_21, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_22"/></StgValue>
</operation>

<operation id="898" st_id="64" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc.i23.22:0 %mul_ln620_21 = mul i29 %zext_ln620_1, i29 12896

]]></Node>
<StgValue><ssdm name="mul_ln620_21"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="899" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23.21:4 %br_ln621 = br i1 %icmp_ln621_22, void %for.end.i, void %for.inc.i23.22

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="900" st_id="65" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc.i23.22:0 %mul_ln620_21 = mul i29 %zext_ln620_1, i29 12896

]]></Node>
<StgValue><ssdm name="mul_ln620_21"/></StgValue>
</operation>

<operation id="901" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.22:1 %decis_22 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln620_21, i32 15, i32 28

]]></Node>
<StgValue><ssdm name="decis_22"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="902" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="14">
<![CDATA[
for.inc.i23.22:2 %zext_ln613_22 = zext i14 %decis_22

]]></Node>
<StgValue><ssdm name="zext_ln613_22"/></StgValue>
</operation>

<operation id="903" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.22:3 %icmp_ln621_23 = icmp_slt  i32 %zext_ln613_22, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_23"/></StgValue>
</operation>

<operation id="904" st_id="66" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc.i23.23:0 %mul_ln620_22 = mul i29 %zext_ln620_1, i29 14120

]]></Node>
<StgValue><ssdm name="mul_ln620_22"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="905" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23.22:4 %br_ln621 = br i1 %icmp_ln621_23, void %for.end.i, void %for.inc.i23.23

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="906" st_id="67" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc.i23.23:0 %mul_ln620_22 = mul i29 %zext_ln620_1, i29 14120

]]></Node>
<StgValue><ssdm name="mul_ln620_22"/></StgValue>
</operation>

<operation id="907" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.23:1 %decis_23 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln620_22, i32 15, i32 28

]]></Node>
<StgValue><ssdm name="decis_23"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="908" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="14">
<![CDATA[
for.inc.i23.23:2 %zext_ln613_23 = zext i14 %decis_23

]]></Node>
<StgValue><ssdm name="zext_ln613_23"/></StgValue>
</operation>

<operation id="909" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.23:3 %icmp_ln621_24 = icmp_slt  i32 %zext_ln613_23, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_24"/></StgValue>
</operation>

<operation id="910" st_id="68" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc.i23.24:0 %mul_ln620_23 = mul i29 %zext_ln620_1, i29 15840

]]></Node>
<StgValue><ssdm name="mul_ln620_23"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="911" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23.23:4 %br_ln621 = br i1 %icmp_ln621_24, void %for.end.i, void %for.inc.i23.24

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="912" st_id="69" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc.i23.24:0 %mul_ln620_23 = mul i29 %zext_ln620_1, i29 15840

]]></Node>
<StgValue><ssdm name="mul_ln620_23"/></StgValue>
</operation>

<operation id="913" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.24:1 %decis_24 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln620_23, i32 15, i32 28

]]></Node>
<StgValue><ssdm name="decis_24"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="914" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="30" op_0_bw="15">
<![CDATA[
entry:226 %zext_ln620 = zext i15 %detl_load

]]></Node>
<StgValue><ssdm name="zext_ln620"/></StgValue>
</operation>

<operation id="915" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="14">
<![CDATA[
for.inc.i23.24:2 %zext_ln613_24 = zext i14 %decis_24

]]></Node>
<StgValue><ssdm name="zext_ln613_24"/></StgValue>
</operation>

<operation id="916" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.24:3 %icmp_ln621_25 = icmp_slt  i32 %zext_ln613_24, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_25"/></StgValue>
</operation>

<operation id="917" st_id="70" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
<literal name="icmp_ln621_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc.i23.25:0 %mul_ln620_24 = mul i30 %zext_ln620, i30 17560

]]></Node>
<StgValue><ssdm name="mul_ln620_24"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="918" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23.24:4 %br_ln621 = br i1 %icmp_ln621_25, void %for.end.i, void %for.inc.i23.25

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="919" st_id="71" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
<literal name="icmp_ln621_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc.i23.25:0 %mul_ln620_24 = mul i30 %zext_ln620, i30 17560

]]></Node>
<StgValue><ssdm name="mul_ln620_24"/></StgValue>
</operation>

<operation id="920" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
<literal name="icmp_ln621_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="15" op_0_bw="15" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.25:1 %decis_25 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln620_24, i32 15, i32 29

]]></Node>
<StgValue><ssdm name="decis_25"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="921" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
<literal name="icmp_ln621_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="15">
<![CDATA[
for.inc.i23.25:2 %zext_ln613_25 = zext i15 %decis_25

]]></Node>
<StgValue><ssdm name="zext_ln613_25"/></StgValue>
</operation>

<operation id="922" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
<literal name="icmp_ln621_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.25:3 %icmp_ln621_26 = icmp_slt  i32 %zext_ln613_25, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_26"/></StgValue>
</operation>

<operation id="923" st_id="72" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
<literal name="icmp_ln621_25" val="1"/>
<literal name="icmp_ln621_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc.i23.26:0 %mul_ln620_25 = mul i30 %zext_ln620, i30 20456

]]></Node>
<StgValue><ssdm name="mul_ln620_25"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="924" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
<literal name="icmp_ln621_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23.25:4 %br_ln621 = br i1 %icmp_ln621_26, void %for.end.i, void %for.inc.i23.26

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="925" st_id="73" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
<literal name="icmp_ln621_25" val="1"/>
<literal name="icmp_ln621_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc.i23.26:0 %mul_ln620_25 = mul i30 %zext_ln620, i30 20456

]]></Node>
<StgValue><ssdm name="mul_ln620_25"/></StgValue>
</operation>

<operation id="926" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
<literal name="icmp_ln621_25" val="1"/>
<literal name="icmp_ln621_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="15" op_0_bw="15" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.26:1 %decis_26 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln620_25, i32 15, i32 29

]]></Node>
<StgValue><ssdm name="decis_26"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="927" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
<literal name="icmp_ln621_25" val="1"/>
<literal name="icmp_ln621_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="15">
<![CDATA[
for.inc.i23.26:2 %zext_ln613_26 = zext i15 %decis_26

]]></Node>
<StgValue><ssdm name="zext_ln613_26"/></StgValue>
</operation>

<operation id="928" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
<literal name="icmp_ln621_25" val="1"/>
<literal name="icmp_ln621_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.26:3 %icmp_ln621_27 = icmp_slt  i32 %zext_ln613_26, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_27"/></StgValue>
</operation>

<operation id="929" st_id="74" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
<literal name="icmp_ln621_25" val="1"/>
<literal name="icmp_ln621_26" val="1"/>
<literal name="icmp_ln621_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc.i23.27:0 %mul_ln620_26 = mul i30 %zext_ln620, i30 23352

]]></Node>
<StgValue><ssdm name="mul_ln620_26"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="930" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
<literal name="icmp_ln621_25" val="1"/>
<literal name="icmp_ln621_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23.26:4 %br_ln621 = br i1 %icmp_ln621_27, void %for.end.i, void %for.inc.i23.27

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="931" st_id="75" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
<literal name="icmp_ln621_25" val="1"/>
<literal name="icmp_ln621_26" val="1"/>
<literal name="icmp_ln621_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc.i23.27:0 %mul_ln620_26 = mul i30 %zext_ln620, i30 23352

]]></Node>
<StgValue><ssdm name="mul_ln620_26"/></StgValue>
</operation>

<operation id="932" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
<literal name="icmp_ln621_25" val="1"/>
<literal name="icmp_ln621_26" val="1"/>
<literal name="icmp_ln621_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="15" op_0_bw="15" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.27:1 %decis_27 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln620_26, i32 15, i32 29

]]></Node>
<StgValue><ssdm name="decis_27"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="933" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="31" op_0_bw="15">
<![CDATA[
entry:230 %zext_ln620_4 = zext i15 %detl_load

]]></Node>
<StgValue><ssdm name="zext_ln620_4"/></StgValue>
</operation>

<operation id="934" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
<literal name="icmp_ln621_25" val="1"/>
<literal name="icmp_ln621_26" val="1"/>
<literal name="icmp_ln621_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="15">
<![CDATA[
for.inc.i23.27:2 %zext_ln613_27 = zext i15 %decis_27

]]></Node>
<StgValue><ssdm name="zext_ln613_27"/></StgValue>
</operation>

<operation id="935" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
<literal name="icmp_ln621_25" val="1"/>
<literal name="icmp_ln621_26" val="1"/>
<literal name="icmp_ln621_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.27:3 %icmp_ln621_28 = icmp_slt  i32 %zext_ln613_27, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_28"/></StgValue>
</operation>

<operation id="936" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
<literal name="icmp_ln621_25" val="1"/>
<literal name="icmp_ln621_26" val="1"/>
<literal name="icmp_ln621_27" val="1"/>
<literal name="icmp_ln621_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="30" op_0_bw="30" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc.i23.28:0 %shl_ln620_4 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i15.i15, i15 %detl_load, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln620_4"/></StgValue>
</operation>

<operation id="937" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
<literal name="icmp_ln621_25" val="1"/>
<literal name="icmp_ln621_26" val="1"/>
<literal name="icmp_ln621_27" val="1"/>
<literal name="icmp_ln621_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="31" op_0_bw="30">
<![CDATA[
for.inc.i23.28:1 %zext_ln620_12 = zext i30 %shl_ln620_4

]]></Node>
<StgValue><ssdm name="zext_ln620_12"/></StgValue>
</operation>

<operation id="938" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
<literal name="icmp_ln621_25" val="1"/>
<literal name="icmp_ln621_26" val="1"/>
<literal name="icmp_ln621_27" val="1"/>
<literal name="icmp_ln621_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i23.28:2 %sub_ln620_1 = sub i31 %zext_ln620_12, i31 %zext_ln620_4

]]></Node>
<StgValue><ssdm name="sub_ln620_1"/></StgValue>
</operation>

<operation id="939" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
<literal name="icmp_ln621_25" val="1"/>
<literal name="icmp_ln621_26" val="1"/>
<literal name="icmp_ln621_27" val="1"/>
<literal name="icmp_ln621_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i23.28:3 %decis_28 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln620_1, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="decis_28"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="940" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
<literal name="icmp_ln621_25" val="1"/>
<literal name="icmp_ln621_26" val="1"/>
<literal name="icmp_ln621_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23.27:4 %br_ln621 = br i1 %icmp_ln621_28, void %for.end.i, void %for.inc.i23.28

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>

<operation id="941" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
<literal name="icmp_ln621_25" val="1"/>
<literal name="icmp_ln621_26" val="1"/>
<literal name="icmp_ln621_27" val="1"/>
<literal name="icmp_ln621_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="16">
<![CDATA[
for.inc.i23.28:4 %sext_ln613_1 = sext i16 %decis_28

]]></Node>
<StgValue><ssdm name="sext_ln613_1"/></StgValue>
</operation>

<operation id="942" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
<literal name="icmp_ln621_25" val="1"/>
<literal name="icmp_ln621_26" val="1"/>
<literal name="icmp_ln621_27" val="1"/>
<literal name="icmp_ln621_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i23.28:5 %icmp_ln621_29 = icmp_slt  i32 %sext_ln613_1, i32 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln621_29"/></StgValue>
</operation>

<operation id="943" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
<literal name="icmp_ln621_25" val="1"/>
<literal name="icmp_ln621_26" val="1"/>
<literal name="icmp_ln621_27" val="1"/>
<literal name="icmp_ln621_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc.i23.28:6 %select_ln621 = select i1 %icmp_ln621_29, i5 30, i5 29

]]></Node>
<StgValue><ssdm name="select_ln621"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="944" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln621" val="1"/>
<literal name="icmp_ln621_1" val="1"/>
<literal name="icmp_ln621_2" val="1"/>
<literal name="icmp_ln621_3" val="1"/>
<literal name="icmp_ln621_4" val="1"/>
<literal name="icmp_ln621_5" val="1"/>
<literal name="icmp_ln621_6" val="1"/>
<literal name="icmp_ln621_7" val="1"/>
<literal name="icmp_ln621_8" val="1"/>
<literal name="icmp_ln621_9" val="1"/>
<literal name="icmp_ln621_10" val="1"/>
<literal name="icmp_ln621_11" val="1"/>
<literal name="icmp_ln621_12" val="1"/>
<literal name="icmp_ln621_13" val="1"/>
<literal name="icmp_ln621_14" val="1"/>
<literal name="icmp_ln621_15" val="1"/>
<literal name="icmp_ln621_16" val="1"/>
<literal name="icmp_ln621_17" val="1"/>
<literal name="icmp_ln621_18" val="1"/>
<literal name="icmp_ln621_19" val="1"/>
<literal name="icmp_ln621_20" val="1"/>
<literal name="icmp_ln621_21" val="1"/>
<literal name="icmp_ln621_22" val="1"/>
<literal name="icmp_ln621_23" val="1"/>
<literal name="icmp_ln621_24" val="1"/>
<literal name="icmp_ln621_25" val="1"/>
<literal name="icmp_ln621_26" val="1"/>
<literal name="icmp_ln621_27" val="1"/>
<literal name="icmp_ln621_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i23.28:7 %br_ln621 = br void %for.end.i

]]></Node>
<StgValue><ssdm name="br_ln621"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="945" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0">
<![CDATA[
for.end.i:0 %mil_02_i = phi i5 0, void %entry, i5 1, void %for.inc.i23, i5 2, void %for.inc.i23.1, i5 3, void %for.inc.i23.2, i5 4, void %for.inc.i23.3, i5 5, void %for.inc.i23.4, i5 6, void %for.inc.i23.5, i5 7, void %for.inc.i23.6, i5 8, void %for.inc.i23.7, i5 9, void %for.inc.i23.8, i5 10, void %for.inc.i23.9, i5 11, void %for.inc.i23.10, i5 12, void %for.inc.i23.11, i5 13, void %for.inc.i23.12, i5 14, void %for.inc.i23.13, i5 15, void %for.inc.i23.14, i5 16, void %for.inc.i23.15, i5 17, void %for.inc.i23.16, i5 18, void %for.inc.i23.17, i5 19, void %for.inc.i23.18, i5 20, void %for.inc.i23.19, i5 21, void %for.inc.i23.20, i5 22, void %for.inc.i23.21, i5 23, void %for.inc.i23.22, i5 24, void %for.inc.i23.23, i5 25, void %for.inc.i23.24, i5 26, void %for.inc.i23.25, i5 27, void %for.inc.i23.26, i5 28, void %for.inc.i23.27, i5 %select_ln621, void %for.inc.i23.28

]]></Node>
<StgValue><ssdm name="mil_02_i"/></StgValue>
</operation>

<operation id="946" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="5">
<![CDATA[
for.end.i:1 %zext_ln628 = zext i5 %mil_02_i

]]></Node>
<StgValue><ssdm name="zext_ln628"/></StgValue>
</operation>

<operation id="947" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end.i:2 %br_ln625 = br i1 %tmp_3, void %if.then5.i, void %if.else.i

]]></Node>
<StgValue><ssdm name="br_ln625"/></StgValue>
</operation>

<operation id="948" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then5.i:0 %quant26bt_pos_addr = getelementptr i6 %quant26bt_pos, i64 0, i64 %zext_ln628

]]></Node>
<StgValue><ssdm name="quant26bt_pos_addr"/></StgValue>
</operation>

<operation id="949" st_id="79" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="6" op_0_bw="5">
<![CDATA[
if.then5.i:1 %ril = load i5 %quant26bt_pos_addr

]]></Node>
<StgValue><ssdm name="ril"/></StgValue>
</operation>

<operation id="950" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else.i:0 %quant26bt_neg_addr = getelementptr i6 %quant26bt_neg, i64 0, i64 %zext_ln628

]]></Node>
<StgValue><ssdm name="quant26bt_neg_addr"/></StgValue>
</operation>

<operation id="951" st_id="79" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="6" op_0_bw="5">
<![CDATA[
if.else.i:1 %ril_1 = load i5 %quant26bt_neg_addr

]]></Node>
<StgValue><ssdm name="ril_1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="952" st_id="80" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="6" op_0_bw="5">
<![CDATA[
if.then5.i:1 %ril = load i5 %quant26bt_pos_addr

]]></Node>
<StgValue><ssdm name="ril"/></StgValue>
</operation>

<operation id="953" st_id="80" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="6" op_0_bw="5">
<![CDATA[
if.else.i:1 %ril_1 = load i5 %quant26bt_neg_addr

]]></Node>
<StgValue><ssdm name="ril_1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="954" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
if.then5.i:2 %br_ln626 = br void %quantl.exit

]]></Node>
<StgValue><ssdm name="br_ln626"/></StgValue>
</operation>

<operation id="955" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
if.else.i:2 %br_ln0 = br void %quantl.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="956" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
quantl.exit:0 %ril_2 = phi i6 %ril, void %if.then5.i, i6 %ril_1, void %if.else.i

]]></Node>
<StgValue><ssdm name="ril_2"/></StgValue>
</operation>

<operation id="957" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
quantl.exit:1 %store_ln299 = store i6 %ril_2, i6 %il

]]></Node>
<StgValue><ssdm name="store_ln299"/></StgValue>
</operation>

<operation id="958" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
quantl.exit:2 %lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %ril_2, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="959" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="4">
<![CDATA[
quantl.exit:3 %zext_ln303 = zext i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln303"/></StgValue>
</operation>

<operation id="960" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
quantl.exit:4 %qq4_code4_table_addr = getelementptr i16 %qq4_code4_table, i64 0, i64 %zext_ln303

]]></Node>
<StgValue><ssdm name="qq4_code4_table_addr"/></StgValue>
</operation>

<operation id="961" st_id="82" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="4">
<![CDATA[
quantl.exit:5 %qq4_code4_table_load = load i4 %qq4_code4_table_addr

]]></Node>
<StgValue><ssdm name="qq4_code4_table_load"/></StgValue>
</operation>

<operation id="962" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="4" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
quantl.exit:18 %wl_code_table_addr = getelementptr i13 %wl_code_table, i64 0, i64 %zext_ln303

]]></Node>
<StgValue><ssdm name="wl_code_table_addr"/></StgValue>
</operation>

<operation id="963" st_id="82" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="13" op_0_bw="4">
<![CDATA[
quantl.exit:19 %wl_code_table_load = load i4 %wl_code_table_addr

]]></Node>
<StgValue><ssdm name="wl_code_table_load"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="964" st_id="83" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="4">
<![CDATA[
quantl.exit:5 %qq4_code4_table_load = load i4 %qq4_code4_table_addr

]]></Node>
<StgValue><ssdm name="qq4_code4_table_load"/></StgValue>
</operation>

<operation id="965" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="15" op_0_bw="15">
<![CDATA[
quantl.exit:11 %nbl_load = load i15 %nbl

]]></Node>
<StgValue><ssdm name="nbl_load"/></StgValue>
</operation>

<operation id="966" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="23" op_0_bw="15">
<![CDATA[
quantl.exit:12 %zext_ln639 = zext i15 %nbl_load

]]></Node>
<StgValue><ssdm name="zext_ln639"/></StgValue>
</operation>

<operation id="967" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
quantl.exit:13 %shl_ln5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %nbl_load, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="968" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="23" op_0_bw="22">
<![CDATA[
quantl.exit:14 %zext_ln639_1 = zext i22 %shl_ln5

]]></Node>
<StgValue><ssdm name="zext_ln639_1"/></StgValue>
</operation>

<operation id="969" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
quantl.exit:15 %sub_ln639 = sub i23 %zext_ln639_1, i23 %zext_ln639

]]></Node>
<StgValue><ssdm name="sub_ln639"/></StgValue>
</operation>

<operation id="970" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="16" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
quantl.exit:16 %trunc_ln7 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln639, i32 7, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="971" st_id="83" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="13" op_0_bw="4">
<![CDATA[
quantl.exit:19 %wl_code_table_load = load i4 %wl_code_table_addr

]]></Node>
<StgValue><ssdm name="wl_code_table_load"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="972" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="31" op_0_bw="16">
<![CDATA[
quantl.exit:6 %sext_ln303 = sext i16 %qq4_code4_table_load

]]></Node>
<StgValue><ssdm name="sext_ln303"/></StgValue>
</operation>

<operation id="973" st_id="84" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
quantl.exit:7 %mul_ln303 = mul i31 %sext_ln303, i31 %zext_ln620_4

]]></Node>
<StgValue><ssdm name="mul_ln303"/></StgValue>
</operation>

<operation id="974" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="17" op_0_bw="16">
<![CDATA[
quantl.exit:17 %sext_ln640 = sext i16 %trunc_ln7

]]></Node>
<StgValue><ssdm name="sext_ln640"/></StgValue>
</operation>

<operation id="975" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="17" op_0_bw="13">
<![CDATA[
quantl.exit:20 %sext_ln640_1 = sext i13 %wl_code_table_load

]]></Node>
<StgValue><ssdm name="sext_ln640_1"/></StgValue>
</operation>

<operation id="976" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
quantl.exit:21 %add_ln640 = add i17 %sext_ln640_1, i17 %sext_ln640

]]></Node>
<StgValue><ssdm name="add_ln640"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="977" st_id="85" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
quantl.exit:7 %mul_ln303 = mul i31 %sext_ln303, i31 %zext_ln620_4

]]></Node>
<StgValue><ssdm name="mul_ln303"/></StgValue>
</operation>

<operation id="978" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
quantl.exit:8 %trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln303, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="979" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="17">
<![CDATA[
quantl.exit:22 %sext_ln636 = sext i17 %add_ln640

]]></Node>
<StgValue><ssdm name="sext_ln636"/></StgValue>
</operation>

<operation id="980" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
quantl.exit:23 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln636, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="981" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
quantl.exit:24 %select_ln641 = select i1 %tmp_6, i17 0, i17 %add_ln640

]]></Node>
<StgValue><ssdm name="select_ln641"/></StgValue>
</operation>

<operation id="982" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="15" op_0_bw="17">
<![CDATA[
quantl.exit:25 %trunc_ln636 = trunc i17 %select_ln641

]]></Node>
<StgValue><ssdm name="trunc_ln636"/></StgValue>
</operation>

<operation id="983" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
quantl.exit:26 %icmp_ln643 = icmp_ugt  i17 %select_ln641, i17 18432

]]></Node>
<StgValue><ssdm name="icmp_ln643"/></StgValue>
</operation>

<operation id="984" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
quantl.exit:27 %select_ln643 = select i1 %icmp_ln643, i15 18432, i15 %trunc_ln636

]]></Node>
<StgValue><ssdm name="select_ln643"/></StgValue>
</operation>

<operation id="985" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
quantl.exit:28 %store_ln306 = store i15 %select_ln643, i15 %nbl

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="986" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
quantl.exit:29 %wd1 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln643, i32 6, i32 10

]]></Node>
<StgValue><ssdm name="wd1"/></StgValue>
</operation>

<operation id="987" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
quantl.exit:30 %trunc_ln9 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln643, i32 11, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="988" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="40" op_0_bw="32">
<![CDATA[
entry:132 %sext_ln587 = sext i32 %delay_bpl_load

]]></Node>
<StgValue><ssdm name="sext_ln587"/></StgValue>
</operation>

<operation id="989" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="16">
<![CDATA[
entry:135 %sext_ln587_2 = sext i16 %delay_dltx_load

]]></Node>
<StgValue><ssdm name="sext_ln587_2"/></StgValue>
</operation>

<operation id="990" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="16">
<![CDATA[
entry:142 %sext_ln589_2 = sext i16 %delay_dltx_load_1

]]></Node>
<StgValue><ssdm name="sext_ln589_2"/></StgValue>
</operation>

<operation id="991" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="40" op_0_bw="32">
<![CDATA[
entry:146 %sext_ln589_4 = sext i32 %delay_bpl_load_2

]]></Node>
<StgValue><ssdm name="sext_ln589_4"/></StgValue>
</operation>

<operation id="992" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="16">
<![CDATA[
entry:149 %sext_ln589_6 = sext i16 %delay_dltx_load_2

]]></Node>
<StgValue><ssdm name="sext_ln589_6"/></StgValue>
</operation>

<operation id="993" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="16">
<![CDATA[
entry:156 %sext_ln589_10 = sext i16 %delay_dltx_load_3

]]></Node>
<StgValue><ssdm name="sext_ln589_10"/></StgValue>
</operation>

<operation id="994" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="16">
<![CDATA[
entry:163 %sext_ln589_14 = sext i16 %delay_dltx_load_4

]]></Node>
<StgValue><ssdm name="sext_ln589_14"/></StgValue>
</operation>

<operation id="995" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="16">
<![CDATA[
entry:170 %sext_ln589_18 = sext i16 %delay_dltx_load_5

]]></Node>
<StgValue><ssdm name="sext_ln589_18"/></StgValue>
</operation>

<operation id="996" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="16">
<![CDATA[
quantl.exit:9 %sext_ln303_1 = sext i16 %trunc_ln6

]]></Node>
<StgValue><ssdm name="sext_ln303_1"/></StgValue>
</operation>

<operation id="997" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="31" op_0_bw="16">
<![CDATA[
quantl.exit:10 %sext_ln639 = sext i16 %trunc_ln6

]]></Node>
<StgValue><ssdm name="sext_ln639"/></StgValue>
</operation>

<operation id="998" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="5">
<![CDATA[
quantl.exit:31 %zext_ln656 = zext i5 %wd1

]]></Node>
<StgValue><ssdm name="zext_ln656"/></StgValue>
</operation>

<operation id="999" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
quantl.exit:32 %ilb_table_addr = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln656

]]></Node>
<StgValue><ssdm name="ilb_table_addr"/></StgValue>
</operation>

<operation id="1000" st_id="86" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="12" op_0_bw="5">
<![CDATA[
quantl.exit:33 %ilb_table_load = load i5 %ilb_table_addr

]]></Node>
<StgValue><ssdm name="ilb_table_load"/></StgValue>
</operation>

<operation id="1001" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
quantl.exit:39 %add_ln313 = add i32 %sext_ln303_1, i32 %trunc_ln2

]]></Node>
<StgValue><ssdm name="add_ln313"/></StgValue>
</operation>

<operation id="1002" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
quantl.exit:40 %icmp_ln668 = icmp_eq  i16 %trunc_ln6, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln668"/></StgValue>
</operation>

<operation id="1003" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
quantl.exit:41 %shl_ln7 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bpl_load, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="1004" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
quantl.exit:42 %sub_ln672 = sub i40 %shl_ln7, i40 %sext_ln587

]]></Node>
<StgValue><ssdm name="sub_ln672"/></StgValue>
</operation>

<operation id="1005" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
quantl.exit:43 %wd3_1 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_1"/></StgValue>
</operation>

<operation id="1006" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
quantl.exit:47 %shl_ln672_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bpl_load_2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln672_2"/></StgValue>
</operation>

<operation id="1007" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
quantl.exit:48 %sub_ln672_2 = sub i40 %shl_ln672_2, i40 %sext_ln589_4

]]></Node>
<StgValue><ssdm name="sub_ln672_2"/></StgValue>
</operation>

<operation id="1008" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
quantl.exit:49 %wd3_3 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_2, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_3"/></StgValue>
</operation>

<operation id="1009" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
quantl.exit:59 %br_ln668 = br i1 %icmp_ln668, void %upzero_label11.i, void %for.inc.i44

]]></Node>
<StgValue><ssdm name="br_ln668"/></StgValue>
</operation>

<operation id="1010" st_id="86" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:0 %mul_ln679 = mul i32 %sext_ln303_1, i32 %sext_ln587_2

]]></Node>
<StgValue><ssdm name="mul_ln679"/></StgValue>
</operation>

<operation id="1011" st_id="86" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:6 %mul_ln679_1 = mul i32 %sext_ln303_1, i32 %sext_ln589_2

]]></Node>
<StgValue><ssdm name="mul_ln679_1"/></StgValue>
</operation>

<operation id="1012" st_id="86" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:12 %mul_ln679_2 = mul i32 %sext_ln303_1, i32 %sext_ln589_6

]]></Node>
<StgValue><ssdm name="mul_ln679_2"/></StgValue>
</operation>

<operation id="1013" st_id="86" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:18 %mul_ln679_3 = mul i32 %sext_ln303_1, i32 %sext_ln589_10

]]></Node>
<StgValue><ssdm name="mul_ln679_3"/></StgValue>
</operation>

<operation id="1014" st_id="86" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:24 %mul_ln679_4 = mul i32 %sext_ln303_1, i32 %sext_ln589_14

]]></Node>
<StgValue><ssdm name="mul_ln679_4"/></StgValue>
</operation>

<operation id="1015" st_id="86" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:30 %mul_ln679_5 = mul i32 %sext_ln303_1, i32 %sext_ln589_18

]]></Node>
<StgValue><ssdm name="mul_ln679_5"/></StgValue>
</operation>

<operation id="1016" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit:7 %store_ln693 = store i16 %trunc_ln6, i16 0

]]></Node>
<StgValue><ssdm name="store_ln693"/></StgValue>
</operation>

<operation id="1017" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
upzero.exit:57 %add_ln330 = add i31 %sext_ln639, i31 %trunc_ln296

]]></Node>
<StgValue><ssdm name="add_ln330"/></StgValue>
</operation>

<operation id="1018" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0">
<![CDATA[
upzero.exit:59 %store_ln334 = store i31 %add_ln330, i31 %rlt1

]]></Node>
<StgValue><ssdm name="store_ln334"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1019" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="40" op_0_bw="32">
<![CDATA[
entry:139 %sext_ln589 = sext i32 %delay_bpl_load_1

]]></Node>
<StgValue><ssdm name="sext_ln589"/></StgValue>
</operation>

<operation id="1020" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="40" op_0_bw="32">
<![CDATA[
entry:153 %sext_ln589_8 = sext i32 %delay_bpl_load_3

]]></Node>
<StgValue><ssdm name="sext_ln589_8"/></StgValue>
</operation>

<operation id="1021" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="40" op_0_bw="32">
<![CDATA[
entry:160 %sext_ln589_12 = sext i32 %delay_bpl_load_4

]]></Node>
<StgValue><ssdm name="sext_ln589_12"/></StgValue>
</operation>

<operation id="1022" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="40" op_0_bw="32">
<![CDATA[
entry:167 %sext_ln589_16 = sext i32 %delay_bpl_load_5

]]></Node>
<StgValue><ssdm name="sext_ln589_16"/></StgValue>
</operation>

<operation id="1023" st_id="87" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="12" op_0_bw="5">
<![CDATA[
quantl.exit:33 %ilb_table_load = load i5 %ilb_table_addr

]]></Node>
<StgValue><ssdm name="ilb_table_load"/></StgValue>
</operation>

<operation id="1024" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
quantl.exit:34 %sub_ln656 = sub i4 9, i4 %trunc_ln9

]]></Node>
<StgValue><ssdm name="sub_ln656"/></StgValue>
</operation>

<operation id="1025" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
quantl.exit:44 %shl_ln672_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bpl_load_1, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln672_1"/></StgValue>
</operation>

<operation id="1026" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
quantl.exit:45 %sub_ln672_1 = sub i40 %shl_ln672_1, i40 %sext_ln589

]]></Node>
<StgValue><ssdm name="sub_ln672_1"/></StgValue>
</operation>

<operation id="1027" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
quantl.exit:46 %wd3_2 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_1, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_2"/></StgValue>
</operation>

<operation id="1028" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
quantl.exit:50 %shl_ln672_3 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bpl_load_3, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln672_3"/></StgValue>
</operation>

<operation id="1029" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
quantl.exit:51 %sub_ln672_3 = sub i40 %shl_ln672_3, i40 %sext_ln589_8

]]></Node>
<StgValue><ssdm name="sub_ln672_3"/></StgValue>
</operation>

<operation id="1030" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
quantl.exit:52 %wd3_4 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_3, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_4"/></StgValue>
</operation>

<operation id="1031" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
quantl.exit:53 %shl_ln672_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bpl_load_4, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln672_4"/></StgValue>
</operation>

<operation id="1032" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
quantl.exit:54 %sub_ln672_4 = sub i40 %shl_ln672_4, i40 %sext_ln589_12

]]></Node>
<StgValue><ssdm name="sub_ln672_4"/></StgValue>
</operation>

<operation id="1033" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
quantl.exit:55 %wd3_5 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_4, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_5"/></StgValue>
</operation>

<operation id="1034" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
quantl.exit:56 %shl_ln672_5 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bpl_load_5, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln672_5"/></StgValue>
</operation>

<operation id="1035" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
quantl.exit:57 %sub_ln672_5 = sub i40 %shl_ln672_5, i40 %sext_ln589_16

]]></Node>
<StgValue><ssdm name="sub_ln672_5"/></StgValue>
</operation>

<operation id="1036" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
quantl.exit:58 %wd3_6 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_5, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3_6"/></StgValue>
</operation>

<operation id="1037" st_id="87" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:0 %mul_ln679 = mul i32 %sext_ln303_1, i32 %sext_ln587_2

]]></Node>
<StgValue><ssdm name="mul_ln679"/></StgValue>
</operation>

<operation id="1038" st_id="87" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:6 %mul_ln679_1 = mul i32 %sext_ln303_1, i32 %sext_ln589_2

]]></Node>
<StgValue><ssdm name="mul_ln679_1"/></StgValue>
</operation>

<operation id="1039" st_id="87" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:12 %mul_ln679_2 = mul i32 %sext_ln303_1, i32 %sext_ln589_6

]]></Node>
<StgValue><ssdm name="mul_ln679_2"/></StgValue>
</operation>

<operation id="1040" st_id="87" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:18 %mul_ln679_3 = mul i32 %sext_ln303_1, i32 %sext_ln589_10

]]></Node>
<StgValue><ssdm name="mul_ln679_3"/></StgValue>
</operation>

<operation id="1041" st_id="87" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:24 %mul_ln679_4 = mul i32 %sext_ln303_1, i32 %sext_ln589_14

]]></Node>
<StgValue><ssdm name="mul_ln679_4"/></StgValue>
</operation>

<operation id="1042" st_id="87" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:30 %mul_ln679_5 = mul i32 %sext_ln303_1, i32 %sext_ln589_18

]]></Node>
<StgValue><ssdm name="mul_ln679_5"/></StgValue>
</operation>

<operation id="1043" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i44:0 %store_ln672 = store i32 %wd3_1, i32 0

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="1044" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i44:2 %store_ln672 = store i32 %wd3_3, i32 2

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="1045" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:8 %plt1_load = load i32 %plt1

]]></Node>
<StgValue><ssdm name="plt1_load"/></StgValue>
</operation>

<operation id="1046" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32">
<![CDATA[
upzero.exit:9 %plt2_load = load i32 %plt2

]]></Node>
<StgValue><ssdm name="plt2_load"/></StgValue>
</operation>

<operation id="1047" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="32">
<![CDATA[
upzero.exit:12 %sext_ln705 = sext i32 %add_ln313

]]></Node>
<StgValue><ssdm name="sext_ln705"/></StgValue>
</operation>

<operation id="1048" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="32">
<![CDATA[
upzero.exit:13 %sext_ln705_1 = sext i32 %plt1_load

]]></Node>
<StgValue><ssdm name="sext_ln705_1"/></StgValue>
</operation>

<operation id="1049" st_id="87" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit:14 %mul_ln705 = mul i64 %sext_ln705_1, i64 %sext_ln705

]]></Node>
<StgValue><ssdm name="mul_ln705"/></StgValue>
</operation>

<operation id="1050" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="32">
<![CDATA[
upzero.exit:22 %sext_ln708 = sext i32 %plt2_load

]]></Node>
<StgValue><ssdm name="sext_ln708"/></StgValue>
</operation>

<operation id="1051" st_id="87" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit:23 %mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705

]]></Node>
<StgValue><ssdm name="mul_ln708"/></StgValue>
</operation>

<operation id="1052" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit:60 %store_ln335 = store i32 %plt1_load, i32 %plt2

]]></Node>
<StgValue><ssdm name="store_ln335"/></StgValue>
</operation>

<operation id="1053" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit:61 %store_ln336 = store i32 %add_ln313, i32 %plt1

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1054" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="12" op_0_bw="4">
<![CDATA[
quantl.exit:35 %sub_ln656cast = zext i4 %sub_ln656

]]></Node>
<StgValue><ssdm name="sub_ln656cast"/></StgValue>
</operation>

<operation id="1055" st_id="88" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
quantl.exit:36 %wd3 = lshr i12 %ilb_table_load, i12 %sub_ln656cast

]]></Node>
<StgValue><ssdm name="wd3"/></StgValue>
</operation>

<operation id="1056" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
quantl.exit:37 %shl_ln6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="1057" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
quantl.exit:38 %store_ln310 = store i15 %shl_ln6, i15 %detl

]]></Node>
<StgValue><ssdm name="store_ln310"/></StgValue>
</operation>

<operation id="1058" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="32">
<![CDATA[
upzero_label11.i:1 %sext_ln679 = sext i32 %mul_ln679

]]></Node>
<StgValue><ssdm name="sext_ln679"/></StgValue>
</operation>

<operation id="1059" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero_label11.i:2 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679, i32 63

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1060" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero_label11.i:3 %select_ln666 = select i1 %tmp_9, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln666"/></StgValue>
</operation>

<operation id="1061" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:4 %add_ln684 = add i32 %select_ln666, i32 %wd3_1

]]></Node>
<StgValue><ssdm name="add_ln684"/></StgValue>
</operation>

<operation id="1062" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="32">
<![CDATA[
upzero_label11.i:7 %sext_ln679_1 = sext i32 %mul_ln679_1

]]></Node>
<StgValue><ssdm name="sext_ln679_1"/></StgValue>
</operation>

<operation id="1063" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero_label11.i:8 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1064" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero_label11.i:9 %select_ln666_1 = select i1 %tmp_10, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln666_1"/></StgValue>
</operation>

<operation id="1065" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:10 %add_ln684_1 = add i32 %select_ln666_1, i32 %wd3_2

]]></Node>
<StgValue><ssdm name="add_ln684_1"/></StgValue>
</operation>

<operation id="1066" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="32">
<![CDATA[
upzero_label11.i:13 %sext_ln679_2 = sext i32 %mul_ln679_2

]]></Node>
<StgValue><ssdm name="sext_ln679_2"/></StgValue>
</operation>

<operation id="1067" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero_label11.i:14 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_2, i32 63

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1068" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero_label11.i:15 %select_ln666_2 = select i1 %tmp_11, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln666_2"/></StgValue>
</operation>

<operation id="1069" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:16 %add_ln684_2 = add i32 %select_ln666_2, i32 %wd3_3

]]></Node>
<StgValue><ssdm name="add_ln684_2"/></StgValue>
</operation>

<operation id="1070" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="32">
<![CDATA[
upzero_label11.i:19 %sext_ln679_3 = sext i32 %mul_ln679_3

]]></Node>
<StgValue><ssdm name="sext_ln679_3"/></StgValue>
</operation>

<operation id="1071" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero_label11.i:20 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_3, i32 63

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1072" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero_label11.i:21 %select_ln666_3 = select i1 %tmp_12, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln666_3"/></StgValue>
</operation>

<operation id="1073" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:22 %add_ln684_3 = add i32 %select_ln666_3, i32 %wd3_4

]]></Node>
<StgValue><ssdm name="add_ln684_3"/></StgValue>
</operation>

<operation id="1074" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="32">
<![CDATA[
upzero_label11.i:25 %sext_ln679_4 = sext i32 %mul_ln679_4

]]></Node>
<StgValue><ssdm name="sext_ln679_4"/></StgValue>
</operation>

<operation id="1075" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero_label11.i:26 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_4, i32 63

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1076" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero_label11.i:27 %select_ln666_4 = select i1 %tmp_13, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln666_4"/></StgValue>
</operation>

<operation id="1077" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:28 %add_ln684_4 = add i32 %select_ln666_4, i32 %wd3_5

]]></Node>
<StgValue><ssdm name="add_ln684_4"/></StgValue>
</operation>

<operation id="1078" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="32">
<![CDATA[
upzero_label11.i:31 %sext_ln679_5 = sext i32 %mul_ln679_5

]]></Node>
<StgValue><ssdm name="sext_ln679_5"/></StgValue>
</operation>

<operation id="1079" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero_label11.i:32 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_5, i32 63

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1080" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
upzero_label11.i:33 %select_ln666_5 = select i1 %tmp_14, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln666_5"/></StgValue>
</operation>

<operation id="1081" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
upzero_label11.i:34 %add_ln684_5 = add i32 %select_ln666_5, i32 %wd3_6

]]></Node>
<StgValue><ssdm name="add_ln684_5"/></StgValue>
</operation>

<operation id="1082" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i44:1 %store_ln672 = store i32 %wd3_2, i32 1

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="1083" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i44:4 %store_ln672 = store i32 %wd3_5, i32 4

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="1084" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i44:5 %br_ln688 = br void %upzero.exit

]]></Node>
<StgValue><ssdm name="br_ln688"/></StgValue>
</operation>

<operation id="1085" st_id="88" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit:14 %mul_ln705 = mul i64 %sext_ln705_1, i64 %sext_ln705

]]></Node>
<StgValue><ssdm name="mul_ln705"/></StgValue>
</operation>

<operation id="1086" st_id="88" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit:23 %mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705

]]></Node>
<StgValue><ssdm name="mul_ln708"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1087" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero_label11.i:11 %store_ln684 = store i32 %add_ln684_1, i32 1

]]></Node>
<StgValue><ssdm name="store_ln684"/></StgValue>
</operation>

<operation id="1088" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero_label11.i:23 %store_ln684 = store i32 %add_ln684_3, i32 3

]]></Node>
<StgValue><ssdm name="store_ln684"/></StgValue>
</operation>

<operation id="1089" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
upzero_label11.i:35 %br_ln688 = br void %upzero.exit

]]></Node>
<StgValue><ssdm name="br_ln688"/></StgValue>
</operation>

<operation id="1090" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i44:3 %store_ln672 = store i32 %wd3_4, i32 3

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="1091" st_id="89" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit:14 %mul_ln705 = mul i64 %sext_ln705_1, i64 %sext_ln705

]]></Node>
<StgValue><ssdm name="mul_ln705"/></StgValue>
</operation>

<operation id="1092" st_id="89" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit:23 %mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705

]]></Node>
<StgValue><ssdm name="mul_ln708"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1093" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero_label11.i:5 %store_ln684 = store i32 %add_ln684, i32 0

]]></Node>
<StgValue><ssdm name="store_ln684"/></StgValue>
</operation>

<operation id="1094" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
upzero.exit:0 %storemerge = phi i32 %add_ln684_5, void %upzero_label11.i, i32 %wd3_6, void %for.inc.i44

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="1095" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero.exit:1 %store_ln672 = store i32 %storemerge, i32 5

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="1096" st_id="90" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit:14 %mul_ln705 = mul i64 %sext_ln705_1, i64 %sext_ln705

]]></Node>
<StgValue><ssdm name="mul_ln705"/></StgValue>
</operation>

<operation id="1097" st_id="90" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit:23 %mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705

]]></Node>
<StgValue><ssdm name="mul_ln708"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1098" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="23" op_0_bw="15">
<![CDATA[
entry:214 %sext_ln604 = sext i15 %al2_load

]]></Node>
<StgValue><ssdm name="sext_ln604"/></StgValue>
</operation>

<operation id="1099" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero_label11.i:17 %store_ln684 = store i32 %add_ln684_2, i32 2

]]></Node>
<StgValue><ssdm name="store_ln684"/></StgValue>
</operation>

<operation id="1100" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
upzero_label11.i:29 %store_ln684 = store i32 %add_ln684_4, i32 4

]]></Node>
<StgValue><ssdm name="store_ln684"/></StgValue>
</operation>

<operation id="1101" st_id="91" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit:14 %mul_ln705 = mul i64 %sext_ln705_1, i64 %sext_ln705

]]></Node>
<StgValue><ssdm name="mul_ln705"/></StgValue>
</operation>

<operation id="1102" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero.exit:15 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln705, i32 63

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1103" st_id="91" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
upzero.exit:23 %mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705

]]></Node>
<StgValue><ssdm name="mul_ln708"/></StgValue>
</operation>

<operation id="1104" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
upzero.exit:25 %shl_ln8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %al2_load, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln8"/></StgValue>
</operation>

<operation id="1105" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="23" op_0_bw="22">
<![CDATA[
upzero.exit:26 %sext_ln716 = sext i22 %shl_ln8

]]></Node>
<StgValue><ssdm name="sext_ln716"/></StgValue>
</operation>

<operation id="1106" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
upzero.exit:27 %sub_ln716 = sub i23 %sext_ln716, i23 %sext_ln604

]]></Node>
<StgValue><ssdm name="sub_ln716"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1107" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
upzero.exit:10 %wd2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %al1_load, i2 0

]]></Node>
<StgValue><ssdm name="wd2"/></StgValue>
</operation>

<operation id="1108" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="19" op_0_bw="18">
<![CDATA[
upzero.exit:11 %sext_ln702 = sext i18 %wd2

]]></Node>
<StgValue><ssdm name="sext_ln702"/></StgValue>
</operation>

<operation id="1109" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
upzero.exit:16 %sub_ln706 = sub i19 0, i19 %sext_ln702

]]></Node>
<StgValue><ssdm name="sub_ln706"/></StgValue>
</operation>

<operation id="1110" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
upzero.exit:24 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln708, i32 63

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1111" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="16" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:28 %trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln716, i32 7, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="1112" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="17" op_0_bw="16">
<![CDATA[
upzero.exit:29 %sext_ln716_1 = sext i16 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln716_1"/></StgValue>
</operation>

<operation id="1113" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
upzero.exit:30 %select_ln716 = select i1 %tmp_16, i17 130944, i17 128

]]></Node>
<StgValue><ssdm name="select_ln716"/></StgValue>
</operation>

<operation id="1114" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit:31 %add_ln716 = add i17 %sext_ln716_1, i17 %select_ln716

]]></Node>
<StgValue><ssdm name="add_ln716"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1115" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:17 %tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %al1_load, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1116" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="12" op_0_bw="11">
<![CDATA[
upzero.exit:18 %sext_ln707 = sext i11 %tmp_4

]]></Node>
<StgValue><ssdm name="sext_ln707"/></StgValue>
</operation>

<operation id="1117" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="12" op_0_bw="12" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:19 %tmp_5 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln706, i32 7, i32 18

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1118" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
upzero.exit:20 %select_ln705 = select i1 %tmp_15, i12 %sext_ln707, i12 %tmp_5

]]></Node>
<StgValue><ssdm name="select_ln705"/></StgValue>
</operation>

<operation id="1119" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="17" op_0_bw="12">
<![CDATA[
upzero.exit:21 %sext_ln708_2 = sext i12 %select_ln705

]]></Node>
<StgValue><ssdm name="sext_ln708_2"/></StgValue>
</operation>

<operation id="1120" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit:32 %apl2 = add i17 %add_ln716, i17 %sext_ln708_2

]]></Node>
<StgValue><ssdm name="apl2"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1121" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit:33 %icmp_ln719 = icmp_sgt  i17 %apl2, i17 12288

]]></Node>
<StgValue><ssdm name="icmp_ln719"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1122" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="25" op_0_bw="16">
<![CDATA[
entry:209 %sext_ln602 = sext i16 %al1_load

]]></Node>
<StgValue><ssdm name="sext_ln602"/></StgValue>
</operation>

<operation id="1123" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
upzero.exit:34 %apl2_1 = select i1 %icmp_ln719, i17 12288, i17 %apl2

]]></Node>
<StgValue><ssdm name="apl2_1"/></StgValue>
</operation>

<operation id="1124" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="15" op_0_bw="17">
<![CDATA[
upzero.exit:35 %trunc_ln703 = trunc i17 %apl2_1

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="1125" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
upzero.exit:36 %icmp_ln721 = icmp_slt  i17 %apl2_1, i17 118784

]]></Node>
<StgValue><ssdm name="icmp_ln721"/></StgValue>
</operation>

<operation id="1126" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
upzero.exit:37 %apl2_2 = select i1 %icmp_ln721, i15 20480, i15 %trunc_ln703

]]></Node>
<StgValue><ssdm name="apl2_2"/></StgValue>
</operation>

<operation id="1127" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
upzero.exit:38 %store_ln323 = store i15 %apl2_2, i15 %al2

]]></Node>
<StgValue><ssdm name="store_ln323"/></StgValue>
</operation>

<operation id="1128" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
upzero.exit:39 %shl_ln9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %al1_load, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln9"/></StgValue>
</operation>

<operation id="1129" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="25" op_0_bw="24">
<![CDATA[
upzero.exit:40 %sext_ln734 = sext i24 %shl_ln9

]]></Node>
<StgValue><ssdm name="sext_ln734"/></StgValue>
</operation>

<operation id="1130" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
upzero.exit:41 %sub_ln734 = sub i25 %sext_ln734, i25 %sext_ln602

]]></Node>
<StgValue><ssdm name="sub_ln734"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1131" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="17" op_0_bw="17" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
upzero.exit:42 %trunc_ln5 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln734, i32 8, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="1132" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="18" op_0_bw="17">
<![CDATA[
upzero.exit:43 %sext_ln735 = sext i17 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln735"/></StgValue>
</operation>

<operation id="1133" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
upzero.exit:44 %select_ln735 = select i1 %tmp_15, i18 261952, i18 192

]]></Node>
<StgValue><ssdm name="select_ln735"/></StgValue>
</operation>

<operation id="1134" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
upzero.exit:45 %apl1 = add i18 %select_ln735, i18 %sext_ln735

]]></Node>
<StgValue><ssdm name="apl1"/></StgValue>
</operation>

<operation id="1135" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
upzero.exit:46 %wd3_7 = sub i15 15360, i15 %apl2_2

]]></Node>
<StgValue><ssdm name="wd3_7"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1136" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="18" op_0_bw="15">
<![CDATA[
upzero.exit:47 %zext_ln733 = zext i15 %wd3_7

]]></Node>
<StgValue><ssdm name="zext_ln733"/></StgValue>
</operation>

<operation id="1137" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="15">
<![CDATA[
upzero.exit:48 %zext_ln733_1 = zext i15 %wd3_7

]]></Node>
<StgValue><ssdm name="zext_ln733_1"/></StgValue>
</operation>

<operation id="1138" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
upzero.exit:49 %icmp_ln745 = icmp_sgt  i18 %apl1, i18 %zext_ln733

]]></Node>
<StgValue><ssdm name="icmp_ln745"/></StgValue>
</operation>

<operation id="1139" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
upzero.exit:50 %apl1_1 = select i1 %icmp_ln745, i18 %zext_ln733, i18 %apl1

]]></Node>
<StgValue><ssdm name="apl1_1"/></StgValue>
</operation>

<operation id="1140" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="18">
<![CDATA[
upzero.exit:51 %trunc_ln733 = trunc i18 %apl1_1

]]></Node>
<StgValue><ssdm name="trunc_ln733"/></StgValue>
</operation>

<operation id="1141" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
upzero.exit:52 %apl1_2 = sub i16 0, i16 %zext_ln733_1

]]></Node>
<StgValue><ssdm name="apl1_2"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1142" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="18" op_0_bw="16">
<![CDATA[
upzero.exit:53 %sext_ln747 = sext i16 %apl1_2

]]></Node>
<StgValue><ssdm name="sext_ln747"/></StgValue>
</operation>

<operation id="1143" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
upzero.exit:54 %icmp_ln747 = icmp_slt  i18 %apl1_1, i18 %sext_ln747

]]></Node>
<StgValue><ssdm name="icmp_ln747"/></StgValue>
</operation>

<operation id="1144" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
upzero.exit:55 %apl1_3 = select i1 %icmp_ln747, i16 %apl1_2, i16 %trunc_ln733

]]></Node>
<StgValue><ssdm name="apl1_3"/></StgValue>
</operation>

<operation id="1145" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
upzero.exit:56 %store_ln327 = store i16 %apl1_3, i16 %al1

]]></Node>
<StgValue><ssdm name="store_ln327"/></StgValue>
</operation>

<operation id="1146" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
upzero.exit152:62 %or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %add_ln364, i6 %ril_2

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="1147" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="8">
<![CDATA[
upzero.exit152:63 %ret_ln397 = ret i8 %or_ln

]]></Node>
<StgValue><ssdm name="ret_ln397"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
