module tb;
    reg  [3:0] a, b;
    wire a_gt_b, a_eq_b, a_lt_b;
    comparator_4bit DUT (.a(a),.b(b),.a_gt_b(a_gt_b),.a_eq_b(a_eq_b),.a_lt_b(a_lt_b ));
    initial begin
        $monitor("%t=0t:a=%b, b=%b,a>b=%b, a==b=%b, a<b=%b",$time, a,b,a_gt_b, a_eq_b, a_lt_b);
        #5 a = 4'b1001; b = 4'b0111; 
        #5 a = 4'b1100; b = 4'b1100; 
        #5 a = 4'b0011; b = 4'b0110; 
        #2 $finish;
    end
endmodule
