Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/v_log/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 663df2bbe41f41c68cf34f68f7dd1632 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tx_intf_tb_behav xil_defaultlib.tx_intf_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'tx_queue_idx' [C:/SPB_Data/openwifi-hw/ip/tx_intf/src/tx_intf.v:404]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'linux_prio' [C:/SPB_Data/openwifi-hw/ip/tx_intf/src/tx_intf.v:405]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'tx_queue_idx_indication_from_ps' [C:/SPB_Data/openwifi-hw/ip/tx_intf/src/tx_intf.v:413]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'dinb' [C:/SPB_Data/openwifi-hw/ip/tx_intf/src/tx_bit_intf.v:1174]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_to_flip
Compiling module xpm.xpm_cdc_array_single(WIDTH=1)
Compiling module xpm.xpm_cdc_array_single_default
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_WRITE_DEPTH=...
Compiling module xil_defaultlib.dac_intf
Compiling module xil_defaultlib.tx_intf_s_axi_default
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,RE...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=6...
Compiling module xil_defaultlib.tx_status_fifo
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=4...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=4...
Compiling module xil_defaultlib.tx_intf_s_axis(MAX_NUM_DMA_SYMBO...
Compiling module xil_defaultlib.tx_interrupt_selection
Compiling module xil_defaultlib.div_int(WIDTH=16)
Compiling module xil_defaultlib.ht_sig_crc_calc
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=6553...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=65...
Compiling module xil_defaultlib.tx_bit_intf
Compiling module xil_defaultlib.csi_fuzzer(CSI_FUZZER_WIDTH=7)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.tx_iq_intf(CSI_FUZZER_WIDTH=7)
Compiling module xil_defaultlib.tx_intf_default
Compiling module xil_defaultlib.tx_intf_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tx_intf_tb_behav
