#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17f1c70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17cc160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x17e4860 .functor NOT 1, L_0x181a7a0, C4<0>, C4<0>, C4<0>;
L_0x181a580 .functor XOR 5, L_0x181a3b0, L_0x181a4e0, C4<00000>, C4<00000>;
L_0x181a690 .functor XOR 5, L_0x181a580, L_0x181a5f0, C4<00000>, C4<00000>;
v0x1816a30_0 .net *"_ivl_10", 4 0, L_0x181a5f0;  1 drivers
v0x1816b30_0 .net *"_ivl_12", 4 0, L_0x181a690;  1 drivers
v0x1816c10_0 .net *"_ivl_2", 4 0, L_0x181a310;  1 drivers
v0x1816cd0_0 .net *"_ivl_4", 4 0, L_0x181a3b0;  1 drivers
v0x1816db0_0 .net *"_ivl_6", 4 0, L_0x181a4e0;  1 drivers
v0x1816ee0_0 .net *"_ivl_8", 4 0, L_0x181a580;  1 drivers
v0x1816fc0_0 .var "clk", 0 0;
v0x1817060_0 .var/2u "stats1", 159 0;
v0x1817120_0 .var/2u "strobe", 0 0;
v0x1817270_0 .net "sum_dut", 4 0, L_0x181a030;  1 drivers
v0x1817330_0 .net "sum_ref", 4 0, L_0x1817a40;  1 drivers
v0x18173d0_0 .net "tb_match", 0 0, L_0x181a7a0;  1 drivers
v0x1817470_0 .net "tb_mismatch", 0 0, L_0x17e4860;  1 drivers
v0x1817530_0 .net "x", 3 0, v0x1812e90_0;  1 drivers
v0x18175f0_0 .net "y", 3 0, v0x1812f50_0;  1 drivers
L_0x181a310 .concat [ 5 0 0 0], L_0x1817a40;
L_0x181a3b0 .concat [ 5 0 0 0], L_0x1817a40;
L_0x181a4e0 .concat [ 5 0 0 0], L_0x181a030;
L_0x181a5f0 .concat [ 5 0 0 0], L_0x1817a40;
L_0x181a7a0 .cmp/eeq 5, L_0x181a310, L_0x181a690;
S_0x17efb20 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x17cc160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x17d94b0_0 .net *"_ivl_0", 4 0, L_0x1817730;  1 drivers
L_0x7f8e9463f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17d64a0_0 .net *"_ivl_3", 0 0, L_0x7f8e9463f018;  1 drivers
v0x17e0c40_0 .net *"_ivl_4", 4 0, L_0x18178c0;  1 drivers
L_0x7f8e9463f060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17f01f0_0 .net *"_ivl_7", 0 0, L_0x7f8e9463f060;  1 drivers
v0x17ed240_0 .net "sum", 4 0, L_0x1817a40;  alias, 1 drivers
v0x17d97d0_0 .net "x", 3 0, v0x1812e90_0;  alias, 1 drivers
v0x17d67f0_0 .net "y", 3 0, v0x1812f50_0;  alias, 1 drivers
L_0x1817730 .concat [ 4 1 0 0], v0x1812e90_0, L_0x7f8e9463f018;
L_0x18178c0 .concat [ 4 1 0 0], v0x1812f50_0, L_0x7f8e9463f060;
L_0x1817a40 .arith/sum 5, L_0x1817730, L_0x18178c0;
S_0x1812be0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x17cc160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1812db0_0 .net "clk", 0 0, v0x1816fc0_0;  1 drivers
v0x1812e90_0 .var "x", 3 0;
v0x1812f50_0 .var "y", 3 0;
E_0x17dfe90/0 .event negedge, v0x1812db0_0;
E_0x17dfe90/1 .event posedge, v0x1812db0_0;
E_0x17dfe90 .event/or E_0x17dfe90/0, E_0x17dfe90/1;
S_0x1813030 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x17cc160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1816210_0 .net *"_ivl_44", 0 0, L_0x181a190;  1 drivers
o0x7f8e94688e28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1816310_0 name=_ivl_47
v0x18163f0_0 .net "carry", 4 0, L_0x181a930;  1 drivers
v0x18164b0_0 .net "sum", 4 0, L_0x181a030;  alias, 1 drivers
v0x1816590_0 .net "x", 3 0, v0x1812e90_0;  alias, 1 drivers
v0x18166a0_0 .net "y", 3 0, v0x1812f50_0;  alias, 1 drivers
L_0x1818140 .part v0x1812e90_0, 0, 1;
L_0x1818270 .part v0x1812f50_0, 0, 1;
L_0x18189a0 .part v0x1812e90_0, 1, 1;
L_0x1818ad0 .part v0x1812f50_0, 1, 1;
L_0x1818c30 .part L_0x181a930, 0, 1;
L_0x18192d0 .part v0x1812e90_0, 2, 1;
L_0x1819440 .part v0x1812f50_0, 2, 1;
L_0x1819570 .part L_0x181a930, 1, 1;
L_0x1819c50 .part v0x1812e90_0, 3, 1;
L_0x1819d80 .part v0x1812f50_0, 3, 1;
L_0x1819f90 .part L_0x181a930, 2, 1;
LS_0x181a030_0_0 .concat8 [ 1 1 1 1], L_0x1817b80, L_0x18184a0, L_0x1818dd0, L_0x1819760;
LS_0x181a030_0_4 .concat8 [ 1 0 0 0], L_0x181a190;
L_0x181a030 .concat8 [ 4 1 0 0], LS_0x181a030_0_0, LS_0x181a030_0_4;
L_0x181a190 .part L_0x181a930, 3, 1;
LS_0x181a930_0_0 .concat [ 1 1 1 1], L_0x1818030, L_0x1818890, L_0x18191c0, L_0x1819b40;
LS_0x181a930_0_4 .concat [ 1 0 0 0], o0x7f8e94688e28;
L_0x181a930 .concat [ 4 1 0 0], LS_0x181a930_0_0, LS_0x181a930_0_4;
S_0x18131c0 .scope module, "adder0" "full_adder" 4 9, 4 45 0, S_0x1813030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x17f3660 .functor XOR 1, L_0x1818140, L_0x1818270, C4<0>, C4<0>;
L_0x7f8e9463f0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1817b80 .functor XOR 1, L_0x17f3660, L_0x7f8e9463f0a8, C4<0>, C4<0>;
L_0x1817c40 .functor AND 1, L_0x1818140, L_0x1818270, C4<1>, C4<1>;
L_0x1817d80 .functor AND 1, L_0x1818140, L_0x7f8e9463f0a8, C4<1>, C4<1>;
L_0x1817e70 .functor OR 1, L_0x1817c40, L_0x1817d80, C4<0>, C4<0>;
L_0x1817f80 .functor AND 1, L_0x1818270, L_0x7f8e9463f0a8, C4<1>, C4<1>;
L_0x1818030 .functor OR 1, L_0x1817e70, L_0x1817f80, C4<0>, C4<0>;
v0x1813400_0 .net *"_ivl_0", 0 0, L_0x17f3660;  1 drivers
v0x1813500_0 .net *"_ivl_10", 0 0, L_0x1817f80;  1 drivers
v0x18135e0_0 .net *"_ivl_4", 0 0, L_0x1817c40;  1 drivers
v0x18136d0_0 .net *"_ivl_6", 0 0, L_0x1817d80;  1 drivers
v0x18137b0_0 .net *"_ivl_8", 0 0, L_0x1817e70;  1 drivers
v0x18138e0_0 .net "cin", 0 0, L_0x7f8e9463f0a8;  1 drivers
v0x18139a0_0 .net "cout", 0 0, L_0x1818030;  1 drivers
v0x1813a60_0 .net "sum", 0 0, L_0x1817b80;  1 drivers
v0x1813b20_0 .net "x", 0 0, L_0x1818140;  1 drivers
v0x1813c70_0 .net "y", 0 0, L_0x1818270;  1 drivers
S_0x1813dd0 .scope module, "adder1" "full_adder" 4 17, 4 45 0, S_0x1813030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1818430 .functor XOR 1, L_0x18189a0, L_0x1818ad0, C4<0>, C4<0>;
L_0x18184a0 .functor XOR 1, L_0x1818430, L_0x1818c30, C4<0>, C4<0>;
L_0x1818540 .functor AND 1, L_0x18189a0, L_0x1818ad0, C4<1>, C4<1>;
L_0x18185e0 .functor AND 1, L_0x18189a0, L_0x1818c30, C4<1>, C4<1>;
L_0x18186d0 .functor OR 1, L_0x1818540, L_0x18185e0, C4<0>, C4<0>;
L_0x18187e0 .functor AND 1, L_0x1818ad0, L_0x1818c30, C4<1>, C4<1>;
L_0x1818890 .functor OR 1, L_0x18186d0, L_0x18187e0, C4<0>, C4<0>;
v0x1814030_0 .net *"_ivl_0", 0 0, L_0x1818430;  1 drivers
v0x1814110_0 .net *"_ivl_10", 0 0, L_0x18187e0;  1 drivers
v0x18141f0_0 .net *"_ivl_4", 0 0, L_0x1818540;  1 drivers
v0x18142e0_0 .net *"_ivl_6", 0 0, L_0x18185e0;  1 drivers
v0x18143c0_0 .net *"_ivl_8", 0 0, L_0x18186d0;  1 drivers
v0x18144f0_0 .net "cin", 0 0, L_0x1818c30;  1 drivers
v0x18145b0_0 .net "cout", 0 0, L_0x1818890;  1 drivers
v0x1814670_0 .net "sum", 0 0, L_0x18184a0;  1 drivers
v0x1814730_0 .net "x", 0 0, L_0x18189a0;  1 drivers
v0x1814880_0 .net "y", 0 0, L_0x1818ad0;  1 drivers
S_0x18149e0 .scope module, "adder2" "full_adder" 4 25, 4 45 0, S_0x1813030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1818d60 .functor XOR 1, L_0x18192d0, L_0x1819440, C4<0>, C4<0>;
L_0x1818dd0 .functor XOR 1, L_0x1818d60, L_0x1819570, C4<0>, C4<0>;
L_0x1818e70 .functor AND 1, L_0x18192d0, L_0x1819440, C4<1>, C4<1>;
L_0x1818f10 .functor AND 1, L_0x18192d0, L_0x1819570, C4<1>, C4<1>;
L_0x1819000 .functor OR 1, L_0x1818e70, L_0x1818f10, C4<0>, C4<0>;
L_0x1819110 .functor AND 1, L_0x1819440, L_0x1819570, C4<1>, C4<1>;
L_0x18191c0 .functor OR 1, L_0x1819000, L_0x1819110, C4<0>, C4<0>;
v0x1814c50_0 .net *"_ivl_0", 0 0, L_0x1818d60;  1 drivers
v0x1814d30_0 .net *"_ivl_10", 0 0, L_0x1819110;  1 drivers
v0x1814e10_0 .net *"_ivl_4", 0 0, L_0x1818e70;  1 drivers
v0x1814f00_0 .net *"_ivl_6", 0 0, L_0x1818f10;  1 drivers
v0x1814fe0_0 .net *"_ivl_8", 0 0, L_0x1819000;  1 drivers
v0x1815110_0 .net "cin", 0 0, L_0x1819570;  1 drivers
v0x18151d0_0 .net "cout", 0 0, L_0x18191c0;  1 drivers
v0x1815290_0 .net "sum", 0 0, L_0x1818dd0;  1 drivers
v0x1815350_0 .net "x", 0 0, L_0x18192d0;  1 drivers
v0x18154a0_0 .net "y", 0 0, L_0x1819440;  1 drivers
S_0x1815600 .scope module, "adder3" "full_adder" 4 33, 4 45 0, S_0x1813030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x18196f0 .functor XOR 1, L_0x1819c50, L_0x1819d80, C4<0>, C4<0>;
L_0x1819760 .functor XOR 1, L_0x18196f0, L_0x1819f90, C4<0>, C4<0>;
L_0x18197d0 .functor AND 1, L_0x1819c50, L_0x1819d80, C4<1>, C4<1>;
L_0x1819890 .functor AND 1, L_0x1819c50, L_0x1819f90, C4<1>, C4<1>;
L_0x1819980 .functor OR 1, L_0x18197d0, L_0x1819890, C4<0>, C4<0>;
L_0x1819a90 .functor AND 1, L_0x1819d80, L_0x1819f90, C4<1>, C4<1>;
L_0x1819b40 .functor OR 1, L_0x1819980, L_0x1819a90, C4<0>, C4<0>;
v0x1815840_0 .net *"_ivl_0", 0 0, L_0x18196f0;  1 drivers
v0x1815940_0 .net *"_ivl_10", 0 0, L_0x1819a90;  1 drivers
v0x1815a20_0 .net *"_ivl_4", 0 0, L_0x18197d0;  1 drivers
v0x1815b10_0 .net *"_ivl_6", 0 0, L_0x1819890;  1 drivers
v0x1815bf0_0 .net *"_ivl_8", 0 0, L_0x1819980;  1 drivers
v0x1815d20_0 .net "cin", 0 0, L_0x1819f90;  1 drivers
v0x1815de0_0 .net "cout", 0 0, L_0x1819b40;  1 drivers
v0x1815ea0_0 .net "sum", 0 0, L_0x1819760;  1 drivers
v0x1815f60_0 .net "x", 0 0, L_0x1819c50;  1 drivers
v0x18160b0_0 .net "y", 0 0, L_0x1819d80;  1 drivers
S_0x1816830 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x17cc160;
 .timescale -12 -12;
E_0x17df770 .event anyedge, v0x1817120_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1817120_0;
    %nor/r;
    %assign/vec4 v0x1817120_0, 0;
    %wait E_0x17df770;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1812be0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17dfe90;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1812f50_0, 0;
    %assign/vec4 v0x1812e90_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x17cc160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1816fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1817120_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x17cc160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1816fc0_0;
    %inv;
    %store/vec4 v0x1816fc0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x17cc160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1812db0_0, v0x1817470_0, v0x1817530_0, v0x18175f0_0, v0x1817330_0, v0x1817270_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x17cc160;
T_5 ;
    %load/vec4 v0x1817060_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1817060_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1817060_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1817060_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1817060_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1817060_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1817060_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x17cc160;
T_6 ;
    %wait E_0x17dfe90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1817060_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1817060_0, 4, 32;
    %load/vec4 v0x18173d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1817060_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1817060_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1817060_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1817060_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1817330_0;
    %load/vec4 v0x1817330_0;
    %load/vec4 v0x1817270_0;
    %xor;
    %load/vec4 v0x1817330_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1817060_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1817060_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1817060_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1817060_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/m2014_q4j/iter0/response22/top_module.sv";
