/*
 *  Copyright (C) 2017-2023 Texas Instruments Incorporated
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */
/**
 * \ingroup TISCI
 * \defgroup tisci_devices tisci_devices
 *
 * DMSC controls the power management, security and resource management
 * of the device.
 *
 *
 * @{
 */
/**
 *
 *  \brief  This file contains:
 *
 *          WARNING!!: Autogenerated file from SYSFW. DO NOT MODIFY!!
 * Data version: 230620_073314
 *
 */
#ifndef SOC_TISCI_DEVICES_H
#define SOC_TISCI_DEVICES_H

#define TISCI_DEV_DBGSUSPENDROUTER0 0U
#define TISCI_DEV_MAIN_GPIOMUX_INTROUTER0 1U
#define TISCI_DEV_WKUP_MCU_GPIOMUX_INTROUTER0 2U
#define TISCI_DEV_TIMESYNC_EVENT_INTROUTER0 3U
#define TISCI_DEV_ATL0 5U
#define TISCI_DEV_CPSW0 6U
#define TISCI_DEV_CPT2_AGGR1 7U
#define TISCI_DEV_CPT2_AGGR0 8U
#define TISCI_DEV_MCU_CPT2_AGGR0 9U
#define TISCI_DEV_CSI_RX_IF0 10U
#define TISCI_DEV_CSI_RX_IF1 11U
#define TISCI_DEV_CSI_RX_IF2 12U
#define TISCI_DEV_CSI_RX_IF3 13U
#define TISCI_DEV_CSI_TX_IF0 14U
#define TISCI_DEV_STM0 15U
#define TISCI_DEV_DCC0 16U
#define TISCI_DEV_DCC1 17U
#define TISCI_DEV_DCC2 18U
#define TISCI_DEV_DCC3 19U
#define TISCI_DEV_DCC4 20U
#define TISCI_DEV_DCC5 21U
#define TISCI_DEV_SMS0 22U
#define TISCI_DEV_DCC6 23U
#define TISCI_DEV_DCC7 24U
#define TISCI_DEV_DCC8 25U
#define TISCI_DEV_MCU_DCC0 26U
#define TISCI_DEV_MCU_DCC1 27U
#define TISCI_DEV_DEBUGSS_WRAP0 28U
#define TISCI_DEV_DMASS0 29U
#define TISCI_DEV_DMASS0_BCDMA_0 30U
#define TISCI_DEV_DMASS0_CBASS_0 31U
#define TISCI_DEV_DMASS0_INTAGGR_0 32U
#define TISCI_DEV_DMASS0_IPCSS_0 33U
#define TISCI_DEV_DMASS0_PKTDMA_0 34U
#define TISCI_DEV_MCU_TIMER0 35U
#define TISCI_DEV_DMASS0_RINGACC_0 36U
#define TISCI_DEV_DMASS1 37U
#define TISCI_DEV_DMASS1_BCDMA_0 38U
#define TISCI_DEV_DMASS1_INTAGGR_0 39U
#define TISCI_DEV_TIMER0 40U
#define TISCI_DEV_TIMER1 41U
#define TISCI_DEV_TIMER2 42U
#define TISCI_DEV_TIMER3 43U
#define TISCI_DEV_TIMER4 44U
#define TISCI_DEV_TIMER5 45U
#define TISCI_DEV_TIMER6 46U
#define TISCI_DEV_TIMER7 47U
#define TISCI_DEV_MCU_TIMER1 48U
#define TISCI_DEV_MCU_TIMER2 49U
#define TISCI_DEV_MCU_TIMER3 50U
#define TISCI_DEV_WKUP_TIMER0 51U
#define TISCI_DEV_WKUP_TIMER1 52U
#define TISCI_DEV_ECAP0 53U
#define TISCI_DEV_ECAP1 54U
#define TISCI_DEV_ECAP2 55U
#define TISCI_DEV_ELM0 57U
#define TISCI_DEV_MMCSD0 58U
#define TISCI_DEV_MMCSD1 59U
#define TISCI_DEV_MMCSD2 60U
#define TISCI_DEV_WKUP_GTC0 61U
#define TISCI_DEV_EQEP0 62U
#define TISCI_DEV_EQEP1 63U
#define TISCI_DEV_EQEP2 64U
#define TISCI_DEV_WKUP_ESM0 65U
#define TISCI_DEV_ESM0 66U
#define TISCI_DEV_FSS0 67U
#define TISCI_DEV_FSS0_FSAS_0 68U
#define TISCI_DEV_FSS0_OSPI_0 69U
#define TISCI_DEV_GICSS0 70U
#define TISCI_DEV_GPIO0 71U
#define TISCI_DEV_GPIO1 72U
#define TISCI_DEV_MCU_GPIO0 73U
#define TISCI_DEV_GPMC0 74U
#define TISCI_DEV_DDPA0 75U
#define TISCI_DEV_DPHY_RX0 76U
#define TISCI_DEV_DPHY_RX1 77U
#define TISCI_DEV_DPHY_RX2 78U
#define TISCI_DEV_DPHY_RX3 79U
#define TISCI_DEV_DSS_DSI0 80U
#define TISCI_DEV_DSS0 81U
#define TISCI_DEV_DSS1 82U
#define TISCI_DEV_EPWM0 83U
#define TISCI_DEV_EPWM1 84U
#define TISCI_DEV_EPWM2 85U
#define TISCI_DEV_JPGENC0 86U
#define TISCI_DEV_LED0 87U
#define TISCI_DEV_PBIST0 88U
#define TISCI_DEV_PBIST1 89U
#define TISCI_DEV_WKUP_PBIST0 90U
#define TISCI_DEV_WKUP_PBIST1 91U
#define TISCI_DEV_PBIST2 92U
#define TISCI_DEV_MCU_PBIST0 93U
#define TISCI_DEV_CODEC0 94U
#define TISCI_DEV_WKUP_VTM0 95U
#define TISCI_DEV_MAILBOX0 96U
#define TISCI_DEV_MAIN2MCU_VD 97U
#define TISCI_DEV_MAIN_EMIF_CFG_ISO_VD 98U
#define TISCI_DEV_MAIN_EMIF_DATA_ISO_VD 99U
#define TISCI_DEV_MAIN_USB0_ISO_VD 100U
#define TISCI_DEV_MAIN_USB2_ISO_VD 101U
#define TISCI_DEV_MCAN0 102U
#define TISCI_DEV_MCAN1 103U
#define TISCI_DEV_MCU_MCAN0 104U
#define TISCI_DEV_MCU_MCAN1 105U
#define TISCI_DEV_MCASP0 106U
#define TISCI_DEV_MCASP1 107U
#define TISCI_DEV_MCASP2 108U
#define TISCI_DEV_MCASP3 109U
#define TISCI_DEV_MCASP4 110U
#define TISCI_DEV_MCRC64_0 111U
#define TISCI_DEV_MCU_MCRC64_0 112U
#define TISCI_DEV_I2C0 113U
#define TISCI_DEV_I2C1 114U
#define TISCI_DEV_I2C2 115U
#define TISCI_DEV_I2C3 116U
#define TISCI_DEV_I2C4 117U
#define TISCI_DEV_MCU_I2C0 118U
#define TISCI_DEV_WKUP_I2C0 119U
#define TISCI_DEV_MSRAM8KX256E0 120U
#define TISCI_DEV_OLDI_TX_CORE0 121U
#define TISCI_DEV_OLDI_TX_CORE1 122U
#define TISCI_DEV_PCIE0 123U
#define TISCI_DEV_WKUP_PSRAMECC_8K0 124U
#define TISCI_DEV_R5FSS0 125U
#define TISCI_DEV_R5FSS0_SS0 126U
#define TISCI_DEV_R5FSS0_CORE0 127U
#define TISCI_DEV_WKUP_R5FSS0 128U
#define TISCI_DEV_WKUP_R5FSS0_SS0 130U
#define TISCI_DEV_WKUP_R5FSS0_CORE0 131U
#define TISCI_DEV_MCU_R5FSS0 132U
#define TISCI_DEV_MCU_R5FSS0_SS0 133U
#define TISCI_DEV_COMPUTE_CLUSTER0 134U
#define TISCI_DEV_A53SS0_CORE_0 135U
#define TISCI_DEV_A53SS0_CORE_1 136U
#define TISCI_DEV_A53SS0_CORE_2 137U
#define TISCI_DEV_A53SS0_CORE_3 138U
#define TISCI_DEV_MCU_R5FSS0_CORE0 139U
#define TISCI_DEV_WKUP_RTCSS0 140U
#define TISCI_DEV_RTI0 141U
#define TISCI_DEV_RTI1 142U
#define TISCI_DEV_RTI2 143U
#define TISCI_DEV_RTI3 144U
#define TISCI_DEV_RTI4 145U
#define TISCI_DEV_UART0 146U
#define TISCI_DEV_RTI5 147U
#define TISCI_DEV_RTI15 148U
#define TISCI_DEV_MCU_UART0 149U
#define TISCI_DEV_RTI8 150U
#define TISCI_DEV_MCU_RTI0 151U
#define TISCI_DEV_WKUP_RTI0 152U
#define TISCI_DEV_WKUP_DEEPSLEEP_SOURCES0 153U
#define TISCI_DEV_A53SS0 154U
#define TISCI_DEV_COMPUTE_CLUSTER0_CLKDIV_0 155U
#define TISCI_DEV_COMPUTE_CLUSTER0_PBIST_0 156U
#define TISCI_DEV_BOARD0 157U
#define TISCI_DEV_DEBUGSS0 158U
#define TISCI_DEV_MCU_MCU_16FF0 160U
#define TISCI_DEV_WKUP_PSC0 161U
#define TISCI_DEV_A53_RS_BW_LIMITER0 162U
#define TISCI_DEV_A53_WS_BW_LIMITER1 163U
#define TISCI_DEV_C7XV_RSWS_BS_LIMITER6 164U
#define TISCI_DEV_C7XV_RSWS_BS_LIMITER11 165U
#define TISCI_DEV_C7X256V0 166U
#define TISCI_DEV_C7X256V1 167U
#define TISCI_DEV_C7X256V0_C7XV_CORE_0 168U
#define TISCI_DEV_C7X256V0_CORE0 169U
#define TISCI_DEV_C7X256V0_CLEC 170U
#define TISCI_DEV_C7X256V0_CLK 171U
#define TISCI_DEV_C7X256V0_DEBUG 172U
#define TISCI_DEV_C7X256V0_GICSS 173U
#define TISCI_DEV_C7X256V0_PBIST 174U
#define TISCI_DEV_C7X256V1_C7XV_CORE_0 175U
#define TISCI_DEV_C7X256V1_CORE0 176U
#define TISCI_DEV_C7X256V1_CLEC 177U
#define TISCI_DEV_C7X256V1_CLK 178U
#define TISCI_DEV_C7X256V1_DEBUG 179U
#define TISCI_DEV_C7X256V1_GICSS 180U
#define TISCI_DEV_C7X256V1_PBIST 181U
#define TISCI_DEV_CTI0 182U
#define TISCI_DEV_CTI1 183U
#define TISCI_DEV_DDR32SS0 184U
#define TISCI_DEV_SAM67_DEBUG_FUNNEL_2_32_0 185U
#define TISCI_DEV_SAM67_DEBUG_FUNNEL_2_64_0 186U
#define TISCI_DEV_SAM67_DMPAC_WRAP0 187U
#define TISCI_DEV_JPGENC_RS_BW_LIMITER4 188U
#define TISCI_DEV_JPGENC_WS_BW_LIMITER5 189U
#define TISCI_DEV_GPU0 190U
#define TISCI_DEV_GPU_RS_BW_LIMITER9 191U
#define TISCI_DEV_GPU_WS_BW_LIMITER10 192U
#define TISCI_DEV_PSCSS0 193U
#define TISCI_DEV_PSC0_FW_0 194U
#define TISCI_DEV_PSC0 195U
#define TISCI_DEV_VPAC_RSWS_BW_LIMITER8 197U
#define TISCI_DEV_VPAC_RSWS_BW_LIMITER7 199U
#define TISCI_DEV_VPAC0 201U
#define TISCI_DEV_PBIST3 210U
#define TISCI_DEV_CODEC_RS_BW_LIMITER2 211U
#define TISCI_DEV_CODEC_WS_BW_LIMITER3 212U
#define TISCI_DEV_MCSPI0 213U
#define TISCI_DEV_MCSPI1 214U
#define TISCI_DEV_MCSPI2 215U
#define TISCI_DEV_MCU_MCSPI0 216U
#define TISCI_DEV_MCU_MCSPI1 217U
#define TISCI_DEV_SPINLOCK0 218U
#define TISCI_DEV_UART1 219U
#define TISCI_DEV_UART2 220U
#define TISCI_DEV_UART3 221U
#define TISCI_DEV_UART4 222U
#define TISCI_DEV_UART5 223U
#define TISCI_DEV_UART6 224U
#define TISCI_DEV_WKUP_UART0 225U
#define TISCI_DEV_USB0 226U
#define TISCI_DEV_USB1 227U
#define TISCI_DEV_SERDES_10G0 228U
#define TISCI_DEV_SERDES_10G1 229U
#define TISCI_DEV_DPHY_TX0 230U
#define TISCI_DEV_CLK_32K_RC_SEL_DEV_VD 231U
#define TISCI_DEV_WKUP_CLKOUT_SEL_DEV_VD 232U
#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD 233U
#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD 234U
#define TISCI_DEV_DSS1_DPI1_PLLSEL_DEV_VD 235U
#define TISCI_DEV_DSS1_DPI0_PLLSEL_DEV_VD 236U
#define TISCI_DEV_DSS1_DPI0_PCLK_DEV_VD 237U

#endif /* SOC_TISCI_DEVICES_H */

/* @} */
