#! /home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-68-g1fdeb7b98)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/lib/ivl/system.vpi";
:vpi_module "/home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/lib/ivl/v2005_math.vpi";
:vpi_module "/home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/lib/ivl/va_math.vpi";
S_0x15e650c0 .scope module, "decode_tb" "decode_tb" 2 2;
 .timescale -9 -12;
v0x15e8a770_0 .var "instr0", 31 0;
v0x15e8a870_0 .var "instr1", 31 0;
v0x15e8a950_0 .var "instr2", 31 0;
v0x15e8aa10_0 .var "instr3", 31 0;
v0x15e8aaf0_0 .var "instruction", 31 0;
v0x15e8ac00_0 .net "offset", 12 0, L_0x15e92ce0;  1 drivers
v0x15e8aca0_0 .net "opcode", 3 0, L_0x15e92920;  1 drivers
v0x15e8ad40_0 .net "reg_a", 4 0, L_0x15e92c40;  1 drivers
v0x15e8ade0_0 .net "reg_b", 4 0, L_0x15e92b50;  1 drivers
v0x15e8ae80_0 .net "reg_d", 4 0, L_0x15e92a60;  1 drivers
S_0x15e641e0 .scope module, "decode" "decode_instruction" 2 30, 3 1 0, S_0x15e650c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 4 "opcode";
    .port_info 2 /OUTPUT 5 "reg_a";
    .port_info 3 /OUTPUT 5 "reg_b";
    .port_info 4 /OUTPUT 5 "reg_d";
    .port_info 5 /OUTPUT 13 "offset";
v0x15e71390_0 .net "instruction", 31 0, v0x15e8aaf0_0;  1 drivers
v0x15e8a220_0 .net "offset", 12 0, L_0x15e92ce0;  alias, 1 drivers
v0x15e8a300_0 .net "opcode", 3 0, L_0x15e92920;  alias, 1 drivers
v0x15e8a3c0_0 .net "reg_a", 4 0, L_0x15e92c40;  alias, 1 drivers
v0x15e8a4a0_0 .net "reg_b", 4 0, L_0x15e92b50;  alias, 1 drivers
v0x15e8a5d0_0 .net "reg_d", 4 0, L_0x15e92a60;  alias, 1 drivers
L_0x15e92920 .part v0x15e8aaf0_0, 0, 4;
L_0x15e92a60 .part v0x15e8aaf0_0, 4, 5;
L_0x15e92b50 .part v0x15e8aaf0_0, 9, 5;
L_0x15e92c40 .part v0x15e8aaf0_0, 14, 5;
L_0x15e92ce0 .part v0x15e8aaf0_0, 19, 13;
S_0x15e26aa0 .scope module, "pc_tb" "pc_tb" 4 2;
 .timescale -9 -12;
v0x15e8b7d0_0 .var "branch", 0 0;
v0x15e8b890_0 .var "branch_target_in", 31 0;
v0x15e8b960_0 .var "clk", 0 0;
v0x15e8ba60_0 .net "program_counter_out", 31 0, L_0x15e71240;  1 drivers
v0x15e8bb30_0 .var "rst", 0 0;
S_0x15e8af20 .scope module, "pc" "m_program_counter" 4 13, 5 1 0, S_0x15e26aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "branch_target";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "pc_out";
L_0x15e71240 .functor BUFZ 32, v0x15e8b1d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15e8b1d0_0 .var "PC_reg", 31 0;
v0x15e8b2d0_0 .net "branch", 0 0, v0x15e8b7d0_0;  1 drivers
v0x15e8b390_0 .net "branch_target", 31 0, v0x15e8b890_0;  1 drivers
v0x15e8b480_0 .net "clk", 0 0, v0x15e8b960_0;  1 drivers
v0x15e8b540_0 .net "pc_out", 31 0, L_0x15e71240;  alias, 1 drivers
v0x15e8b670_0 .net "reset", 0 0, v0x15e8bb30_0;  1 drivers
E_0x15e1d490 .event posedge, v0x15e8b670_0, v0x15e8b480_0;
S_0x15e64620 .scope module, "tb_cpu" "tb_cpu" 6 3;
 .timescale -9 -12;
v0x15e92770_0 .var "clk", 0 0;
v0x15e92810_0 .var "reset", 0 0;
S_0x15e8bc20 .scope module, "mycpu" "cpu" 6 9, 7 3 0, S_0x15e64620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x15e91300_0 .var "adress_data", 31 0;
v0x15e91410_0 .net "alu_operation_write_register", 0 0, L_0x15e937e0;  1 drivers
v0x15e914e0_0 .net "alu_output", 31 0, v0x15e8c460_0;  1 drivers
v0x15e915e0_0 .net "alu_type", 3 0, v0x15e8d1a0_0;  1 drivers
v0x15e91680_0 .net "branch", 0 0, L_0x15e936f0;  1 drivers
o0x7f76363b0098 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x15e917c0_0 .net "branch_target", 31 0, o0x7f76363b0098;  0 drivers
v0x15e91860_0 .net "clk", 0 0, v0x15e92770_0;  1 drivers
v0x15e91950_0 .net "data_register_a", 31 0, L_0x15e93f70;  1 drivers
v0x15e91a40_0 .net "data_register_b", 31 0, L_0x15e942e0;  1 drivers
v0x15e91ae0_0 .net "data_register_d", 31 0, L_0x15e945b0;  1 drivers
v0x15e91ba0_0 .net "instruction", 31 0, L_0x15e931e0;  1 drivers
v0x15e91c90_0 .net "mem_read", 0 0, L_0x15e93970;  1 drivers
v0x15e91d30_0 .net "mem_write", 0 0, L_0x15e93650;  1 drivers
v0x15e91e20_0 .net "memory_data", 31 0, L_0x15e949e0;  1 drivers
v0x15e91ec0_0 .var "new_register_data", 31 0;
v0x15e91fb0_0 .net "offset", 12 0, L_0x15e935b0;  1 drivers
v0x15e92070_0 .net "opcode", 3 0, L_0x15e932a0;  1 drivers
v0x15e92160_0 .net "program_counter", 31 0, v0x15e8f8e0_0;  1 drivers
v0x15e92270_0 .net "reg_a", 4 0, L_0x15e93510;  1 drivers
v0x15e92380_0 .net "reg_b", 4 0, L_0x15e93470;  1 drivers
v0x15e92490_0 .net "reg_d", 4 0, L_0x15e933d0;  1 drivers
v0x15e925a0_0 .net "reg_write", 0 0, L_0x15e93cd0;  1 drivers
v0x15e92690_0 .net "reset", 0 0, v0x15e92810_0;  1 drivers
E_0x15e70ae0 .event anyedge, v0x15e8d300_0, v0x15e8ea70_0, v0x15e8d050_0, v0x15e8c460_0;
E_0x15e70d40 .event anyedge, v0x15e8d4a0_0, v0x15e90e00_0, v0x15e8d300_0, v0x15e8c370_0;
S_0x15e8beb0 .scope module, "alu" "alu" 7 70, 8 4 0, S_0x15e8bc20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_a";
    .port_info 1 /INPUT 32 "reg_b";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "result_value";
v0x15e8c190_0 .net "alu_ctrl", 3 0, v0x15e8d1a0_0;  alias, 1 drivers
v0x15e8c290_0 .net "reg_a", 31 0, L_0x15e93f70;  alias, 1 drivers
v0x15e8c370_0 .net "reg_b", 31 0, L_0x15e942e0;  alias, 1 drivers
v0x15e8c460_0 .var "result_value", 31 0;
E_0x15e71010 .event anyedge, v0x15e8c190_0, v0x15e8c290_0, v0x15e8c370_0;
S_0x15e8c5f0 .scope module, "control" "control_module" 7 52, 9 2 0, S_0x15e8bc20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "alu_operation";
    .port_info 2 /OUTPUT 4 "alu_operation_type";
    .port_info 3 /OUTPUT 1 "write_register";
    .port_info 4 /OUTPUT 1 "load_memory";
    .port_info 5 /OUTPUT 1 "store_memory";
    .port_info 6 /OUTPUT 1 "branch";
L_0x15e93cd0 .functor OR 1, L_0x15e93ab0, L_0x15e93ba0, C4<0>, C4<0>;
L_0x7f7636366060 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x15e8c940_0 .net/2u *"_ivl_0", 3 0, L_0x7f7636366060;  1 drivers
L_0x7f7636366138 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x15e8ca40_0 .net/2u *"_ivl_12", 3 0, L_0x7f7636366138;  1 drivers
L_0x7f7636366180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15e8cb20_0 .net/2u *"_ivl_16", 3 0, L_0x7f7636366180;  1 drivers
v0x15e8cbe0_0 .net *"_ivl_18", 0 0, L_0x15e93ab0;  1 drivers
L_0x7f76363661c8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x15e8cca0_0 .net/2u *"_ivl_20", 3 0, L_0x7f76363661c8;  1 drivers
v0x15e8cdd0_0 .net *"_ivl_22", 0 0, L_0x15e93ba0;  1 drivers
L_0x7f76363660a8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x15e8ce90_0 .net/2u *"_ivl_4", 3 0, L_0x7f76363660a8;  1 drivers
L_0x7f76363660f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15e8cf70_0 .net/2u *"_ivl_8", 3 0, L_0x7f76363660f0;  1 drivers
v0x15e8d050_0 .net "alu_operation", 0 0, L_0x15e937e0;  alias, 1 drivers
v0x15e8d1a0_0 .var "alu_operation_type", 3 0;
v0x15e8d260_0 .net "branch", 0 0, L_0x15e936f0;  alias, 1 drivers
v0x15e8d300_0 .net "load_memory", 0 0, L_0x15e93970;  alias, 1 drivers
v0x15e8d3c0_0 .net "opcode", 3 0, L_0x15e932a0;  alias, 1 drivers
v0x15e8d4a0_0 .net "store_memory", 0 0, L_0x15e93650;  alias, 1 drivers
v0x15e8d560_0 .net "write_register", 0 0, L_0x15e93cd0;  alias, 1 drivers
E_0x15e8c8e0 .event anyedge, v0x15e8d3c0_0;
L_0x15e93650 .cmp/eq 4, L_0x15e932a0, L_0x7f7636366060;
L_0x15e936f0 .cmp/eq 4, L_0x15e932a0, L_0x7f76363660a8;
L_0x15e937e0 .cmp/eq 4, L_0x15e932a0, L_0x7f76363660f0;
L_0x15e93970 .cmp/eq 4, L_0x15e932a0, L_0x7f7636366138;
L_0x15e93ab0 .cmp/eq 4, L_0x15e932a0, L_0x7f7636366180;
L_0x15e93ba0 .cmp/eq 4, L_0x15e932a0, L_0x7f76363661c8;
S_0x15e8d740 .scope module, "decoder" "decode_instruction" 7 45, 3 1 0, S_0x15e8bc20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 4 "opcode";
    .port_info 2 /OUTPUT 5 "reg_a";
    .port_info 3 /OUTPUT 5 "reg_b";
    .port_info 4 /OUTPUT 5 "reg_d";
    .port_info 5 /OUTPUT 13 "offset";
v0x15e8d9d0_0 .net "instruction", 31 0, L_0x15e931e0;  alias, 1 drivers
v0x15e8dab0_0 .net "offset", 12 0, L_0x15e935b0;  alias, 1 drivers
v0x15e8db90_0 .net "opcode", 3 0, L_0x15e932a0;  alias, 1 drivers
v0x15e8dc90_0 .net "reg_a", 4 0, L_0x15e93510;  alias, 1 drivers
v0x15e8dd50_0 .net "reg_b", 4 0, L_0x15e93470;  alias, 1 drivers
v0x15e8de80_0 .net "reg_d", 4 0, L_0x15e933d0;  alias, 1 drivers
L_0x15e932a0 .part L_0x15e931e0, 0, 4;
L_0x15e933d0 .part L_0x15e931e0, 4, 5;
L_0x15e93470 .part L_0x15e931e0, 9, 5;
L_0x15e93510 .part L_0x15e931e0, 14, 5;
L_0x15e935b0 .part L_0x15e931e0, 19, 13;
S_0x15e8e060 .scope module, "mem_data" "data_memory" 7 83, 10 2 0, S_0x15e8bc20;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "clk";
    .port_info 1 /INPUT 1 "store_instruction";
    .port_info 2 /INPUT 32 "adress";
    .port_info 3 /INPUT 32 "data_memory_in";
    .port_info 4 /OUTPUT 32 "data_memory_out";
L_0x15e949e0 .functor BUFZ 32, L_0x15e946c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15e8e330_0 .net *"_ivl_0", 31 0, L_0x15e946c0;  1 drivers
v0x15e8e430_0 .net *"_ivl_3", 6 0, L_0x15e94760;  1 drivers
v0x15e8e510_0 .net *"_ivl_4", 13 0, L_0x15e94850;  1 drivers
L_0x7f76363662e8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x15e8e600_0 .net *"_ivl_7", 6 0, L_0x7f76363662e8;  1 drivers
v0x15e8e6e0_0 .net "adress", 31 0, v0x15e91300_0;  1 drivers
o0x7f76363afd98 .functor BUFZ 1, c4<z>; HiZ drive
v0x15e8e810_0 .net "clk", 0 0, o0x7f76363afd98;  0 drivers
v0x15e8e8d0 .array "data_mem", 4096 0, 31 0;
v0x15e8e990_0 .net "data_memory_in", 31 0, v0x15e91ec0_0;  1 drivers
v0x15e8ea70_0 .net "data_memory_out", 31 0, L_0x15e949e0;  alias, 1 drivers
v0x15e8ebe0_0 .net "store_instruction", 0 0, L_0x15e93650;  alias, 1 drivers
E_0x15e71350 .event posedge, v0x15e8e810_0;
L_0x15e946c0 .array/port v0x15e8e8d0, L_0x15e94850;
L_0x15e94760 .part v0x15e91300_0, 0, 7;
L_0x15e94850 .concat [ 7 7 0 0], L_0x15e94760, L_0x7f76363662e8;
S_0x15e8ed30 .scope module, "memory_ins" "instruction_memory" 7 42, 11 2 0, S_0x15e8bc20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "program_counter";
    .port_info 1 /OUTPUT 32 "instruction_out";
L_0x15e931e0 .functor BUFZ 32, L_0x15e92eb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15e8ef80_0 .net *"_ivl_0", 31 0, L_0x15e92eb0;  1 drivers
v0x15e8f080_0 .net *"_ivl_3", 7 0, L_0x15e92f70;  1 drivers
v0x15e8f160_0 .net *"_ivl_4", 9 0, L_0x15e930a0;  1 drivers
L_0x7f7636366018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15e8f220_0 .net *"_ivl_7", 1 0, L_0x7f7636366018;  1 drivers
v0x15e8f300 .array "instr_mem", 255 0, 31 0;
v0x15e8f410_0 .net "instruction_out", 31 0, L_0x15e931e0;  alias, 1 drivers
v0x15e8f4d0_0 .net "program_counter", 31 0, v0x15e8f8e0_0;  alias, 1 drivers
L_0x15e92eb0 .array/port v0x15e8f300, L_0x15e930a0;
L_0x15e92f70 .part v0x15e8f8e0_0, 2, 8;
L_0x15e930a0 .concat [ 8 2 0 0], L_0x15e92f70, L_0x7f7636366018;
S_0x15e8f5f0 .scope module, "pc" "m_program_counter" 7 34, 5 1 0, S_0x15e8bc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "branch_target";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "pc_out";
v0x15e8f8e0_0 .var "PC_reg", 31 0;
v0x15e8f9e0_0 .net "branch", 0 0, L_0x15e936f0;  alias, 1 drivers
v0x15e8fad0_0 .net "branch_target", 31 0, o0x7f76363b0098;  alias, 0 drivers
v0x15e8fba0_0 .net "clk", 0 0, v0x15e92770_0;  alias, 1 drivers
v0x15e8fc40_0 .net "pc_out", 31 0, v0x15e8f8e0_0;  alias, 1 drivers
v0x15e8fd50_0 .net "reset", 0 0, v0x15e92810_0;  alias, 1 drivers
E_0x15e8f880 .event posedge, v0x15e8fd50_0, v0x15e8fba0_0;
S_0x15e8fec0 .scope module, "register_table" "register_table" 7 60, 12 2 0, S_0x15e8bc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "register_a";
    .port_info 2 /INPUT 5 "register_b";
    .port_info 3 /INPUT 5 "register_d";
    .port_info 4 /INPUT 32 "data_register_d_in";
    .port_info 5 /INPUT 1 "write_register_d";
    .port_info 6 /OUTPUT 32 "data_register_a";
    .port_info 7 /OUTPUT 32 "data_register_b";
    .port_info 8 /OUTPUT 32 "data_register_d_out";
L_0x15e93f70 .functor BUFZ 32, L_0x15e93de0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15e942e0 .functor BUFZ 32, L_0x15e94030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15e945b0 .functor BUFZ 32, L_0x15e94350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15e90170_0 .net *"_ivl_0", 31 0, L_0x15e93de0;  1 drivers
v0x15e90270_0 .net *"_ivl_10", 5 0, L_0x15e940d0;  1 drivers
L_0x7f7636366258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15e90350_0 .net *"_ivl_13", 0 0, L_0x7f7636366258;  1 drivers
v0x15e90410_0 .net *"_ivl_16", 31 0, L_0x15e94350;  1 drivers
v0x15e904f0_0 .net *"_ivl_18", 5 0, L_0x15e943f0;  1 drivers
v0x15e90620_0 .net *"_ivl_2", 5 0, L_0x15e93e80;  1 drivers
L_0x7f76363662a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15e90700_0 .net *"_ivl_21", 0 0, L_0x7f76363662a0;  1 drivers
L_0x7f7636366210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15e907e0_0 .net *"_ivl_5", 0 0, L_0x7f7636366210;  1 drivers
v0x15e908c0_0 .net *"_ivl_8", 31 0, L_0x15e94030;  1 drivers
v0x15e90a30_0 .net "clk", 0 0, v0x15e92770_0;  alias, 1 drivers
v0x15e90ad0 .array "data_register", 25 0, 31 0;
v0x15e90b70_0 .net "data_register_a", 31 0, L_0x15e93f70;  alias, 1 drivers
v0x15e90c60_0 .net "data_register_b", 31 0, L_0x15e942e0;  alias, 1 drivers
v0x15e90d30_0 .net "data_register_d_in", 31 0, v0x15e91ec0_0;  alias, 1 drivers
v0x15e90e00_0 .net "data_register_d_out", 31 0, L_0x15e945b0;  alias, 1 drivers
v0x15e90ec0_0 .net "register_a", 4 0, L_0x15e93510;  alias, 1 drivers
v0x15e90fb0_0 .net "register_b", 4 0, L_0x15e93470;  alias, 1 drivers
v0x15e91080_0 .net "register_d", 4 0, L_0x15e933d0;  alias, 1 drivers
v0x15e91150_0 .net "write_register_d", 0 0, L_0x15e93cd0;  alias, 1 drivers
E_0x15e900f0 .event posedge, v0x15e8fba0_0;
L_0x15e93de0 .array/port v0x15e90ad0, L_0x15e93e80;
L_0x15e93e80 .concat [ 5 1 0 0], L_0x15e93510, L_0x7f7636366210;
L_0x15e94030 .array/port v0x15e90ad0, L_0x15e940d0;
L_0x15e940d0 .concat [ 5 1 0 0], L_0x15e93470, L_0x7f7636366258;
L_0x15e94350 .array/port v0x15e90ad0, L_0x15e943f0;
L_0x15e943f0 .concat [ 5 1 0 0], L_0x15e933d0, L_0x7f76363662a0;
    .scope S_0x15e650c0;
T_0 ;
    %pushi/vec4 34320, 0, 32;
    %store/vec4 v0x15e8a770_0, 0, 32;
    %pushi/vec4 34320, 0, 32;
    %store/vec4 v0x15e8a870_0, 0, 32;
    %pushi/vec4 116336, 0, 32;
    %store/vec4 v0x15e8a950_0, 0, 32;
    %pushi/vec4 3178899, 0, 32;
    %store/vec4 v0x15e8aa10_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x15e650c0;
T_1 ;
    %vpi_call 2 43 "$display", "Time | Instruction   | opcode | reg_a | reg_b | reg_d | offset" {0 0 0};
    %delay 10000, 0;
    %load/vec4 v0x15e8a770_0;
    %store/vec4 v0x15e8aaf0_0, 0, 32;
    %vpi_call 2 49 "$display", "%0t | %h | %h | %h | %h | %h | %h", $time, v0x15e8aaf0_0, v0x15e8aca0_0, v0x15e8ad40_0, v0x15e8ade0_0, v0x15e8ae80_0, v0x15e8ac00_0 {0 0 0};
    %delay 10000, 0;
    %load/vec4 v0x15e8a870_0;
    %store/vec4 v0x15e8aaf0_0, 0, 32;
    %vpi_call 2 55 "$display", "%0t | %h | %h | %h | %h | %h | %h", $time, v0x15e8aaf0_0, v0x15e8aca0_0, v0x15e8ad40_0, v0x15e8ade0_0, v0x15e8ae80_0, v0x15e8ac00_0 {0 0 0};
    %delay 10000, 0;
    %load/vec4 v0x15e8a950_0;
    %store/vec4 v0x15e8aaf0_0, 0, 32;
    %vpi_call 2 63 "$display", "%0t | %h | %h | %h | %h | %h | %h", $time, v0x15e8aaf0_0, v0x15e8aca0_0, v0x15e8ad40_0, v0x15e8ade0_0, v0x15e8ae80_0, v0x15e8ac00_0 {0 0 0};
    %delay 10000, 0;
    %load/vec4 v0x15e8aa10_0;
    %store/vec4 v0x15e8aaf0_0, 0, 32;
    %vpi_call 2 71 "$display", "%0t | %h | %h | %h | %h | %h | %h", $time, v0x15e8aaf0_0, v0x15e8aca0_0, v0x15e8ad40_0, v0x15e8ade0_0, v0x15e8ae80_0, v0x15e8ac00_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 75 "$display", "%0t | %h | %h | %h | %h | %h | %h", $time, v0x15e8aaf0_0, v0x15e8aca0_0, v0x15e8ad40_0, v0x15e8ade0_0, v0x15e8ae80_0, v0x15e8ac00_0 {0 0 0};
    %vpi_call 2 78 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x15e8af20;
T_2 ;
    %wait E_0x15e1d490;
    %load/vec4 v0x15e8b670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15e8b1d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x15e8b1d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x15e8b1d0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x15e26aa0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15e8b960_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x15e26aa0;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0x15e8b960_0;
    %inv;
    %store/vec4 v0x15e8b960_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15e26aa0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15e8bb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15e8b7d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15e8b890_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15e8bb30_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15e8b7d0_0, 0, 1;
    %delay 40000, 0;
    %vpi_call 4 40 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x15e8f5f0;
T_6 ;
    %wait E_0x15e8f880;
    %load/vec4 v0x15e8fd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15e8f8e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x15e8f8e0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x15e8f8e0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x15e8ed30;
T_7 ;
    %pushi/vec4 17456, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15e8f300, 4, 0;
    %pushi/vec4 34320, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15e8f300, 4, 0;
    %pushi/vec4 1073, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15e8f300, 4, 0;
    %pushi/vec4 34320, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15e8f300, 4, 0;
    %end;
    .thread T_7;
    .scope S_0x15e8c5f0;
T_8 ;
    %wait E_0x15e8c8e0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15e8d1a0_0, 0, 4;
    %load/vec4 v0x15e8d3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15e8d1a0_0, 0, 4;
    %jmp T_8.1;
T_8.1 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x15e8fec0;
T_9 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15e90ad0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15e90ad0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15e90ad0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15e90ad0, 4, 0;
    %end;
    .thread T_9;
    .scope S_0x15e8fec0;
T_10 ;
    %wait E_0x15e900f0;
    %load/vec4 v0x15e91150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x15e90d30_0;
    %load/vec4 v0x15e91080_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15e90ad0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x15e8beb0;
T_11 ;
    %wait E_0x15e71010;
    %load/vec4 v0x15e8c190_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15e8c460_0, 0, 32;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v0x15e8c290_0;
    %load/vec4 v0x15e8c370_0;
    %add;
    %store/vec4 v0x15e8c460_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v0x15e8c290_0;
    %load/vec4 v0x15e8c370_0;
    %sub;
    %store/vec4 v0x15e8c460_0, 0, 32;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v0x15e8c290_0;
    %load/vec4 v0x15e8c370_0;
    %and;
    %store/vec4 v0x15e8c460_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v0x15e8c290_0;
    %load/vec4 v0x15e8c370_0;
    %or;
    %store/vec4 v0x15e8c460_0, 0, 32;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x15e8e060;
T_12 ;
    %pushi/vec4 17456, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15e8e8d0, 4, 0;
    %pushi/vec4 34320, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15e8e8d0, 4, 0;
    %pushi/vec4 17456, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15e8e8d0, 4, 0;
    %pushi/vec4 403, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15e8e8d0, 4, 0;
    %end;
    .thread T_12;
    .scope S_0x15e8e060;
T_13 ;
    %wait E_0x15e71350;
    %load/vec4 v0x15e8ebe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x15e8e990_0;
    %load/vec4 v0x15e8e6e0_0;
    %parti/s 7, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15e8e8d0, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x15e8bc20;
T_14 ;
    %wait E_0x15e70d40;
    %load/vec4 v0x15e91d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x15e91ae0_0;
    %store/vec4 v0x15e91300_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x15e91c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x15e91a40_0;
    %store/vec4 v0x15e91300_0, 0, 32;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x15e8bc20;
T_15 ;
    %wait E_0x15e70ae0;
    %load/vec4 v0x15e91c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x15e91e20_0;
    %store/vec4 v0x15e91ec0_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x15e91410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x15e914e0_0;
    %store/vec4 v0x15e91ec0_0, 0, 32;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x15e64620;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15e92770_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x15e64620;
T_17 ;
    %delay 5000, 0;
    %load/vec4 v0x15e92770_0;
    %inv;
    %store/vec4 v0x15e92770_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x15e64620;
T_18 ;
    %vpi_call 6 20 "$dumpfile", "build/cpu_wave.vcd" {0 0 0};
    %vpi_call 6 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x15e64620 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15e92810_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15e92810_0, 0, 1;
    %delay 10000, 0;
    %delay 20000, 0;
    %delay 40000, 0;
    %pushi/vec4 10, 0, 32;
T_18.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %subi 1, 0, 32;
    %wait E_0x15e900f0;
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %vpi_call 6 36 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb/decode_tb.v";
    "src/decode.v";
    "tb/program_counter_tb.v";
    "src/fetch.v";
    "tb/cpu_tb.v";
    "src/cpu.v";
    "src/alu.v";
    "src/control.v";
    "src/data_memory.v";
    "src/instruction_memory.v";
    "src/register_table.v";
