// Seed: 3979074124
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8, id_9;
  if (-1) wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  reg id_6;
  wire id_7;
  logic [7:0][-1] id_8;
  assign id_4[1] = id_1;
  xnor primCall (id_2, id_8, id_7, id_1, id_5, id_3);
  module_0 modCall_1 (
      id_3,
      id_7,
      id_5,
      id_3,
      id_7,
      id_5,
      id_8
  );
  final id_1 <= id_6;
endmodule
