acom -dbg -e 100 -work riscvcore -2002  $dsn/src/ifid.vhd $dsn/src/pc_mux.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/program_counter.vhd $dsn/src/pcimmadder.vhd $dsn/src/memwb.vhd $dsn/src/pc4adder.vhd $dsn/src/immediategen.vhd $dsn/src/exmem.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/hazardunit.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Error: COMP96_0078: internalconnections.vhd : (379, 5): Unknown identifier "debug_instruction".
# Error: COMP96_0133: internalconnections.vhd : (379, 5): Cannot find object declaration.
# Error: COMP96_0112: internalconnections.vhd : (379, 5): "debug_instruction" does not match the formal name.
# Error: COMP96_0207: internalconnections.vhd : (372, 1): No actual specified for local port "debug_we".
# Error: COMP96_0078: internalconnections.vhd : (778, 39): Unknown identifier "RF_debug_data_out".
# Error: COMP96_0133: internalconnections.vhd : (778, 39): Cannot find object declaration.
# Error: COMP96_0077: internalconnections.vhd : (778, 39): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0078: internalconnections.vhd : (784, 25): Unknown identifier "IM_debug_instruction".
# Error: COMP96_0133: internalconnections.vhd : (784, 25): Cannot find object declaration.
# Error: COMP96_0078: internalconnections.vhd : (789, 39): Unknown identifier "DM_debug_data_out".
# Error: COMP96_0133: internalconnections.vhd : (789, 39): Cannot find object declaration.
# Error: COMP96_0077: internalconnections.vhd : (789, 39): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0078: internalconnections.vhd : (799, 5): Unknown identifier "IM_debug_we".
# Error: COMP96_0133: internalconnections.vhd : (799, 5): Cannot find object declaration.
# Error: COMP96_0078: internalconnections.vhd : (800, 5): Unknown identifier "RF_debug_read_enable".
# Error: COMP96_0133: internalconnections.vhd : (800, 5): Cannot find object declaration.
# Error: COMP96_0078: internalconnections.vhd : (801, 5): Unknown identifier "DM_debug_read_enable".
# Error: COMP96_0133: internalconnections.vhd : (801, 5): Cannot find object declaration.
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (71, 0): There is no default binding for component "internal_connections". (Port "IM_debug_clk" is not on the entity).
# Compile failure 18 Errors 1 Warnings  Analysis time :  0.4 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/ifid.vhd $dsn/src/pc_mux.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/program_counter.vhd $dsn/src/pcimmadder.vhd $dsn/src/memwb.vhd $dsn/src/pc4adder.vhd $dsn/src/immediategen.vhd $dsn/src/exmem.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/hazardunit.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Error: COMP96_0078: internalconnections.vhd : (778, 39): Unknown identifier "RF_debug_data_out".
# Error: COMP96_0133: internalconnections.vhd : (778, 39): Cannot find object declaration.
# Error: COMP96_0077: internalconnections.vhd : (778, 39): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0078: internalconnections.vhd : (784, 25): Unknown identifier "IM_debug_instruction".
# Error: COMP96_0133: internalconnections.vhd : (784, 25): Cannot find object declaration.
# Error: COMP96_0078: internalconnections.vhd : (789, 39): Unknown identifier "DM_debug_data_out".
# Error: COMP96_0133: internalconnections.vhd : (789, 39): Cannot find object declaration.
# Error: COMP96_0077: internalconnections.vhd : (789, 39): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0078: internalconnections.vhd : (799, 5): Unknown identifier "IM_debug_we".
# Error: COMP96_0133: internalconnections.vhd : (799, 5): Cannot find object declaration.
# Error: COMP96_0078: internalconnections.vhd : (800, 5): Unknown identifier "RF_debug_read_enable".
# Error: COMP96_0133: internalconnections.vhd : (800, 5): Cannot find object declaration.
# Error: COMP96_0078: internalconnections.vhd : (801, 5): Unknown identifier "DM_debug_read_enable".
# Error: COMP96_0133: internalconnections.vhd : (801, 5): Cannot find object declaration.
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (71, 0): There is no default binding for component "internal_connections". (Port "IM_debug_clk" is not on the entity).
# Compile failure 14 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/ifid.vhd $dsn/src/pc_mux.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/program_counter.vhd $dsn/src/pcimmadder.vhd $dsn/src/memwb.vhd $dsn/src/pc4adder.vhd $dsn/src/immediategen.vhd $dsn/src/exmem.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/hazardunit.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# A feature of VHDL 2019 has been detected. Use the -2019 argument of the vcom command.
# Error: COMP96_0724: internalconnections.vhd : (443, 30): ',' or ')' expected.
# Error: COMP96_0015: internalconnections.vhd : (443, 35): ';' expected.
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (71, 0): There is no default binding for component "internal_connections". (Port "IM_debug_clk" is not on the entity).
# Compile failure 2 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/ifid.vhd $dsn/src/pc_mux.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/program_counter.vhd $dsn/src/pcimmadder.vhd $dsn/src/memwb.vhd $dsn/src/pc4adder.vhd $dsn/src/immediategen.vhd $dsn/src/exmem.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/hazardunit.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# A feature of VHDL 2019 has been detected. Use the -2019 argument of the vcom command.
# Error: COMP96_0724: internalconnections.vhd : (443, 30): ',' or ')' expected.
# Error: COMP96_0015: internalconnections.vhd : (443, 35): ';' expected.
# Error: COMP96_0724: internalconnections.vhd : (694, 30): ',' or ')' expected.
# Error: COMP96_0015: internalconnections.vhd : (694, 35): ';' expected.
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (71, 0): There is no default binding for component "internal_connections". (Port "IM_debug_clk" is not on the entity).
# Compile failure 4 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/ifid.vhd $dsn/src/pc_mux.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/program_counter.vhd $dsn/src/pcimmadder.vhd $dsn/src/memwb.vhd $dsn/src/pc4adder.vhd $dsn/src/immediategen.vhd $dsn/src/exmem.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/hazardunit.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# A feature of VHDL 2019 has been detected. Use the -2019 argument of the vcom command.
# Error: COMP96_0724: internalconnections.vhd : (694, 30): ',' or ')' expected.
# Error: COMP96_0015: internalconnections.vhd : (694, 35): ';' expected.
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (71, 0): There is no default binding for component "internal_connections". (Port "IM_debug_clk" is not on the entity).
# Compile failure 2 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/ifid.vhd $dsn/src/pc_mux.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/program_counter.vhd $dsn/src/pcimmadder.vhd $dsn/src/memwb.vhd $dsn/src/pc4adder.vhd $dsn/src/immediategen.vhd $dsn/src/exmem.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/hazardunit.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Error: COMP96_0753: internalconnections.vhd : (443, 44): Cannot find the "and" operator with operands denoted with the "[STD_ULOGIC, BOOLEAN]" signature.
# Error: COMP96_0753: internalconnections.vhd : (694, 43): Cannot find the "and" operator with operands denoted with the "[STD_ULOGIC, BOOLEAN]" signature.
# Error: COMP96_0078: internalconnections.vhd : (777, 39): Unknown identifier "RF_debug_data_out".
# Error: COMP96_0133: internalconnections.vhd : (777, 39): Cannot find object declaration.
# Error: COMP96_0077: internalconnections.vhd : (777, 39): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0078: internalconnections.vhd : (783, 25): Unknown identifier "IM_debug_instruction".
# Error: COMP96_0133: internalconnections.vhd : (783, 25): Cannot find object declaration.
# Error: COMP96_0078: internalconnections.vhd : (788, 39): Unknown identifier "DM_debug_data_out".
# Error: COMP96_0133: internalconnections.vhd : (788, 39): Cannot find object declaration.
# Error: COMP96_0077: internalconnections.vhd : (788, 39): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0078: internalconnections.vhd : (798, 5): Unknown identifier "IM_debug_we".
# Error: COMP96_0133: internalconnections.vhd : (798, 5): Cannot find object declaration.
# Error: COMP96_0078: internalconnections.vhd : (799, 5): Unknown identifier "RF_debug_read_enable".
# Error: COMP96_0133: internalconnections.vhd : (799, 5): Cannot find object declaration.
# Error: COMP96_0078: internalconnections.vhd : (800, 5): Unknown identifier "DM_debug_read_enable".
# Error: COMP96_0133: internalconnections.vhd : (800, 5): Cannot find object declaration.
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (71, 0): There is no default binding for component "internal_connections". (Port "IM_debug_clk" is not on the entity).
# Compile failure 16 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/ifid.vhd $dsn/src/pc_mux.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/program_counter.vhd $dsn/src/pcimmadder.vhd $dsn/src/memwb.vhd $dsn/src/pc4adder.vhd $dsn/src/immediategen.vhd $dsn/src/exmem.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/hazardunit.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Error: COMP96_0115: internalconnections.vhd : (443, 26): Actual is not a globally static expression.
# Error: COMP96_0753: internalconnections.vhd : (694, 43): Cannot find the "and" operator with operands denoted with the "[STD_ULOGIC, BOOLEAN]" signature.
# Error: COMP96_0078: internalconnections.vhd : (777, 39): Unknown identifier "RF_debug_data_out".
# Error: COMP96_0133: internalconnections.vhd : (777, 39): Cannot find object declaration.
# Error: COMP96_0077: internalconnections.vhd : (777, 39): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0078: internalconnections.vhd : (783, 25): Unknown identifier "IM_debug_instruction".
# Error: COMP96_0133: internalconnections.vhd : (783, 25): Cannot find object declaration.
# Error: COMP96_0078: internalconnections.vhd : (788, 39): Unknown identifier "DM_debug_data_out".
# Error: COMP96_0133: internalconnections.vhd : (788, 39): Cannot find object declaration.
# Error: COMP96_0077: internalconnections.vhd : (788, 39): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0078: internalconnections.vhd : (798, 5): Unknown identifier "IM_debug_we".
# Error: COMP96_0133: internalconnections.vhd : (798, 5): Cannot find object declaration.
# Error: COMP96_0078: internalconnections.vhd : (799, 5): Unknown identifier "RF_debug_read_enable".
# Error: COMP96_0133: internalconnections.vhd : (799, 5): Cannot find object declaration.
# Error: COMP96_0078: internalconnections.vhd : (800, 5): Unknown identifier "DM_debug_read_enable".
# Error: COMP96_0133: internalconnections.vhd : (800, 5): Cannot find object declaration.
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (71, 0): There is no default binding for component "internal_connections". (Port "IM_debug_clk" is not on the entity).
# Compile failure 16 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/ifid.vhd $dsn/src/pc_mux.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/program_counter.vhd $dsn/src/pcimmadder.vhd $dsn/src/memwb.vhd $dsn/src/pc4adder.vhd $dsn/src/immediategen.vhd $dsn/src/exmem.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/hazardunit.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# A feature of VHDL 2019 has been detected. Use the -2019 argument of the vcom command.
# Error: COMP96_0724: internalconnections.vhd : (443, 30): ',' or ')' expected.
# Error: COMP96_0015: internalconnections.vhd : (443, 35): ';' expected.
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (71, 0): There is no default binding for component "internal_connections". (Port "IM_debug_clk" is not on the entity).
# Compile failure 2 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/ifid.vhd $dsn/src/pc_mux.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/program_counter.vhd $dsn/src/pcimmadder.vhd $dsn/src/memwb.vhd $dsn/src/pc4adder.vhd $dsn/src/immediategen.vhd $dsn/src/exmem.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/hazardunit.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Error: COMP96_0115: internalconnections.vhd : (443, 25): Actual is not a globally static expression.
# Error: COMP96_0753: internalconnections.vhd : (694, 43): Cannot find the "and" operator with operands denoted with the "[STD_ULOGIC, BOOLEAN]" signature.
# Error: COMP96_0078: internalconnections.vhd : (777, 39): Unknown identifier "RF_debug_data_out".
# Error: COMP96_0133: internalconnections.vhd : (777, 39): Cannot find object declaration.
# Error: COMP96_0077: internalconnections.vhd : (777, 39): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0078: internalconnections.vhd : (783, 25): Unknown identifier "IM_debug_instruction".
# Error: COMP96_0133: internalconnections.vhd : (783, 25): Cannot find object declaration.
# Error: COMP96_0078: internalconnections.vhd : (788, 39): Unknown identifier "DM_debug_data_out".
# Error: COMP96_0133: internalconnections.vhd : (788, 39): Cannot find object declaration.
# Error: COMP96_0077: internalconnections.vhd : (788, 39): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0078: internalconnections.vhd : (798, 5): Unknown identifier "IM_debug_we".
# Error: COMP96_0133: internalconnections.vhd : (798, 5): Cannot find object declaration.
# Error: COMP96_0078: internalconnections.vhd : (799, 5): Unknown identifier "RF_debug_read_enable".
# Error: COMP96_0133: internalconnections.vhd : (799, 5): Cannot find object declaration.
# Error: COMP96_0078: internalconnections.vhd : (800, 5): Unknown identifier "DM_debug_read_enable".
# Error: COMP96_0133: internalconnections.vhd : (800, 5): Cannot find object declaration.
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (71, 0): There is no default binding for component "internal_connections". (Port "IM_debug_clk" is not on the entity).
# Compile failure 16 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/ifid.vhd $dsn/src/pc_mux.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/program_counter.vhd $dsn/src/pcimmadder.vhd $dsn/src/memwb.vhd $dsn/src/pc4adder.vhd $dsn/src/immediategen.vhd $dsn/src/exmem.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/hazardunit.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Error: COMP96_0019: internalconnections.vhd : (40, 5): Keyword 'begin' expected.
# Error: COMP96_0016: internalconnections.vhd : (40, 12): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (350, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (350, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (350, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (350, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (361, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (361, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (361, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (361, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (370, 26): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (370, 26): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (370, 26): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (370, 27): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (388, 38): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (388, 38): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (388, 38): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (388, 39): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (402, 29): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (402, 29): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (402, 29): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (402, 30): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (431, 29): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (431, 29): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (431, 29): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (431, 30): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (444, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (444, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (444, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (444, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (454, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (454, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (454, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (454, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (479, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (479, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (479, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (479, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (509, 31): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (509, 31): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (509, 31): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (509, 32): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (521, 28): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (521, 28): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (521, 28): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (521, 29): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (580, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (580, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (580, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (580, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (591, 25): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (591, 25): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (591, 25): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (591, 26): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (606, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (606, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (606, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (606, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (618, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (618, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (618, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (618, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (631, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (631, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (631, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (631, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (643, 26): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (643, 26): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (643, 26): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (643, 27): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (682, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (682, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (682, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (682, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (704, 31): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (704, 31): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (704, 31): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (704, 32): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (722, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (722, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (722, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (722, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (741, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (741, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (741, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (741, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (767, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (767, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (767, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (767, 35): Design unit declaration expected.
# Error: COMP96_0019: internalconnections.vhd : (818, 28): Keyword 'of' expected.
# Error: COMP96_0018: internalconnections.vhd : (818, 28): Identifier expected.
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (71, 0): There is no default binding for component "internal_connections". (Port "IM_debug_clk" is not on the entity).
# Compile failure 92 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/ifid.vhd $dsn/src/pc_mux.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/program_counter.vhd $dsn/src/pcimmadder.vhd $dsn/src/memwb.vhd $dsn/src/pc4adder.vhd $dsn/src/immediategen.vhd $dsn/src/exmem.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/hazardunit.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Error: COMP96_0019: internalconnections.vhd : (61, 2): Keyword 'end' expected.
# Error: COMP96_0016: internalconnections.vhd : (61, 9): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (352, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (352, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (352, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (352, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (363, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (363, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (363, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (363, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (372, 26): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (372, 26): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (372, 26): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (372, 27): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (390, 38): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (390, 38): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (390, 38): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (390, 39): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (404, 29): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (404, 29): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (404, 29): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (404, 30): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (433, 29): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (433, 29): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (433, 29): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (433, 30): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (446, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (446, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (446, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (446, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (456, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (456, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (456, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (456, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (481, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (481, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (481, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (481, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (511, 31): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (511, 31): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (511, 31): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (511, 32): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (523, 28): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (523, 28): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (523, 28): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (523, 29): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (582, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (582, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (582, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (582, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (593, 25): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (593, 25): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (593, 25): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (593, 26): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (608, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (608, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (608, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (608, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (620, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (620, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (620, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (620, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (633, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (633, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (633, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (633, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (645, 26): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (645, 26): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (645, 26): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (645, 27): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (684, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (684, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (684, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (684, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (706, 31): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (706, 31): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (706, 31): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (706, 32): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (724, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (724, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (724, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (724, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (743, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (743, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (743, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (743, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (769, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (769, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (769, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (769, 35): Design unit declaration expected.
# Error: COMP96_0019: internalconnections.vhd : (820, 28): Keyword 'of' expected.
# Error: COMP96_0018: internalconnections.vhd : (820, 28): Identifier expected.
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (71, 0): There is no default binding for component "internal_connections". (Port "IM_debug_clk" is not on the entity).
# Compile failure 92 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/ifid.vhd $dsn/src/pc_mux.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/program_counter.vhd $dsn/src/pcimmadder.vhd $dsn/src/memwb.vhd $dsn/src/pc4adder.vhd $dsn/src/immediategen.vhd $dsn/src/exmem.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/hazardunit.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Error: COMP96_0078: internalconnections.vhd : (797, 39): Unknown identifier "RF_debug_data_out".
# Error: COMP96_0133: internalconnections.vhd : (797, 39): Cannot find object declaration.
# Error: COMP96_0077: internalconnections.vhd : (797, 39): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0078: internalconnections.vhd : (803, 25): Unknown identifier "IM_debug_instruction".
# Error: COMP96_0133: internalconnections.vhd : (803, 25): Cannot find object declaration.
# Error: COMP96_0078: internalconnections.vhd : (808, 39): Unknown identifier "DM_debug_data_out".
# Error: COMP96_0133: internalconnections.vhd : (808, 39): Cannot find object declaration.
# Error: COMP96_0077: internalconnections.vhd : (808, 39): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0078: internalconnections.vhd : (818, 5): Unknown identifier "IM_debug_we".
# Error: COMP96_0133: internalconnections.vhd : (818, 5): Cannot find object declaration.
# Error: COMP96_0078: internalconnections.vhd : (819, 5): Unknown identifier "RF_debug_read_enable".
# Error: COMP96_0133: internalconnections.vhd : (819, 5): Cannot find object declaration.
# Error: COMP96_0078: internalconnections.vhd : (820, 5): Unknown identifier "DM_debug_read_enable".
# Error: COMP96_0133: internalconnections.vhd : (820, 5): Cannot find object declaration.
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (71, 0): There is no default binding for component "internal_connections". (Port "IM_debug_clk" is not on the entity).
# Compile failure 14 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/ifid.vhd $dsn/src/pc_mux.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/program_counter.vhd $dsn/src/pcimmadder.vhd $dsn/src/memwb.vhd $dsn/src/pc4adder.vhd $dsn/src/immediategen.vhd $dsn/src/exmem.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/hazardunit.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Error: COMP96_0078: internalconnections.vhd : (807, 39): Unknown identifier "RF_debug_data_out".
# Error: COMP96_0133: internalconnections.vhd : (807, 39): Cannot find object declaration.
# Error: COMP96_0077: internalconnections.vhd : (807, 39): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0078: internalconnections.vhd : (813, 25): Unknown identifier "IM_debug_instruction".
# Error: COMP96_0133: internalconnections.vhd : (813, 25): Cannot find object declaration.
# Error: COMP96_0078: internalconnections.vhd : (818, 39): Unknown identifier "DM_debug_data_out".
# Error: COMP96_0133: internalconnections.vhd : (818, 39): Cannot find object declaration.
# Error: COMP96_0077: internalconnections.vhd : (818, 39): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0078: internalconnections.vhd : (828, 5): Unknown identifier "IM_debug_we".
# Error: COMP96_0133: internalconnections.vhd : (828, 5): Cannot find object declaration.
# Error: COMP96_0078: internalconnections.vhd : (829, 5): Unknown identifier "RF_debug_read_enable".
# Error: COMP96_0133: internalconnections.vhd : (829, 5): Cannot find object declaration.
# Error: COMP96_0078: internalconnections.vhd : (830, 5): Unknown identifier "DM_debug_read_enable".
# Error: COMP96_0133: internalconnections.vhd : (830, 5): Cannot find object declaration.
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (71, 0): There is no default binding for component "internal_connections". (Port "IM_debug_clk" is not on the entity).
# Compile failure 14 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/ifid.vhd $dsn/src/pc_mux.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/program_counter.vhd $dsn/src/pcimmadder.vhd $dsn/src/memwb.vhd $dsn/src/pc4adder.vhd $dsn/src/immediategen.vhd $dsn/src/exmem.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/hazardunit.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Error: COMP96_0122: internalconnections.vhd : (43, 1): Symbol "mem_select" has already been declared in this scope.
# Error: COMP96_0122: internalconnections.vhd : (44, 1): Symbol "rw_enable" has already been declared in this scope.
# Error: COMP96_0122: internalconnections.vhd : (47, 1): Symbol "debug_data" has already been declared in this scope.
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (71, 0): There is no default binding for component "internal_connections". (Port "IM_debug_clk" is not on the entity).
# Compile failure 3 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/ifid.vhd $dsn/src/pc_mux.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/program_counter.vhd $dsn/src/pcimmadder.vhd $dsn/src/memwb.vhd $dsn/src/pc4adder.vhd $dsn/src/immediategen.vhd $dsn/src/exmem.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/hazardunit.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (71, 0): There is no default binding for component "internal_connections". (Port "IM_debug_clk" is not on the entity).
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/ifid.vhd $dsn/src/pc_mux.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/program_counter.vhd $dsn/src/pcimmadder.vhd $dsn/src/memwb.vhd $dsn/src/pc4adder.vhd $dsn/src/immediategen.vhd $dsn/src/exmem.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/hazardunit.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (71, 0): There is no default binding for component "internal_connections". (Port "IM_debug_clk" is not on the entity).
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/ifid.vhd $dsn/src/pc_mux.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/program_counter.vhd $dsn/src/pcimmadder.vhd $dsn/src/memwb.vhd $dsn/src/pc4adder.vhd $dsn/src/immediategen.vhd $dsn/src/exmem.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/hazardunit.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/ifid.vhd $dsn/src/pc_mux.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/program_counter.vhd $dsn/src/pcimmadder.vhd $dsn/src/memwb.vhd $dsn/src/pc4adder.vhd $dsn/src/immediategen.vhd $dsn/src/exmem.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/hazardunit.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Error: COMP96_0263: RISCV_TB_PROGRAM&REQUEST.vhd : (110, 27): Type names are not allowed as primaries.
# Error: COMP96_0138: RISCV_TB_PROGRAM&REQUEST.vhd : (110, 44): The index types in the reference to the array object are incompatible with its range type.
# Error: COMP96_0090: RISCV_TB_PROGRAM&REQUEST.vhd : (110, 27): Expected array type.
# Error: COMP96_0077: RISCV_TB_PROGRAM&REQUEST.vhd : (110, 27): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile failure 4 Errors 0 Warnings  Analysis time :  1.0 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/ifid.vhd $dsn/src/pc_mux.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/program_counter.vhd $dsn/src/pcimmadder.vhd $dsn/src/memwb.vhd $dsn/src/pc4adder.vhd $dsn/src/immediategen.vhd $dsn/src/exmem.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/hazardunit.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# Library Manager: Library "riscvcore" contents cleared.
acom -reorder -dbg -e 100 -work riscvcore -2002  $dsn/src/ifid.vhd $dsn/src/pc_mux.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/program_counter.vhd $dsn/src/pcimmadder.vhd $dsn/src/memwb.vhd $dsn/src/pc4adder.vhd $dsn/src/immediategen.vhd $dsn/src/exmem.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/hazardunit.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => RICSVCORE_tb
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+ricsvcore_tb ricsvcore_tb behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8254 kB (elbread=427 elab2=7650 kernel=175 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  2:22 PM, Thursday, November 21, 2024
#  Simulation has been initialized
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
run
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: Stopped at time 130 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 99 in process of instance "/RICSVCORE_tb/main_sim".
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8254 kB (elbread=427 elab2=7650 kernel=175 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  2:23 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: Stopped at time 0 ps + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 46 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Error: COMP96_0098: instruction_memory_PROGRAM.vhd : (49, 15): 'BOOLEAN' type expected.
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8254 kB (elbread=427 elab2=7650 kernel=175 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  2:23 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: Stopped at time 0 ps + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 46 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8254 kB (elbread=427 elab2=7650 kernel=175 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  2:24 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: Stopped at time 0 ps + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 46 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: Stopped at time 50 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 46 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: Stopped at time 50 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 50 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: Stopped at time 60 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 46 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: Stopped at time 70 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 46 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: Stopped at time 70 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 50 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: Stopped at time 80 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 46 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: Stopped at time 90 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 46 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: Stopped at time 90 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 50 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: Stopped at time 100 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 46 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: Stopped at time 110 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 46 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: Stopped at time 110 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 50 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8254 kB (elbread=427 elab2=7650 kernel=175 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  2:25 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: Stopped at time 0 ps + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 46 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: Stopped at time 50 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 46 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: Stopped at time 50 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/internalconnections.vhd" at line 796 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/line__784".
step
step
step
run 100 ns
# KERNEL: Stopped at time 60 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 46 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
endsim
# VSIM: Simulation has finished.
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Error: COMP96_0015: internalconnections.vhd : (26, 13): ')' expected.
# Error: COMP96_0015: internalconnections.vhd : (26, 13): ';' expected.
# Error: COMP96_0019: internalconnections.vhd : (26, 15): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (26, 15): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (26, 18): Design unit declaration expected.
# Compile Entity "internal_connections"
# Error: COMP96_0019: internalconnections.vhd : (29, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (29, 32): Keyword 'end' expected.
# Compile Architecture "behavioral" of Entity "internal_connections"
# Error: COMP96_0078: internalconnections.vhd : (398, 18): Unknown identifier "im_write_en".
# Error: COMP96_0078: internalconnections.vhd : (461, 26): Unknown identifier "rf_enable".
# Error: COMP96_0078: internalconnections.vhd : (712, 26): Unknown identifier "dm_enable".
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile failure 10 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Error: COMP96_0018: internalconnections.vhd : (28, 5): Identifier expected.
# Compile Architecture "behavioral" of Entity "internal_connections"
# Error: COMP96_0019: internalconnections.vhd : (70, 2): Keyword 'end' expected.
# Error: COMP96_0016: internalconnections.vhd : (70, 9): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (361, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (361, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (361, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (361, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (372, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (372, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (372, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (372, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (381, 26): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (381, 26): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (381, 26): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (381, 27): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (399, 38): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (399, 38): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (399, 38): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (399, 39): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (413, 29): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (413, 29): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (413, 29): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (413, 30): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (442, 29): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (442, 29): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (442, 29): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (442, 30): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (455, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (455, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (455, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (455, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (465, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (465, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (465, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (465, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (490, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (490, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (490, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (490, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (520, 31): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (520, 31): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (520, 31): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (520, 32): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (532, 28): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (532, 28): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (532, 28): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (532, 29): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (591, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (591, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (591, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (591, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (602, 25): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (602, 25): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (602, 25): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (602, 26): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (617, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (617, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (617, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (617, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (629, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (629, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (629, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (629, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (642, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (642, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (642, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (642, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (654, 26): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (654, 26): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (654, 26): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (654, 27): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (693, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (693, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (693, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (693, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (715, 31): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (715, 31): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (715, 31): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (715, 32): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (733, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (733, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (733, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (733, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (752, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (752, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (752, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (752, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (778, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (778, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (778, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (778, 35): Design unit declaration expected.
# Error: COMP96_0019: internalconnections.vhd : (810, 28): Keyword 'of' expected.
# Error: COMP96_0018: internalconnections.vhd : (810, 28): Identifier expected.
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile failure 93 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Error: COMP96_0019: internalconnections.vhd : (70, 2): Keyword 'end' expected.
# Error: COMP96_0016: internalconnections.vhd : (70, 9): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (361, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (361, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (361, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (361, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (372, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (372, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (372, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (372, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (381, 26): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (381, 26): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (381, 26): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (381, 27): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (399, 38): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (399, 38): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (399, 38): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (399, 39): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (413, 29): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (413, 29): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (413, 29): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (413, 30): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (442, 29): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (442, 29): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (442, 29): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (442, 30): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (455, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (455, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (455, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (455, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (465, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (465, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (465, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (465, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (490, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (490, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (490, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (490, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (520, 31): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (520, 31): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (520, 31): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (520, 32): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (532, 28): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (532, 28): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (532, 28): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (532, 29): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (591, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (591, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (591, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (591, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (602, 25): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (602, 25): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (602, 25): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (602, 26): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (617, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (617, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (617, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (617, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (629, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (629, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (629, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (629, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (642, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (642, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (642, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (642, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (654, 26): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (654, 26): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (654, 26): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (654, 27): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (693, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (693, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (693, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (693, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (715, 31): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (715, 31): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (715, 31): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (715, 32): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (733, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (733, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (733, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (733, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (752, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (752, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (752, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (752, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (778, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (778, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (778, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (778, 35): Design unit declaration expected.
# Error: COMP96_0019: internalconnections.vhd : (810, 28): Keyword 'of' expected.
# Error: COMP96_0018: internalconnections.vhd : (810, 28): Identifier expected.
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (44, 0): There is no default binding for component "internal_connections". (Port "debug_ctrl" is not on the entity).
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile failure 92 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Error: COMP96_0015: internalconnections.vhd : (63, 1): ';' expected.
# Error: COMP96_0019: internalconnections.vhd : (72, 2): Keyword 'end' expected.
# Error: COMP96_0016: internalconnections.vhd : (72, 9): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (363, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (363, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (363, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (363, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (374, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (374, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (374, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (374, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (383, 26): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (383, 26): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (383, 26): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (383, 27): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (401, 38): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (401, 38): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (401, 38): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (401, 39): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (415, 29): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (415, 29): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (415, 29): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (415, 30): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (444, 29): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (444, 29): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (444, 29): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (444, 30): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (457, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (457, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (457, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (457, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (467, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (467, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (467, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (467, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (492, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (492, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (492, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (492, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (522, 31): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (522, 31): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (522, 31): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (522, 32): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (534, 28): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (534, 28): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (534, 28): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (534, 29): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (593, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (593, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (593, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (593, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (604, 25): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (604, 25): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (604, 25): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (604, 26): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (619, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (619, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (619, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (619, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (631, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (631, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (631, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (631, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (644, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (644, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (644, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (644, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (656, 26): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (656, 26): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (656, 26): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (656, 27): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (695, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (695, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (695, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (695, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (717, 31): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (717, 31): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (717, 31): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (717, 32): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (735, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (735, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (735, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (735, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (754, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (754, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (754, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (754, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (780, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (780, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (780, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (780, 35): Design unit declaration expected.
# Error: COMP96_0019: internalconnections.vhd : (812, 28): Keyword 'of' expected.
# Error: COMP96_0018: internalconnections.vhd : (812, 28): Identifier expected.
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (44, 0): There is no default binding for component "internal_connections". (Port "debug_ctrl" is not on the entity).
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile failure 93 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Error: COMP96_0019: internalconnections.vhd : (72, 2): Keyword 'end' expected.
# Error: COMP96_0016: internalconnections.vhd : (72, 9): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (363, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (363, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (363, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (363, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (374, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (374, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (374, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (374, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (383, 26): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (383, 26): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (383, 26): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (383, 27): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (401, 38): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (401, 38): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (401, 38): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (401, 39): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (415, 29): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (415, 29): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (415, 29): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (415, 30): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (444, 29): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (444, 29): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (444, 29): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (444, 30): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (457, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (457, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (457, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (457, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (467, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (467, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (467, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (467, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (492, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (492, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (492, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (492, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (522, 31): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (522, 31): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (522, 31): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (522, 32): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (534, 28): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (534, 28): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (534, 28): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (534, 29): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (593, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (593, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (593, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (593, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (604, 25): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (604, 25): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (604, 25): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (604, 26): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (619, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (619, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (619, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (619, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (631, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (631, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (631, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (631, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (644, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (644, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (644, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (644, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (656, 26): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (656, 26): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (656, 26): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (656, 27): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (695, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (695, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (695, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (695, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (717, 31): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (717, 31): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (717, 31): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (717, 32): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (735, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (735, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (735, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (735, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (754, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (754, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (754, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (754, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (780, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (780, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (780, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (780, 35): Design unit declaration expected.
# Error: COMP96_0019: internalconnections.vhd : (812, 28): Keyword 'of' expected.
# Error: COMP96_0018: internalconnections.vhd : (812, 28): Identifier expected.
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (44, 0): There is no default binding for component "internal_connections". (Port "debug_ctrl" is not on the entity).
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile failure 92 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Error: COMP96_0019: internalconnections.vhd : (71, 2): Keyword 'end' expected.
# Error: COMP96_0016: internalconnections.vhd : (71, 9): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (362, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (362, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (362, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (362, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (373, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (373, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (373, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (373, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (382, 26): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (382, 26): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (382, 26): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (382, 27): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (400, 38): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (400, 38): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (400, 38): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (400, 39): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (414, 29): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (414, 29): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (414, 29): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (414, 30): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (443, 29): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (443, 29): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (443, 29): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (443, 30): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (456, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (456, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (456, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (456, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (466, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (466, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (466, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (466, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (491, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (491, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (491, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (491, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (521, 31): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (521, 31): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (521, 31): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (521, 32): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (533, 28): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (533, 28): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (533, 28): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (533, 29): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (592, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (592, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (592, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (592, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (603, 25): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (603, 25): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (603, 25): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (603, 26): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (618, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (618, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (618, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (618, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (630, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (630, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (630, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (630, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (643, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (643, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (643, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (643, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (655, 26): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (655, 26): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (655, 26): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (655, 27): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (694, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (694, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (694, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (694, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (716, 31): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (716, 31): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (716, 31): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (716, 32): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (734, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (734, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (734, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (734, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (753, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (753, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (753, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (753, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (779, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (779, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (779, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (779, 35): Design unit declaration expected.
# Error: COMP96_0019: internalconnections.vhd : (811, 28): Keyword 'of' expected.
# Error: COMP96_0018: internalconnections.vhd : (811, 28): Identifier expected.
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (44, 0): There is no default binding for component "internal_connections". (Port "debug_ctrl" is not on the entity).
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile failure 92 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Error: COMP96_0018: internalconnections.vhd : (27, 5): Identifier expected.
# Compile Architecture "behavioral" of Entity "internal_connections"
# Error: COMP96_0015: internalconnections.vhd : (62, 1): ';' expected.
# Error: COMP96_0019: internalconnections.vhd : (71, 2): Keyword 'end' expected.
# Error: COMP96_0016: internalconnections.vhd : (71, 9): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (362, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (362, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (362, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (362, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (373, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (373, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (373, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (373, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (382, 26): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (382, 26): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (382, 26): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (382, 27): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (400, 38): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (400, 38): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (400, 38): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (400, 39): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (414, 29): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (414, 29): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (414, 29): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (414, 30): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (443, 29): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (443, 29): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (443, 29): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (443, 30): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (456, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (456, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (456, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (456, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (466, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (466, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (466, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (466, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (491, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (491, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (491, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (491, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (521, 31): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (521, 31): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (521, 31): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (521, 32): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (533, 28): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (533, 28): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (533, 28): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (533, 29): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (592, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (592, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (592, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (592, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (603, 25): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (603, 25): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (603, 25): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (603, 26): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (618, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (618, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (618, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (618, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (630, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (630, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (630, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (630, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (643, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (643, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (643, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (643, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (655, 26): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (655, 26): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (655, 26): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (655, 27): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (694, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (694, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (694, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (694, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (716, 31): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (716, 31): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (716, 31): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (716, 32): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (734, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (734, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (734, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (734, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (753, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (753, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (753, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (753, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (779, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (779, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (779, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (779, 35): Design unit declaration expected.
# Error: COMP96_0019: internalconnections.vhd : (811, 28): Keyword 'of' expected.
# Error: COMP96_0018: internalconnections.vhd : (811, 28): Identifier expected.
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (44, 0): There is no default binding for component "internal_connections". (Port "debug_ctrl" is not on the entity).
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile failure 94 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Error: COMP96_0015: internalconnections.vhd : (62, 1): ';' expected.
# Error: COMP96_0019: internalconnections.vhd : (71, 2): Keyword 'end' expected.
# Error: COMP96_0016: internalconnections.vhd : (71, 9): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (362, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (362, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (362, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (362, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (373, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (373, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (373, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (373, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (382, 26): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (382, 26): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (382, 26): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (382, 27): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (400, 38): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (400, 38): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (400, 38): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (400, 39): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (414, 29): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (414, 29): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (414, 29): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (414, 30): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (443, 29): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (443, 29): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (443, 29): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (443, 30): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (456, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (456, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (456, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (456, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (466, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (466, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (466, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (466, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (491, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (491, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (491, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (491, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (521, 31): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (521, 31): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (521, 31): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (521, 32): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (533, 28): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (533, 28): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (533, 28): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (533, 29): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (592, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (592, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (592, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (592, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (603, 25): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (603, 25): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (603, 25): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (603, 26): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (618, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (618, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (618, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (618, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (630, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (630, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (630, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (630, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (643, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (643, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (643, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (643, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (655, 26): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (655, 26): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (655, 26): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (655, 27): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (694, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (694, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (694, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (694, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (716, 31): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (716, 31): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (716, 31): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (716, 32): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (734, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (734, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (734, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (734, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (753, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (753, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (753, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (753, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (779, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (779, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (779, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (779, 35): Design unit declaration expected.
# Error: COMP96_0019: internalconnections.vhd : (811, 28): Keyword 'of' expected.
# Error: COMP96_0018: internalconnections.vhd : (811, 28): Identifier expected.
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (44, 0): There is no default binding for component "internal_connections". (Port "debug_ctrl" is not on the entity).
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile failure 93 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Error: COMP96_0019: internalconnections.vhd : (71, 2): Keyword 'end' expected.
# Error: COMP96_0016: internalconnections.vhd : (71, 9): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (362, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (362, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (362, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (362, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (373, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (373, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (373, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (373, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (382, 26): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (382, 26): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (382, 26): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (382, 27): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (400, 38): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (400, 38): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (400, 38): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (400, 39): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (414, 29): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (414, 29): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (414, 29): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (414, 30): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (443, 29): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (443, 29): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (443, 29): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (443, 30): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (456, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (456, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (456, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (456, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (466, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (466, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (466, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (466, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (491, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (491, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (491, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (491, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (521, 31): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (521, 31): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (521, 31): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (521, 32): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (533, 28): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (533, 28): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (533, 28): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (533, 29): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (592, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (592, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (592, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (592, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (603, 25): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (603, 25): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (603, 25): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (603, 26): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (618, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (618, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (618, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (618, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (630, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (630, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (630, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (630, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (643, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (643, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (643, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (643, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (655, 26): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (655, 26): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (655, 26): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (655, 27): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (694, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (694, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (694, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (694, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (716, 31): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (716, 31): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (716, 31): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (716, 32): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (734, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (734, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (734, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (734, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (753, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (753, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (753, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (753, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (779, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (779, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (779, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (779, 35): Design unit declaration expected.
# Error: COMP96_0019: internalconnections.vhd : (811, 28): Keyword 'of' expected.
# Error: COMP96_0018: internalconnections.vhd : (811, 28): Identifier expected.
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (44, 0): There is no default binding for component "internal_connections". (Port "debug_ctrl" is not on the entity).
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile failure 92 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Error: COMP96_0018: internalconnections.vhd : (28, 5): Identifier expected.
# Compile Architecture "behavioral" of Entity "internal_connections"
# Error: COMP96_0019: internalconnections.vhd : (70, 2): Keyword 'end' expected.
# Error: COMP96_0016: internalconnections.vhd : (70, 9): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (361, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (361, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (361, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (361, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (372, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (372, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (372, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (372, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (381, 26): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (381, 26): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (381, 26): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (381, 27): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (399, 38): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (399, 38): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (399, 38): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (399, 39): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (413, 29): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (413, 29): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (413, 29): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (413, 30): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (442, 29): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (442, 29): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (442, 29): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (442, 30): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (455, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (455, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (455, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (455, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (465, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (465, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (465, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (465, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (490, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (490, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (490, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (490, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (520, 31): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (520, 31): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (520, 31): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (520, 32): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (532, 28): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (532, 28): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (532, 28): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (532, 29): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (591, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (591, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (591, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (591, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (602, 25): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (602, 25): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (602, 25): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (602, 26): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (617, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (617, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (617, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (617, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (629, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (629, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (629, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (629, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (642, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (642, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (642, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (642, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (654, 26): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (654, 26): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (654, 26): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (654, 27): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (693, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (693, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (693, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (693, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (715, 31): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (715, 31): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (715, 31): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (715, 32): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (733, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (733, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (733, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (733, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (752, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (752, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (752, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (752, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (778, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (778, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (778, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (778, 35): Design unit declaration expected.
# Error: COMP96_0019: internalconnections.vhd : (828, 28): Keyword 'of' expected.
# Error: COMP96_0018: internalconnections.vhd : (828, 28): Identifier expected.
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (44, 0): There is no default binding for component "internal_connections". (Port "debug_ctrl" is not on the entity).
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile failure 93 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Error: COMP96_0019: internalconnections.vhd : (70, 2): Keyword 'end' expected.
# Error: COMP96_0016: internalconnections.vhd : (70, 9): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (361, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (361, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (361, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (361, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (372, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (372, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (372, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (372, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (381, 26): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (381, 26): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (381, 26): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (381, 27): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (399, 38): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (399, 38): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (399, 38): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (399, 39): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (413, 29): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (413, 29): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (413, 29): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (413, 30): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (442, 29): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (442, 29): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (442, 29): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (442, 30): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (455, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (455, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (455, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (455, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (465, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (465, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (465, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (465, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (490, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (490, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (490, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (490, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (520, 31): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (520, 31): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (520, 31): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (520, 32): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (532, 28): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (532, 28): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (532, 28): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (532, 29): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (591, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (591, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (591, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (591, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (602, 25): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (602, 25): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (602, 25): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (602, 26): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (617, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (617, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (617, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (617, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (629, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (629, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (629, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (629, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (642, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (642, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (642, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (642, 35): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (654, 26): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (654, 26): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (654, 26): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (654, 27): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (693, 37): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (693, 37): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (693, 37): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (693, 38): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (715, 31): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (715, 31): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (715, 31): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (715, 32): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (733, 32): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (733, 32): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (733, 32): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (733, 33): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (752, 27): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (752, 27): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (752, 27): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (752, 28): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: internalconnections.vhd : (778, 34): Keyword 'is' expected.
# Error: COMP96_0019: internalconnections.vhd : (778, 34): Keyword 'end' expected.
# Error: COMP96_0015: internalconnections.vhd : (778, 34): ';' expected.
# Error: COMP96_0016: internalconnections.vhd : (778, 35): Design unit declaration expected.
# Error: COMP96_0019: internalconnections.vhd : (828, 28): Keyword 'of' expected.
# Error: COMP96_0018: internalconnections.vhd : (828, 28): Identifier expected.
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (44, 0): There is no default binding for component "internal_connections". (Port "debug_ctrl" is not on the entity).
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile failure 92 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Error: COMP96_0018: internalconnections.vhd : (28, 5): Identifier expected.
# Compile Architecture "behavioral" of Entity "internal_connections"
# Error: COMP96_0078: internalconnections.vhd : (357, 16): Unknown identifier "debug_ctrl".
# Error: COMP96_0133: internalconnections.vhd : (357, 16): Cannot find object declaration.
# Error: COMP96_0077: internalconnections.vhd : (357, 16): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0078: internalconnections.vhd : (358, 18): Unknown identifier "debug_ctrl".
# Error: COMP96_0133: internalconnections.vhd : (358, 18): Cannot find object declaration.
# Error: COMP96_0289: internalconnections.vhd : (358, 18): Prefix of index must be an array.
# Error: COMP96_0077: internalconnections.vhd : (358, 18): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0078: internalconnections.vhd : (412, 18): Unknown identifier "im_write_en".
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (44, 0): There is no default binding for component "internal_connections". (Port "debug_ctrl" is not on the entity).
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile failure 9 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Error: COMP96_0078: internalconnections.vhd : (357, 16): Unknown identifier "debug_ctrl".
# Error: COMP96_0133: internalconnections.vhd : (357, 16): Cannot find object declaration.
# Error: COMP96_0077: internalconnections.vhd : (357, 16): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0078: internalconnections.vhd : (358, 18): Unknown identifier "debug_ctrl".
# Error: COMP96_0133: internalconnections.vhd : (358, 18): Cannot find object declaration.
# Error: COMP96_0289: internalconnections.vhd : (358, 18): Prefix of index must be an array.
# Error: COMP96_0077: internalconnections.vhd : (358, 18): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0078: internalconnections.vhd : (412, 18): Unknown identifier "im_write_en".
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (44, 0): There is no default binding for component "internal_connections". (Port "debug_ctrl" is not on the entity).
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile failure 8 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Error: COMP96_0078: internalconnections.vhd : (357, 16): Unknown identifier "debug_ctrl".
# Error: COMP96_0133: internalconnections.vhd : (357, 16): Cannot find object declaration.
# Error: COMP96_0077: internalconnections.vhd : (357, 16): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0078: internalconnections.vhd : (358, 18): Unknown identifier "debug_ctrl".
# Error: COMP96_0133: internalconnections.vhd : (358, 18): Cannot find object declaration.
# Error: COMP96_0289: internalconnections.vhd : (358, 18): Prefix of index must be an array.
# Error: COMP96_0077: internalconnections.vhd : (358, 18): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0078: internalconnections.vhd : (412, 18): Unknown identifier "im_write_en".
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (44, 0): There is no default binding for component "internal_connections". (Port "debug_ctrl" is not on the entity).
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile failure 8 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Error: COMP96_0078: internalconnections.vhd : (411, 18): Unknown identifier "im_write_en".
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (44, 0): There is no default binding for component "internal_connections". (Port "debug_ctrl" is not on the entity).
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile failure 1 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Warning: ELAB1_0026: RISCVCORE.vhd : (44, 0): There is no default binding for component "internal_connections". (Port "debug_ctrl" is not on the entity).
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Warning: ELAB1_0026: RISCV_TB_PROGRAM&REQUEST.vhd : (44, 0): There is no default binding for component "RICSVCORE". (Port "debug_ctrl" is not on the entity).
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
asim -O5 +access +r +m+ricsvcore_tb ricsvcore_tb behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8246 kB (elbread=427 elab2=7644 kernel=174 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  2:41 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: Stopped at time 0 ps + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 46 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: Stopped at time 50 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 46 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: Stopped at time 50 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 51 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: Stopped at time 50 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 52 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: Stopped at time 60 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 46 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: Stopped at time 70 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 46 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: Stopped at time 70 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 51 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: Stopped at time 70 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 52 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: Stopped at time 80 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 46 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: Stopped at time 90 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 46 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: Stopped at time 90 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 51 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: Stopped at time 90 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 52 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: Stopped at time 100 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 46 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: Stopped at time 110 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 46 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: Stopped at time 110 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 51 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: Stopped at time 110 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 52 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: Stopped at time 120 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 46 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: stopped at time: 220 ns
run 100 ns
# KERNEL: Stopped at time 230 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 113 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 240 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd" at line 46 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst/line__44".
run 100 ns
# KERNEL: stopped at time: 340 ns
run 100 ns
# KERNEL: stopped at time: 440 ns
run 100 ns
# KERNEL: Stopped at time 460 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 480 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 500 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 520 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: stopped at time: 620 ns
run 100 ns
# KERNEL: Stopped at time 640 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 660 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 680 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 700 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 720 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 740 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 760 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 780 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 800 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 820 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 840 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 860 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 880 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 125 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 880 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 128 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: stopped at time: 980 ns
run 100 ns
# KERNEL: Stopped at time 1 us + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1020 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1040 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1060 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1080 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1100 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1120 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1140 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1160 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1180 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1200 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1220 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1240 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1260 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1280 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1300 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1320 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1340 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1360 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1380 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1400 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1420 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1440 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1460 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1480 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1500 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1520 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1540 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1560 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1580 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1600 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1620 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1640 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1660 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1680 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1700 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1720 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1740 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1760 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1780 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1800 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1820 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1840 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1860 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1880 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1900 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1920 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1940 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1960 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 1980 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 2 us + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 2020 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 2040 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 2060 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 2080 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 2100 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 2120 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 2140 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 2160 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 2180 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 2200 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 2220 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 2240 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 2260 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 136 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: stopped at time: 2360 ns
run 100 ns
# KERNEL: stopped at time: 2460 ns
run 100 ns
# KERNEL: stopped at time: 2560 ns
run 100 ns
# KERNEL: stopped at time: 2660 ns
run 100 ns
# KERNEL: stopped at time: 2760 ns
run 100 ns
# KERNEL: stopped at time: 2860 ns
run 100 ns
# KERNEL: stopped at time: 2960 ns
run 100 ns
# KERNEL: stopped at time: 3060 ns
run 100 ns
# KERNEL: stopped at time: 3160 ns
run 100 ns
# KERNEL: stopped at time: 3260 ns
run 100 ns
# KERNEL: stopped at time: 3360 ns
run 100 ns
# KERNEL: Stopped at time 3440 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 137 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# EXECUTION:: NOTE   : Simulation finished
# EXECUTION:: Time: 3440 ns,  Iteration: 0,  Instance: /RICSVCORE_tb,  Process: main_sim.
# KERNEL: stopped at time: 3540 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 3640 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8246 kB (elbread=427 elab2=7644 kernel=174 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  2:44 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: Stopped at time 240 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 117 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 260 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 117 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 260 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 280 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 117 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 280 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
endsim
# VSIM: Simulation has finished.
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
asim -O5 +access +r +m+ricsvcore_tb ricsvcore_tb behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8245 kB (elbread=427 elab2=7643 kernel=174 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  2:46 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: Stopped at time 260 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 280 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 300 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 320 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 340 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8245 kB (elbread=427 elab2=7643 kernel=174 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  2:46 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: stopped at time: 100 ns
step
run 100 ns
# KERNEL: stopped at time: 210 ns
run 100 ns
# KERNEL: Stopped at time 240 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 260 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 280 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 300 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 320 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 340 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 360 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 380 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 400 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 420 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 440 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 460 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 480 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 500 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 520 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 540 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 560 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 580 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 600 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 620 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 640 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 660 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 680 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 700 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 720 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 740 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 760 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8245 kB (elbread=427 elab2=7643 kernel=174 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  2:48 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: Stopped at time 240 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 260 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
run 100 ns
# KERNEL: Stopped at time 280 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 61 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/debug_read_process".
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Error: COMP96_0078: register_REQUEST.vhd : (56, 12): Unknown identifier "rf_enable".
# Error: COMP96_0133: register_REQUEST.vhd : (56, 12): Cannot find object declaration.
# Error: COMP96_0077: register_REQUEST.vhd : (56, 12): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Error: COMP96_0078: Data_Memory_REQUEST.vhd : (56, 9): Unknown identifier "debug_data".
# Error: COMP96_0133: Data_Memory_REQUEST.vhd : (56, 9): Cannot find object declaration.
# Error: COMP96_0078: Data_Memory_REQUEST.vhd : (59, 13): Unknown identifier "debug_data".
# Error: COMP96_0133: Data_Memory_REQUEST.vhd : (59, 13): Cannot find object declaration.
# Error: COMP96_0078: Data_Memory_REQUEST.vhd : (61, 13): Unknown identifier "debug_data".
# Error: COMP96_0133: Data_Memory_REQUEST.vhd : (61, 13): Cannot find object declaration.
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile failure 6 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+ricsvcore_tb ricsvcore_tb behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8246 kB (elbread=427 elab2=7644 kernel=174 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  2:55 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: Stopped at time 50 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 59 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/line__51".
run 100 ns
# KERNEL: Stopped at time 70 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 59 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/line__51".
run 100 ns
# KERNEL: Stopped at time 90 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 59 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/line__51".
run 100 ns
# KERNEL: Stopped at time 130 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 108 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 140 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 108 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 150 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 108 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 240 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 240 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 57 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/line__51".
run 100 ns
# KERNEL: Stopped at time 260 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 57 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/line__51".
run 100 ns
# KERNEL: Stopped at time 280 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 57 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/line__51".
run 100 ns
# KERNEL: Stopped at time 300 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 57 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/line__51".
run 100 ns
# KERNEL: Stopped at time 320 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 57 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/line__51".
run 100 ns
# KERNEL: Stopped at time 340 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 57 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/line__51".
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Error: COMP96_0098: Data_Memory_REQUEST.vhd : (57, 11): 'BOOLEAN' type expected.
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Error: COMP96_0098: register_REQUEST.vhd : (55, 11): 'BOOLEAN' type expected.
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Error: COMP96_0098: register_REQUEST.vhd : (55, 11): 'BOOLEAN' type expected.
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+ricsvcore_tb ricsvcore_tb behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8246 kB (elbread=427 elab2=7644 kernel=174 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  2:57 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: Stopped at time 240 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 240 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 57 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/line__51".
run 100 ns
# KERNEL: Stopped at time 260 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 57 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/line__51".
run 100 ns
# KERNEL: Stopped at time 280 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 57 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/line__51".
run 100 ns
# KERNEL: Stopped at time 300 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 57 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/line__51".
run 100 ns
# KERNEL: Stopped at time 320 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 57 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/line__51".
run 100 ns
# KERNEL: Stopped at time 340 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 57 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/line__51".
run 100 ns
# KERNEL: Stopped at time 360 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 57 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/line__51".
run 100 ns
# KERNEL: Stopped at time 380 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 57 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/line__51".
run 100 ns
# KERNEL: Stopped at time 400 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 57 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/line__51".
run 100 ns
# KERNEL: Stopped at time 420 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 57 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/line__51".
run 100 ns
# KERNEL: Stopped at time 440 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 57 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/line__51".
run 100 ns
# KERNEL: Stopped at time 460 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 57 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/line__51".
run 100 ns
# KERNEL: Stopped at time 480 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 57 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/line__51".
run 100 ns
# KERNEL: Stopped at time 500 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 57 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/line__51".
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8246 kB (elbread=427 elab2=7644 kernel=174 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  2:58 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: Stopped at time 240 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 116 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 240 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 57 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/line__51".
run 100 ns
# KERNEL: Stopped at time 260 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 57 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/line__51".
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8248 kB (elbread=427 elab2=7645 kernel=175 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  3:01 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: Stopped at time 250 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 255 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 57 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/line__51".
run 100 ns
# KERNEL: Stopped at time 265 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 270 ns + 1.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd" at line 57 in process of instance "/RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST/line__51".
run 100 ns
# KERNEL: Stopped at time 280 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Error: COMP96_0078: register_REQUEST.vhd : (54, 9): Unknown identifier "debug_data".
# Error: COMP96_0133: register_REQUEST.vhd : (54, 9): Cannot find object declaration.
# Error: COMP96_0078: register_REQUEST.vhd : (56, 12): Unknown identifier "rf_enable".
# Error: COMP96_0133: register_REQUEST.vhd : (56, 12): Cannot find object declaration.
# Error: COMP96_0077: register_REQUEST.vhd : (56, 12): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: register_REQUEST.vhd : (58, 13): Unknown identifier "debug_data".
# Error: COMP96_0133: register_REQUEST.vhd : (58, 13): Cannot find object declaration.
# Error: COMP96_0078: register_REQUEST.vhd : (61, 13): Unknown identifier "debug_data".
# Error: COMP96_0133: register_REQUEST.vhd : (61, 13): Cannot find object declaration.
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile failure 9 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Error: COMP96_0078: register_REQUEST.vhd : (56, 12): Unknown identifier "rf_enable".
# Error: COMP96_0133: register_REQUEST.vhd : (56, 12): Cannot find object declaration.
# Error: COMP96_0077: register_REQUEST.vhd : (56, 12): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: register_REQUEST.vhd : (58, 13): Unknown identifier "debug_data".
# Error: COMP96_0133: register_REQUEST.vhd : (58, 13): Cannot find object declaration.
# Error: COMP96_0078: register_REQUEST.vhd : (61, 13): Unknown identifier "debug_data".
# Error: COMP96_0133: register_REQUEST.vhd : (61, 13): Cannot find object declaration.
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile failure 7 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+ricsvcore_tb ricsvcore_tb behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8248 kB (elbread=427 elab2=7645 kernel=175 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  3:03 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: Stopped at time 250 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 265 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 280 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 295 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 310 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 325 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 340 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 355 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 370 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 385 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 400 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 415 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8248 kB (elbread=427 elab2=7645 kernel=175 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  3:03 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: Stopped at time 240 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 120 in process of instance "/RICSVCORE_tb/main_sim".
step
step
step
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8247 kB (elbread=427 elab2=7645 kernel=174 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  3:09 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: Stopped at time 240 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 120 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 250 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 265 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 280 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 295 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 310 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8247 kB (elbread=427 elab2=7645 kernel=174 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  3:09 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: Stopped at time 240 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 120 in process of instance "/RICSVCORE_tb/main_sim".
step
step
step
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
run
# KERNEL: Stopped at time 265 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 280 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8247 kB (elbread=427 elab2=7645 kernel=174 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  3:10 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: Stopped at time 240 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 120 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 250 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run 100 ns
# KERNEL: Stopped at time 265 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Error: COMP96_0078: instruction_memory_PROGRAM.vhd : (54, 13): Unknown identifier "debug_data_out".
# Error: COMP96_0133: instruction_memory_PROGRAM.vhd : (54, 13): Cannot find object declaration.
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.4 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8248 kB (elbread=427 elab2=7645 kernel=175 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  3:13 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: Stopped at time 240 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 120 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 250 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
endsim
# VSIM: Simulation has finished.
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
asim -O5 +access +r +m+ricsvcore_tb ricsvcore_tb behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8248 kB (elbread=427 elab2=7645 kernel=175 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  3:15 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: Stopped at time 240 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 120 in process of instance "/RICSVCORE_tb/main_sim".
step
step
step
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8248 kB (elbread=427 elab2=7645 kernel=175 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  3:16 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: Stopped at time 240 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 120 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 250 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 265 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Error: COMP96_0078: Data_Memory_REQUEST.vhd : (57, 13): Unknown identifier "debug_data".
# Error: COMP96_0133: Data_Memory_REQUEST.vhd : (57, 13): Cannot find object declaration.
# Error: COMP96_0078: Data_Memory_REQUEST.vhd : (59, 13): Unknown identifier "debug_data".
# Error: COMP96_0133: Data_Memory_REQUEST.vhd : (59, 13): Cannot find object declaration.
# Error: COMP96_0078: Data_Memory_REQUEST.vhd : (62, 9): Unknown identifier "debug_data".
# Error: COMP96_0133: Data_Memory_REQUEST.vhd : (62, 9): Cannot find object declaration.
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Error: COMP96_0078: register_REQUEST.vhd : (56, 13): Unknown identifier "debug_data".
# Error: COMP96_0133: register_REQUEST.vhd : (56, 13): Cannot find object declaration.
# Error: COMP96_0078: register_REQUEST.vhd : (58, 13): Unknown identifier "debug_data".
# Error: COMP96_0133: register_REQUEST.vhd : (58, 13): Cannot find object declaration.
# Error: COMP96_0078: register_REQUEST.vhd : (61, 9): Unknown identifier "debug_data".
# Error: COMP96_0133: register_REQUEST.vhd : (61, 9): Cannot find object declaration.
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile failure 12 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Error: COMP96_0078: register_REQUEST.vhd : (56, 13): Unknown identifier "debug_data".
# Error: COMP96_0133: register_REQUEST.vhd : (56, 13): Cannot find object declaration.
# Error: COMP96_0078: register_REQUEST.vhd : (58, 13): Unknown identifier "debug_data".
# Error: COMP96_0133: register_REQUEST.vhd : (58, 13): Cannot find object declaration.
# Error: COMP96_0078: register_REQUEST.vhd : (61, 9): Unknown identifier "debug_data".
# Error: COMP96_0133: register_REQUEST.vhd : (61, 9): Cannot find object declaration.
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile failure 6 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+ricsvcore_tb ricsvcore_tb behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8248 kB (elbread=427 elab2=7645 kernel=175 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  3:19 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: Stopped at time 240 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 120 in process of instance "/RICSVCORE_tb/main_sim".
step
step
step
step
step
step
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Error: COMP96_0098: register_REQUEST.vhd : (57, 15): 'BOOLEAN' type expected.
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.3 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8248 kB (elbread=427 elab2=7645 kernel=175 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  3:20 PM, Thursday, November 21, 2024
#  Simulation has been initialized
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
run
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: Stopped at time 240 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 120 in process of instance "/RICSVCORE_tb/main_sim".
step
step
step
step
step
step
step
step
step
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8247 kB (elbread=427 elab2=7645 kernel=174 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  3:22 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: Stopped at time 240 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 120 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 250 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
step
step
step
step
step
step
step
step
step
step
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8247 kB (elbread=427 elab2=7645 kernel=174 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  3:22 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: Stopped at time 240 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 120 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 250 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
step
step
step
step
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8247 kB (elbread=427 elab2=7645 kernel=174 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  3:23 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: Stopped at time 240 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 120 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 250 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
step
step
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8247 kB (elbread=427 elab2=7645 kernel=174 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  3:28 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: Stopped at time 240 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 120 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 250 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
step
step
step
step
step
step
step
step
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8247 kB (elbread=427 elab2=7645 kernel=174 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  3:28 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: Stopped at time 240 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 120 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 250 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 265 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 280 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 295 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 310 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
acom -reorder -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Top-level unit(s) detected:
# Entity => RICSVCORE_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8247 kB (elbread=427 elab2=7645 kernel=174 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  3:29 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: Stopped at time 240 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 120 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 250 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
step
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8247 kB (elbread=427 elab2=7645 kernel=174 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  3:30 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 145 ns,  Iteration: 3,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: Stopped at time 240 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 120 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 250 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Error: COMP96_0143: instruction_memory_PROGRAM.vhd : (49, 13): Object "debug_data" cannot be written.
# Error: COMP96_0143: instruction_memory_PROGRAM.vhd : (52, 13): Object "debug_data" cannot be written.
# Error: COMP96_0143: instruction_memory_PROGRAM.vhd : (55, 3): Object "debug_data" cannot be written.
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
restart
# ELBREAD: Elaboration process.
# ULM: Warning: ULM_0021 Architecture "behavioral" of entity "riscvcore.instruction_memory" is not up-to-date. Please recompile file "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd".
# ELBREAD: Error: ELBREAD_0081 internalconnections.vhd (403): Design unit instruction_memory instantiated in riscvcore.internal_connections not found in searched libraries: riscvcore.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
# 
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/internalconnections.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Error: COMP96_0143: instruction_memory_PROGRAM.vhd : (49, 13): Object "debug_data" cannot be written.
# Error: COMP96_0143: instruction_memory_PROGRAM.vhd : (52, 13): Object "debug_data" cannot be written.
# Error: COMP96_0143: instruction_memory_PROGRAM.vhd : (55, 3): Object "debug_data" cannot be written.
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Error: COMP96_0143: instruction_memory_PROGRAM.vhd : (49, 13): Object "debug_data" cannot be written.
# Error: COMP96_0143: instruction_memory_PROGRAM.vhd : (52, 13): Object "debug_data" cannot be written.
# Error: COMP96_0143: instruction_memory_PROGRAM.vhd : (55, 3): Object "debug_data" cannot be written.
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile failure 6 Errors 0 Warnings  Analysis time :  0.3 [s]
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+ricsvcore_tb ricsvcore_tb behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8248 kB (elbread=427 elab2=7645 kernel=175 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  3:31 PM, Thursday, November 21, 2024
#  Simulation has been initialized
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8248 kB (elbread=427 elab2=7645 kernel=175 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  3:32 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: Stopped at time 240 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 120 in process of instance "/RICSVCORE_tb/main_sim".
step
step
step
step
step
step
step
step
step
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8248 kB (elbread=427 elab2=7645 kernel=175 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  3:32 PM, Thursday, November 21, 2024
#  Simulation has been initialized
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8248 kB (elbread=427 elab2=7645 kernel=175 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  3:33 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run 100 ns
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/instruction_memory_PROGRAM.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Error: COMP96_0143: instruction_memory_PROGRAM.vhd : (49, 13): Object "debug_data" cannot be written.
# Error: COMP96_0143: instruction_memory_PROGRAM.vhd : (52, 13): Object "debug_data" cannot be written.
# Error: COMP96_0143: instruction_memory_PROGRAM.vhd : (55, 3): Object "debug_data" cannot be written.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.0 [ms]
# ELBREAD: Elaboration process.
# ULM: Warning: ULM_0021 Architecture "behavioral" of entity "riscvcore.instruction_memory" is not up-to-date. Please recompile file "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd".
# ELBREAD: Error: ELBREAD_0081 internalconnections.vhd (403): Design unit instruction_memory instantiated in riscvcore.internal_connections not found in searched libraries: riscvcore.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
# 
# VSIM: Error: Cannot initialize simulation - no top level  entity/architecture or configuration is selected
acom -dbg -e 100 -work riscvcore -2002  $dsn/src/memwb.vhd $dsn/src/program_counter.vhd $dsn/src/types_pk.vhd $dsn/src/writebackmux.vhd $dsn/src/pc_mux.vhd $dsn/src/pcimmadder.vhd $dsn/src/pc4adder.vhd $dsn/src/exmem.vhd $dsn/src/hazardunit.vhd $dsn/src/ifid.vhd $dsn/src/instruction_memory_PROGRAM.vhd $dsn/src/immediategen.vhd $dsn/src/idex.vhd $dsn/src/forwardingmuxA.vhd $dsn/src/forwardingmuxB.vhd $dsn/src/forwarding_unit.vhd $dsn/src/branch_and.vhd $dsn/src/control_unit.vhd $dsn/src/alucontrol.vhd $dsn/src/alusrcmuxb.vhd $dsn/src/ALU.vhd $dsn/src/Data_Memory_REQUEST.vhd $dsn/src/register_REQUEST.vhd $dsn/src/internalconnections.vhd $dsn/src/RISCVCORE.vhd $dsn/src/RISCV_TB_PROGRAM&REQUEST.vhd
# Compile Entity "memwb"
# Compile Architecture "Behavioral" of Entity "memwb"
# Compile Entity "program_counter"
# Compile Architecture "rtl" of Entity "program_counter"
# Compile Package "types_pkg"
# Compile Entity "writebackmux"
# Compile Architecture "Behavioral" of Entity "writebackmux"
# Compile Entity "pc_mux"
# Compile Architecture "behavioral" of Entity "pc_mux"
# Compile Entity "pcimmadder"
# Compile Architecture "behavior" of Entity "pcimmadder"
# Compile Entity "pc4adder"
# Compile Architecture "rtl" of Entity "pc4adder"
# Compile Entity "exmem"
# Compile Architecture "Behavioral" of Entity "exmem"
# Compile Entity "hazard_unit"
# Compile Architecture "Behavioral" of Entity "hazard_unit"
# Compile Entity "ifid"
# Compile Architecture "Behavioral" of Entity "ifid"
# Compile Entity "instruction_memory"
# Compile Architecture "Behavioral" of Entity "instruction_memory"
# Compile Entity "ImmGen"
# Compile Architecture "Behavioral" of Entity "ImmGen"
# Compile Entity "idex"
# Compile Architecture "Behavioral" of Entity "idex"
# Compile Entity "forwardingMuxA"
# Compile Architecture "Behavioral" of Entity "forwardingMuxA"
# Compile Entity "forwardingMuxB"
# Compile Architecture "Behavioral" of Entity "forwardingMuxB"
# Compile Entity "ForwardingUnit"
# Compile Architecture "Behavioral" of Entity "ForwardingUnit"
# Compile Entity "BranchAND"
# Compile Architecture "Behavioral" of Entity "BranchAND"
# Compile Entity "ControlUnit"
# Compile Architecture "Behavioral" of Entity "ControlUnit"
# Compile Entity "alucontrol"
# Compile Architecture "Behavioral" of Entity "alucontrol"
# Compile Entity "ALUSrcMuxB"
# Compile Architecture "Behavioral" of Entity "ALUSrcMuxB"
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# Compile Entity "data_memory"
# Compile Architecture "Behavioral" of Entity "data_memory"
# Compile Entity "regfile"
# Compile Architecture "Behavioral" of Entity "regfile"
# Compile Entity "internal_connections"
# Compile Architecture "behavioral" of Entity "internal_connections"
# Compile Entity "RICSVCORE"
# Compile Architecture "behavior" of Entity "RICSVCORE"
# Compile Entity "RICSVCORE_tb"
# Compile Architecture "behavior" of Entity "RICSVCORE_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+ricsvcore_tb ricsvcore_tb behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8247 kB (elbread=427 elab2=7644 kernel=174 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  3:33 PM, Thursday, November 21, 2024
#  Simulation has been initialized
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8247 kB (elbread=427 elab2=7644 kernel=174 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Chris\Desktop\Senior Design\RiscV-NPU-DualCore\RISCVCORE\RISCVCORE\src\wave.asdb
#  3:33 PM, Thursday, November 21, 2024
#  Simulation has been initialized
run 100 ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/instruction_memory_inst,  Process: line__32.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__45.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RICSVCORE_tb/uut/internal_connections_inst/REGFILE_INST,  Process: line__48.
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: Stopped at time 240 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 120 in process of instance "/RICSVCORE_tb/main_sim".
run 100 ns
# KERNEL: Stopped at time 250 ns + 0.
# Stopped in "C:/Users/Chris/Desktop/Senior Design/RiscV-NPU-DualCore/RISCVCORE/RISCVCORE/src/RISCV_TB_PROGRAM&REQUEST.vhd" at line 124 in process of instance "/RICSVCORE_tb/main_sim".
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
endsim
# VSIM: Simulation has finished.
