# Data-Memory-Module
The objective is to implement and simulate a simple memory unit which is capable of reading and writing data within a single clock cycle.
