<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: dev/pcireg.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<div class="header">
  <div class="headertitle">
<h1>dev/pcireg.h</h1>  </div>
</div>
<div class="contents">
<a href="pcireg_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2001-2005 The Regents of The University of Michigan</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00006"></a>00006 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00007"></a>00007 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00008"></a>00008 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00009"></a>00009 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00010"></a>00010 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00011"></a>00011 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00012"></a>00012 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00013"></a>00013 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00014"></a>00014 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00015"></a>00015 <span class="comment"> *</span>
<a name="l00016"></a>00016 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00017"></a>00017 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00018"></a>00018 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00019"></a>00019 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00020"></a>00020 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00021"></a>00021 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00022"></a>00022 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00023"></a>00023 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00024"></a>00024 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00025"></a>00025 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00026"></a>00026 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * Authors: Nathan Binkert</span>
<a name="l00029"></a>00029 <span class="comment"> *          Miguel Serrano</span>
<a name="l00030"></a>00030 <span class="comment"> */</span>
<a name="l00031"></a>00031 
<a name="l00032"></a>00032 <span class="comment">/* @file</span>
<a name="l00033"></a>00033 <span class="comment"> * Device register definitions for a device&#39;s PCI config space</span>
<a name="l00034"></a>00034 <span class="comment"> */</span>
<a name="l00035"></a>00035 
<a name="l00036"></a>00036 <span class="preprocessor">#ifndef __PCIREG_H__</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span><span class="preprocessor">#define __PCIREG_H__</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span>
<a name="l00039"></a>00039 <span class="preprocessor">#include &lt;sys/types.h&gt;</span>
<a name="l00040"></a>00040 
<a name="l00041"></a><a class="code" href="unionPCIConfig.html">00041</a> <span class="keyword">union </span><a class="code" href="unionPCIConfig.html">PCIConfig</a> {
<a name="l00042"></a><a class="code" href="unionPCIConfig.html#ab0dc6e5f5cf9db340b97b1c8d75fce94">00042</a>     uint8_t <a class="code" href="unionPCIConfig.html#ab0dc6e5f5cf9db340b97b1c8d75fce94">data</a>[64];
<a name="l00043"></a>00043 
<a name="l00044"></a>00044     <span class="keyword">struct </span>{
<a name="l00045"></a><a class="code" href="unionPCIConfig.html#af58380f8e16c47deff313058b9118726">00045</a>         uint16_t <a class="code" href="unionPCIConfig.html#af58380f8e16c47deff313058b9118726">vendor</a>;
<a name="l00046"></a><a class="code" href="unionPCIConfig.html#a4347e440567f9012bdd682ea21c0ebb3">00046</a>         uint16_t <a class="code" href="unionPCIConfig.html#a4347e440567f9012bdd682ea21c0ebb3">device</a>;
<a name="l00047"></a><a class="code" href="unionPCIConfig.html#aa310901519713f23fe0cc9de9bbb9682">00047</a>         uint16_t <a class="code" href="unionPCIConfig.html#aa310901519713f23fe0cc9de9bbb9682">command</a>;
<a name="l00048"></a><a class="code" href="unionPCIConfig.html#ad4272f92494e28c7fdcde3cf9595fc53">00048</a>         uint16_t <a class="code" href="unionPCIConfig.html#ad4272f92494e28c7fdcde3cf9595fc53">status</a>;
<a name="l00049"></a><a class="code" href="unionPCIConfig.html#aa20028a510661fd9081862ea98efc655">00049</a>         uint8_t <a class="code" href="unionPCIConfig.html#aa20028a510661fd9081862ea98efc655">revision</a>;
<a name="l00050"></a><a class="code" href="unionPCIConfig.html#aa68ba7f5f8a61e94111d18ebf7227fe4">00050</a>         uint8_t <a class="code" href="unionPCIConfig.html#aa68ba7f5f8a61e94111d18ebf7227fe4">progIF</a>;
<a name="l00051"></a><a class="code" href="unionPCIConfig.html#abd24440a49e1c487ae23e1ce7f3541bd">00051</a>         uint8_t <a class="code" href="unionPCIConfig.html#abd24440a49e1c487ae23e1ce7f3541bd">subClassCode</a>;
<a name="l00052"></a><a class="code" href="unionPCIConfig.html#ad2564994d04407a7f966f3ac767ce4da">00052</a>         uint8_t <a class="code" href="unionPCIConfig.html#ad2564994d04407a7f966f3ac767ce4da">classCode</a>;
<a name="l00053"></a><a class="code" href="unionPCIConfig.html#a1a3f976651c86fa7cb3b3d8b100f9799">00053</a>         uint8_t <a class="code" href="unionPCIConfig.html#a1a3f976651c86fa7cb3b3d8b100f9799">cacheLineSize</a>;
<a name="l00054"></a><a class="code" href="unionPCIConfig.html#abd5fe3c64487daa8aecd4048f3404c82">00054</a>         uint8_t <a class="code" href="unionPCIConfig.html#abd5fe3c64487daa8aecd4048f3404c82">latencyTimer</a>;
<a name="l00055"></a><a class="code" href="unionPCIConfig.html#a0ae10ecbc50866fcda6470f500e539c8">00055</a>         uint8_t <a class="code" href="unionPCIConfig.html#a0ae10ecbc50866fcda6470f500e539c8">headerType</a>;
<a name="l00056"></a><a class="code" href="unionPCIConfig.html#a27b32508f57c5552824bf1ff3aecc98a">00056</a>         uint8_t <a class="code" href="unionPCIConfig.html#a27b32508f57c5552824bf1ff3aecc98a">bist</a>;
<a name="l00057"></a><a class="code" href="unionPCIConfig.html#af113efad1fa55c2b680d067e1bc7e7cd">00057</a>         <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="unionPCIConfig.html#af113efad1fa55c2b680d067e1bc7e7cd">baseAddr</a>[6];
<a name="l00058"></a><a class="code" href="unionPCIConfig.html#a13674e2fc05bc82ad2445ba12ed0837d">00058</a>         <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="unionPCIConfig.html#a13674e2fc05bc82ad2445ba12ed0837d">cardbusCIS</a>;
<a name="l00059"></a><a class="code" href="unionPCIConfig.html#a12e14d12256ebecd3c950fec533f4243">00059</a>         uint16_t <a class="code" href="unionPCIConfig.html#a12e14d12256ebecd3c950fec533f4243">subsystemVendorID</a>;
<a name="l00060"></a><a class="code" href="unionPCIConfig.html#a35e82ee7191cae055a477faa1e7aa3da">00060</a>         uint16_t <a class="code" href="unionPCIConfig.html#a35e82ee7191cae055a477faa1e7aa3da">subsystemID</a>;
<a name="l00061"></a><a class="code" href="unionPCIConfig.html#a85ae5fab6216bfb9cb80822f9c85923b">00061</a>         <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="unionPCIConfig.html#a85ae5fab6216bfb9cb80822f9c85923b">expansionROM</a>;
<a name="l00062"></a><a class="code" href="unionPCIConfig.html#a0ded4af254a88a0a7409b3b71cea7f35">00062</a>         <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="unionPCIConfig.html#a0ded4af254a88a0a7409b3b71cea7f35">reserved0</a>;
<a name="l00063"></a><a class="code" href="unionPCIConfig.html#ab966965912b9c774d95240c00e0373da">00063</a>         <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="unionPCIConfig.html#ab966965912b9c774d95240c00e0373da">reserved1</a>;
<a name="l00064"></a><a class="code" href="unionPCIConfig.html#aa5b663df09124e887e2409307efd2468">00064</a>         uint8_t <a class="code" href="unionPCIConfig.html#aa5b663df09124e887e2409307efd2468">interruptLine</a>;
<a name="l00065"></a><a class="code" href="unionPCIConfig.html#a6414192cfddf3f3e92a72c09272eda5b">00065</a>         uint8_t <a class="code" href="unionPCIConfig.html#a6414192cfddf3f3e92a72c09272eda5b">interruptPin</a>;
<a name="l00066"></a><a class="code" href="unionPCIConfig.html#a0aa2e88fc18617c90bb00428cc4fa410">00066</a>         uint8_t <a class="code" href="unionPCIConfig.html#a0aa2e88fc18617c90bb00428cc4fa410">minimumGrant</a>;
<a name="l00067"></a><a class="code" href="unionPCIConfig.html#a6cd3b76bbfa6b533a8fd6918d281a728">00067</a>         uint8_t <a class="code" href="unionPCIConfig.html#a6cd3b76bbfa6b533a8fd6918d281a728">maximumLatency</a>;
<a name="l00068"></a>00068     };
<a name="l00069"></a>00069 };
<a name="l00070"></a>00070 
<a name="l00071"></a>00071 <span class="comment">// Common PCI offsets</span>
<a name="l00072"></a><a class="code" href="pcireg_8h.html#ae01a383ed97f2fef624e91dadb388637">00072</a> <span class="preprocessor">#define PCI_VENDOR_ID           0x00    // Vendor ID                    ro</span>
<a name="l00073"></a><a class="code" href="pcireg_8h.html#ad26cd5a9786b77d9fb9ae23cd2d7eae5">00073</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_DEVICE_ID           0x02    // Device ID                    ro</span>
<a name="l00074"></a><a class="code" href="pcireg_8h.html#ace199ecb77d8e32d759ac065c22304b3">00074</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_COMMAND             0x04    // Command                      rw</span>
<a name="l00075"></a><a class="code" href="pcireg_8h.html#a250f9aa7637e1c67edc266e2d36adf49">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_STATUS              0x06    // Status                       rw</span>
<a name="l00076"></a><a class="code" href="pcireg_8h.html#ad929de128f7af09f5859000ee3cff800">00076</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_REVISION_ID         0x08    // Revision ID                  ro</span>
<a name="l00077"></a><a class="code" href="pcireg_8h.html#aeceb83f22ca5473d93fb37286277a025">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CLASS_CODE          0x09    // Class Code                   ro</span>
<a name="l00078"></a><a class="code" href="pcireg_8h.html#ac9318b91036f245b883c26723ef684cc">00078</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUB_CLASS_CODE      0x0A    // Sub Class Code               ro</span>
<a name="l00079"></a><a class="code" href="pcireg_8h.html#a42e0df2aedc08b732c75f823fcd85227">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_BASE_CLASS_CODE     0x0B    // Base Class Code              ro</span>
<a name="l00080"></a><a class="code" href="pcireg_8h.html#ab0714901b1972ad6700d98d11d683f04">00080</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CACHE_LINE_SIZE     0x0C    // Cache Line Size              ro+</span>
<a name="l00081"></a><a class="code" href="pcireg_8h.html#ae2cade69be1011c19d4918689e988e2d">00081</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_LATENCY_TIMER       0x0D    // Latency Timer                ro+</span>
<a name="l00082"></a><a class="code" href="pcireg_8h.html#a19e39e2931bb71460a3b5e1e30206d7b">00082</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_HEADER_TYPE         0x0E    // Header Type                  ro</span>
<a name="l00083"></a><a class="code" href="pcireg_8h.html#a7e90cb70f5d4911a8126fe93cdac2147">00083</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_BIST                0x0F    // Built in self test           rw</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span>
<a name="l00085"></a>00085 <span class="comment">// some pci command reg bitfields</span>
<a name="l00086"></a><a class="code" href="pcireg_8h.html#a184279369796cf3813da355aff656541">00086</a> <span class="preprocessor">#define PCI_CMD_BME     0x04 // Bus master function enable</span>
<a name="l00087"></a><a class="code" href="pcireg_8h.html#a19eeefdf3c3100d9ab29182cbbcba083">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CMD_MSE     0x02 // Memory Space Access enable</span>
<a name="l00088"></a><a class="code" href="pcireg_8h.html#a5ef611f182e4d3e653e8de20c1e5cece">00088</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CMD_IOSE    0x01 // I/O space enable</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span>
<a name="l00090"></a>00090 <span class="comment">// Type 0 PCI offsets</span>
<a name="l00091"></a><a class="code" href="pcireg_8h.html#a39932ff1c345dd901bb659674bd48047">00091</a> <span class="preprocessor">#define PCI0_BASE_ADDR0         0x10    // Base Address 0               rw</span>
<a name="l00092"></a><a class="code" href="pcireg_8h.html#a64d335caa87a13112f58188eccfba11a">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_BASE_ADDR1         0x14    // Base Address 1               rw</span>
<a name="l00093"></a><a class="code" href="pcireg_8h.html#a6716bb8855d6b1ff25b62cc87027162c">00093</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_BASE_ADDR2         0x18    // Base Address 2               rw</span>
<a name="l00094"></a><a class="code" href="pcireg_8h.html#a7c204d80c7bc7a50e5c94bd2f38e0f4d">00094</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_BASE_ADDR3         0x1C    // Base Address 3               rw</span>
<a name="l00095"></a><a class="code" href="pcireg_8h.html#a304bb66dc75ec4c103bb9da0f49ea407">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_BASE_ADDR4         0x20    // Base Address 4               rw</span>
<a name="l00096"></a><a class="code" href="pcireg_8h.html#a47002e96fe34d8b3682b4234b3f26c1a">00096</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_BASE_ADDR5         0x24    // Base Address 5               rw</span>
<a name="l00097"></a><a class="code" href="pcireg_8h.html#a3f233600f6bb6493b76898665d1701c9">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_CIS                0x28    // CardBus CIS Pointer          ro</span>
<a name="l00098"></a><a class="code" href="pcireg_8h.html#a8333b3eaf5d9613dd8bb9167f52b6c84">00098</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_SUB_VENDOR_ID      0x2C    // Sub-Vendor ID                ro</span>
<a name="l00099"></a><a class="code" href="pcireg_8h.html#a185c9ea6643dcb3e5e8c786377c52d34">00099</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_SUB_SYSTEM_ID      0x2E    // Sub-System ID                ro</span>
<a name="l00100"></a><a class="code" href="pcireg_8h.html#a4a70c485d282aee33ff0bcf87a8db2ea">00100</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_ROM_BASE_ADDR      0x30    // Expansion ROM Base Address   rw</span>
<a name="l00101"></a><a class="code" href="pcireg_8h.html#a21580e611095dfc19111f68ca4852af5">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_RESERVED0          0x34</span>
<a name="l00102"></a><a class="code" href="pcireg_8h.html#add7c491f5e2969b1bcf1fa6da5669bdc">00102</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_RESERVED1          0x38</span>
<a name="l00103"></a><a class="code" href="pcireg_8h.html#a2c5172494eed3f80066b8a9e201cace9">00103</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_INTERRUPT_LINE     0x3C    // Interrupt Line               rw</span>
<a name="l00104"></a><a class="code" href="pcireg_8h.html#a0a00cf17c993aec6cdab188080f84692">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_INTERRUPT_PIN      0x3D    // Interrupt Pin                ro</span>
<a name="l00105"></a><a class="code" href="pcireg_8h.html#a1a5f87fba6c816f9dfaf67394355652c">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_MINIMUM_GRANT      0x3E    // Maximum Grant                ro</span>
<a name="l00106"></a><a class="code" href="pcireg_8h.html#a33ccf25ec6904c85fcb774db09bb0f56">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_MAXIMUM_LATENCY    0x3F    // Maximum Latency              ro</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span>
<a name="l00108"></a>00108 <span class="comment">// Type 1 PCI offsets</span>
<a name="l00109"></a><a class="code" href="pcireg_8h.html#a92394c8afe033718f5d2e126d300842a">00109</a> <span class="preprocessor">#define PCI1_BASE_ADDR0         0x10    // Base Address 0               rw</span>
<a name="l00110"></a><a class="code" href="pcireg_8h.html#a0c67b146b1701e298f86e41f57abb01c">00110</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_BASE_ADDR1         0x14    // Base Address 1               rw</span>
<a name="l00111"></a><a class="code" href="pcireg_8h.html#a05bc4e6ac67ba912c140ded70498ee73">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_PRI_BUS_NUM        0x18    // Primary Bus Number           rw</span>
<a name="l00112"></a><a class="code" href="pcireg_8h.html#a17dbd8cf2d59fe60f24d08cb22f7fde1">00112</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_SEC_BUS_NUM        0x19    // Secondary Bus Number         rw</span>
<a name="l00113"></a><a class="code" href="pcireg_8h.html#a43d361802be3f6b1700e3004d527d236">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_SUB_BUS_NUM        0x1A    // Subordinate Bus Number       rw</span>
<a name="l00114"></a><a class="code" href="pcireg_8h.html#a47e52e48ceb02749e182547beef59a0e">00114</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_SEC_LAT_TIMER      0x1B    // Secondary Latency Timer      ro+</span>
<a name="l00115"></a><a class="code" href="pcireg_8h.html#a5496bbaa713db54ffc76f05cf3b721eb">00115</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_IO_BASE            0x1C    // I/O Base                     rw</span>
<a name="l00116"></a><a class="code" href="pcireg_8h.html#a5153cc566c02c576df37f34bb61f9e84">00116</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_IO_LIMIT           0x1D    // I/O Limit                    rw</span>
<a name="l00117"></a><a class="code" href="pcireg_8h.html#adfd064b106440e1b6a7d58fc744c596c">00117</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_SECONDARY_STATUS   0x1E    // Secondary Status             rw</span>
<a name="l00118"></a><a class="code" href="pcireg_8h.html#a911e017ff100d8cbf9c2f8c59c3be314">00118</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_MEM_BASE           0x20    // Memory Base                  rw</span>
<a name="l00119"></a><a class="code" href="pcireg_8h.html#aeedf506b1f233f880db89cf010fe4ff8">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_MEM_LIMIT          0x22    // Memory Limit                 rw</span>
<a name="l00120"></a><a class="code" href="pcireg_8h.html#a0cedd0cba44a5bf7af0bf7acefb8a182">00120</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_PRF_MEM_BASE       0x24    // Prefetchable Memory Base     rw</span>
<a name="l00121"></a><a class="code" href="pcireg_8h.html#accb94f315870af3ad26db80f72196997">00121</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_PRF_MEM_LIMIT      0x26    // Prefetchable Memory Limit    rw</span>
<a name="l00122"></a><a class="code" href="pcireg_8h.html#a982537207402b86bb50108d982900a00">00122</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_PRF_BASE_UPPER     0x28    // Prefetchable Base Upper 32   rw</span>
<a name="l00123"></a><a class="code" href="pcireg_8h.html#acda80f3e11c8ecbed899ffbca5af1009">00123</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_PRF_LIMIT_UPPER    0x2C    // Prefetchable Limit Upper 32  rw</span>
<a name="l00124"></a><a class="code" href="pcireg_8h.html#ad01262a1ae68f308944b41ee72fceeae">00124</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_IO_BASE_UPPER      0x30    // I/O Base Upper 16 bits       rw</span>
<a name="l00125"></a><a class="code" href="pcireg_8h.html#a06879e1286d1cbd68082321dc689c340">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_IO_LIMIT_UPPER     0x32    // I/O Limit Upper 16 bits      rw</span>
<a name="l00126"></a><a class="code" href="pcireg_8h.html#a0e999bbf2e65e147ee48aaac9cf3b976">00126</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_RESERVED           0x34    // Reserved                     ro</span>
<a name="l00127"></a><a class="code" href="pcireg_8h.html#a17b83a1762a8b2ee3c159a526ff06ac5">00127</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_ROM_BASE_ADDR      0x38    // Expansion ROM Base Address   rw</span>
<a name="l00128"></a><a class="code" href="pcireg_8h.html#ab359a5b06ca41c532a783bb95d64be8d">00128</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_INTR_LINE          0x3C    // Interrupt Line               rw</span>
<a name="l00129"></a><a class="code" href="pcireg_8h.html#a12c885ed6286a28461f0b69866fb8646">00129</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_INTR_PIN           0x3D    // Interrupt Pin                ro</span>
<a name="l00130"></a><a class="code" href="pcireg_8h.html#a5f69308658a9b3d38c05e464d0ae6a5f">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_BRIDGE_CTRL        0x3E    // Bridge Control               rw</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span>
<a name="l00132"></a>00132 <span class="comment">// Device specific offsets</span>
<a name="l00133"></a><a class="code" href="pcireg_8h.html#abb02d00821657dc348f9c78eab5f1995">00133</a> <span class="preprocessor">#define PCI_DEVICE_SPECIFIC             0x40    // 192 bytes</span>
<a name="l00134"></a><a class="code" href="pcireg_8h.html#add6c868d54860748ec4f1ecd9b53fb90">00134</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_SIZE         0xFF</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span>
<a name="l00136"></a>00136 <span class="comment">// Some Vendor IDs</span>
<a name="l00137"></a><a class="code" href="pcireg_8h.html#a728f983d09f433a164b7f40c4752cd48">00137</a> <span class="preprocessor">#define PCI_VENDOR_DEC                  0x1011</span>
<a name="l00138"></a><a class="code" href="pcireg_8h.html#ae705fa509aaf829de2f69dc025d291a4">00138</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_VENDOR_NCR                  0x101A</span>
<a name="l00139"></a><a class="code" href="pcireg_8h.html#abf4983b8f392643000e711557749c30d">00139</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_VENDOR_QLOGIC               0x1077</span>
<a name="l00140"></a><a class="code" href="pcireg_8h.html#aaa39309c1b2d09fdeab9598c16d2a3af">00140</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_VENDOR_SIMOS                0x1291</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span>
<a name="l00142"></a>00142 <span class="comment">// Some Product IDs</span>
<a name="l00143"></a><a class="code" href="pcireg_8h.html#af3e1c0496e511a15fc573b362f8a051c">00143</a> <span class="preprocessor">#define PCI_PRODUCT_DEC_PZA             0x0008</span>
<a name="l00144"></a><a class="code" href="pcireg_8h.html#a271cb5a19565f86694462c1ada818103">00144</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_PRODUCT_NCR_810             0x0001</span>
<a name="l00145"></a><a class="code" href="pcireg_8h.html#a977ba3b4b0f8bfecdb3e2b2cfe8a23e2">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_PRODUCT_QLOGIC_ISP1020      0x1020</span>
<a name="l00146"></a><a class="code" href="pcireg_8h.html#aa07a101f340d4ed038f25f15cdcfd7f8">00146</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_PRODUCT_SIMOS_SIMOS         0x1291</span>
<a name="l00147"></a><a class="code" href="pcireg_8h.html#a0dbc15986b61ebc87dd0b46f56441ba9">00147</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_PRODUCT_SIMOS_ETHER         0x1292</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span>
<a name="l00149"></a>00149 <span class="preprocessor">#endif // __PCIREG_H__</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:16:37 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
