// Seed: 1162947768
module module_0 (
    input  tri1 id_0,
    output tri1 id_1
);
  assign id_1 = id_0;
endmodule
module module_1 #(
    parameter id_4 = 32'd15
) (
    input supply0 id_0,
    output wire id_1
);
  wire id_3;
  wire _id_4;
  logic [7:0] id_5;
  wire [1 'b0 : id_4] id_6;
  logic id_7;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  assign modCall_1.id_1 = 0;
  not primCall (id_1, id_5);
  assign id_5[-1] = id_7 ? -1 : id_4 == id_6;
  assign id_1 = 1;
  wire  id_8;
  logic id_9;
  ;
endmodule
module module_2 #(
    parameter id_13 = 32'd59
) (
    output uwire id_0,
    input  tri1  id_1,
    input  wire  id_2
);
  wire id_4;
  parameter id_5 = -1 == -1'b0;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_0 = 0;
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, _id_13;
  wire  [  id_13  :  -1  -  -1  ]  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ;
  assign id_19 = id_16;
endmodule
