Report time       : Fri Mar 17 06:27:47 RST 2017.
Solution          : solution_bram_BRAM.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|      Pass|            106|            106|            106|              0|              0|              0|
|   Verilog|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
