Notice 0: Reading LEF file:  /project/openlane/UART/runs/UART/tmp/merged.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /project/openlane/UART/runs/UART/tmp/merged.lef
Notice 0: 
Reading DEF file: /project/openlane/UART/runs/UART/tmp/floorplan/3-verilog2def_openroad.def
Notice 0: Design: transmitter_top_module
Notice 0:     Created 98 pins.
Notice 0:     Created 1 components and 6 component-terminals.
Notice 0:     Created 98 nets and 1 connections.
Notice 0: Finished DEF file: /project/openlane/UART/runs/UART/tmp/floorplan/3-verilog2def_openroad.def
Top-level design name: transmitter_top_module
Warning: Some pins weren't matched by the config file
Those are: ['TX', 'clk', 'Baud_Rate_Holding_Register[0]', 'Transmitter_Holding_Register[0]', 'Transmitter_Status[0]', 'Baud_Rate_Holding_Register[1]', 'Transmitter_Holding_Register[1]', 'Transmitter_Status[1]', 'Baud_Rate_Holding_Register[2]', 'Transmitter_Holding_Register[2]', 'Transmitter_Status[2]', 'Baud_Rate_Holding_Register[3]', 'Transmitter_Holding_Register[3]', 'Transmitter_Status[3]', 'Baud_Rate_Holding_Register[4]', 'Transmitter_Holding_Register[4]', 'Transmitter_Status[4]', 'Baud_Rate_Holding_Register[5]', 'Transmitter_Holding_Register[5]', 'Transmitter_Status[5]', 'Baud_Rate_Holding_Register[6]', 'Transmitter_Holding_Register[6]', 'Transmitter_Status[6]', 'Baud_Rate_Holding_Register[7]', 'Transmitter_Holding_Register[7]', 'Transmitter_Status[7]', 'Baud_Rate_Holding_Register[8]', 'Transmitter_Holding_Register[8]', 'Transmitter_Status[8]', 'Baud_Rate_Holding_Register[9]', 'Transmitter_Holding_Register[9]', 'Transmitter_Status[9]', 'Baud_Rate_Holding_Register[10]', 'Transmitter_Holding_Register[10]', 'Transmitter_Status[10]', 'Baud_Rate_Holding_Register[11]', 'Transmitter_Holding_Register[11]', 'Transmitter_Status[11]', 'Baud_Rate_Holding_Register[12]', 'Transmitter_Holding_Register[12]', 'Transmitter_Status[12]', 'Baud_Rate_Holding_Register[13]', 'Transmitter_Holding_Register[13]', 'Transmitter_Status[13]', 'Baud_Rate_Holding_Register[14]', 'Transmitter_Holding_Register[14]', 'Transmitter_Status[14]', 'Baud_Rate_Holding_Register[15]', 'Transmitter_Holding_Register[15]', 'Transmitter_Status[15]', 'Baud_Rate_Holding_Register[16]', 'Transmitter_Holding_Register[16]', 'Transmitter_Status[16]', 'Baud_Rate_Holding_Register[17]', 'Transmitter_Holding_Register[17]', 'Transmitter_Status[17]', 'Baud_Rate_Holding_Register[18]', 'Transmitter_Holding_Register[18]', 'Transmitter_Status[18]', 'Baud_Rate_Holding_Register[19]', 'Transmitter_Holding_Register[19]', 'Transmitter_Status[19]', 'Baud_Rate_Holding_Register[20]', 'Transmitter_Holding_Register[20]', 'Transmitter_Status[20]', 'Baud_Rate_Holding_Register[21]', 'Transmitter_Holding_Register[21]', 'Transmitter_Status[21]', 'Baud_Rate_Holding_Register[22]', 'Transmitter_Holding_Register[22]', 'Transmitter_Status[22]', 'Baud_Rate_Holding_Register[23]', 'Transmitter_Holding_Register[23]', 'Transmitter_Status[23]', 'Baud_Rate_Holding_Register[24]', 'Transmitter_Holding_Register[24]', 'Transmitter_Status[24]', 'Baud_Rate_Holding_Register[25]', 'Transmitter_Holding_Register[25]', 'Transmitter_Status[25]', 'Baud_Rate_Holding_Register[26]', 'Transmitter_Holding_Register[26]', 'Transmitter_Status[26]', 'Baud_Rate_Holding_Register[27]', 'Transmitter_Holding_Register[27]', 'Transmitter_Status[27]', 'Baud_Rate_Holding_Register[28]', 'Transmitter_Holding_Register[28]', 'Transmitter_Status[28]', 'Baud_Rate_Holding_Register[29]', 'Transmitter_Holding_Register[29]', 'Transmitter_Status[29]', 'Baud_Rate_Holding_Register[30]', 'Transmitter_Holding_Register[30]', 'Transmitter_Status[30]', 'Baud_Rate_Holding_Register[31]', 'Transmitter_Holding_Register[31]', 'Transmitter_Status[31]']
Assigning random sides to the above pins
Block boundaries: 0 0 900000 600000
Writing /project/openlane/UART/runs/UART/tmp/floorplan/4-ioPlacer.def
