/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

#include "xsi.h"

struct XSI_INFO xsi_info;



int main(int argc, char **argv)
{
    xsi_init_design(argc, argv);
    xsi_register_info(&xsi_info);

    xsi_register_min_prec_unit(-12);
    xilinxcorelib_ver_m_00000000001358910285_2040499142_init();
    xilinxcorelib_ver_m_00000000001687936702_1714495161_init();
    xilinxcorelib_ver_m_00000000000277421008_4069884643_init();
    xilinxcorelib_ver_m_00000000002055014830_1565876881_init();
    work_m_00000000002489990758_1774216237_init();
    work_m_00000000000506577820_0181057380_init();
    unisims_ver_m_00000000003317509437_1759035934_init();
    unisims_ver_m_00000000003927721830_1593237687_init();
    unisims_ver_m_00000000001508379050_3852734344_init();
    unisims_ver_m_00000000002601448656_3367321443_init();
    unisims_ver_m_00000000003848737514_1058825862_init();
    unisims_ver_m_00000000000909115699_2771340377_init();
    unisims_ver_m_00000000003405408344_3841093685_init();
    unisims_ver_m_00000000001773747898_0374334164_init();
    unisims_ver_m_00000000001773747898_2336946039_init();
    unisims_ver_m_00000000001773747898_0257217429_init();
    unisims_ver_m_00000000001108370118_0861236213_init();
    unisims_ver_m_00000000001108370118_0607027126_init();
    unisims_ver_m_00000000001108370118_2207981109_init();
    unisims_ver_m_00000000001108370118_2467748173_init();
    unisims_ver_m_00000000001108370118_3102277666_init();
    unisims_ver_m_00000000001784029001_1768525244_init();
    unisims_ver_m_00000000001784029001_1989492403_init();
    unisims_ver_m_00000000001784029001_2371712123_init();
    unisims_ver_m_00000000001784029001_1757319093_init();
    unisims_ver_m_00000000002444920515_2091797430_init();
    unisims_ver_m_00000000000236260522_2449448540_init();
    unisims_ver_m_00000000001844249156_0107986864_init();
    unisims_ver_m_00000000002829082260_2631973703_init();
    unisims_ver_m_00000000002829082260_0031829732_init();
    unisims_ver_m_00000000001883893045_0471004808_init();
    unisims_ver_m_00000000001602338581_1699826087_init();
    work_m_00000000000055007235_3920750329_init();
    work_m_00000000003707732845_1158574985_init();
    work_m_00000000000469614570_0605750210_init();
    work_m_00000000002297021073_3092946469_init();
    work_m_00000000003527725862_1251139944_init();
    xilinxcorelib_ver_m_00000000001358910285_1146099132_init();
    xilinxcorelib_ver_m_00000000001687936702_0160339527_init();
    xilinxcorelib_ver_m_00000000000277421008_1176563571_init();
    xilinxcorelib_ver_m_00000000002055014830_2448432990_init();
    work_m_00000000002489990758_3554005646_init();
    work_m_00000000003513432494_3836539392_init();
    work_m_00000000002754541527_3967063630_init();
    work_m_00000000004134447467_2073120511_init();


    xsi_register_tops("work_m_00000000002754541527_3967063630");
    xsi_register_tops("work_m_00000000004134447467_2073120511");


    return xsi_run_simulation(argc, argv);

}
