

================================================================
== Vitis HLS Report for 'Montgomery'
================================================================
* Date:           Thu Dec 12 16:52:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.584 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1029|     1029|  10.290 us|  10.290 us|  1029|  1029|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+--------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                          |                                |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                 |             Module             |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------+--------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_Montgomery_Pipeline_Montgomery_fu_36  |Montgomery_Pipeline_Montgomery  |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
        +------------------------------------------+--------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%b_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %b"   --->   Operation 5 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %a"   --->   Operation 6 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%N_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %N"   --->   Operation 7 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%m_V_loc = alloca i64 1"   --->   Operation 8 'alloca' 'm_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (1.58ns)   --->   "%call_ln0 = call void @Montgomery_Pipeline_Montgomery, i256 %a_read, i256 %b_read, i256 %N_read, i257 %m_V_loc"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 10 [1/2] (1.66ns)   --->   "%call_ln0 = call void @Montgomery_Pipeline_Montgomery, i256 %a_read, i256 %b_read, i256 %N_read, i257 %m_V_loc"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.72>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i256 %N_read" [rsa.cpp:22]   --->   Operation 11 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%m_V_loc_load = load i257 %m_V_loc"   --->   Operation 12 'load' 'm_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (4.72ns)   --->   "%icmp_ln1031 = icmp_ult  i257 %m_V_loc_load, i257 %zext_ln22"   --->   Operation 13 'icmp' 'icmp_ln1031' <Predicate = true> <Delay = 4.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i257 %m_V_loc_load"   --->   Operation 14 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (3.44ns)   --->   "%sub_ln33 = sub i256 %trunc_ln186, i256 %N_read" [rsa.cpp:33]   --->   Operation 15 'sub' 'sub_ln33' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.99>
ST_4 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%xor_ln1031 = xor i1 %icmp_ln1031, i1 1"   --->   Operation 16 'xor' 'xor_ln1031' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 17 [1/2] (3.44ns)   --->   "%sub_ln33 = sub i256 %trunc_ln186, i256 %N_read" [rsa.cpp:33]   --->   Operation 17 'sub' 'sub_ln33' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 18 [1/1] (1.55ns) (out node of the LUT)   --->   "%select_ln33 = select i1 %xor_ln1031, i256 %sub_ln33, i256 %trunc_ln186" [rsa.cpp:33]   --->   Operation 18 'select' 'select_ln33' <Predicate = true> <Delay = 1.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln38 = ret i256 %select_ln33" [rsa.cpp:38]   --->   Operation 19 'ret' 'ret_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_read       (read  ) [ 00100]
a_read       (read  ) [ 00100]
N_read       (read  ) [ 00111]
m_V_loc      (alloca) [ 01110]
call_ln0     (call  ) [ 00000]
zext_ln22    (zext  ) [ 00000]
m_V_loc_load (load  ) [ 00000]
icmp_ln1031  (icmp  ) [ 00001]
trunc_ln186  (trunc ) [ 00001]
xor_ln1031   (xor   ) [ 00000]
sub_ln33     (sub   ) [ 00000]
select_ln33  (select) [ 00000]
ret_ln38     (ret   ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="N">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i256"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Montgomery_Pipeline_Montgomery"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="m_V_loc_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="1" slack="0"/>
<pin id="16" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_V_loc/1 "/>
</bind>
</comp>

<comp id="18" class="1004" name="b_read_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="256" slack="0"/>
<pin id="20" dir="0" index="1" bw="256" slack="0"/>
<pin id="21" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="a_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="256" slack="0"/>
<pin id="26" dir="0" index="1" bw="256" slack="0"/>
<pin id="27" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="N_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="256" slack="0"/>
<pin id="32" dir="0" index="1" bw="256" slack="0"/>
<pin id="33" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_Montgomery_Pipeline_Montgomery_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="256" slack="0"/>
<pin id="39" dir="0" index="2" bw="256" slack="0"/>
<pin id="40" dir="0" index="3" bw="256" slack="0"/>
<pin id="41" dir="0" index="4" bw="257" slack="0"/>
<pin id="42" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="zext_ln22_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="256" slack="2"/>
<pin id="49" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/3 "/>
</bind>
</comp>

<comp id="50" class="1004" name="m_V_loc_load_load_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="257" slack="2"/>
<pin id="52" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_V_loc_load/3 "/>
</bind>
</comp>

<comp id="53" class="1004" name="icmp_ln1031_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="257" slack="0"/>
<pin id="55" dir="0" index="1" bw="256" slack="0"/>
<pin id="56" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1031/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="trunc_ln186_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="257" slack="0"/>
<pin id="61" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="256" slack="0"/>
<pin id="65" dir="0" index="1" bw="256" slack="2"/>
<pin id="66" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="xor_ln1031_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="1"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1031/4 "/>
</bind>
</comp>

<comp id="73" class="1004" name="select_ln33_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="0"/>
<pin id="75" dir="0" index="1" bw="256" slack="0"/>
<pin id="76" dir="0" index="2" bw="256" slack="1"/>
<pin id="77" dir="1" index="3" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/4 "/>
</bind>
</comp>

<comp id="80" class="1005" name="b_read_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="256" slack="1"/>
<pin id="82" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="85" class="1005" name="a_read_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="256" slack="1"/>
<pin id="87" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="90" class="1005" name="N_read_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="256" slack="1"/>
<pin id="92" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="N_read "/>
</bind>
</comp>

<comp id="97" class="1005" name="m_V_loc_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="257" slack="0"/>
<pin id="99" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opset="m_V_loc "/>
</bind>
</comp>

<comp id="103" class="1005" name="icmp_ln1031_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1031 "/>
</bind>
</comp>

<comp id="108" class="1005" name="trunc_ln186_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="256" slack="1"/>
<pin id="110" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln186 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="17"><net_src comp="8" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="22"><net_src comp="6" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="4" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="28"><net_src comp="6" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="2" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="6" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="43"><net_src comp="10" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="24" pin="2"/><net_sink comp="36" pin=1"/></net>

<net id="45"><net_src comp="18" pin="2"/><net_sink comp="36" pin=2"/></net>

<net id="46"><net_src comp="30" pin="2"/><net_sink comp="36" pin=3"/></net>

<net id="57"><net_src comp="50" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="58"><net_src comp="47" pin="1"/><net_sink comp="53" pin=1"/></net>

<net id="62"><net_src comp="50" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="67"><net_src comp="59" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="68" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="63" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="83"><net_src comp="18" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="88"><net_src comp="24" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="36" pin=1"/></net>

<net id="93"><net_src comp="30" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="36" pin=3"/></net>

<net id="95"><net_src comp="90" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="96"><net_src comp="90" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="100"><net_src comp="14" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="36" pin=4"/></net>

<net id="102"><net_src comp="97" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="106"><net_src comp="53" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="111"><net_src comp="59" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="113"><net_src comp="108" pin="1"/><net_sink comp="73" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Montgomery : N | {1 }
	Port: Montgomery : a | {1 }
	Port: Montgomery : b | {1 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		icmp_ln1031 : 1
		trunc_ln186 : 1
		sub_ln33 : 2
	State 4
		select_ln33 : 1
		ret_ln38 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit             |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|
|   call   | grp_Montgomery_Pipeline_Montgomery_fu_36 |  3.176  |   3230  |   822   |
|----------|------------------------------------------|---------|---------|---------|
|    sub   |                 grp_fu_63                |    0    |   580   |   132   |
|----------|------------------------------------------|---------|---------|---------|
|  select  |             select_ln33_fu_73            |    0    |    0    |   256   |
|----------|------------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln1031_fu_53            |    0    |    0    |    93   |
|----------|------------------------------------------|---------|---------|---------|
|    xor   |             xor_ln1031_fu_68             |    0    |    0    |    2    |
|----------|------------------------------------------|---------|---------|---------|
|          |             b_read_read_fu_18            |    0    |    0    |    0    |
|   read   |             a_read_read_fu_24            |    0    |    0    |    0    |
|          |             N_read_read_fu_30            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   zext   |              zext_ln22_fu_47             |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   trunc  |             trunc_ln186_fu_59            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   Total  |                                          |  3.176  |   3810  |   1305  |
|----------|------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   N_read_reg_90   |   256  |
|   a_read_reg_85   |   256  |
|   b_read_reg_80   |   256  |
|icmp_ln1031_reg_103|    1   |
|   m_V_loc_reg_97  |   257  |
|trunc_ln186_reg_108|   256  |
+-------------------+--------+
|       Total       |  1282  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------|------|------|------|--------||---------||---------|
| grp_Montgomery_Pipeline_Montgomery_fu_36 |  p1  |   2  |  256 |   512  ||    9    |
| grp_Montgomery_Pipeline_Montgomery_fu_36 |  p2  |   2  |  256 |   512  ||    9    |
| grp_Montgomery_Pipeline_Montgomery_fu_36 |  p3  |   2  |  256 |   512  ||    9    |
|                 grp_fu_63                |  p0  |   2  |  256 |   512  ||    9    |
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                  |      |      |      |  2048  ||  6.352  ||    36   |
|------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |  3810  |  1305  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   36   |
|  Register |    -   |  1282  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |  5092  |  1341  |
+-----------+--------+--------+--------+
