#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Nov  8 23:49:53 2023
# Process ID: 8896
# Current directory: C:/Xilinx/SST/week2/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3168 C:\Xilinx\SST\week2\project_1\project_1.xpr
# Log file: C:/Xilinx/SST/week2/project_1/vivado.log
# Journal file: C:/Xilinx/SST/week2/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/SST/week2/project_1/project_1.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
his is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top decoder_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top demux_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source demux_tb.tcl
synth_design -rtl -name rtl_1
write_schematic -format pdf -orientation portrait C:/Xilinx/SST/week2/project_1/project_1.xpr/demux_rtlschematic.pdf
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
write_schematic -format pdf -orientation portrait C:/Xilinx/SST/week2/project_1/demux_techschematic.pdf
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_design
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
report_utilization -name utilization_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
close_design
close_sim
update_compile_order -fileset sources_1
launch_simulation
source demux_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mux_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source mux_tb.tcl
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
write_schematic -format pdf -orientation portrait C:/Xilinx/SST/week2/project_1/muxn_schematic.pdf
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
report_utilization -name utilization_1
close_design
close_design
close_design
synth_design -rtl -name rtl_1
write_schematic -format pdf -orientation portrait C:/Xilinx/SST/week2/project_1/mux_behcode-rtlschematic.pdf
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_design
open_run impl_1
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top encoder_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
close_design
launch_simulation
source encoder_tb.tcl
close_sim
launch_simulation
source encoder_tb.tcl
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
write_schematic -format pdf -orientation portrait C:/Xilinx/SST/week2/project_1/encoder_alwaysschematic.pdf
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_design
open_run impl_1
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
close_design
close_sim
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
write_schematic -format pdf -orientation portrait C:/Xilinx/SST/week2/project_1/pe_primschematic.pdf
current_design rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mux_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_design
close_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top decoder_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source decoder_tb.tcl
close_sim
launch_simulation
source decoder_tb.tcl
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Xilinx/SST/week2/project_1/project_1.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Xilinx/SST/week2/project_1/project_1.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Xilinx/SST/week2/project_1/project_1.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Xilinx/SST/week2/project_1/project_1.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
