<stg><name>hard_tanh<array,array<ap_fixed<8,1,4,0,0>,16u>,hard_tanh_config18></name>


<trans_list>

<trans id="651" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="480" op_0_bw="480" op_1_bw="480">
<![CDATA[
entry_ifconv:2 %layer17_out_read = read i480 @_ssdm_op_Read.ap_fifo.volatile.i480P0A, i480 %layer17_out

]]></Node>
<StgValue><ssdm name="layer17_out_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="30" op_0_bw="480">
<![CDATA[
entry_ifconv:3 %trunc_ln486 = trunc i480 %layer17_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln486"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="30" op_0_bw="30" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:43 %tmp_s = partselect i30 @_ssdm_op_PartSelect.i30.i480.i32.i32, i480 %layer17_out_read, i32 30, i32 59

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="30" op_0_bw="30" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:83 %tmp_29 = partselect i30 @_ssdm_op_PartSelect.i30.i480.i32.i32, i480 %layer17_out_read, i32 60, i32 89

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="30" op_0_bw="30" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:123 %tmp_30 = partselect i30 @_ssdm_op_PartSelect.i30.i480.i32.i32, i480 %layer17_out_read, i32 90, i32 119

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="30" op_0_bw="30" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:163 %tmp_31 = partselect i30 @_ssdm_op_PartSelect.i30.i480.i32.i32, i480 %layer17_out_read, i32 120, i32 149

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="30" op_0_bw="30" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:203 %tmp_32 = partselect i30 @_ssdm_op_PartSelect.i30.i480.i32.i32, i480 %layer17_out_read, i32 150, i32 179

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="30" op_0_bw="30" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:243 %tmp_33 = partselect i30 @_ssdm_op_PartSelect.i30.i480.i32.i32, i480 %layer17_out_read, i32 180, i32 209

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="30" op_0_bw="30" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:283 %tmp_34 = partselect i30 @_ssdm_op_PartSelect.i30.i480.i32.i32, i480 %layer17_out_read, i32 210, i32 239

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="30" op_0_bw="30" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:323 %tmp_35 = partselect i30 @_ssdm_op_PartSelect.i30.i480.i32.i32, i480 %layer17_out_read, i32 240, i32 269

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="30" op_0_bw="30" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:363 %tmp_36 = partselect i30 @_ssdm_op_PartSelect.i30.i480.i32.i32, i480 %layer17_out_read, i32 270, i32 299

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="30" op_0_bw="30" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:403 %tmp_37 = partselect i30 @_ssdm_op_PartSelect.i30.i480.i32.i32, i480 %layer17_out_read, i32 300, i32 329

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="30" op_0_bw="30" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:443 %tmp_38 = partselect i30 @_ssdm_op_PartSelect.i30.i480.i32.i32, i480 %layer17_out_read, i32 330, i32 359

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="30" op_0_bw="30" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:483 %tmp_39 = partselect i30 @_ssdm_op_PartSelect.i30.i480.i32.i32, i480 %layer17_out_read, i32 360, i32 389

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="30" op_0_bw="30" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:523 %tmp_40 = partselect i30 @_ssdm_op_PartSelect.i30.i480.i32.i32, i480 %layer17_out_read, i32 390, i32 419

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="30" op_0_bw="30" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:563 %tmp_41 = partselect i30 @_ssdm_op_PartSelect.i30.i480.i32.i32, i480 %layer17_out_read, i32 420, i32 449

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="30" op_0_bw="30" op_1_bw="480" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:603 %tmp_42 = partselect i30 @_ssdm_op_PartSelect.i30.i480.i32.i32, i480 %layer17_out_read, i32 450, i32 479

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
entry_ifconv:4 %shl_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %trunc_ln486, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:5 %sext_ln486 = sext i31 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln486"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:6 %sigmoid = add i32 %sext_ln486, i32 65536

]]></Node>
<StgValue><ssdm name="sigmoid"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:7 %icmp_ln487 = icmp_sgt  i32 %sigmoid, i32 131072

]]></Node>
<StgValue><ssdm name="icmp_ln487"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:8 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sigmoid, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:9 %or_ln487 = or i1 %icmp_ln487, i1 %tmp

]]></Node>
<StgValue><ssdm name="or_ln487"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:10 %select_ln487 = select i1 %icmp_ln487, i18 131072, i18 0

]]></Node>
<StgValue><ssdm name="select_ln487"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="18" op_0_bw="32">
<![CDATA[
entry_ifconv:11 %trunc_ln491 = trunc i32 %sigmoid

]]></Node>
<StgValue><ssdm name="trunc_ln491"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:12 %select_ln487_43 = select i1 %or_ln487, i18 %select_ln487, i18 %trunc_ln491

]]></Node>
<StgValue><ssdm name="select_ln487_43"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="19" op_0_bw="19" op_1_bw="18" op_2_bw="1">
<![CDATA[
entry_ifconv:13 %shl_ln3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_43, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:14 %add_ln491 = add i19 %shl_ln3, i19 393216

]]></Node>
<StgValue><ssdm name="add_ln491"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:15 %tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491, i32 18

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="19">
<![CDATA[
entry_ifconv:19 %trunc_ln491_60 = trunc i19 %add_ln491

]]></Node>
<StgValue><ssdm name="trunc_ln491_60"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:21 %tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491, i32 17

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
entry_ifconv:44 %and_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_s, i1 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:45 %sext_ln486_16 = sext i31 %and_ln

]]></Node>
<StgValue><ssdm name="sext_ln486_16"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:46 %sigmoid_21 = add i32 %sext_ln486_16, i32 65536

]]></Node>
<StgValue><ssdm name="sigmoid_21"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:47 %icmp_ln487_16 = icmp_sgt  i32 %sigmoid_21, i32 131072

]]></Node>
<StgValue><ssdm name="icmp_ln487_16"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:48 %tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sigmoid_21, i32 31

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:49 %or_ln487_16 = or i1 %icmp_ln487_16, i1 %tmp_181

]]></Node>
<StgValue><ssdm name="or_ln487_16"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:50 %select_ln487_44 = select i1 %icmp_ln487_16, i18 131072, i18 0

]]></Node>
<StgValue><ssdm name="select_ln487_44"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="32">
<![CDATA[
entry_ifconv:51 %trunc_ln491_61 = trunc i32 %sigmoid_21

]]></Node>
<StgValue><ssdm name="trunc_ln491_61"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:52 %select_ln487_45 = select i1 %or_ln487_16, i18 %select_ln487_44, i18 %trunc_ln491_61

]]></Node>
<StgValue><ssdm name="select_ln487_45"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="19" op_0_bw="19" op_1_bw="18" op_2_bw="1">
<![CDATA[
entry_ifconv:53 %shl_ln491_15 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_45, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_15"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:54 %add_ln491_33 = add i19 %shl_ln491_15, i19 393216

]]></Node>
<StgValue><ssdm name="add_ln491_33"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:55 %tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_33, i32 18

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="19">
<![CDATA[
entry_ifconv:59 %trunc_ln491_62 = trunc i19 %add_ln491_33

]]></Node>
<StgValue><ssdm name="trunc_ln491_62"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:61 %tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_33, i32 17

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
entry_ifconv:84 %and_ln486_14 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_29, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_14"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:85 %sext_ln486_17 = sext i31 %and_ln486_14

]]></Node>
<StgValue><ssdm name="sext_ln486_17"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:86 %sigmoid_22 = add i32 %sext_ln486_17, i32 65536

]]></Node>
<StgValue><ssdm name="sigmoid_22"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:87 %icmp_ln487_17 = icmp_sgt  i32 %sigmoid_22, i32 131072

]]></Node>
<StgValue><ssdm name="icmp_ln487_17"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:88 %tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sigmoid_22, i32 31

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:89 %or_ln487_17 = or i1 %icmp_ln487_17, i1 %tmp_187

]]></Node>
<StgValue><ssdm name="or_ln487_17"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:90 %select_ln487_46 = select i1 %icmp_ln487_17, i18 131072, i18 0

]]></Node>
<StgValue><ssdm name="select_ln487_46"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="32">
<![CDATA[
entry_ifconv:91 %trunc_ln491_63 = trunc i32 %sigmoid_22

]]></Node>
<StgValue><ssdm name="trunc_ln491_63"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:92 %select_ln487_47 = select i1 %or_ln487_17, i18 %select_ln487_46, i18 %trunc_ln491_63

]]></Node>
<StgValue><ssdm name="select_ln487_47"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="19" op_0_bw="19" op_1_bw="18" op_2_bw="1">
<![CDATA[
entry_ifconv:93 %shl_ln491_16 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_47, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_16"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:94 %add_ln491_35 = add i19 %shl_ln491_16, i19 393216

]]></Node>
<StgValue><ssdm name="add_ln491_35"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:95 %tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_35, i32 18

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="19">
<![CDATA[
entry_ifconv:99 %trunc_ln491_64 = trunc i19 %add_ln491_35

]]></Node>
<StgValue><ssdm name="trunc_ln491_64"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:101 %tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_35, i32 17

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
entry_ifconv:124 %and_ln486_15 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_30, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_15"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:125 %sext_ln486_18 = sext i31 %and_ln486_15

]]></Node>
<StgValue><ssdm name="sext_ln486_18"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:126 %sigmoid_23 = add i32 %sext_ln486_18, i32 65536

]]></Node>
<StgValue><ssdm name="sigmoid_23"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:127 %icmp_ln487_18 = icmp_sgt  i32 %sigmoid_23, i32 131072

]]></Node>
<StgValue><ssdm name="icmp_ln487_18"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:128 %tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sigmoid_23, i32 31

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:129 %or_ln487_18 = or i1 %icmp_ln487_18, i1 %tmp_193

]]></Node>
<StgValue><ssdm name="or_ln487_18"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:130 %select_ln487_48 = select i1 %icmp_ln487_18, i18 131072, i18 0

]]></Node>
<StgValue><ssdm name="select_ln487_48"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="18" op_0_bw="32">
<![CDATA[
entry_ifconv:131 %trunc_ln491_65 = trunc i32 %sigmoid_23

]]></Node>
<StgValue><ssdm name="trunc_ln491_65"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:132 %select_ln487_49 = select i1 %or_ln487_18, i18 %select_ln487_48, i18 %trunc_ln491_65

]]></Node>
<StgValue><ssdm name="select_ln487_49"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="19" op_0_bw="19" op_1_bw="18" op_2_bw="1">
<![CDATA[
entry_ifconv:133 %shl_ln491_17 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_49, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_17"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:134 %add_ln491_37 = add i19 %shl_ln491_17, i19 393216

]]></Node>
<StgValue><ssdm name="add_ln491_37"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:135 %tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_37, i32 18

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="19">
<![CDATA[
entry_ifconv:139 %trunc_ln491_66 = trunc i19 %add_ln491_37

]]></Node>
<StgValue><ssdm name="trunc_ln491_66"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:141 %tmp_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_37, i32 17

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
entry_ifconv:164 %and_ln486_s = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_31, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_s"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:165 %sext_ln486_19 = sext i31 %and_ln486_s

]]></Node>
<StgValue><ssdm name="sext_ln486_19"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:166 %sigmoid_24 = add i32 %sext_ln486_19, i32 65536

]]></Node>
<StgValue><ssdm name="sigmoid_24"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:167 %icmp_ln487_19 = icmp_sgt  i32 %sigmoid_24, i32 131072

]]></Node>
<StgValue><ssdm name="icmp_ln487_19"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:168 %tmp_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sigmoid_24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:169 %or_ln487_19 = or i1 %icmp_ln487_19, i1 %tmp_199

]]></Node>
<StgValue><ssdm name="or_ln487_19"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:170 %select_ln487_50 = select i1 %icmp_ln487_19, i18 131072, i18 0

]]></Node>
<StgValue><ssdm name="select_ln487_50"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="18" op_0_bw="32">
<![CDATA[
entry_ifconv:171 %trunc_ln491_67 = trunc i32 %sigmoid_24

]]></Node>
<StgValue><ssdm name="trunc_ln491_67"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:172 %select_ln487_51 = select i1 %or_ln487_19, i18 %select_ln487_50, i18 %trunc_ln491_67

]]></Node>
<StgValue><ssdm name="select_ln487_51"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="19" op_0_bw="19" op_1_bw="18" op_2_bw="1">
<![CDATA[
entry_ifconv:173 %shl_ln491_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_51, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_s"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:174 %add_ln491_39 = add i19 %shl_ln491_s, i19 393216

]]></Node>
<StgValue><ssdm name="add_ln491_39"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:175 %tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_39, i32 18

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="19">
<![CDATA[
entry_ifconv:179 %trunc_ln491_68 = trunc i19 %add_ln491_39

]]></Node>
<StgValue><ssdm name="trunc_ln491_68"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:181 %tmp_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_39, i32 17

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
entry_ifconv:204 %and_ln486_16 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_32, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_16"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:205 %sext_ln486_20 = sext i31 %and_ln486_16

]]></Node>
<StgValue><ssdm name="sext_ln486_20"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:206 %sigmoid_25 = add i32 %sext_ln486_20, i32 65536

]]></Node>
<StgValue><ssdm name="sigmoid_25"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:207 %icmp_ln487_20 = icmp_sgt  i32 %sigmoid_25, i32 131072

]]></Node>
<StgValue><ssdm name="icmp_ln487_20"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:208 %tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sigmoid_25, i32 31

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:209 %or_ln487_20 = or i1 %icmp_ln487_20, i1 %tmp_205

]]></Node>
<StgValue><ssdm name="or_ln487_20"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:210 %select_ln487_52 = select i1 %icmp_ln487_20, i18 131072, i18 0

]]></Node>
<StgValue><ssdm name="select_ln487_52"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="18" op_0_bw="32">
<![CDATA[
entry_ifconv:211 %trunc_ln491_69 = trunc i32 %sigmoid_25

]]></Node>
<StgValue><ssdm name="trunc_ln491_69"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:212 %select_ln487_53 = select i1 %or_ln487_20, i18 %select_ln487_52, i18 %trunc_ln491_69

]]></Node>
<StgValue><ssdm name="select_ln487_53"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="19" op_0_bw="19" op_1_bw="18" op_2_bw="1">
<![CDATA[
entry_ifconv:213 %shl_ln491_18 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_53, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_18"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:214 %add_ln491_41 = add i19 %shl_ln491_18, i19 393216

]]></Node>
<StgValue><ssdm name="add_ln491_41"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:215 %tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_41, i32 18

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="19">
<![CDATA[
entry_ifconv:219 %trunc_ln491_70 = trunc i19 %add_ln491_41

]]></Node>
<StgValue><ssdm name="trunc_ln491_70"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:221 %tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_41, i32 17

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
entry_ifconv:244 %and_ln486_17 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_33, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_17"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:245 %sext_ln486_21 = sext i31 %and_ln486_17

]]></Node>
<StgValue><ssdm name="sext_ln486_21"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:246 %sigmoid_26 = add i32 %sext_ln486_21, i32 65536

]]></Node>
<StgValue><ssdm name="sigmoid_26"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:247 %icmp_ln487_21 = icmp_sgt  i32 %sigmoid_26, i32 131072

]]></Node>
<StgValue><ssdm name="icmp_ln487_21"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:248 %tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sigmoid_26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:249 %or_ln487_21 = or i1 %icmp_ln487_21, i1 %tmp_211

]]></Node>
<StgValue><ssdm name="or_ln487_21"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:250 %select_ln487_54 = select i1 %icmp_ln487_21, i18 131072, i18 0

]]></Node>
<StgValue><ssdm name="select_ln487_54"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="18" op_0_bw="32">
<![CDATA[
entry_ifconv:251 %trunc_ln491_71 = trunc i32 %sigmoid_26

]]></Node>
<StgValue><ssdm name="trunc_ln491_71"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:252 %select_ln487_55 = select i1 %or_ln487_21, i18 %select_ln487_54, i18 %trunc_ln491_71

]]></Node>
<StgValue><ssdm name="select_ln487_55"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="19" op_0_bw="19" op_1_bw="18" op_2_bw="1">
<![CDATA[
entry_ifconv:253 %shl_ln491_19 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_55, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_19"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:254 %add_ln491_43 = add i19 %shl_ln491_19, i19 393216

]]></Node>
<StgValue><ssdm name="add_ln491_43"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:255 %tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_43, i32 18

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="9" op_0_bw="19">
<![CDATA[
entry_ifconv:259 %trunc_ln491_72 = trunc i19 %add_ln491_43

]]></Node>
<StgValue><ssdm name="trunc_ln491_72"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:261 %tmp_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_43, i32 17

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
entry_ifconv:284 %and_ln486_18 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_34, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_18"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:285 %sext_ln486_22 = sext i31 %and_ln486_18

]]></Node>
<StgValue><ssdm name="sext_ln486_22"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:286 %sigmoid_27 = add i32 %sext_ln486_22, i32 65536

]]></Node>
<StgValue><ssdm name="sigmoid_27"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:287 %icmp_ln487_22 = icmp_sgt  i32 %sigmoid_27, i32 131072

]]></Node>
<StgValue><ssdm name="icmp_ln487_22"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:288 %tmp_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sigmoid_27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:289 %or_ln487_22 = or i1 %icmp_ln487_22, i1 %tmp_217

]]></Node>
<StgValue><ssdm name="or_ln487_22"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:290 %select_ln487_56 = select i1 %icmp_ln487_22, i18 131072, i18 0

]]></Node>
<StgValue><ssdm name="select_ln487_56"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="18" op_0_bw="32">
<![CDATA[
entry_ifconv:291 %trunc_ln491_73 = trunc i32 %sigmoid_27

]]></Node>
<StgValue><ssdm name="trunc_ln491_73"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:292 %select_ln487_57 = select i1 %or_ln487_22, i18 %select_ln487_56, i18 %trunc_ln491_73

]]></Node>
<StgValue><ssdm name="select_ln487_57"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="19" op_0_bw="19" op_1_bw="18" op_2_bw="1">
<![CDATA[
entry_ifconv:293 %shl_ln491_20 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_57, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_20"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:294 %add_ln491_45 = add i19 %shl_ln491_20, i19 393216

]]></Node>
<StgValue><ssdm name="add_ln491_45"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:295 %tmp_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_45, i32 18

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="19">
<![CDATA[
entry_ifconv:299 %trunc_ln491_74 = trunc i19 %add_ln491_45

]]></Node>
<StgValue><ssdm name="trunc_ln491_74"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:301 %tmp_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_45, i32 17

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
entry_ifconv:324 %and_ln486_19 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_35, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_19"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:325 %sext_ln486_23 = sext i31 %and_ln486_19

]]></Node>
<StgValue><ssdm name="sext_ln486_23"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:326 %sigmoid_28 = add i32 %sext_ln486_23, i32 65536

]]></Node>
<StgValue><ssdm name="sigmoid_28"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:327 %icmp_ln487_23 = icmp_sgt  i32 %sigmoid_28, i32 131072

]]></Node>
<StgValue><ssdm name="icmp_ln487_23"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:328 %tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sigmoid_28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:329 %or_ln487_23 = or i1 %icmp_ln487_23, i1 %tmp_223

]]></Node>
<StgValue><ssdm name="or_ln487_23"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:330 %select_ln487_58 = select i1 %icmp_ln487_23, i18 131072, i18 0

]]></Node>
<StgValue><ssdm name="select_ln487_58"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="18" op_0_bw="32">
<![CDATA[
entry_ifconv:331 %trunc_ln491_75 = trunc i32 %sigmoid_28

]]></Node>
<StgValue><ssdm name="trunc_ln491_75"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:332 %select_ln487_59 = select i1 %or_ln487_23, i18 %select_ln487_58, i18 %trunc_ln491_75

]]></Node>
<StgValue><ssdm name="select_ln487_59"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="19" op_0_bw="19" op_1_bw="18" op_2_bw="1">
<![CDATA[
entry_ifconv:333 %shl_ln491_21 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_59, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_21"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:334 %add_ln491_47 = add i19 %shl_ln491_21, i19 393216

]]></Node>
<StgValue><ssdm name="add_ln491_47"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:335 %tmp_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_47, i32 18

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="9" op_0_bw="19">
<![CDATA[
entry_ifconv:339 %trunc_ln491_76 = trunc i19 %add_ln491_47

]]></Node>
<StgValue><ssdm name="trunc_ln491_76"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:341 %tmp_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_47, i32 17

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
entry_ifconv:364 %and_ln486_20 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_36, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_20"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:365 %sext_ln486_24 = sext i31 %and_ln486_20

]]></Node>
<StgValue><ssdm name="sext_ln486_24"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:366 %sigmoid_29 = add i32 %sext_ln486_24, i32 65536

]]></Node>
<StgValue><ssdm name="sigmoid_29"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:367 %icmp_ln487_24 = icmp_sgt  i32 %sigmoid_29, i32 131072

]]></Node>
<StgValue><ssdm name="icmp_ln487_24"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:368 %tmp_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sigmoid_29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:369 %or_ln487_24 = or i1 %icmp_ln487_24, i1 %tmp_229

]]></Node>
<StgValue><ssdm name="or_ln487_24"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:370 %select_ln487_60 = select i1 %icmp_ln487_24, i18 131072, i18 0

]]></Node>
<StgValue><ssdm name="select_ln487_60"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="18" op_0_bw="32">
<![CDATA[
entry_ifconv:371 %trunc_ln491_77 = trunc i32 %sigmoid_29

]]></Node>
<StgValue><ssdm name="trunc_ln491_77"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:372 %select_ln487_61 = select i1 %or_ln487_24, i18 %select_ln487_60, i18 %trunc_ln491_77

]]></Node>
<StgValue><ssdm name="select_ln487_61"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="19" op_0_bw="19" op_1_bw="18" op_2_bw="1">
<![CDATA[
entry_ifconv:373 %shl_ln491_22 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_61, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_22"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:374 %add_ln491_49 = add i19 %shl_ln491_22, i19 393216

]]></Node>
<StgValue><ssdm name="add_ln491_49"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:375 %tmp_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_49, i32 18

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="19">
<![CDATA[
entry_ifconv:379 %trunc_ln491_78 = trunc i19 %add_ln491_49

]]></Node>
<StgValue><ssdm name="trunc_ln491_78"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:381 %tmp_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_49, i32 17

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
entry_ifconv:404 %and_ln486_21 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_37, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_21"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:405 %sext_ln486_25 = sext i31 %and_ln486_21

]]></Node>
<StgValue><ssdm name="sext_ln486_25"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:406 %sigmoid_30 = add i32 %sext_ln486_25, i32 65536

]]></Node>
<StgValue><ssdm name="sigmoid_30"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:407 %icmp_ln487_25 = icmp_sgt  i32 %sigmoid_30, i32 131072

]]></Node>
<StgValue><ssdm name="icmp_ln487_25"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:408 %tmp_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sigmoid_30, i32 31

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:409 %or_ln487_25 = or i1 %icmp_ln487_25, i1 %tmp_235

]]></Node>
<StgValue><ssdm name="or_ln487_25"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:410 %select_ln487_62 = select i1 %icmp_ln487_25, i18 131072, i18 0

]]></Node>
<StgValue><ssdm name="select_ln487_62"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="18" op_0_bw="32">
<![CDATA[
entry_ifconv:411 %trunc_ln491_79 = trunc i32 %sigmoid_30

]]></Node>
<StgValue><ssdm name="trunc_ln491_79"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:412 %select_ln487_63 = select i1 %or_ln487_25, i18 %select_ln487_62, i18 %trunc_ln491_79

]]></Node>
<StgValue><ssdm name="select_ln487_63"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="19" op_0_bw="19" op_1_bw="18" op_2_bw="1">
<![CDATA[
entry_ifconv:413 %shl_ln491_23 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_63, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_23"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:414 %add_ln491_51 = add i19 %shl_ln491_23, i19 393216

]]></Node>
<StgValue><ssdm name="add_ln491_51"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:415 %tmp_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_51, i32 18

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="9" op_0_bw="19">
<![CDATA[
entry_ifconv:419 %trunc_ln491_80 = trunc i19 %add_ln491_51

]]></Node>
<StgValue><ssdm name="trunc_ln491_80"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:421 %tmp_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_51, i32 17

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
entry_ifconv:444 %and_ln486_22 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_38, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_22"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:445 %sext_ln486_26 = sext i31 %and_ln486_22

]]></Node>
<StgValue><ssdm name="sext_ln486_26"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:446 %sigmoid_31 = add i32 %sext_ln486_26, i32 65536

]]></Node>
<StgValue><ssdm name="sigmoid_31"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:447 %icmp_ln487_26 = icmp_sgt  i32 %sigmoid_31, i32 131072

]]></Node>
<StgValue><ssdm name="icmp_ln487_26"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:448 %tmp_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sigmoid_31, i32 31

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:449 %or_ln487_26 = or i1 %icmp_ln487_26, i1 %tmp_241

]]></Node>
<StgValue><ssdm name="or_ln487_26"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:450 %select_ln487_64 = select i1 %icmp_ln487_26, i18 131072, i18 0

]]></Node>
<StgValue><ssdm name="select_ln487_64"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="18" op_0_bw="32">
<![CDATA[
entry_ifconv:451 %trunc_ln491_81 = trunc i32 %sigmoid_31

]]></Node>
<StgValue><ssdm name="trunc_ln491_81"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:452 %select_ln487_65 = select i1 %or_ln487_26, i18 %select_ln487_64, i18 %trunc_ln491_81

]]></Node>
<StgValue><ssdm name="select_ln487_65"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="19" op_0_bw="19" op_1_bw="18" op_2_bw="1">
<![CDATA[
entry_ifconv:453 %shl_ln491_24 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_65, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_24"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:454 %add_ln491_53 = add i19 %shl_ln491_24, i19 393216

]]></Node>
<StgValue><ssdm name="add_ln491_53"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:455 %tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_53, i32 18

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="9" op_0_bw="19">
<![CDATA[
entry_ifconv:459 %trunc_ln491_82 = trunc i19 %add_ln491_53

]]></Node>
<StgValue><ssdm name="trunc_ln491_82"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:461 %tmp_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_53, i32 17

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
entry_ifconv:484 %and_ln486_23 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_39, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_23"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:485 %sext_ln486_27 = sext i31 %and_ln486_23

]]></Node>
<StgValue><ssdm name="sext_ln486_27"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:486 %sigmoid_32 = add i32 %sext_ln486_27, i32 65536

]]></Node>
<StgValue><ssdm name="sigmoid_32"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:487 %icmp_ln487_27 = icmp_sgt  i32 %sigmoid_32, i32 131072

]]></Node>
<StgValue><ssdm name="icmp_ln487_27"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:488 %tmp_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sigmoid_32, i32 31

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:489 %or_ln487_27 = or i1 %icmp_ln487_27, i1 %tmp_247

]]></Node>
<StgValue><ssdm name="or_ln487_27"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:490 %select_ln487_66 = select i1 %icmp_ln487_27, i18 131072, i18 0

]]></Node>
<StgValue><ssdm name="select_ln487_66"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="18" op_0_bw="32">
<![CDATA[
entry_ifconv:491 %trunc_ln491_83 = trunc i32 %sigmoid_32

]]></Node>
<StgValue><ssdm name="trunc_ln491_83"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:492 %select_ln487_67 = select i1 %or_ln487_27, i18 %select_ln487_66, i18 %trunc_ln491_83

]]></Node>
<StgValue><ssdm name="select_ln487_67"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="19" op_0_bw="19" op_1_bw="18" op_2_bw="1">
<![CDATA[
entry_ifconv:493 %shl_ln491_25 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_67, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_25"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:494 %add_ln491_55 = add i19 %shl_ln491_25, i19 393216

]]></Node>
<StgValue><ssdm name="add_ln491_55"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:495 %tmp_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_55, i32 18

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="9" op_0_bw="19">
<![CDATA[
entry_ifconv:499 %trunc_ln491_84 = trunc i19 %add_ln491_55

]]></Node>
<StgValue><ssdm name="trunc_ln491_84"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:501 %tmp_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_55, i32 17

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
entry_ifconv:524 %and_ln486_24 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_40, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_24"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:525 %sext_ln486_28 = sext i31 %and_ln486_24

]]></Node>
<StgValue><ssdm name="sext_ln486_28"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:526 %sigmoid_33 = add i32 %sext_ln486_28, i32 65536

]]></Node>
<StgValue><ssdm name="sigmoid_33"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:527 %icmp_ln487_28 = icmp_sgt  i32 %sigmoid_33, i32 131072

]]></Node>
<StgValue><ssdm name="icmp_ln487_28"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:528 %tmp_253 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sigmoid_33, i32 31

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:529 %or_ln487_28 = or i1 %icmp_ln487_28, i1 %tmp_253

]]></Node>
<StgValue><ssdm name="or_ln487_28"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:530 %select_ln487_68 = select i1 %icmp_ln487_28, i18 131072, i18 0

]]></Node>
<StgValue><ssdm name="select_ln487_68"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="18" op_0_bw="32">
<![CDATA[
entry_ifconv:531 %trunc_ln491_85 = trunc i32 %sigmoid_33

]]></Node>
<StgValue><ssdm name="trunc_ln491_85"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:532 %select_ln487_69 = select i1 %or_ln487_28, i18 %select_ln487_68, i18 %trunc_ln491_85

]]></Node>
<StgValue><ssdm name="select_ln487_69"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="19" op_0_bw="19" op_1_bw="18" op_2_bw="1">
<![CDATA[
entry_ifconv:533 %shl_ln491_26 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_69, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_26"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:534 %add_ln491_57 = add i19 %shl_ln491_26, i19 393216

]]></Node>
<StgValue><ssdm name="add_ln491_57"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:535 %tmp_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_57, i32 18

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="9" op_0_bw="19">
<![CDATA[
entry_ifconv:539 %trunc_ln491_86 = trunc i19 %add_ln491_57

]]></Node>
<StgValue><ssdm name="trunc_ln491_86"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:541 %tmp_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_57, i32 17

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
entry_ifconv:564 %and_ln486_25 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_41, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_25"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:565 %sext_ln486_29 = sext i31 %and_ln486_25

]]></Node>
<StgValue><ssdm name="sext_ln486_29"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:566 %sigmoid_34 = add i32 %sext_ln486_29, i32 65536

]]></Node>
<StgValue><ssdm name="sigmoid_34"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:567 %icmp_ln487_29 = icmp_sgt  i32 %sigmoid_34, i32 131072

]]></Node>
<StgValue><ssdm name="icmp_ln487_29"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:568 %tmp_259 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sigmoid_34, i32 31

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:569 %or_ln487_29 = or i1 %icmp_ln487_29, i1 %tmp_259

]]></Node>
<StgValue><ssdm name="or_ln487_29"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:570 %select_ln487_70 = select i1 %icmp_ln487_29, i18 131072, i18 0

]]></Node>
<StgValue><ssdm name="select_ln487_70"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="18" op_0_bw="32">
<![CDATA[
entry_ifconv:571 %trunc_ln491_87 = trunc i32 %sigmoid_34

]]></Node>
<StgValue><ssdm name="trunc_ln491_87"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:572 %select_ln487_71 = select i1 %or_ln487_29, i18 %select_ln487_70, i18 %trunc_ln491_87

]]></Node>
<StgValue><ssdm name="select_ln487_71"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="19" op_0_bw="19" op_1_bw="18" op_2_bw="1">
<![CDATA[
entry_ifconv:573 %shl_ln491_27 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_71, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_27"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:574 %add_ln491_59 = add i19 %shl_ln491_27, i19 393216

]]></Node>
<StgValue><ssdm name="add_ln491_59"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:575 %tmp_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_59, i32 18

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="9" op_0_bw="19">
<![CDATA[
entry_ifconv:579 %trunc_ln491_88 = trunc i19 %add_ln491_59

]]></Node>
<StgValue><ssdm name="trunc_ln491_88"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:581 %tmp_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_59, i32 17

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
entry_ifconv:604 %and_ln486_26 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_42, i1 0

]]></Node>
<StgValue><ssdm name="and_ln486_26"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:605 %sext_ln486_30 = sext i31 %and_ln486_26

]]></Node>
<StgValue><ssdm name="sext_ln486_30"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:606 %sigmoid_35 = add i32 %sext_ln486_30, i32 65536

]]></Node>
<StgValue><ssdm name="sigmoid_35"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:607 %icmp_ln487_30 = icmp_sgt  i32 %sigmoid_35, i32 131072

]]></Node>
<StgValue><ssdm name="icmp_ln487_30"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:608 %tmp_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sigmoid_35, i32 31

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:609 %or_ln487_30 = or i1 %icmp_ln487_30, i1 %tmp_265

]]></Node>
<StgValue><ssdm name="or_ln487_30"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:610 %select_ln487_72 = select i1 %icmp_ln487_30, i18 131072, i18 0

]]></Node>
<StgValue><ssdm name="select_ln487_72"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="18" op_0_bw="32">
<![CDATA[
entry_ifconv:611 %trunc_ln491_89 = trunc i32 %sigmoid_35

]]></Node>
<StgValue><ssdm name="trunc_ln491_89"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:612 %select_ln487_73 = select i1 %or_ln487_30, i18 %select_ln487_72, i18 %trunc_ln491_89

]]></Node>
<StgValue><ssdm name="select_ln487_73"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="19" op_0_bw="19" op_1_bw="18" op_2_bw="1">
<![CDATA[
entry_ifconv:613 %shl_ln491_28 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_73, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln491_28"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:614 %add_ln491_61 = add i19 %shl_ln491_28, i19 393216

]]></Node>
<StgValue><ssdm name="add_ln491_61"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:615 %tmp_266 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_61, i32 18

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="9" op_0_bw="19">
<![CDATA[
entry_ifconv:619 %trunc_ln491_90 = trunc i19 %add_ln491_61

]]></Node>
<StgValue><ssdm name="trunc_ln491_90"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:621 %tmp_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_61, i32 17

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:16 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491, i32 10, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:17 %tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491, i32 10

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:18 %tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491, i32 9

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:20 %icmp_ln491 = icmp_ne  i9 %trunc_ln491_60, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln491"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:22 %or_ln491 = or i1 %tmp_177, i1 %icmp_ln491

]]></Node>
<StgValue><ssdm name="or_ln491"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:23 %and_ln491 = and i1 %or_ln491, i1 %tmp_178

]]></Node>
<StgValue><ssdm name="and_ln491"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="1">
<![CDATA[
entry_ifconv:24 %zext_ln491 = zext i1 %and_ln491

]]></Node>
<StgValue><ssdm name="zext_ln491"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:25 %add_ln491_32 = add i8 %trunc_ln, i8 %zext_ln491

]]></Node>
<StgValue><ssdm name="add_ln491_32"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:26 %tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_32, i32 7

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:27 %xor_ln491 = xor i1 %tmp_180, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:28 %xor_ln491_98 = xor i1 %tmp_179, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_98"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:29 %or_ln491_95 = or i1 %tmp_180, i1 %xor_ln491_98

]]></Node>
<StgValue><ssdm name="or_ln491_95"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:30 %and_ln491_96 = and i1 %tmp_176, i1 %xor_ln491

]]></Node>
<StgValue><ssdm name="and_ln491_96"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:31 %and_ln491_97 = and i1 %and_ln491_96, i1 %tmp_179

]]></Node>
<StgValue><ssdm name="and_ln491_97"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:32 %xor_ln491_100 = xor i1 %tmp_176, i1 %or_ln491_95

]]></Node>
<StgValue><ssdm name="xor_ln491_100"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:33 %xor_ln491_81 = xor i1 %xor_ln491_100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_81"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:34 %or_ln491_48 = or i1 %tmp_180, i1 %xor_ln491_81

]]></Node>
<StgValue><ssdm name="or_ln491_48"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:35 %xor_ln491_82 = xor i1 %tmp_176, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_82"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:36 %and_ln491_98 = and i1 %or_ln491_48, i1 %xor_ln491_82

]]></Node>
<StgValue><ssdm name="and_ln491_98"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:37 %and_ln491_99 = and i1 %tmp_180, i1 %tmp_176

]]></Node>
<StgValue><ssdm name="and_ln491_99"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:38 %or_ln491_96 = or i1 %and_ln491_97, i1 %and_ln491_99

]]></Node>
<StgValue><ssdm name="or_ln491_96"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:39 %xor_ln491_133 = xor i1 %or_ln491_96, i1 %tmp_176

]]></Node>
<StgValue><ssdm name="xor_ln491_133"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:40 %select_ln491 = select i1 %and_ln491_98, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:41 %or_ln491_49 = or i1 %and_ln491_98, i1 %xor_ln491_133

]]></Node>
<StgValue><ssdm name="or_ln491_49"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:42 %out_data = select i1 %or_ln491_49, i8 %select_ln491, i8 %add_ln491_32

]]></Node>
<StgValue><ssdm name="out_data"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:56 %trunc_ln491_16 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_33, i32 10, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln491_16"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:57 %tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_33, i32 10

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:58 %tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_33, i32 9

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:60 %icmp_ln491_21 = icmp_ne  i9 %trunc_ln491_62, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_21"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:62 %or_ln491_50 = or i1 %tmp_183, i1 %icmp_ln491_21

]]></Node>
<StgValue><ssdm name="or_ln491_50"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:63 %and_ln491_101 = and i1 %or_ln491_50, i1 %tmp_184

]]></Node>
<StgValue><ssdm name="and_ln491_101"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="1">
<![CDATA[
entry_ifconv:64 %zext_ln491_16 = zext i1 %and_ln491_101

]]></Node>
<StgValue><ssdm name="zext_ln491_16"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:65 %add_ln491_34 = add i8 %trunc_ln491_16, i8 %zext_ln491_16

]]></Node>
<StgValue><ssdm name="add_ln491_34"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:66 %tmp_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_34, i32 7

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:67 %xor_ln491_84 = xor i1 %tmp_186, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_84"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:68 %xor_ln491_105 = xor i1 %tmp_185, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_105"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:69 %or_ln491_97 = or i1 %tmp_186, i1 %xor_ln491_105

]]></Node>
<StgValue><ssdm name="or_ln491_97"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:70 %and_ln491_102 = and i1 %tmp_182, i1 %xor_ln491_84

]]></Node>
<StgValue><ssdm name="and_ln491_102"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:71 %and_ln491_103 = and i1 %and_ln491_102, i1 %tmp_185

]]></Node>
<StgValue><ssdm name="and_ln491_103"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:72 %xor_ln491_108 = xor i1 %tmp_182, i1 %or_ln491_97

]]></Node>
<StgValue><ssdm name="xor_ln491_108"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:73 %xor_ln491_86 = xor i1 %xor_ln491_108, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_86"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:74 %or_ln491_51 = or i1 %tmp_186, i1 %xor_ln491_86

]]></Node>
<StgValue><ssdm name="or_ln491_51"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:75 %xor_ln491_87 = xor i1 %tmp_182, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_87"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:76 %and_ln491_104 = and i1 %or_ln491_51, i1 %xor_ln491_87

]]></Node>
<StgValue><ssdm name="and_ln491_104"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:77 %and_ln491_105 = and i1 %tmp_186, i1 %tmp_182

]]></Node>
<StgValue><ssdm name="and_ln491_105"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:78 %or_ln491_98 = or i1 %and_ln491_103, i1 %and_ln491_105

]]></Node>
<StgValue><ssdm name="or_ln491_98"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:79 %xor_ln491_140 = xor i1 %or_ln491_98, i1 %tmp_182

]]></Node>
<StgValue><ssdm name="xor_ln491_140"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:80 %select_ln491_33 = select i1 %and_ln491_104, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_33"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:81 %or_ln491_52 = or i1 %and_ln491_104, i1 %xor_ln491_140

]]></Node>
<StgValue><ssdm name="or_ln491_52"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:82 %out_data_12 = select i1 %or_ln491_52, i8 %select_ln491_33, i8 %add_ln491_34

]]></Node>
<StgValue><ssdm name="out_data_12"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:96 %trunc_ln491_17 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_35, i32 10, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln491_17"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:97 %tmp_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_35, i32 10

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:98 %tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_35, i32 9

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:100 %icmp_ln491_22 = icmp_ne  i9 %trunc_ln491_64, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_22"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:102 %or_ln491_53 = or i1 %tmp_189, i1 %icmp_ln491_22

]]></Node>
<StgValue><ssdm name="or_ln491_53"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:103 %and_ln491_107 = and i1 %or_ln491_53, i1 %tmp_190

]]></Node>
<StgValue><ssdm name="and_ln491_107"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="1">
<![CDATA[
entry_ifconv:104 %zext_ln491_17 = zext i1 %and_ln491_107

]]></Node>
<StgValue><ssdm name="zext_ln491_17"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:105 %add_ln491_36 = add i8 %trunc_ln491_17, i8 %zext_ln491_17

]]></Node>
<StgValue><ssdm name="add_ln491_36"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:106 %tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_36, i32 7

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:107 %xor_ln491_89 = xor i1 %tmp_192, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_89"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:108 %xor_ln491_113 = xor i1 %tmp_191, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_113"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:109 %or_ln491_99 = or i1 %tmp_192, i1 %xor_ln491_113

]]></Node>
<StgValue><ssdm name="or_ln491_99"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:110 %and_ln491_108 = and i1 %tmp_188, i1 %xor_ln491_89

]]></Node>
<StgValue><ssdm name="and_ln491_108"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:111 %and_ln491_109 = and i1 %and_ln491_108, i1 %tmp_191

]]></Node>
<StgValue><ssdm name="and_ln491_109"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:112 %xor_ln491_115 = xor i1 %tmp_188, i1 %or_ln491_99

]]></Node>
<StgValue><ssdm name="xor_ln491_115"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:113 %xor_ln491_91 = xor i1 %xor_ln491_115, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_91"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:114 %or_ln491_54 = or i1 %tmp_192, i1 %xor_ln491_91

]]></Node>
<StgValue><ssdm name="or_ln491_54"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:115 %xor_ln491_92 = xor i1 %tmp_188, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_92"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:116 %and_ln491_110 = and i1 %or_ln491_54, i1 %xor_ln491_92

]]></Node>
<StgValue><ssdm name="and_ln491_110"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:117 %and_ln491_111 = and i1 %tmp_192, i1 %tmp_188

]]></Node>
<StgValue><ssdm name="and_ln491_111"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:118 %or_ln491_100 = or i1 %and_ln491_109, i1 %and_ln491_111

]]></Node>
<StgValue><ssdm name="or_ln491_100"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:119 %xor_ln491_148 = xor i1 %or_ln491_100, i1 %tmp_188

]]></Node>
<StgValue><ssdm name="xor_ln491_148"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:120 %select_ln491_35 = select i1 %and_ln491_110, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_35"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:121 %or_ln491_55 = or i1 %and_ln491_110, i1 %xor_ln491_148

]]></Node>
<StgValue><ssdm name="or_ln491_55"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:122 %out_data_13 = select i1 %or_ln491_55, i8 %select_ln491_35, i8 %add_ln491_36

]]></Node>
<StgValue><ssdm name="out_data_13"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:136 %trunc_ln491_18 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_37, i32 10, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln491_18"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:137 %tmp_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_37, i32 10

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:138 %tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_37, i32 9

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:140 %icmp_ln491_23 = icmp_ne  i9 %trunc_ln491_66, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_23"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:142 %or_ln491_56 = or i1 %tmp_195, i1 %icmp_ln491_23

]]></Node>
<StgValue><ssdm name="or_ln491_56"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:143 %and_ln491_112 = and i1 %or_ln491_56, i1 %tmp_196

]]></Node>
<StgValue><ssdm name="and_ln491_112"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="1">
<![CDATA[
entry_ifconv:144 %zext_ln491_18 = zext i1 %and_ln491_112

]]></Node>
<StgValue><ssdm name="zext_ln491_18"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:145 %add_ln491_38 = add i8 %trunc_ln491_18, i8 %zext_ln491_18

]]></Node>
<StgValue><ssdm name="add_ln491_38"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:146 %tmp_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_38, i32 7

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:147 %xor_ln491_94 = xor i1 %tmp_198, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_94"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:148 %xor_ln491_120 = xor i1 %tmp_197, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_120"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:149 %or_ln491_101 = or i1 %tmp_198, i1 %xor_ln491_120

]]></Node>
<StgValue><ssdm name="or_ln491_101"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:150 %and_ln491_113 = and i1 %tmp_194, i1 %xor_ln491_94

]]></Node>
<StgValue><ssdm name="and_ln491_113"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:151 %and_ln491_114 = and i1 %and_ln491_113, i1 %tmp_197

]]></Node>
<StgValue><ssdm name="and_ln491_114"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:152 %xor_ln491_123 = xor i1 %tmp_194, i1 %or_ln491_101

]]></Node>
<StgValue><ssdm name="xor_ln491_123"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:153 %xor_ln491_96 = xor i1 %xor_ln491_123, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_96"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:154 %or_ln491_57 = or i1 %tmp_198, i1 %xor_ln491_96

]]></Node>
<StgValue><ssdm name="or_ln491_57"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:155 %xor_ln491_97 = xor i1 %tmp_194, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_97"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:156 %and_ln491_115 = and i1 %or_ln491_57, i1 %xor_ln491_97

]]></Node>
<StgValue><ssdm name="and_ln491_115"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:157 %and_ln491_116 = and i1 %tmp_198, i1 %tmp_194

]]></Node>
<StgValue><ssdm name="and_ln491_116"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:158 %or_ln491_102 = or i1 %and_ln491_114, i1 %and_ln491_116

]]></Node>
<StgValue><ssdm name="or_ln491_102"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:159 %xor_ln491_155 = xor i1 %or_ln491_102, i1 %tmp_194

]]></Node>
<StgValue><ssdm name="xor_ln491_155"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:160 %select_ln491_37 = select i1 %and_ln491_115, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_37"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:161 %or_ln491_58 = or i1 %and_ln491_115, i1 %xor_ln491_155

]]></Node>
<StgValue><ssdm name="or_ln491_58"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:162 %out_data_14 = select i1 %or_ln491_58, i8 %select_ln491_37, i8 %add_ln491_38

]]></Node>
<StgValue><ssdm name="out_data_14"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:176 %trunc_ln491_19 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_39, i32 10, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln491_19"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:177 %tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_39, i32 10

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:178 %tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_39, i32 9

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:180 %icmp_ln491_24 = icmp_ne  i9 %trunc_ln491_68, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_24"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:182 %or_ln491_59 = or i1 %tmp_201, i1 %icmp_ln491_24

]]></Node>
<StgValue><ssdm name="or_ln491_59"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:183 %and_ln491_117 = and i1 %or_ln491_59, i1 %tmp_202

]]></Node>
<StgValue><ssdm name="and_ln491_117"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="1">
<![CDATA[
entry_ifconv:184 %zext_ln491_19 = zext i1 %and_ln491_117

]]></Node>
<StgValue><ssdm name="zext_ln491_19"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:185 %add_ln491_40 = add i8 %trunc_ln491_19, i8 %zext_ln491_19

]]></Node>
<StgValue><ssdm name="add_ln491_40"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:186 %tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_40, i32 7

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:187 %xor_ln491_99 = xor i1 %tmp_204, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_99"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:188 %xor_ln491_128 = xor i1 %tmp_203, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_128"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:189 %or_ln491_103 = or i1 %tmp_204, i1 %xor_ln491_128

]]></Node>
<StgValue><ssdm name="or_ln491_103"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:190 %and_ln491_118 = and i1 %tmp_200, i1 %xor_ln491_99

]]></Node>
<StgValue><ssdm name="and_ln491_118"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:191 %and_ln491_119 = and i1 %and_ln491_118, i1 %tmp_203

]]></Node>
<StgValue><ssdm name="and_ln491_119"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:192 %xor_ln491_130 = xor i1 %tmp_200, i1 %or_ln491_103

]]></Node>
<StgValue><ssdm name="xor_ln491_130"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:193 %xor_ln491_101 = xor i1 %xor_ln491_130, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_101"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:194 %or_ln491_60 = or i1 %tmp_204, i1 %xor_ln491_101

]]></Node>
<StgValue><ssdm name="or_ln491_60"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:195 %xor_ln491_102 = xor i1 %tmp_200, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_102"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:196 %and_ln491_120 = and i1 %or_ln491_60, i1 %xor_ln491_102

]]></Node>
<StgValue><ssdm name="and_ln491_120"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:197 %and_ln491_121 = and i1 %tmp_204, i1 %tmp_200

]]></Node>
<StgValue><ssdm name="and_ln491_121"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:198 %or_ln491_104 = or i1 %and_ln491_119, i1 %and_ln491_121

]]></Node>
<StgValue><ssdm name="or_ln491_104"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:199 %xor_ln491_160 = xor i1 %or_ln491_104, i1 %tmp_200

]]></Node>
<StgValue><ssdm name="xor_ln491_160"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:200 %select_ln491_39 = select i1 %and_ln491_120, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_39"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:201 %or_ln491_61 = or i1 %and_ln491_120, i1 %xor_ln491_160

]]></Node>
<StgValue><ssdm name="or_ln491_61"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:202 %out_data_15 = select i1 %or_ln491_61, i8 %select_ln491_39, i8 %add_ln491_40

]]></Node>
<StgValue><ssdm name="out_data_15"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:216 %trunc_ln491_20 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_41, i32 10, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln491_20"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:217 %tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_41, i32 10

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:218 %tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_41, i32 9

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:220 %icmp_ln491_25 = icmp_ne  i9 %trunc_ln491_70, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_25"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:222 %or_ln491_62 = or i1 %tmp_207, i1 %icmp_ln491_25

]]></Node>
<StgValue><ssdm name="or_ln491_62"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:223 %and_ln491_122 = and i1 %or_ln491_62, i1 %tmp_208

]]></Node>
<StgValue><ssdm name="and_ln491_122"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="1">
<![CDATA[
entry_ifconv:224 %zext_ln491_20 = zext i1 %and_ln491_122

]]></Node>
<StgValue><ssdm name="zext_ln491_20"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:225 %add_ln491_42 = add i8 %trunc_ln491_20, i8 %zext_ln491_20

]]></Node>
<StgValue><ssdm name="add_ln491_42"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:226 %tmp_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_42, i32 7

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:227 %xor_ln491_104 = xor i1 %tmp_210, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_104"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:228 %xor_ln491_135 = xor i1 %tmp_209, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_135"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:229 %or_ln491_105 = or i1 %tmp_210, i1 %xor_ln491_135

]]></Node>
<StgValue><ssdm name="or_ln491_105"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:230 %and_ln491_123 = and i1 %tmp_206, i1 %xor_ln491_104

]]></Node>
<StgValue><ssdm name="and_ln491_123"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:231 %and_ln491_124 = and i1 %and_ln491_123, i1 %tmp_209

]]></Node>
<StgValue><ssdm name="and_ln491_124"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:232 %xor_ln491_138 = xor i1 %tmp_206, i1 %or_ln491_105

]]></Node>
<StgValue><ssdm name="xor_ln491_138"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:233 %xor_ln491_106 = xor i1 %xor_ln491_138, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_106"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:234 %or_ln491_63 = or i1 %tmp_210, i1 %xor_ln491_106

]]></Node>
<StgValue><ssdm name="or_ln491_63"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:235 %xor_ln491_107 = xor i1 %tmp_206, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_107"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:236 %and_ln491_125 = and i1 %or_ln491_63, i1 %xor_ln491_107

]]></Node>
<StgValue><ssdm name="and_ln491_125"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:237 %and_ln491_126 = and i1 %tmp_210, i1 %tmp_206

]]></Node>
<StgValue><ssdm name="and_ln491_126"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:238 %or_ln491_106 = or i1 %and_ln491_124, i1 %and_ln491_126

]]></Node>
<StgValue><ssdm name="or_ln491_106"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:239 %xor_ln491_163 = xor i1 %or_ln491_106, i1 %tmp_206

]]></Node>
<StgValue><ssdm name="xor_ln491_163"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:240 %select_ln491_41 = select i1 %and_ln491_125, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_41"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:241 %or_ln491_64 = or i1 %and_ln491_125, i1 %xor_ln491_163

]]></Node>
<StgValue><ssdm name="or_ln491_64"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:242 %out_data_16 = select i1 %or_ln491_64, i8 %select_ln491_41, i8 %add_ln491_42

]]></Node>
<StgValue><ssdm name="out_data_16"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:256 %trunc_ln491_21 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_43, i32 10, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln491_21"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:257 %tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_43, i32 10

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:258 %tmp_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_43, i32 9

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:260 %icmp_ln491_26 = icmp_ne  i9 %trunc_ln491_72, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_26"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:262 %or_ln491_65 = or i1 %tmp_213, i1 %icmp_ln491_26

]]></Node>
<StgValue><ssdm name="or_ln491_65"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:263 %and_ln491_127 = and i1 %or_ln491_65, i1 %tmp_214

]]></Node>
<StgValue><ssdm name="and_ln491_127"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="1">
<![CDATA[
entry_ifconv:264 %zext_ln491_21 = zext i1 %and_ln491_127

]]></Node>
<StgValue><ssdm name="zext_ln491_21"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:265 %add_ln491_44 = add i8 %trunc_ln491_21, i8 %zext_ln491_21

]]></Node>
<StgValue><ssdm name="add_ln491_44"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:266 %tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_44, i32 7

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:267 %xor_ln491_109 = xor i1 %tmp_216, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_109"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:268 %xor_ln491_143 = xor i1 %tmp_215, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_143"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:269 %or_ln491_107 = or i1 %tmp_216, i1 %xor_ln491_143

]]></Node>
<StgValue><ssdm name="or_ln491_107"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:270 %and_ln491_128 = and i1 %tmp_212, i1 %xor_ln491_109

]]></Node>
<StgValue><ssdm name="and_ln491_128"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:271 %and_ln491_129 = and i1 %and_ln491_128, i1 %tmp_215

]]></Node>
<StgValue><ssdm name="and_ln491_129"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:272 %xor_ln491_145 = xor i1 %tmp_212, i1 %or_ln491_107

]]></Node>
<StgValue><ssdm name="xor_ln491_145"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:273 %xor_ln491_111 = xor i1 %xor_ln491_145, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_111"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:274 %or_ln491_66 = or i1 %tmp_216, i1 %xor_ln491_111

]]></Node>
<StgValue><ssdm name="or_ln491_66"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:275 %xor_ln491_112 = xor i1 %tmp_212, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_112"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:276 %and_ln491_130 = and i1 %or_ln491_66, i1 %xor_ln491_112

]]></Node>
<StgValue><ssdm name="and_ln491_130"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:277 %and_ln491_131 = and i1 %tmp_216, i1 %tmp_212

]]></Node>
<StgValue><ssdm name="and_ln491_131"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:278 %or_ln491_108 = or i1 %and_ln491_129, i1 %and_ln491_131

]]></Node>
<StgValue><ssdm name="or_ln491_108"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:279 %xor_ln491_166 = xor i1 %or_ln491_108, i1 %tmp_212

]]></Node>
<StgValue><ssdm name="xor_ln491_166"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:280 %select_ln491_43 = select i1 %and_ln491_130, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_43"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:281 %or_ln491_67 = or i1 %and_ln491_130, i1 %xor_ln491_166

]]></Node>
<StgValue><ssdm name="or_ln491_67"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:282 %out_data_17 = select i1 %or_ln491_67, i8 %select_ln491_43, i8 %add_ln491_44

]]></Node>
<StgValue><ssdm name="out_data_17"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:296 %trunc_ln491_22 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_45, i32 10, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln491_22"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:297 %tmp_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_45, i32 10

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:298 %tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_45, i32 9

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:300 %icmp_ln491_27 = icmp_ne  i9 %trunc_ln491_74, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_27"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:302 %or_ln491_68 = or i1 %tmp_219, i1 %icmp_ln491_27

]]></Node>
<StgValue><ssdm name="or_ln491_68"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:303 %and_ln491_132 = and i1 %or_ln491_68, i1 %tmp_220

]]></Node>
<StgValue><ssdm name="and_ln491_132"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="1">
<![CDATA[
entry_ifconv:304 %zext_ln491_22 = zext i1 %and_ln491_132

]]></Node>
<StgValue><ssdm name="zext_ln491_22"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:305 %add_ln491_46 = add i8 %trunc_ln491_22, i8 %zext_ln491_22

]]></Node>
<StgValue><ssdm name="add_ln491_46"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:306 %tmp_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_46, i32 7

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:307 %xor_ln491_114 = xor i1 %tmp_222, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_114"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:308 %xor_ln491_150 = xor i1 %tmp_221, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_150"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:309 %or_ln491_109 = or i1 %tmp_222, i1 %xor_ln491_150

]]></Node>
<StgValue><ssdm name="or_ln491_109"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:310 %and_ln491_133 = and i1 %tmp_218, i1 %xor_ln491_114

]]></Node>
<StgValue><ssdm name="and_ln491_133"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:311 %and_ln491_134 = and i1 %and_ln491_133, i1 %tmp_221

]]></Node>
<StgValue><ssdm name="and_ln491_134"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:312 %xor_ln491_153 = xor i1 %tmp_218, i1 %or_ln491_109

]]></Node>
<StgValue><ssdm name="xor_ln491_153"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:313 %xor_ln491_116 = xor i1 %xor_ln491_153, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_116"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:314 %or_ln491_69 = or i1 %tmp_222, i1 %xor_ln491_116

]]></Node>
<StgValue><ssdm name="or_ln491_69"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:315 %xor_ln491_117 = xor i1 %tmp_218, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_117"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:316 %and_ln491_135 = and i1 %or_ln491_69, i1 %xor_ln491_117

]]></Node>
<StgValue><ssdm name="and_ln491_135"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:317 %and_ln491_136 = and i1 %tmp_222, i1 %tmp_218

]]></Node>
<StgValue><ssdm name="and_ln491_136"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:318 %or_ln491_110 = or i1 %and_ln491_134, i1 %and_ln491_136

]]></Node>
<StgValue><ssdm name="or_ln491_110"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:319 %xor_ln491_169 = xor i1 %or_ln491_110, i1 %tmp_218

]]></Node>
<StgValue><ssdm name="xor_ln491_169"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:320 %select_ln491_45 = select i1 %and_ln491_135, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_45"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:321 %or_ln491_70 = or i1 %and_ln491_135, i1 %xor_ln491_169

]]></Node>
<StgValue><ssdm name="or_ln491_70"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:322 %out_data_18 = select i1 %or_ln491_70, i8 %select_ln491_45, i8 %add_ln491_46

]]></Node>
<StgValue><ssdm name="out_data_18"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:336 %trunc_ln491_23 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_47, i32 10, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln491_23"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:337 %tmp_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_47, i32 10

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:338 %tmp_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_47, i32 9

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:340 %icmp_ln491_28 = icmp_ne  i9 %trunc_ln491_76, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_28"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:342 %or_ln491_71 = or i1 %tmp_225, i1 %icmp_ln491_28

]]></Node>
<StgValue><ssdm name="or_ln491_71"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:343 %and_ln491_137 = and i1 %or_ln491_71, i1 %tmp_226

]]></Node>
<StgValue><ssdm name="and_ln491_137"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="1">
<![CDATA[
entry_ifconv:344 %zext_ln491_23 = zext i1 %and_ln491_137

]]></Node>
<StgValue><ssdm name="zext_ln491_23"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:345 %add_ln491_48 = add i8 %trunc_ln491_23, i8 %zext_ln491_23

]]></Node>
<StgValue><ssdm name="add_ln491_48"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:346 %tmp_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_48, i32 7

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:347 %xor_ln491_119 = xor i1 %tmp_228, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_119"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:348 %xor_ln491_158 = xor i1 %tmp_227, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_158"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:349 %or_ln491_111 = or i1 %tmp_228, i1 %xor_ln491_158

]]></Node>
<StgValue><ssdm name="or_ln491_111"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:350 %and_ln491_138 = and i1 %tmp_224, i1 %xor_ln491_119

]]></Node>
<StgValue><ssdm name="and_ln491_138"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:351 %and_ln491_139 = and i1 %and_ln491_138, i1 %tmp_227

]]></Node>
<StgValue><ssdm name="and_ln491_139"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:352 %xor_ln491_159 = xor i1 %tmp_224, i1 %or_ln491_111

]]></Node>
<StgValue><ssdm name="xor_ln491_159"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:353 %xor_ln491_121 = xor i1 %xor_ln491_159, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_121"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:354 %or_ln491_72 = or i1 %tmp_228, i1 %xor_ln491_121

]]></Node>
<StgValue><ssdm name="or_ln491_72"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:355 %xor_ln491_122 = xor i1 %tmp_224, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_122"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:356 %and_ln491_140 = and i1 %or_ln491_72, i1 %xor_ln491_122

]]></Node>
<StgValue><ssdm name="and_ln491_140"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:357 %and_ln491_141 = and i1 %tmp_228, i1 %tmp_224

]]></Node>
<StgValue><ssdm name="and_ln491_141"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:358 %or_ln491_112 = or i1 %and_ln491_139, i1 %and_ln491_141

]]></Node>
<StgValue><ssdm name="or_ln491_112"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:359 %xor_ln491_172 = xor i1 %or_ln491_112, i1 %tmp_224

]]></Node>
<StgValue><ssdm name="xor_ln491_172"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:360 %select_ln491_47 = select i1 %and_ln491_140, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_47"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:361 %or_ln491_73 = or i1 %and_ln491_140, i1 %xor_ln491_172

]]></Node>
<StgValue><ssdm name="or_ln491_73"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:362 %select_ln491_48 = select i1 %or_ln491_73, i8 %select_ln491_47, i8 %add_ln491_48

]]></Node>
<StgValue><ssdm name="select_ln491_48"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:376 %trunc_ln491_24 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_49, i32 10, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln491_24"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:377 %tmp_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_49, i32 10

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:378 %tmp_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_49, i32 9

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:380 %icmp_ln491_29 = icmp_ne  i9 %trunc_ln491_78, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_29"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:382 %or_ln491_74 = or i1 %tmp_231, i1 %icmp_ln491_29

]]></Node>
<StgValue><ssdm name="or_ln491_74"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:383 %and_ln491_142 = and i1 %or_ln491_74, i1 %tmp_232

]]></Node>
<StgValue><ssdm name="and_ln491_142"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="1">
<![CDATA[
entry_ifconv:384 %zext_ln491_24 = zext i1 %and_ln491_142

]]></Node>
<StgValue><ssdm name="zext_ln491_24"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:385 %add_ln491_50 = add i8 %trunc_ln491_24, i8 %zext_ln491_24

]]></Node>
<StgValue><ssdm name="add_ln491_50"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:386 %tmp_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_50, i32 7

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:387 %xor_ln491_124 = xor i1 %tmp_234, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_124"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:388 %xor_ln491_161 = xor i1 %tmp_233, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_161"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:389 %or_ln491_113 = or i1 %tmp_234, i1 %xor_ln491_161

]]></Node>
<StgValue><ssdm name="or_ln491_113"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:390 %and_ln491_143 = and i1 %tmp_230, i1 %xor_ln491_124

]]></Node>
<StgValue><ssdm name="and_ln491_143"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:391 %and_ln491_144 = and i1 %and_ln491_143, i1 %tmp_233

]]></Node>
<StgValue><ssdm name="and_ln491_144"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:392 %xor_ln491_162 = xor i1 %tmp_230, i1 %or_ln491_113

]]></Node>
<StgValue><ssdm name="xor_ln491_162"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:393 %xor_ln491_126 = xor i1 %xor_ln491_162, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_126"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:394 %or_ln491_75 = or i1 %tmp_234, i1 %xor_ln491_126

]]></Node>
<StgValue><ssdm name="or_ln491_75"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:395 %xor_ln491_127 = xor i1 %tmp_230, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_127"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:396 %and_ln491_145 = and i1 %or_ln491_75, i1 %xor_ln491_127

]]></Node>
<StgValue><ssdm name="and_ln491_145"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:397 %and_ln491_146 = and i1 %tmp_234, i1 %tmp_230

]]></Node>
<StgValue><ssdm name="and_ln491_146"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:398 %or_ln491_114 = or i1 %and_ln491_144, i1 %and_ln491_146

]]></Node>
<StgValue><ssdm name="or_ln491_114"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:399 %xor_ln491_175 = xor i1 %or_ln491_114, i1 %tmp_230

]]></Node>
<StgValue><ssdm name="xor_ln491_175"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:400 %select_ln491_49 = select i1 %and_ln491_145, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_49"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:401 %or_ln491_76 = or i1 %and_ln491_145, i1 %xor_ln491_175

]]></Node>
<StgValue><ssdm name="or_ln491_76"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:402 %select_ln491_50 = select i1 %or_ln491_76, i8 %select_ln491_49, i8 %add_ln491_50

]]></Node>
<StgValue><ssdm name="select_ln491_50"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:416 %trunc_ln491_25 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_51, i32 10, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln491_25"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:417 %tmp_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_51, i32 10

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="498" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:418 %tmp_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_51, i32 9

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:420 %icmp_ln491_30 = icmp_ne  i9 %trunc_ln491_80, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_30"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:422 %or_ln491_77 = or i1 %tmp_237, i1 %icmp_ln491_30

]]></Node>
<StgValue><ssdm name="or_ln491_77"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:423 %and_ln491_147 = and i1 %or_ln491_77, i1 %tmp_238

]]></Node>
<StgValue><ssdm name="and_ln491_147"/></StgValue>
</operation>

<operation id="502" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="1">
<![CDATA[
entry_ifconv:424 %zext_ln491_25 = zext i1 %and_ln491_147

]]></Node>
<StgValue><ssdm name="zext_ln491_25"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:425 %add_ln491_52 = add i8 %trunc_ln491_25, i8 %zext_ln491_25

]]></Node>
<StgValue><ssdm name="add_ln491_52"/></StgValue>
</operation>

<operation id="504" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:426 %tmp_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_52, i32 7

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:427 %xor_ln491_129 = xor i1 %tmp_240, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_129"/></StgValue>
</operation>

<operation id="506" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:428 %xor_ln491_164 = xor i1 %tmp_239, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_164"/></StgValue>
</operation>

<operation id="507" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:429 %or_ln491_115 = or i1 %tmp_240, i1 %xor_ln491_164

]]></Node>
<StgValue><ssdm name="or_ln491_115"/></StgValue>
</operation>

<operation id="508" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:430 %and_ln491_148 = and i1 %tmp_236, i1 %xor_ln491_129

]]></Node>
<StgValue><ssdm name="and_ln491_148"/></StgValue>
</operation>

<operation id="509" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:431 %and_ln491_149 = and i1 %and_ln491_148, i1 %tmp_239

]]></Node>
<StgValue><ssdm name="and_ln491_149"/></StgValue>
</operation>

<operation id="510" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:432 %xor_ln491_165 = xor i1 %tmp_236, i1 %or_ln491_115

]]></Node>
<StgValue><ssdm name="xor_ln491_165"/></StgValue>
</operation>

<operation id="511" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:433 %xor_ln491_131 = xor i1 %xor_ln491_165, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_131"/></StgValue>
</operation>

<operation id="512" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:434 %or_ln491_78 = or i1 %tmp_240, i1 %xor_ln491_131

]]></Node>
<StgValue><ssdm name="or_ln491_78"/></StgValue>
</operation>

<operation id="513" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:435 %xor_ln491_132 = xor i1 %tmp_236, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_132"/></StgValue>
</operation>

<operation id="514" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:436 %and_ln491_150 = and i1 %or_ln491_78, i1 %xor_ln491_132

]]></Node>
<StgValue><ssdm name="and_ln491_150"/></StgValue>
</operation>

<operation id="515" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:437 %and_ln491_151 = and i1 %tmp_240, i1 %tmp_236

]]></Node>
<StgValue><ssdm name="and_ln491_151"/></StgValue>
</operation>

<operation id="516" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:438 %or_ln491_116 = or i1 %and_ln491_149, i1 %and_ln491_151

]]></Node>
<StgValue><ssdm name="or_ln491_116"/></StgValue>
</operation>

<operation id="517" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:439 %xor_ln491_178 = xor i1 %or_ln491_116, i1 %tmp_236

]]></Node>
<StgValue><ssdm name="xor_ln491_178"/></StgValue>
</operation>

<operation id="518" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:440 %select_ln491_51 = select i1 %and_ln491_150, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_51"/></StgValue>
</operation>

<operation id="519" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:441 %or_ln491_79 = or i1 %and_ln491_150, i1 %xor_ln491_178

]]></Node>
<StgValue><ssdm name="or_ln491_79"/></StgValue>
</operation>

<operation id="520" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:442 %select_ln491_52 = select i1 %or_ln491_79, i8 %select_ln491_51, i8 %add_ln491_52

]]></Node>
<StgValue><ssdm name="select_ln491_52"/></StgValue>
</operation>

<operation id="521" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:456 %trunc_ln491_26 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_53, i32 10, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln491_26"/></StgValue>
</operation>

<operation id="522" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:457 %tmp_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_53, i32 10

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="523" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:458 %tmp_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_53, i32 9

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="524" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:460 %icmp_ln491_31 = icmp_ne  i9 %trunc_ln491_82, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_31"/></StgValue>
</operation>

<operation id="525" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:462 %or_ln491_80 = or i1 %tmp_243, i1 %icmp_ln491_31

]]></Node>
<StgValue><ssdm name="or_ln491_80"/></StgValue>
</operation>

<operation id="526" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:463 %and_ln491_152 = and i1 %or_ln491_80, i1 %tmp_244

]]></Node>
<StgValue><ssdm name="and_ln491_152"/></StgValue>
</operation>

<operation id="527" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="1">
<![CDATA[
entry_ifconv:464 %zext_ln491_26 = zext i1 %and_ln491_152

]]></Node>
<StgValue><ssdm name="zext_ln491_26"/></StgValue>
</operation>

<operation id="528" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:465 %add_ln491_54 = add i8 %trunc_ln491_26, i8 %zext_ln491_26

]]></Node>
<StgValue><ssdm name="add_ln491_54"/></StgValue>
</operation>

<operation id="529" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:466 %tmp_246 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_54, i32 7

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="530" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:467 %xor_ln491_134 = xor i1 %tmp_246, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_134"/></StgValue>
</operation>

<operation id="531" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:468 %xor_ln491_167 = xor i1 %tmp_245, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_167"/></StgValue>
</operation>

<operation id="532" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:469 %or_ln491_117 = or i1 %tmp_246, i1 %xor_ln491_167

]]></Node>
<StgValue><ssdm name="or_ln491_117"/></StgValue>
</operation>

<operation id="533" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:470 %and_ln491_153 = and i1 %tmp_242, i1 %xor_ln491_134

]]></Node>
<StgValue><ssdm name="and_ln491_153"/></StgValue>
</operation>

<operation id="534" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:471 %and_ln491_154 = and i1 %and_ln491_153, i1 %tmp_245

]]></Node>
<StgValue><ssdm name="and_ln491_154"/></StgValue>
</operation>

<operation id="535" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:472 %xor_ln491_168 = xor i1 %tmp_242, i1 %or_ln491_117

]]></Node>
<StgValue><ssdm name="xor_ln491_168"/></StgValue>
</operation>

<operation id="536" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:473 %xor_ln491_136 = xor i1 %xor_ln491_168, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_136"/></StgValue>
</operation>

<operation id="537" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:474 %or_ln491_81 = or i1 %tmp_246, i1 %xor_ln491_136

]]></Node>
<StgValue><ssdm name="or_ln491_81"/></StgValue>
</operation>

<operation id="538" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:475 %xor_ln491_137 = xor i1 %tmp_242, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_137"/></StgValue>
</operation>

<operation id="539" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:476 %and_ln491_155 = and i1 %or_ln491_81, i1 %xor_ln491_137

]]></Node>
<StgValue><ssdm name="and_ln491_155"/></StgValue>
</operation>

<operation id="540" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:477 %and_ln491_156 = and i1 %tmp_246, i1 %tmp_242

]]></Node>
<StgValue><ssdm name="and_ln491_156"/></StgValue>
</operation>

<operation id="541" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:478 %or_ln491_118 = or i1 %and_ln491_154, i1 %and_ln491_156

]]></Node>
<StgValue><ssdm name="or_ln491_118"/></StgValue>
</operation>

<operation id="542" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:479 %xor_ln491_181 = xor i1 %or_ln491_118, i1 %tmp_242

]]></Node>
<StgValue><ssdm name="xor_ln491_181"/></StgValue>
</operation>

<operation id="543" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:480 %select_ln491_53 = select i1 %and_ln491_155, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_53"/></StgValue>
</operation>

<operation id="544" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:481 %or_ln491_82 = or i1 %and_ln491_155, i1 %xor_ln491_181

]]></Node>
<StgValue><ssdm name="or_ln491_82"/></StgValue>
</operation>

<operation id="545" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:482 %select_ln491_54 = select i1 %or_ln491_82, i8 %select_ln491_53, i8 %add_ln491_54

]]></Node>
<StgValue><ssdm name="select_ln491_54"/></StgValue>
</operation>

<operation id="546" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:496 %trunc_ln491_27 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_55, i32 10, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln491_27"/></StgValue>
</operation>

<operation id="547" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:497 %tmp_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_55, i32 10

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="548" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:498 %tmp_250 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_55, i32 9

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="549" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:500 %icmp_ln491_32 = icmp_ne  i9 %trunc_ln491_84, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_32"/></StgValue>
</operation>

<operation id="550" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:502 %or_ln491_83 = or i1 %tmp_249, i1 %icmp_ln491_32

]]></Node>
<StgValue><ssdm name="or_ln491_83"/></StgValue>
</operation>

<operation id="551" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:503 %and_ln491_157 = and i1 %or_ln491_83, i1 %tmp_250

]]></Node>
<StgValue><ssdm name="and_ln491_157"/></StgValue>
</operation>

<operation id="552" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="1">
<![CDATA[
entry_ifconv:504 %zext_ln491_27 = zext i1 %and_ln491_157

]]></Node>
<StgValue><ssdm name="zext_ln491_27"/></StgValue>
</operation>

<operation id="553" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:505 %add_ln491_56 = add i8 %trunc_ln491_27, i8 %zext_ln491_27

]]></Node>
<StgValue><ssdm name="add_ln491_56"/></StgValue>
</operation>

<operation id="554" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:506 %tmp_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_56, i32 7

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="555" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:507 %xor_ln491_139 = xor i1 %tmp_252, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_139"/></StgValue>
</operation>

<operation id="556" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:508 %xor_ln491_170 = xor i1 %tmp_251, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_170"/></StgValue>
</operation>

<operation id="557" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:509 %or_ln491_119 = or i1 %tmp_252, i1 %xor_ln491_170

]]></Node>
<StgValue><ssdm name="or_ln491_119"/></StgValue>
</operation>

<operation id="558" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:510 %and_ln491_158 = and i1 %tmp_248, i1 %xor_ln491_139

]]></Node>
<StgValue><ssdm name="and_ln491_158"/></StgValue>
</operation>

<operation id="559" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:511 %and_ln491_159 = and i1 %and_ln491_158, i1 %tmp_251

]]></Node>
<StgValue><ssdm name="and_ln491_159"/></StgValue>
</operation>

<operation id="560" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:512 %xor_ln491_171 = xor i1 %tmp_248, i1 %or_ln491_119

]]></Node>
<StgValue><ssdm name="xor_ln491_171"/></StgValue>
</operation>

<operation id="561" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:513 %xor_ln491_141 = xor i1 %xor_ln491_171, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_141"/></StgValue>
</operation>

<operation id="562" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:514 %or_ln491_84 = or i1 %tmp_252, i1 %xor_ln491_141

]]></Node>
<StgValue><ssdm name="or_ln491_84"/></StgValue>
</operation>

<operation id="563" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:515 %xor_ln491_142 = xor i1 %tmp_248, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_142"/></StgValue>
</operation>

<operation id="564" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:516 %and_ln491_160 = and i1 %or_ln491_84, i1 %xor_ln491_142

]]></Node>
<StgValue><ssdm name="and_ln491_160"/></StgValue>
</operation>

<operation id="565" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:517 %and_ln491_161 = and i1 %tmp_252, i1 %tmp_248

]]></Node>
<StgValue><ssdm name="and_ln491_161"/></StgValue>
</operation>

<operation id="566" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:518 %or_ln491_120 = or i1 %and_ln491_159, i1 %and_ln491_161

]]></Node>
<StgValue><ssdm name="or_ln491_120"/></StgValue>
</operation>

<operation id="567" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:519 %xor_ln491_182 = xor i1 %or_ln491_120, i1 %tmp_248

]]></Node>
<StgValue><ssdm name="xor_ln491_182"/></StgValue>
</operation>

<operation id="568" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:520 %select_ln491_55 = select i1 %and_ln491_160, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_55"/></StgValue>
</operation>

<operation id="569" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:521 %or_ln491_85 = or i1 %and_ln491_160, i1 %xor_ln491_182

]]></Node>
<StgValue><ssdm name="or_ln491_85"/></StgValue>
</operation>

<operation id="570" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:522 %select_ln491_56 = select i1 %or_ln491_85, i8 %select_ln491_55, i8 %add_ln491_56

]]></Node>
<StgValue><ssdm name="select_ln491_56"/></StgValue>
</operation>

<operation id="571" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:536 %trunc_ln491_28 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_57, i32 10, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln491_28"/></StgValue>
</operation>

<operation id="572" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:537 %tmp_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_57, i32 10

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="573" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:538 %tmp_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_57, i32 9

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="574" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:540 %icmp_ln491_33 = icmp_ne  i9 %trunc_ln491_86, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_33"/></StgValue>
</operation>

<operation id="575" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:542 %or_ln491_86 = or i1 %tmp_255, i1 %icmp_ln491_33

]]></Node>
<StgValue><ssdm name="or_ln491_86"/></StgValue>
</operation>

<operation id="576" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:543 %and_ln491_162 = and i1 %or_ln491_86, i1 %tmp_256

]]></Node>
<StgValue><ssdm name="and_ln491_162"/></StgValue>
</operation>

<operation id="577" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="1">
<![CDATA[
entry_ifconv:544 %zext_ln491_28 = zext i1 %and_ln491_162

]]></Node>
<StgValue><ssdm name="zext_ln491_28"/></StgValue>
</operation>

<operation id="578" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:545 %add_ln491_58 = add i8 %trunc_ln491_28, i8 %zext_ln491_28

]]></Node>
<StgValue><ssdm name="add_ln491_58"/></StgValue>
</operation>

<operation id="579" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:546 %tmp_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_58, i32 7

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="580" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:547 %xor_ln491_144 = xor i1 %tmp_258, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_144"/></StgValue>
</operation>

<operation id="581" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:548 %xor_ln491_173 = xor i1 %tmp_257, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_173"/></StgValue>
</operation>

<operation id="582" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:549 %or_ln491_121 = or i1 %tmp_258, i1 %xor_ln491_173

]]></Node>
<StgValue><ssdm name="or_ln491_121"/></StgValue>
</operation>

<operation id="583" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:550 %and_ln491_163 = and i1 %tmp_254, i1 %xor_ln491_144

]]></Node>
<StgValue><ssdm name="and_ln491_163"/></StgValue>
</operation>

<operation id="584" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:551 %and_ln491_164 = and i1 %and_ln491_163, i1 %tmp_257

]]></Node>
<StgValue><ssdm name="and_ln491_164"/></StgValue>
</operation>

<operation id="585" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:552 %xor_ln491_174 = xor i1 %tmp_254, i1 %or_ln491_121

]]></Node>
<StgValue><ssdm name="xor_ln491_174"/></StgValue>
</operation>

<operation id="586" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:553 %xor_ln491_146 = xor i1 %xor_ln491_174, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_146"/></StgValue>
</operation>

<operation id="587" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:554 %or_ln491_87 = or i1 %tmp_258, i1 %xor_ln491_146

]]></Node>
<StgValue><ssdm name="or_ln491_87"/></StgValue>
</operation>

<operation id="588" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:555 %xor_ln491_147 = xor i1 %tmp_254, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_147"/></StgValue>
</operation>

<operation id="589" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:556 %and_ln491_165 = and i1 %or_ln491_87, i1 %xor_ln491_147

]]></Node>
<StgValue><ssdm name="and_ln491_165"/></StgValue>
</operation>

<operation id="590" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:557 %and_ln491_166 = and i1 %tmp_258, i1 %tmp_254

]]></Node>
<StgValue><ssdm name="and_ln491_166"/></StgValue>
</operation>

<operation id="591" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:558 %or_ln491_122 = or i1 %and_ln491_164, i1 %and_ln491_166

]]></Node>
<StgValue><ssdm name="or_ln491_122"/></StgValue>
</operation>

<operation id="592" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:559 %xor_ln491_183 = xor i1 %or_ln491_122, i1 %tmp_254

]]></Node>
<StgValue><ssdm name="xor_ln491_183"/></StgValue>
</operation>

<operation id="593" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:560 %select_ln491_57 = select i1 %and_ln491_165, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_57"/></StgValue>
</operation>

<operation id="594" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:561 %or_ln491_88 = or i1 %and_ln491_165, i1 %xor_ln491_183

]]></Node>
<StgValue><ssdm name="or_ln491_88"/></StgValue>
</operation>

<operation id="595" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:562 %select_ln491_58 = select i1 %or_ln491_88, i8 %select_ln491_57, i8 %add_ln491_58

]]></Node>
<StgValue><ssdm name="select_ln491_58"/></StgValue>
</operation>

<operation id="596" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:576 %trunc_ln491_29 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_59, i32 10, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln491_29"/></StgValue>
</operation>

<operation id="597" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:577 %tmp_261 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_59, i32 10

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="598" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:578 %tmp_262 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_59, i32 9

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="599" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:580 %icmp_ln491_34 = icmp_ne  i9 %trunc_ln491_88, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_34"/></StgValue>
</operation>

<operation id="600" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:582 %or_ln491_89 = or i1 %tmp_261, i1 %icmp_ln491_34

]]></Node>
<StgValue><ssdm name="or_ln491_89"/></StgValue>
</operation>

<operation id="601" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:583 %and_ln491_167 = and i1 %or_ln491_89, i1 %tmp_262

]]></Node>
<StgValue><ssdm name="and_ln491_167"/></StgValue>
</operation>

<operation id="602" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="1">
<![CDATA[
entry_ifconv:584 %zext_ln491_29 = zext i1 %and_ln491_167

]]></Node>
<StgValue><ssdm name="zext_ln491_29"/></StgValue>
</operation>

<operation id="603" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:585 %add_ln491_60 = add i8 %trunc_ln491_29, i8 %zext_ln491_29

]]></Node>
<StgValue><ssdm name="add_ln491_60"/></StgValue>
</operation>

<operation id="604" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:586 %tmp_264 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_60, i32 7

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="605" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:587 %xor_ln491_149 = xor i1 %tmp_264, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_149"/></StgValue>
</operation>

<operation id="606" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:588 %xor_ln491_176 = xor i1 %tmp_263, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_176"/></StgValue>
</operation>

<operation id="607" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:589 %or_ln491_123 = or i1 %tmp_264, i1 %xor_ln491_176

]]></Node>
<StgValue><ssdm name="or_ln491_123"/></StgValue>
</operation>

<operation id="608" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:590 %and_ln491_168 = and i1 %tmp_260, i1 %xor_ln491_149

]]></Node>
<StgValue><ssdm name="and_ln491_168"/></StgValue>
</operation>

<operation id="609" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:591 %and_ln491_169 = and i1 %and_ln491_168, i1 %tmp_263

]]></Node>
<StgValue><ssdm name="and_ln491_169"/></StgValue>
</operation>

<operation id="610" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:592 %xor_ln491_177 = xor i1 %tmp_260, i1 %or_ln491_123

]]></Node>
<StgValue><ssdm name="xor_ln491_177"/></StgValue>
</operation>

<operation id="611" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:593 %xor_ln491_151 = xor i1 %xor_ln491_177, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_151"/></StgValue>
</operation>

<operation id="612" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:594 %or_ln491_90 = or i1 %tmp_264, i1 %xor_ln491_151

]]></Node>
<StgValue><ssdm name="or_ln491_90"/></StgValue>
</operation>

<operation id="613" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:595 %xor_ln491_152 = xor i1 %tmp_260, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_152"/></StgValue>
</operation>

<operation id="614" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:596 %and_ln491_170 = and i1 %or_ln491_90, i1 %xor_ln491_152

]]></Node>
<StgValue><ssdm name="and_ln491_170"/></StgValue>
</operation>

<operation id="615" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:597 %and_ln491_171 = and i1 %tmp_264, i1 %tmp_260

]]></Node>
<StgValue><ssdm name="and_ln491_171"/></StgValue>
</operation>

<operation id="616" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:598 %or_ln491_124 = or i1 %and_ln491_169, i1 %and_ln491_171

]]></Node>
<StgValue><ssdm name="or_ln491_124"/></StgValue>
</operation>

<operation id="617" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:599 %xor_ln491_184 = xor i1 %or_ln491_124, i1 %tmp_260

]]></Node>
<StgValue><ssdm name="xor_ln491_184"/></StgValue>
</operation>

<operation id="618" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:600 %select_ln491_59 = select i1 %and_ln491_170, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_59"/></StgValue>
</operation>

<operation id="619" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:601 %or_ln491_91 = or i1 %and_ln491_170, i1 %xor_ln491_184

]]></Node>
<StgValue><ssdm name="or_ln491_91"/></StgValue>
</operation>

<operation id="620" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:602 %select_ln491_60 = select i1 %or_ln491_91, i8 %select_ln491_59, i8 %add_ln491_60

]]></Node>
<StgValue><ssdm name="select_ln491_60"/></StgValue>
</operation>

<operation id="621" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:616 %trunc_ln491_30 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_61, i32 10, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln491_30"/></StgValue>
</operation>

<operation id="622" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:617 %tmp_267 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_61, i32 10

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="623" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:618 %tmp_268 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_61, i32 9

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="624" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:620 %icmp_ln491_35 = icmp_ne  i9 %trunc_ln491_90, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln491_35"/></StgValue>
</operation>

<operation id="625" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:622 %or_ln491_92 = or i1 %tmp_267, i1 %icmp_ln491_35

]]></Node>
<StgValue><ssdm name="or_ln491_92"/></StgValue>
</operation>

<operation id="626" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:623 %and_ln491_172 = and i1 %or_ln491_92, i1 %tmp_268

]]></Node>
<StgValue><ssdm name="and_ln491_172"/></StgValue>
</operation>

<operation id="627" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="1">
<![CDATA[
entry_ifconv:624 %zext_ln491_30 = zext i1 %and_ln491_172

]]></Node>
<StgValue><ssdm name="zext_ln491_30"/></StgValue>
</operation>

<operation id="628" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:625 %add_ln491_62 = add i8 %trunc_ln491_30, i8 %zext_ln491_30

]]></Node>
<StgValue><ssdm name="add_ln491_62"/></StgValue>
</operation>

<operation id="629" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:626 %tmp_270 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_62, i32 7

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="630" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:627 %xor_ln491_154 = xor i1 %tmp_270, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_154"/></StgValue>
</operation>

<operation id="631" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:628 %xor_ln491_179 = xor i1 %tmp_269, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_179"/></StgValue>
</operation>

<operation id="632" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:629 %or_ln491_125 = or i1 %tmp_270, i1 %xor_ln491_179

]]></Node>
<StgValue><ssdm name="or_ln491_125"/></StgValue>
</operation>

<operation id="633" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:630 %and_ln491_173 = and i1 %tmp_266, i1 %xor_ln491_154

]]></Node>
<StgValue><ssdm name="and_ln491_173"/></StgValue>
</operation>

<operation id="634" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:631 %and_ln491_174 = and i1 %and_ln491_173, i1 %tmp_269

]]></Node>
<StgValue><ssdm name="and_ln491_174"/></StgValue>
</operation>

<operation id="635" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:632 %xor_ln491_180 = xor i1 %tmp_266, i1 %or_ln491_125

]]></Node>
<StgValue><ssdm name="xor_ln491_180"/></StgValue>
</operation>

<operation id="636" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:633 %xor_ln491_156 = xor i1 %xor_ln491_180, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_156"/></StgValue>
</operation>

<operation id="637" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:634 %or_ln491_93 = or i1 %tmp_270, i1 %xor_ln491_156

]]></Node>
<StgValue><ssdm name="or_ln491_93"/></StgValue>
</operation>

<operation id="638" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:635 %xor_ln491_157 = xor i1 %tmp_266, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln491_157"/></StgValue>
</operation>

<operation id="639" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:636 %and_ln491_175 = and i1 %or_ln491_93, i1 %xor_ln491_157

]]></Node>
<StgValue><ssdm name="and_ln491_175"/></StgValue>
</operation>

<operation id="640" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:637 %and_ln491_176 = and i1 %tmp_270, i1 %tmp_266

]]></Node>
<StgValue><ssdm name="and_ln491_176"/></StgValue>
</operation>

<operation id="641" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:638 %or_ln491_126 = or i1 %and_ln491_174, i1 %and_ln491_176

]]></Node>
<StgValue><ssdm name="or_ln491_126"/></StgValue>
</operation>

<operation id="642" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:639 %xor_ln491_185 = xor i1 %or_ln491_126, i1 %tmp_266

]]></Node>
<StgValue><ssdm name="xor_ln491_185"/></StgValue>
</operation>

<operation id="643" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:640 %select_ln491_61 = select i1 %and_ln491_175, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln491_61"/></StgValue>
</operation>

<operation id="644" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:641 %or_ln491_94 = or i1 %and_ln491_175, i1 %xor_ln491_185

]]></Node>
<StgValue><ssdm name="or_ln491_94"/></StgValue>
</operation>

<operation id="645" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:642 %select_ln491_62 = select i1 %or_ln491_94, i8 %select_ln491_61, i8 %add_ln491_62

]]></Node>
<StgValue><ssdm name="select_ln491_62"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="646" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %layer18_out, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="647" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="480" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i480 %layer17_out, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="648" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="128" op_0_bw="128" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
entry_ifconv:643 %p_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %select_ln491_62, i8 %select_ln491_60, i8 %select_ln491_58, i8 %select_ln491_56, i8 %select_ln491_54, i8 %select_ln491_52, i8 %select_ln491_50, i8 %select_ln491_48, i8 %out_data_18, i8 %out_data_17, i8 %out_data_16, i8 %out_data_15, i8 %out_data_14, i8 %out_data_13, i8 %out_data_12, i8 %out_data

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="649" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry_ifconv:644 %write_ln494 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %layer18_out, i128 %p_s

]]></Node>
<StgValue><ssdm name="write_ln494"/></StgValue>
</operation>

<operation id="650" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0">
<![CDATA[
entry_ifconv:645 %ret_ln496 = ret

]]></Node>
<StgValue><ssdm name="ret_ln496"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
