{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573787582561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573787582567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 21:13:02 2019 " "Processing started: Thu Nov 14 21:13:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573787582567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787582567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P11 -c P11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off P11 -c P11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787582567 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573787583119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573787583119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisor-Behavioral " "Found design unit 1: Divisor-Behavioral" {  } { { "divisor.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/divisor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787593002 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Found entity 1: Divisor" {  } { { "divisor.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787593002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787593002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_generic-behavioral " "Found design unit 1: vga_generic-behavioral" {  } { { "vga_generic.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/vga_generic.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787593008 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_generic " "Found entity 1: vga_generic" {  } { { "vga_generic.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/vga_generic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787593008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787593008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mivga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mivga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mivga-behavioral " "Found design unit 1: mivga-behavioral" {  } { { "mivga.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/mivga.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787593015 ""} { "Info" "ISGN_ENTITY_NAME" "1 mivga " "Found entity 1: mivga" {  } { { "mivga.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/mivga.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787593015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787593015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-behavioral " "Found design unit 1: Controller-behavioral" {  } { { "Controller.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/Controller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787593021 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/Controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787593021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787593021 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1573787593087 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1573787593087 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1573787593087 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Controller " "Elaborating entity \"Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573787593091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor Divisor:R1 " "Elaborating entity \"Divisor\" for hierarchy \"Divisor:R1\"" {  } { { "Controller.vhd" "R1" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/Controller.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787593120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_generic vga_generic:VGA_G " "Elaborating entity \"vga_generic\" for hierarchy \"vga_generic:VGA_G\"" {  } { { "Controller.vhd" "VGA_G" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/Controller.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787593123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mivga mivga:VGA_D " "Elaborating entity \"mivga\" for hierarchy \"mivga:VGA_D\"" {  } { { "Controller.vhd" "VGA_D" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/Controller.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787593126 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "Controller.vhd" "Mod0" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/Controller.vhd" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573787593871 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1573787593871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "Controller.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/Controller.vhd" 83 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787593933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787593933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787593933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787593933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787593933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787593933 ""}  } { { "Controller.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/Controller.vhd" 83 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573787593933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25o " "Found entity 1: lpm_divide_25o" {  } { { "db/lpm_divide_25o.tdf" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/db/lpm_divide_25o.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787593998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787593998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787594029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787594029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/db/alt_u_div_ske.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787594130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787594130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787594221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787594221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787594290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787594290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/db/lpm_abs_8b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787594323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787594323 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1573787594648 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1573787594648 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1573787594648 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "31 " "Ignored 31 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "31 " "Ignored 31 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1573787594760 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1573787594760 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573787596039 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573787596958 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573787597236 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787597236 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1912 " "Implemented 1912 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573787597400 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573787597400 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1897 " "Implemented 1897 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573787597400 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573787597400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573787597442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 21:13:17 2019 " "Processing ended: Thu Nov 14 21:13:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573787597442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573787597442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573787597442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787597442 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1573787598878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573787598884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 21:13:18 2019 " "Processing started: Thu Nov 14 21:13:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573787598884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1573787598884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off P11 -c P11 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off P11 -c P11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1573787598884 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1573787599044 ""}
{ "Info" "0" "" "Project  = P11" {  } {  } 0 0 "Project  = P11" 0 0 "Fitter" 0 0 1573787599045 ""}
{ "Info" "0" "" "Revision = P11" {  } {  } 0 0 "Revision = P11" 0 0 "Fitter" 0 0 1573787599045 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1573787599167 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1573787599167 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "P11 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"P11\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1573787599185 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573787599233 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573787599234 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1573787599462 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1573787599471 ""}
{ "Error" "EFITCC_FITCC_TYPE_OF_ATOM_LOCATION_ASSIGNED_MISMATCH" "dipsw\[0\] PIN_C10 Register cell " "Can't assign node \"dipsw\[0\]\" to location PIN_C10 -- node is type Register cell" {  } { { "Controller.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/Controller.vhd" 71 0 0 } } { "d:/programas/quartus181/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/quartus181/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dipsw\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171011 "Can't assign node \"%1!s!\" to location %2!s! -- node is type %3!s!" 0 0 "Fitter" 0 -1 1573787599644 ""}
{ "Error" "EFITCC_FITCC_TYPE_OF_ATOM_LOCATION_ASSIGNED_MISMATCH" "dipsw\[1\] PIN_C11 Register cell " "Can't assign node \"dipsw\[1\]\" to location PIN_C11 -- node is type Register cell" {  } { { "Controller.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/Controller.vhd" 71 0 0 } } { "d:/programas/quartus181/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/quartus181/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dipsw\[1\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171011 "Can't assign node \"%1!s!\" to location %2!s! -- node is type %3!s!" 0 0 "Fitter" 0 -1 1573787599645 ""}
{ "Error" "EFITCC_FITCC_TYPE_OF_ATOM_LOCATION_ASSIGNED_MISMATCH" "dipsw\[2\] PIN_D12 Register cell " "Can't assign node \"dipsw\[2\]\" to location PIN_D12 -- node is type Register cell" {  } { { "Controller.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/Controller.vhd" 71 0 0 } } { "d:/programas/quartus181/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/quartus181/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dipsw\[2\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171011 "Can't assign node \"%1!s!\" to location %2!s! -- node is type %3!s!" 0 0 "Fitter" 0 -1 1573787599645 ""}
{ "Error" "EFITCC_FITCC_TYPE_OF_ATOM_LOCATION_ASSIGNED_MISMATCH" "dipsw\[3\] PIN_C12 Register cell " "Can't assign node \"dipsw\[3\]\" to location PIN_C12 -- node is type Register cell" {  } { { "Controller.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/Controller.vhd" 71 0 0 } } { "d:/programas/quartus181/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programas/quartus181/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dipsw\[3\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/VLSI/Practica_11/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171011 "Can't assign node \"%1!s!\" to location %2!s! -- node is type %3!s!" 0 0 "Fitter" 0 -1 1573787599646 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573787599649 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1573787600526 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 5 s 2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 5 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4959 " "Peak virtual memory: 4959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573787600742 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 14 21:13:20 2019 " "Processing ended: Thu Nov 14 21:13:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573787600742 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573787600742 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573787600742 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1573787600742 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1573787601433 ""}
