<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 530</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:14px;font-family:Times;color:#0860a8;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:8px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page530-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce530.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">15-24&#160;Vol. 3B</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MACHINE-CHECK&#160;ARCHITECTURE</p>
<p style="position:absolute;top:167px;left:68px;white-space:nowrap" class="ft07">For both&#160;the memory scrubbing and&#160;L3&#160;explicit writeback errors,&#160;the ADDRV&#160;and MISCV&#160;flags in the&#160;<br/>IA32_MCi_STATUS register&#160;are set to indicate&#160;that the&#160;offending physical address&#160;information is&#160;available from the&#160;<br/>IA32_MCi_MISC&#160;and the&#160;IA32_MCi_ADDR registers. For the&#160;memory scrubbing and&#160;L3&#160;explicit&#160;writeback errors,&#160;<br/>the address&#160;mode&#160;in the IA32_MCi_MISC register&#160;should be&#160;set as&#160;physical&#160;address mode&#160;(010b)&#160;and&#160;the&#160;address&#160;<br/>LSB information in the&#160;IA32_MCi_MISC register&#160;should indicate the&#160;lowest&#160;valid&#160;address bit in the address&#160;informa-<br/>tion provided&#160;from the&#160;IA32_MCi_ADDR register.&#160;<br/>MCE signal&#160;is broadcast to&#160;all&#160;logical&#160;processors as&#160;outlin<a href="o_fe12b1e2a880e0ce-536.html">ed in Section 15.10.4.1</a>.&#160;If LMCE&#160;is&#160;supported&#160;and&#160;enabled,&#160;<br/>some errors (not limited to UCR errors)&#160;may be&#160;delivered&#160;to&#160;only a single&#160;logical processor.&#160;System software should&#160;<br/>consult IA32_MCG_STATUS.LMCE_S&#160;to determine if the&#160;MCE&#160;signaled&#160;is only to&#160;this logical processor.&#160;<br/>IA32_MCi_STATUS banks can be shared&#160;by&#160;logical processors within a core or within the same package. So several&#160;<br/>logical&#160;processors&#160;may find&#160;an SRAO&#160;error in the shared&#160;IA32_MCi_STATUS bank&#160;but other&#160;processors&#160;do not&#160;find&#160;<br/>it&#160;in any&#160;of&#160;the IA32_MCi_STA<a href="o_fe12b1e2a880e0ce-530.html">TUS banks. Table&#160;15-17&#160;shows&#160;</a>the RIPV&#160;and EIPV flag indication&#160;in&#160;the&#160;<br/>IA32_MCG_STATUS register&#160;for&#160;the memory scrubbing and&#160;L3&#160;explicit&#160;writeback errors&#160;on both&#160;the reporting and&#160;<br/>non-reporting logical&#160;processors.&#160;</p>
<p style="position:absolute;top:553px;left:68px;white-space:nowrap" class="ft03">15.9.3.2 &#160;&#160;Architecturally Defined SRAR Errors</p>
<p style="position:absolute;top:580px;left:68px;white-space:nowrap" class="ft02">The&#160;following&#160;two SRAR&#160;errors&#160;are architecturally defined.&#160;</p>
<p style="position:absolute;top:602px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:603px;left:93px;white-space:nowrap" class="ft02">UCR Errors&#160;detected on data load;&#160;and</p>
<p style="position:absolute;top:624px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:625px;left:93px;white-space:nowrap" class="ft02">UCR Errors&#160;detected on instruction fetch.</p>
<p style="position:absolute;top:648px;left:68px;white-space:nowrap" class="ft07">The&#160;MCA error code&#160;encodings for these&#160;two architecturally-defined&#160;UCR errors&#160;corresponds&#160;to sub-classes of&#160;<br/>compound&#160;MCA&#160;error&#160;codes&#160;(see&#160;<a href="o_fe12b1e2a880e0ce-526.html">Table&#160;15-9).</a>&#160;Their values&#160;and&#160;compound&#160;encoding&#160;format are&#160;given in<a href="o_fe12b1e2a880e0ce-530.html">&#160;Table&#160;<br/>15-18</a>.&#160;</p>
<p style="position:absolute;top:110px;left:70px;white-space:nowrap" class="ft01">NOTES:</p>
<p style="position:absolute;top:129px;left:69px;white-space:nowrap" class="ft02">1. When signaled as MCE, EN=1&#160;and S=1. If&#160;error&#160;was signaled&#160;via CMC,&#160;then&#160;EN=x, and&#160;S=0.</p>
<p style="position:absolute;top:424px;left:238px;white-space:nowrap" class="ft05">Table&#160;15-17.&#160;&#160;IA32_MCG_STATUS&#160;Flag&#160;Indication for&#160;SRAO&#160;Errors</p>
<p style="position:absolute;top:446px;left:74px;white-space:nowrap" class="ft02">SRAO&#160;Type</p>
<p style="position:absolute;top:446px;left:269px;white-space:nowrap" class="ft02">Reporting Logical Processors</p>
<p style="position:absolute;top:446px;left:550px;white-space:nowrap" class="ft02">Non-reporting Logical Processors</p>
<p style="position:absolute;top:468px;left:269px;white-space:nowrap" class="ft02">RIPV</p>
<p style="position:absolute;top:468px;left:409px;white-space:nowrap" class="ft02">EIPV</p>
<p style="position:absolute;top:468px;left:550px;white-space:nowrap" class="ft02">RIPV</p>
<p style="position:absolute;top:468px;left:690px;white-space:nowrap" class="ft02">EIPV</p>
<p style="position:absolute;top:491px;left:74px;white-space:nowrap" class="ft02">Memory Scrubbing&#160;</p>
<p style="position:absolute;top:491px;left:269px;white-space:nowrap" class="ft02">1</p>
<p style="position:absolute;top:491px;left:409px;white-space:nowrap" class="ft02">0</p>
<p style="position:absolute;top:491px;left:550px;white-space:nowrap" class="ft02">1</p>
<p style="position:absolute;top:491px;left:690px;white-space:nowrap" class="ft02">0</p>
<p style="position:absolute;top:513px;left:74px;white-space:nowrap" class="ft02">L3&#160;Explicit&#160;Writeback&#160;</p>
<p style="position:absolute;top:513px;left:269px;white-space:nowrap" class="ft02">1</p>
<p style="position:absolute;top:513px;left:409px;white-space:nowrap" class="ft02">0</p>
<p style="position:absolute;top:513px;left:550px;white-space:nowrap" class="ft02">1</p>
<p style="position:absolute;top:513px;left:690px;white-space:nowrap" class="ft02">0</p>
<p style="position:absolute;top:711px;left:229px;white-space:nowrap" class="ft05">Table 15-18. &#160;MCA Compound&#160;Error&#160;Code&#160;Encoding&#160;for SRAR&#160;Errors</p>
<p style="position:absolute;top:733px;left:74px;white-space:nowrap" class="ft02">Type</p>
<p style="position:absolute;top:733px;left:210px;white-space:nowrap" class="ft02">MCACOD Value&#160;MCA&#160;Error&#160;Code Encoding</p>
<p style="position:absolute;top:730px;left:466px;white-space:nowrap" class="ft06">1</p>
<p style="position:absolute;top:974px;left:70px;white-space:nowrap" class="ft01">NOTES:</p>
<p style="position:absolute;top:993px;left:69px;white-space:nowrap" class="ft02">1. Note&#160;that&#160;for both of&#160;these errors&#160;the correction report filtering (F) bit (bit 12) of&#160;the&#160;MCA&#160;error&#160;must&#160;be&#160;ignored.</p>
<p style="position:absolute;top:755px;left:74px;white-space:nowrap" class="ft02">Data&#160;Load</p>
<p style="position:absolute;top:755px;left:210px;white-space:nowrap" class="ft02">134H</p>
<p style="position:absolute;top:755px;left:315px;white-space:nowrap" class="ft09">0000_0001_0011_0100<br/>000F 0001 RRRR TTLL (Cache&#160;Hierarchy Error), where<br/>Request subfield RRRR = 0011B&#160;(Data&#160;Load)<br/>Transaction Type subfield TT= 01B (Data)<br/>Level&#160;subfield&#160;LL&#160;=&#160;00B&#160;(Level&#160;0)</p>
<p style="position:absolute;top:862px;left:74px;white-space:nowrap" class="ft02">Instruction&#160;Fetch</p>
<p style="position:absolute;top:862px;left:210px;white-space:nowrap" class="ft02">150H</p>
<p style="position:absolute;top:862px;left:314px;white-space:nowrap" class="ft010">0000_0001_0101_0000<br/>000F 0001 RRRR TTLL (Cache&#160;Hierarchy Error), where<br/>Request subfield&#160;RRRR = 0101B&#160;(Instruction&#160;Fetch)<br/>Transaction Type subfield&#160;TT= 00B&#160;(Instruction)<br/>Level&#160;subfield&#160;LL&#160;=&#160;00B&#160;(Level&#160;0)</p>
</div>
</body>
</html>
