

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Tue Feb 01 10:52:17 2022

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og9 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.32
    14                           ; Generated 02/02/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _SSPBUF	set	4041
    49  0000                     _SSPCON1	set	4038
    50  0000                     _SSPSTAT	set	4039
    51  0000                     _BF	set	32312
    52  0000                     _LATA5	set	31821
    53  0000                     _TRISA5	set	31893
    54  0000                     _TRISB1	set	31897
    55  0000                     _TRISC7	set	31911
    56                           
    57                           ; #config settings
    58                           
    59                           	psect	cinit
    60  007F94                     __pcinit:
    61                           	callstack 0
    62  007F94                     start_initialization:
    63                           	callstack 0
    64  007F94                     __initialization:
    65                           	callstack 0
    66  007F94                     end_of_initialization:
    67                           	callstack 0
    68  007F94                     __end_of__initialization:
    69                           	callstack 0
    70  007F94  0100               	movlb	0
    71  007F96  EFCD  F03F         	goto	_main	;jump to C main() function
    72                           
    73                           	psect	cstackCOMRAM
    74  000001                     __pcstackCOMRAM:
    75                           	callstack 0
    76  000001                     ??_main:
    77                           
    78                           ; 1 bytes @ 0x0
    79  000001                     	ds	2
    80                           
    81 ;;
    82 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    83 ;;
    84 ;; *************** function _main *****************
    85 ;; Defined at:
    86 ;;		line 8 in file "PruebaSPI.c"
    87 ;; Parameters:    Size  Location     Type
    88 ;;		None
    89 ;; Auto vars:     Size  Location     Type
    90 ;;		None
    91 ;; Return value:  Size  Location     Type
    92 ;;                  1    wreg      void 
    93 ;; Registers used:
    94 ;;		wreg, status,2
    95 ;; Tracked objects:
    96 ;;		On entry : 0/0
    97 ;;		On exit  : 0/0
    98 ;;		Unchanged: 0/0
    99 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   100 ;;      Params:         0       0       0       0       0       0       0       0       0
   101 ;;      Locals:         0       0       0       0       0       0       0       0       0
   102 ;;      Temps:          2       0       0       0       0       0       0       0       0
   103 ;;      Totals:         2       0       0       0       0       0       0       0       0
   104 ;;Total ram usage:        2 bytes
   105 ;; This function calls:
   106 ;;		Nothing
   107 ;; This function is called by:
   108 ;;		Startup code after reset
   109 ;; This function uses a non-reentrant model
   110 ;;
   111                           
   112                           	psect	text0
   113  007F9A                     __ptext0:
   114                           	callstack 0
   115  007F9A                     _main:
   116                           	callstack 31
   117                           
   118                           ;PruebaSPI.c: 9: TRISC7=0;
   119                           
   120                           ;incstack = 0
   121  007F9A  9E94               	bcf	3988,7,c	;volatile
   122                           
   123                           ;PruebaSPI.c: 10: TRISB1=0;
   124  007F9C  9293               	bcf	3987,1,c	;volatile
   125                           
   126                           ;PruebaSPI.c: 11: TRISA5=0;
   127  007F9E  9A92               	bcf	3986,5,c	;volatile
   128                           
   129                           ;PruebaSPI.c: 12: LATA5=1;
   130  007FA0  8A89               	bsf	3977,5,c	;volatile
   131                           
   132                           ;PruebaSPI.c: 13: SSPSTAT=0b01000000;
   133  007FA2  0E40               	movlw	64
   134  007FA4  6EC7               	movwf	199,c	;volatile
   135                           
   136                           ;PruebaSPI.c: 14: SSPCON1=0b00100000;
   137  007FA6  0E20               	movlw	32
   138  007FA8  6EC6               	movwf	198,c	;volatile
   139                           
   140                           ;PruebaSPI.c: 15: _delay((unsigned long)((10)*(1000000/4000.0)));
   141  007FAA  0E04               	movlw	4
   142  007FAC  6E01               	movwf	??_main^0,c
   143  007FAE  0E3E               	movlw	62
   144  007FB0                     u57:
   145  007FB0  2EE8               	decfsz	wreg,f,c
   146  007FB2  D7FE               	bra	u57
   147  007FB4  2E01               	decfsz	??_main^0,f,c
   148  007FB6  D7FC               	bra	u57
   149                           
   150                           ;PruebaSPI.c: 16: LATA5=0;
   151  007FB8  9A89               	bcf	3977,5,c	;volatile
   152                           
   153                           ;PruebaSPI.c: 17: SSPBUF=0b00000110;
   154  007FBA  0E06               	movlw	6
   155  007FBC  6EC9               	movwf	201,c	;volatile
   156  007FBE                     l23:
   157  007FBE  A0C7               	btfss	4039,0,c	;volatile
   158  007FC0  D7FE               	goto	l23
   159                           
   160                           ;PruebaSPI.c: 19: LATA5=1;
   161  007FC2  8A89               	bsf	3977,5,c	;volatile
   162                           
   163                           ;PruebaSPI.c: 20: _delay((unsigned long)((4)*(1000000/4000.0)));
   164  007FC4  0EC8               	movlw	200
   165  007FC6                     u67:
   166  007FC6  D000               	nop2	
   167  007FC8  2EE8               	decfsz	wreg,f,c
   168  007FCA  D7FD               	bra	u67
   169  007FCC                     l798:
   170                           
   171                           ;PruebaSPI.c: 22: LATA5=0;
   172  007FCC  9A89               	bcf	3977,5,c	;volatile
   173                           
   174                           ;PruebaSPI.c: 23: SSPBUF=0b00000010;
   175  007FCE  0E02               	movlw	2
   176  007FD0  6EC9               	movwf	201,c	;volatile
   177  007FD2                     l27:
   178  007FD2  A0C7               	btfss	4039,0,c	;volatile
   179  007FD4  D7FE               	goto	l27
   180                           
   181                           ;PruebaSPI.c: 25: SSPBUF=0x1;
   182  007FD6  0E01               	movlw	1
   183  007FD8  6EC9               	movwf	201,c	;volatile
   184  007FDA                     l30:
   185  007FDA  A0C7               	btfss	4039,0,c	;volatile
   186  007FDC  D7FE               	goto	l30
   187                           
   188                           ;PruebaSPI.c: 27: SSPBUF=0xAA;
   189  007FDE  0EAA               	movlw	170
   190  007FE0  6EC9               	movwf	201,c	;volatile
   191  007FE2                     l33:
   192  007FE2  A0C7               	btfss	4039,0,c	;volatile
   193  007FE4  D7FE               	goto	l33
   194                           
   195                           ;PruebaSPI.c: 29: LATA5=1;
   196  007FE6  8A89               	bsf	3977,5,c	;volatile
   197                           
   198                           ;PruebaSPI.c: 30: _delay((unsigned long)((1000)*(1000000/4000.0)));
   199  007FE8  0E02               	movlw	2
   200  007FEA  6E02               	movwf	(??_main+1)^0,c
   201  007FEC  0E45               	movlw	69
   202  007FEE  6E01               	movwf	??_main^0,c
   203  007FF0  0EAA               	movlw	170
   204  007FF2                     u77:
   205  007FF2  2EE8               	decfsz	wreg,f,c
   206  007FF4  D7FE               	bra	u77
   207  007FF6  2E01               	decfsz	??_main^0,f,c
   208  007FF8  D7FC               	bra	u77
   209  007FFA  2E02               	decfsz	(??_main+1)^0,f,c
   210  007FFC  D7FA               	bra	u77
   211  007FFE  D7E6               	goto	l798
   212  008000                     __end_of_main:
   213                           	callstack 0
   214  0000                     
   215                           	psect	rparam
   216  0000                     
   217                           	psect	idloc
   218                           
   219                           ;Config register IDLOC0 @ 0x200000
   220                           ;	unspecified, using default values
   221  200000                     	org	2097152
   222  200000  FF                 	db	255
   223                           
   224                           ;Config register IDLOC1 @ 0x200001
   225                           ;	unspecified, using default values
   226  200001                     	org	2097153
   227  200001  FF                 	db	255
   228                           
   229                           ;Config register IDLOC2 @ 0x200002
   230                           ;	unspecified, using default values
   231  200002                     	org	2097154
   232  200002  FF                 	db	255
   233                           
   234                           ;Config register IDLOC3 @ 0x200003
   235                           ;	unspecified, using default values
   236  200003                     	org	2097155
   237  200003  FF                 	db	255
   238                           
   239                           ;Config register IDLOC4 @ 0x200004
   240                           ;	unspecified, using default values
   241  200004                     	org	2097156
   242  200004  FF                 	db	255
   243                           
   244                           ;Config register IDLOC5 @ 0x200005
   245                           ;	unspecified, using default values
   246  200005                     	org	2097157
   247  200005  FF                 	db	255
   248                           
   249                           ;Config register IDLOC6 @ 0x200006
   250                           ;	unspecified, using default values
   251  200006                     	org	2097158
   252  200006  FF                 	db	255
   253                           
   254                           ;Config register IDLOC7 @ 0x200007
   255                           ;	unspecified, using default values
   256  200007                     	org	2097159
   257  200007  FF                 	db	255
   258                           
   259                           	psect	config
   260                           
   261                           ;Config register CONFIG1L @ 0x300000
   262                           ;	unspecified, using default values
   263                           ;	PLL Prescaler Selection bits
   264                           ;	PLLDIV = 0x0, unprogrammed default
   265                           ;	System Clock Postscaler Selection bits
   266                           ;	CPUDIV = 0x0, unprogrammed default
   267                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   268                           ;	USBDIV = 0x0, unprogrammed default
   269  300000                     	org	3145728
   270  300000  00                 	db	0
   271                           
   272                           ;Config register CONFIG1H @ 0x300001
   273                           ;	Oscillator Selection bits
   274                           ;	FOSC = INTOSC_EC, Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)
   275                           ;	Fail-Safe Clock Monitor Enable bit
   276                           ;	FCMEN = 0x0, unprogrammed default
   277                           ;	Internal/External Oscillator Switchover bit
   278                           ;	IESO = 0x0, unprogrammed default
   279  300001                     	org	3145729
   280  300001  09                 	db	9
   281                           
   282                           ;Config register CONFIG2L @ 0x300002
   283                           ;	unspecified, using default values
   284                           ;	Power-up Timer Enable bit
   285                           ;	PWRT = 0x1, unprogrammed default
   286                           ;	Brown-out Reset Enable bits
   287                           ;	BOR = 0x3, unprogrammed default
   288                           ;	Brown-out Reset Voltage bits
   289                           ;	BORV = 0x3, unprogrammed default
   290                           ;	USB Voltage Regulator Enable bit
   291                           ;	VREGEN = 0x0, unprogrammed default
   292  300002                     	org	3145730
   293  300002  1F                 	db	31
   294                           
   295                           ;Config register CONFIG2H @ 0x300003
   296                           ;	Watchdog Timer Enable bit
   297                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   298                           ;	Watchdog Timer Postscale Select bits
   299                           ;	WDTPS = 0xF, unprogrammed default
   300  300003                     	org	3145731
   301  300003  1E                 	db	30
   302                           
   303                           ; Padding undefined space
   304  300004                     	org	3145732
   305  300004  FF                 	db	255
   306                           
   307                           ;Config register CONFIG3H @ 0x300005
   308                           ;	CCP2 MUX bit
   309                           ;	CCP2MX = 0x1, unprogrammed default
   310                           ;	PORTB A/D Enable bit
   311                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   312                           ;	Low-Power Timer 1 Oscillator Enable bit
   313                           ;	LPT1OSC = 0x0, unprogrammed default
   314                           ;	MCLR Pin Enable bit
   315                           ;	MCLRE = 0x1, unprogrammed default
   316  300005                     	org	3145733
   317  300005  81                 	db	129
   318                           
   319                           ;Config register CONFIG4L @ 0x300006
   320                           ;	unspecified, using default values
   321                           ;	Stack Full/Underflow Reset Enable bit
   322                           ;	STVREN = 0x1, unprogrammed default
   323                           ;	Single-Supply ICSP Enable bit
   324                           ;	LVP = 0x1, unprogrammed default
   325                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   326                           ;	ICPRT = 0x0, unprogrammed default
   327                           ;	Extended Instruction Set Enable bit
   328                           ;	XINST = 0x0, unprogrammed default
   329                           ;	Background Debugger Enable bit
   330                           ;	DEBUG = 0x1, unprogrammed default
   331  300006                     	org	3145734
   332  300006  85                 	db	133
   333                           
   334                           ; Padding undefined space
   335  300007                     	org	3145735
   336  300007  FF                 	db	255
   337                           
   338                           ;Config register CONFIG5L @ 0x300008
   339                           ;	unspecified, using default values
   340                           ;	Code Protection bit
   341                           ;	CP0 = 0x1, unprogrammed default
   342                           ;	Code Protection bit
   343                           ;	CP1 = 0x1, unprogrammed default
   344                           ;	Code Protection bit
   345                           ;	CP2 = 0x1, unprogrammed default
   346                           ;	Code Protection bit
   347                           ;	CP3 = 0x1, unprogrammed default
   348  300008                     	org	3145736
   349  300008  0F                 	db	15
   350                           
   351                           ;Config register CONFIG5H @ 0x300009
   352                           ;	unspecified, using default values
   353                           ;	Boot Block Code Protection bit
   354                           ;	CPB = 0x1, unprogrammed default
   355                           ;	Data EEPROM Code Protection bit
   356                           ;	CPD = 0x1, unprogrammed default
   357  300009                     	org	3145737
   358  300009  C0                 	db	192
   359                           
   360                           ;Config register CONFIG6L @ 0x30000A
   361                           ;	unspecified, using default values
   362                           ;	Write Protection bit
   363                           ;	WRT0 = 0x1, unprogrammed default
   364                           ;	Write Protection bit
   365                           ;	WRT1 = 0x1, unprogrammed default
   366                           ;	Write Protection bit
   367                           ;	WRT2 = 0x1, unprogrammed default
   368                           ;	Write Protection bit
   369                           ;	WRT3 = 0x1, unprogrammed default
   370  30000A                     	org	3145738
   371  30000A  0F                 	db	15
   372                           
   373                           ;Config register CONFIG6H @ 0x30000B
   374                           ;	unspecified, using default values
   375                           ;	Configuration Register Write Protection bit
   376                           ;	WRTC = 0x1, unprogrammed default
   377                           ;	Boot Block Write Protection bit
   378                           ;	WRTB = 0x1, unprogrammed default
   379                           ;	Data EEPROM Write Protection bit
   380                           ;	WRTD = 0x1, unprogrammed default
   381  30000B                     	org	3145739
   382  30000B  E0                 	db	224
   383                           
   384                           ;Config register CONFIG7L @ 0x30000C
   385                           ;	unspecified, using default values
   386                           ;	Table Read Protection bit
   387                           ;	EBTR0 = 0x1, unprogrammed default
   388                           ;	Table Read Protection bit
   389                           ;	EBTR1 = 0x1, unprogrammed default
   390                           ;	Table Read Protection bit
   391                           ;	EBTR2 = 0x1, unprogrammed default
   392                           ;	Table Read Protection bit
   393                           ;	EBTR3 = 0x1, unprogrammed default
   394  30000C                     	org	3145740
   395  30000C  0F                 	db	15
   396                           
   397                           ;Config register CONFIG7H @ 0x30000D
   398                           ;	unspecified, using default values
   399                           ;	Boot Block Table Read Protection bit
   400                           ;	EBTRB = 0x1, unprogrammed default
   401  30000D                     	org	3145741
   402  30000D  40                 	db	64
   403                           tosu	equ	0xFFF
   404                           tosh	equ	0xFFE
   405                           tosl	equ	0xFFD
   406                           stkptr	equ	0xFFC
   407                           pclatu	equ	0xFFB
   408                           pclath	equ	0xFFA
   409                           pcl	equ	0xFF9
   410                           tblptru	equ	0xFF8
   411                           tblptrh	equ	0xFF7
   412                           tblptrl	equ	0xFF6
   413                           tablat	equ	0xFF5
   414                           prodh	equ	0xFF4
   415                           prodl	equ	0xFF3
   416                           indf0	equ	0xFEF
   417                           postinc0	equ	0xFEE
   418                           postdec0	equ	0xFED
   419                           preinc0	equ	0xFEC
   420                           plusw0	equ	0xFEB
   421                           fsr0h	equ	0xFEA
   422                           fsr0l	equ	0xFE9
   423                           wreg	equ	0xFE8
   424                           indf1	equ	0xFE7
   425                           postinc1	equ	0xFE6
   426                           postdec1	equ	0xFE5
   427                           preinc1	equ	0xFE4
   428                           plusw1	equ	0xFE3
   429                           fsr1h	equ	0xFE2
   430                           fsr1l	equ	0xFE1
   431                           bsr	equ	0xFE0
   432                           indf2	equ	0xFDF
   433                           postinc2	equ	0xFDE
   434                           postdec2	equ	0xFDD
   435                           preinc2	equ	0xFDC
   436                           plusw2	equ	0xFDB
   437                           fsr2h	equ	0xFDA
   438                           fsr2l	equ	0xFD9
   439                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Tue Feb 01 10:52:17 2022

                     l30 7FDA                       _BF 007E38                       l23 7FBE  
                     l33 7FE2                       l27 7FD2                       u57 7FB0  
                     u67 7FC6                       u77 7FF2                      l798 7FCC  
                    wreg 000FE8                     _main 7F9A                     start 0000  
           ___param_bank 000000                    ?_main 0001                    _LATA5 007C4D  
        __initialization 7F94             __end_of_main 8000                   ??_main 0001  
          __activetblptr 000000                   _TRISB1 007C99                   _TRISA5 007C95  
                 _TRISC7 007CA7                   _SSPBUF 000FC9                   isa$std 000001  
             __accesstop 0060  __end_of__initialization 7F94            ___rparam_used 000001  
         __pcstackCOMRAM 0001                  _SSPCON1 000FC6                  _SSPSTAT 000FC7  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7F94  
                __ramtop 0800                  __ptext0 7F9A     end_of_initialization 7F94  
    start_initialization 7F94                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 0066                 isa$xinst 000000  
