
SPI.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000027f4  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000022  00800060  000027f4  00002868  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00002af0  00000000  00000000  0000288c  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00001148  00000000  00000000  0000537c  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000140  00000000  00000000  000064c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000170  00000000  00000000  00006604  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c49  00000000  00000000  00006774  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000eeb  00000000  00000000  000083bd  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dad  00000000  00000000  000092a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000160  00000000  00000000  0000a058  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000028d  00000000  00000000  0000a1b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007ce  00000000  00000000  0000a445  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  0000ac13  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e4 ef       	ldi	r30, 0xF4	; 244
      68:	f7 e2       	ldi	r31, 0x27	; 39
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a2 38       	cpi	r26, 0x82	; 130
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 90 12 	call	0x2520	; 0x2520 <main>
      7a:	0c 94 f8 13 	jmp	0x27f0	; 0x27f0 <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 41 03 	call	0x682	; 0x682 <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 c1 13 	jmp	0x2782	; 0x2782 <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	a9 e6       	ldi	r26, 0x69	; 105
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 dd 13 	jmp	0x27ba	; 0x27ba <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 cd 13 	jmp	0x279a	; 0x279a <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 e9 13 	jmp	0x27d2	; 0x27d2 <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 cd 13 	jmp	0x279a	; 0x279a <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 e9 13 	jmp	0x27d2	; 0x27d2 <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 c1 13 	jmp	0x2782	; 0x2782 <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	89 e6       	ldi	r24, 0x69	; 105
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 dd 13 	jmp	0x27ba	; 0x27ba <__epilogue_restores__>

00000622 <__gtsf2>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 cd 13 	jmp	0x279a	; 0x279a <__prologue_saves__+0x18>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	89 e0       	ldi	r24, 0x09	; 9
     640:	e8 2e       	mov	r14, r24
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     662:	89 85       	ldd	r24, Y+9	; 0x09
     664:	82 30       	cpi	r24, 0x02	; 2
     666:	40 f0       	brcs	.+16     	; 0x678 <__gtsf2+0x56>
     668:	89 89       	ldd	r24, Y+17	; 0x11
     66a:	82 30       	cpi	r24, 0x02	; 2
     66c:	28 f0       	brcs	.+10     	; 0x678 <__gtsf2+0x56>
     66e:	c7 01       	movw	r24, r14
     670:	b8 01       	movw	r22, r16
     672:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     676:	01 c0       	rjmp	.+2      	; 0x67a <__gtsf2+0x58>
     678:	8f ef       	ldi	r24, 0xFF	; 255
     67a:	68 96       	adiw	r28, 0x18	; 24
     67c:	e6 e0       	ldi	r30, 0x06	; 6
     67e:	0c 94 e9 13 	jmp	0x27d2	; 0x27d2 <__epilogue_restores__+0x18>

00000682 <__gesf2>:
     682:	a8 e1       	ldi	r26, 0x18	; 24
     684:	b0 e0       	ldi	r27, 0x00	; 0
     686:	e7 e4       	ldi	r30, 0x47	; 71
     688:	f3 e0       	ldi	r31, 0x03	; 3
     68a:	0c 94 cd 13 	jmp	0x279a	; 0x279a <__prologue_saves__+0x18>
     68e:	69 83       	std	Y+1, r22	; 0x01
     690:	7a 83       	std	Y+2, r23	; 0x02
     692:	8b 83       	std	Y+3, r24	; 0x03
     694:	9c 83       	std	Y+4, r25	; 0x04
     696:	2d 83       	std	Y+5, r18	; 0x05
     698:	3e 83       	std	Y+6, r19	; 0x06
     69a:	4f 83       	std	Y+7, r20	; 0x07
     69c:	58 87       	std	Y+8, r21	; 0x08
     69e:	89 e0       	ldi	r24, 0x09	; 9
     6a0:	e8 2e       	mov	r14, r24
     6a2:	f1 2c       	mov	r15, r1
     6a4:	ec 0e       	add	r14, r28
     6a6:	fd 1e       	adc	r15, r29
     6a8:	ce 01       	movw	r24, r28
     6aa:	01 96       	adiw	r24, 0x01	; 1
     6ac:	b7 01       	movw	r22, r14
     6ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6b2:	8e 01       	movw	r16, r28
     6b4:	0f 5e       	subi	r16, 0xEF	; 239
     6b6:	1f 4f       	sbci	r17, 0xFF	; 255
     6b8:	ce 01       	movw	r24, r28
     6ba:	05 96       	adiw	r24, 0x05	; 5
     6bc:	b8 01       	movw	r22, r16
     6be:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6c2:	89 85       	ldd	r24, Y+9	; 0x09
     6c4:	82 30       	cpi	r24, 0x02	; 2
     6c6:	40 f0       	brcs	.+16     	; 0x6d8 <__gesf2+0x56>
     6c8:	89 89       	ldd	r24, Y+17	; 0x11
     6ca:	82 30       	cpi	r24, 0x02	; 2
     6cc:	28 f0       	brcs	.+10     	; 0x6d8 <__gesf2+0x56>
     6ce:	c7 01       	movw	r24, r14
     6d0:	b8 01       	movw	r22, r16
     6d2:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     6d6:	01 c0       	rjmp	.+2      	; 0x6da <__gesf2+0x58>
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	68 96       	adiw	r28, 0x18	; 24
     6dc:	e6 e0       	ldi	r30, 0x06	; 6
     6de:	0c 94 e9 13 	jmp	0x27d2	; 0x27d2 <__epilogue_restores__+0x18>

000006e2 <__ltsf2>:
     6e2:	a8 e1       	ldi	r26, 0x18	; 24
     6e4:	b0 e0       	ldi	r27, 0x00	; 0
     6e6:	e7 e7       	ldi	r30, 0x77	; 119
     6e8:	f3 e0       	ldi	r31, 0x03	; 3
     6ea:	0c 94 cd 13 	jmp	0x279a	; 0x279a <__prologue_saves__+0x18>
     6ee:	69 83       	std	Y+1, r22	; 0x01
     6f0:	7a 83       	std	Y+2, r23	; 0x02
     6f2:	8b 83       	std	Y+3, r24	; 0x03
     6f4:	9c 83       	std	Y+4, r25	; 0x04
     6f6:	2d 83       	std	Y+5, r18	; 0x05
     6f8:	3e 83       	std	Y+6, r19	; 0x06
     6fa:	4f 83       	std	Y+7, r20	; 0x07
     6fc:	58 87       	std	Y+8, r21	; 0x08
     6fe:	89 e0       	ldi	r24, 0x09	; 9
     700:	e8 2e       	mov	r14, r24
     702:	f1 2c       	mov	r15, r1
     704:	ec 0e       	add	r14, r28
     706:	fd 1e       	adc	r15, r29
     708:	ce 01       	movw	r24, r28
     70a:	01 96       	adiw	r24, 0x01	; 1
     70c:	b7 01       	movw	r22, r14
     70e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     712:	8e 01       	movw	r16, r28
     714:	0f 5e       	subi	r16, 0xEF	; 239
     716:	1f 4f       	sbci	r17, 0xFF	; 255
     718:	ce 01       	movw	r24, r28
     71a:	05 96       	adiw	r24, 0x05	; 5
     71c:	b8 01       	movw	r22, r16
     71e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     722:	89 85       	ldd	r24, Y+9	; 0x09
     724:	82 30       	cpi	r24, 0x02	; 2
     726:	40 f0       	brcs	.+16     	; 0x738 <__ltsf2+0x56>
     728:	89 89       	ldd	r24, Y+17	; 0x11
     72a:	82 30       	cpi	r24, 0x02	; 2
     72c:	28 f0       	brcs	.+10     	; 0x738 <__ltsf2+0x56>
     72e:	c7 01       	movw	r24, r14
     730:	b8 01       	movw	r22, r16
     732:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     736:	01 c0       	rjmp	.+2      	; 0x73a <__ltsf2+0x58>
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	68 96       	adiw	r28, 0x18	; 24
     73c:	e6 e0       	ldi	r30, 0x06	; 6
     73e:	0c 94 e9 13 	jmp	0x27d2	; 0x27d2 <__epilogue_restores__+0x18>

00000742 <__fixsfsi>:
     742:	ac e0       	ldi	r26, 0x0C	; 12
     744:	b0 e0       	ldi	r27, 0x00	; 0
     746:	e7 ea       	ldi	r30, 0xA7	; 167
     748:	f3 e0       	ldi	r31, 0x03	; 3
     74a:	0c 94 d1 13 	jmp	0x27a2	; 0x27a2 <__prologue_saves__+0x20>
     74e:	69 83       	std	Y+1, r22	; 0x01
     750:	7a 83       	std	Y+2, r23	; 0x02
     752:	8b 83       	std	Y+3, r24	; 0x03
     754:	9c 83       	std	Y+4, r25	; 0x04
     756:	ce 01       	movw	r24, r28
     758:	01 96       	adiw	r24, 0x01	; 1
     75a:	be 01       	movw	r22, r28
     75c:	6b 5f       	subi	r22, 0xFB	; 251
     75e:	7f 4f       	sbci	r23, 0xFF	; 255
     760:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     764:	8d 81       	ldd	r24, Y+5	; 0x05
     766:	82 30       	cpi	r24, 0x02	; 2
     768:	61 f1       	breq	.+88     	; 0x7c2 <__fixsfsi+0x80>
     76a:	82 30       	cpi	r24, 0x02	; 2
     76c:	50 f1       	brcs	.+84     	; 0x7c2 <__fixsfsi+0x80>
     76e:	84 30       	cpi	r24, 0x04	; 4
     770:	21 f4       	brne	.+8      	; 0x77a <__fixsfsi+0x38>
     772:	8e 81       	ldd	r24, Y+6	; 0x06
     774:	88 23       	and	r24, r24
     776:	51 f1       	breq	.+84     	; 0x7cc <__fixsfsi+0x8a>
     778:	2e c0       	rjmp	.+92     	; 0x7d6 <__fixsfsi+0x94>
     77a:	2f 81       	ldd	r18, Y+7	; 0x07
     77c:	38 85       	ldd	r19, Y+8	; 0x08
     77e:	37 fd       	sbrc	r19, 7
     780:	20 c0       	rjmp	.+64     	; 0x7c2 <__fixsfsi+0x80>
     782:	6e 81       	ldd	r22, Y+6	; 0x06
     784:	2f 31       	cpi	r18, 0x1F	; 31
     786:	31 05       	cpc	r19, r1
     788:	1c f0       	brlt	.+6      	; 0x790 <__fixsfsi+0x4e>
     78a:	66 23       	and	r22, r22
     78c:	f9 f0       	breq	.+62     	; 0x7cc <__fixsfsi+0x8a>
     78e:	23 c0       	rjmp	.+70     	; 0x7d6 <__fixsfsi+0x94>
     790:	8e e1       	ldi	r24, 0x1E	; 30
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	82 1b       	sub	r24, r18
     796:	93 0b       	sbc	r25, r19
     798:	29 85       	ldd	r18, Y+9	; 0x09
     79a:	3a 85       	ldd	r19, Y+10	; 0x0a
     79c:	4b 85       	ldd	r20, Y+11	; 0x0b
     79e:	5c 85       	ldd	r21, Y+12	; 0x0c
     7a0:	04 c0       	rjmp	.+8      	; 0x7aa <__fixsfsi+0x68>
     7a2:	56 95       	lsr	r21
     7a4:	47 95       	ror	r20
     7a6:	37 95       	ror	r19
     7a8:	27 95       	ror	r18
     7aa:	8a 95       	dec	r24
     7ac:	d2 f7       	brpl	.-12     	; 0x7a2 <__fixsfsi+0x60>
     7ae:	66 23       	and	r22, r22
     7b0:	b1 f0       	breq	.+44     	; 0x7de <__fixsfsi+0x9c>
     7b2:	50 95       	com	r21
     7b4:	40 95       	com	r20
     7b6:	30 95       	com	r19
     7b8:	21 95       	neg	r18
     7ba:	3f 4f       	sbci	r19, 0xFF	; 255
     7bc:	4f 4f       	sbci	r20, 0xFF	; 255
     7be:	5f 4f       	sbci	r21, 0xFF	; 255
     7c0:	0e c0       	rjmp	.+28     	; 0x7de <__fixsfsi+0x9c>
     7c2:	20 e0       	ldi	r18, 0x00	; 0
     7c4:	30 e0       	ldi	r19, 0x00	; 0
     7c6:	40 e0       	ldi	r20, 0x00	; 0
     7c8:	50 e0       	ldi	r21, 0x00	; 0
     7ca:	09 c0       	rjmp	.+18     	; 0x7de <__fixsfsi+0x9c>
     7cc:	2f ef       	ldi	r18, 0xFF	; 255
     7ce:	3f ef       	ldi	r19, 0xFF	; 255
     7d0:	4f ef       	ldi	r20, 0xFF	; 255
     7d2:	5f e7       	ldi	r21, 0x7F	; 127
     7d4:	04 c0       	rjmp	.+8      	; 0x7de <__fixsfsi+0x9c>
     7d6:	20 e0       	ldi	r18, 0x00	; 0
     7d8:	30 e0       	ldi	r19, 0x00	; 0
     7da:	40 e0       	ldi	r20, 0x00	; 0
     7dc:	50 e8       	ldi	r21, 0x80	; 128
     7de:	b9 01       	movw	r22, r18
     7e0:	ca 01       	movw	r24, r20
     7e2:	2c 96       	adiw	r28, 0x0c	; 12
     7e4:	e2 e0       	ldi	r30, 0x02	; 2
     7e6:	0c 94 ed 13 	jmp	0x27da	; 0x27da <__epilogue_restores__+0x20>

000007ea <__pack_f>:
     7ea:	df 92       	push	r13
     7ec:	ef 92       	push	r14
     7ee:	ff 92       	push	r15
     7f0:	0f 93       	push	r16
     7f2:	1f 93       	push	r17
     7f4:	fc 01       	movw	r30, r24
     7f6:	e4 80       	ldd	r14, Z+4	; 0x04
     7f8:	f5 80       	ldd	r15, Z+5	; 0x05
     7fa:	06 81       	ldd	r16, Z+6	; 0x06
     7fc:	17 81       	ldd	r17, Z+7	; 0x07
     7fe:	d1 80       	ldd	r13, Z+1	; 0x01
     800:	80 81       	ld	r24, Z
     802:	82 30       	cpi	r24, 0x02	; 2
     804:	48 f4       	brcc	.+18     	; 0x818 <__pack_f+0x2e>
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	a0 e1       	ldi	r26, 0x10	; 16
     80c:	b0 e0       	ldi	r27, 0x00	; 0
     80e:	e8 2a       	or	r14, r24
     810:	f9 2a       	or	r15, r25
     812:	0a 2b       	or	r16, r26
     814:	1b 2b       	or	r17, r27
     816:	a5 c0       	rjmp	.+330    	; 0x962 <__stack+0x103>
     818:	84 30       	cpi	r24, 0x04	; 4
     81a:	09 f4       	brne	.+2      	; 0x81e <__pack_f+0x34>
     81c:	9f c0       	rjmp	.+318    	; 0x95c <__stack+0xfd>
     81e:	82 30       	cpi	r24, 0x02	; 2
     820:	21 f4       	brne	.+8      	; 0x82a <__pack_f+0x40>
     822:	ee 24       	eor	r14, r14
     824:	ff 24       	eor	r15, r15
     826:	87 01       	movw	r16, r14
     828:	05 c0       	rjmp	.+10     	; 0x834 <__pack_f+0x4a>
     82a:	e1 14       	cp	r14, r1
     82c:	f1 04       	cpc	r15, r1
     82e:	01 05       	cpc	r16, r1
     830:	11 05       	cpc	r17, r1
     832:	19 f4       	brne	.+6      	; 0x83a <__pack_f+0x50>
     834:	e0 e0       	ldi	r30, 0x00	; 0
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	96 c0       	rjmp	.+300    	; 0x966 <__stack+0x107>
     83a:	62 81       	ldd	r22, Z+2	; 0x02
     83c:	73 81       	ldd	r23, Z+3	; 0x03
     83e:	9f ef       	ldi	r25, 0xFF	; 255
     840:	62 38       	cpi	r22, 0x82	; 130
     842:	79 07       	cpc	r23, r25
     844:	0c f0       	brlt	.+2      	; 0x848 <__pack_f+0x5e>
     846:	5b c0       	rjmp	.+182    	; 0x8fe <__stack+0x9f>
     848:	22 e8       	ldi	r18, 0x82	; 130
     84a:	3f ef       	ldi	r19, 0xFF	; 255
     84c:	26 1b       	sub	r18, r22
     84e:	37 0b       	sbc	r19, r23
     850:	2a 31       	cpi	r18, 0x1A	; 26
     852:	31 05       	cpc	r19, r1
     854:	2c f0       	brlt	.+10     	; 0x860 <__stack+0x1>
     856:	20 e0       	ldi	r18, 0x00	; 0
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	40 e0       	ldi	r20, 0x00	; 0
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	2a c0       	rjmp	.+84     	; 0x8b4 <__stack+0x55>
     860:	b8 01       	movw	r22, r16
     862:	a7 01       	movw	r20, r14
     864:	02 2e       	mov	r0, r18
     866:	04 c0       	rjmp	.+8      	; 0x870 <__stack+0x11>
     868:	76 95       	lsr	r23
     86a:	67 95       	ror	r22
     86c:	57 95       	ror	r21
     86e:	47 95       	ror	r20
     870:	0a 94       	dec	r0
     872:	d2 f7       	brpl	.-12     	; 0x868 <__stack+0x9>
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	a0 e0       	ldi	r26, 0x00	; 0
     87a:	b0 e0       	ldi	r27, 0x00	; 0
     87c:	04 c0       	rjmp	.+8      	; 0x886 <__stack+0x27>
     87e:	88 0f       	add	r24, r24
     880:	99 1f       	adc	r25, r25
     882:	aa 1f       	adc	r26, r26
     884:	bb 1f       	adc	r27, r27
     886:	2a 95       	dec	r18
     888:	d2 f7       	brpl	.-12     	; 0x87e <__stack+0x1f>
     88a:	01 97       	sbiw	r24, 0x01	; 1
     88c:	a1 09       	sbc	r26, r1
     88e:	b1 09       	sbc	r27, r1
     890:	8e 21       	and	r24, r14
     892:	9f 21       	and	r25, r15
     894:	a0 23       	and	r26, r16
     896:	b1 23       	and	r27, r17
     898:	00 97       	sbiw	r24, 0x00	; 0
     89a:	a1 05       	cpc	r26, r1
     89c:	b1 05       	cpc	r27, r1
     89e:	21 f0       	breq	.+8      	; 0x8a8 <__stack+0x49>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	a0 e0       	ldi	r26, 0x00	; 0
     8a6:	b0 e0       	ldi	r27, 0x00	; 0
     8a8:	9a 01       	movw	r18, r20
     8aa:	ab 01       	movw	r20, r22
     8ac:	28 2b       	or	r18, r24
     8ae:	39 2b       	or	r19, r25
     8b0:	4a 2b       	or	r20, r26
     8b2:	5b 2b       	or	r21, r27
     8b4:	da 01       	movw	r26, r20
     8b6:	c9 01       	movw	r24, r18
     8b8:	8f 77       	andi	r24, 0x7F	; 127
     8ba:	90 70       	andi	r25, 0x00	; 0
     8bc:	a0 70       	andi	r26, 0x00	; 0
     8be:	b0 70       	andi	r27, 0x00	; 0
     8c0:	80 34       	cpi	r24, 0x40	; 64
     8c2:	91 05       	cpc	r25, r1
     8c4:	a1 05       	cpc	r26, r1
     8c6:	b1 05       	cpc	r27, r1
     8c8:	39 f4       	brne	.+14     	; 0x8d8 <__stack+0x79>
     8ca:	27 ff       	sbrs	r18, 7
     8cc:	09 c0       	rjmp	.+18     	; 0x8e0 <__stack+0x81>
     8ce:	20 5c       	subi	r18, 0xC0	; 192
     8d0:	3f 4f       	sbci	r19, 0xFF	; 255
     8d2:	4f 4f       	sbci	r20, 0xFF	; 255
     8d4:	5f 4f       	sbci	r21, 0xFF	; 255
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <__stack+0x81>
     8d8:	21 5c       	subi	r18, 0xC1	; 193
     8da:	3f 4f       	sbci	r19, 0xFF	; 255
     8dc:	4f 4f       	sbci	r20, 0xFF	; 255
     8de:	5f 4f       	sbci	r21, 0xFF	; 255
     8e0:	e0 e0       	ldi	r30, 0x00	; 0
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	3a 07       	cpc	r19, r26
     8ea:	a0 e0       	ldi	r26, 0x00	; 0
     8ec:	4a 07       	cpc	r20, r26
     8ee:	a0 e4       	ldi	r26, 0x40	; 64
     8f0:	5a 07       	cpc	r21, r26
     8f2:	10 f0       	brcs	.+4      	; 0x8f8 <__stack+0x99>
     8f4:	e1 e0       	ldi	r30, 0x01	; 1
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	79 01       	movw	r14, r18
     8fa:	8a 01       	movw	r16, r20
     8fc:	27 c0       	rjmp	.+78     	; 0x94c <__stack+0xed>
     8fe:	60 38       	cpi	r22, 0x80	; 128
     900:	71 05       	cpc	r23, r1
     902:	64 f5       	brge	.+88     	; 0x95c <__stack+0xfd>
     904:	fb 01       	movw	r30, r22
     906:	e1 58       	subi	r30, 0x81	; 129
     908:	ff 4f       	sbci	r31, 0xFF	; 255
     90a:	d8 01       	movw	r26, r16
     90c:	c7 01       	movw	r24, r14
     90e:	8f 77       	andi	r24, 0x7F	; 127
     910:	90 70       	andi	r25, 0x00	; 0
     912:	a0 70       	andi	r26, 0x00	; 0
     914:	b0 70       	andi	r27, 0x00	; 0
     916:	80 34       	cpi	r24, 0x40	; 64
     918:	91 05       	cpc	r25, r1
     91a:	a1 05       	cpc	r26, r1
     91c:	b1 05       	cpc	r27, r1
     91e:	39 f4       	brne	.+14     	; 0x92e <__stack+0xcf>
     920:	e7 fe       	sbrs	r14, 7
     922:	0d c0       	rjmp	.+26     	; 0x93e <__stack+0xdf>
     924:	80 e4       	ldi	r24, 0x40	; 64
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	a0 e0       	ldi	r26, 0x00	; 0
     92a:	b0 e0       	ldi	r27, 0x00	; 0
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__stack+0xd7>
     92e:	8f e3       	ldi	r24, 0x3F	; 63
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	a0 e0       	ldi	r26, 0x00	; 0
     934:	b0 e0       	ldi	r27, 0x00	; 0
     936:	e8 0e       	add	r14, r24
     938:	f9 1e       	adc	r15, r25
     93a:	0a 1f       	adc	r16, r26
     93c:	1b 1f       	adc	r17, r27
     93e:	17 ff       	sbrs	r17, 7
     940:	05 c0       	rjmp	.+10     	; 0x94c <__stack+0xed>
     942:	16 95       	lsr	r17
     944:	07 95       	ror	r16
     946:	f7 94       	ror	r15
     948:	e7 94       	ror	r14
     94a:	31 96       	adiw	r30, 0x01	; 1
     94c:	87 e0       	ldi	r24, 0x07	; 7
     94e:	16 95       	lsr	r17
     950:	07 95       	ror	r16
     952:	f7 94       	ror	r15
     954:	e7 94       	ror	r14
     956:	8a 95       	dec	r24
     958:	d1 f7       	brne	.-12     	; 0x94e <__stack+0xef>
     95a:	05 c0       	rjmp	.+10     	; 0x966 <__stack+0x107>
     95c:	ee 24       	eor	r14, r14
     95e:	ff 24       	eor	r15, r15
     960:	87 01       	movw	r16, r14
     962:	ef ef       	ldi	r30, 0xFF	; 255
     964:	f0 e0       	ldi	r31, 0x00	; 0
     966:	6e 2f       	mov	r22, r30
     968:	67 95       	ror	r22
     96a:	66 27       	eor	r22, r22
     96c:	67 95       	ror	r22
     96e:	90 2f       	mov	r25, r16
     970:	9f 77       	andi	r25, 0x7F	; 127
     972:	d7 94       	ror	r13
     974:	dd 24       	eor	r13, r13
     976:	d7 94       	ror	r13
     978:	8e 2f       	mov	r24, r30
     97a:	86 95       	lsr	r24
     97c:	49 2f       	mov	r20, r25
     97e:	46 2b       	or	r20, r22
     980:	58 2f       	mov	r21, r24
     982:	5d 29       	or	r21, r13
     984:	b7 01       	movw	r22, r14
     986:	ca 01       	movw	r24, r20
     988:	1f 91       	pop	r17
     98a:	0f 91       	pop	r16
     98c:	ff 90       	pop	r15
     98e:	ef 90       	pop	r14
     990:	df 90       	pop	r13
     992:	08 95       	ret

00000994 <__unpack_f>:
     994:	fc 01       	movw	r30, r24
     996:	db 01       	movw	r26, r22
     998:	40 81       	ld	r20, Z
     99a:	51 81       	ldd	r21, Z+1	; 0x01
     99c:	22 81       	ldd	r18, Z+2	; 0x02
     99e:	62 2f       	mov	r22, r18
     9a0:	6f 77       	andi	r22, 0x7F	; 127
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	22 1f       	adc	r18, r18
     9a6:	22 27       	eor	r18, r18
     9a8:	22 1f       	adc	r18, r18
     9aa:	93 81       	ldd	r25, Z+3	; 0x03
     9ac:	89 2f       	mov	r24, r25
     9ae:	88 0f       	add	r24, r24
     9b0:	82 2b       	or	r24, r18
     9b2:	28 2f       	mov	r18, r24
     9b4:	30 e0       	ldi	r19, 0x00	; 0
     9b6:	99 1f       	adc	r25, r25
     9b8:	99 27       	eor	r25, r25
     9ba:	99 1f       	adc	r25, r25
     9bc:	11 96       	adiw	r26, 0x01	; 1
     9be:	9c 93       	st	X, r25
     9c0:	11 97       	sbiw	r26, 0x01	; 1
     9c2:	21 15       	cp	r18, r1
     9c4:	31 05       	cpc	r19, r1
     9c6:	a9 f5       	brne	.+106    	; 0xa32 <__unpack_f+0x9e>
     9c8:	41 15       	cp	r20, r1
     9ca:	51 05       	cpc	r21, r1
     9cc:	61 05       	cpc	r22, r1
     9ce:	71 05       	cpc	r23, r1
     9d0:	11 f4       	brne	.+4      	; 0x9d6 <__unpack_f+0x42>
     9d2:	82 e0       	ldi	r24, 0x02	; 2
     9d4:	37 c0       	rjmp	.+110    	; 0xa44 <__unpack_f+0xb0>
     9d6:	82 e8       	ldi	r24, 0x82	; 130
     9d8:	9f ef       	ldi	r25, 0xFF	; 255
     9da:	13 96       	adiw	r26, 0x03	; 3
     9dc:	9c 93       	st	X, r25
     9de:	8e 93       	st	-X, r24
     9e0:	12 97       	sbiw	r26, 0x02	; 2
     9e2:	9a 01       	movw	r18, r20
     9e4:	ab 01       	movw	r20, r22
     9e6:	67 e0       	ldi	r22, 0x07	; 7
     9e8:	22 0f       	add	r18, r18
     9ea:	33 1f       	adc	r19, r19
     9ec:	44 1f       	adc	r20, r20
     9ee:	55 1f       	adc	r21, r21
     9f0:	6a 95       	dec	r22
     9f2:	d1 f7       	brne	.-12     	; 0x9e8 <__unpack_f+0x54>
     9f4:	83 e0       	ldi	r24, 0x03	; 3
     9f6:	8c 93       	st	X, r24
     9f8:	0d c0       	rjmp	.+26     	; 0xa14 <__unpack_f+0x80>
     9fa:	22 0f       	add	r18, r18
     9fc:	33 1f       	adc	r19, r19
     9fe:	44 1f       	adc	r20, r20
     a00:	55 1f       	adc	r21, r21
     a02:	12 96       	adiw	r26, 0x02	; 2
     a04:	8d 91       	ld	r24, X+
     a06:	9c 91       	ld	r25, X
     a08:	13 97       	sbiw	r26, 0x03	; 3
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	13 96       	adiw	r26, 0x03	; 3
     a0e:	9c 93       	st	X, r25
     a10:	8e 93       	st	-X, r24
     a12:	12 97       	sbiw	r26, 0x02	; 2
     a14:	20 30       	cpi	r18, 0x00	; 0
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	38 07       	cpc	r19, r24
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	48 07       	cpc	r20, r24
     a1e:	80 e4       	ldi	r24, 0x40	; 64
     a20:	58 07       	cpc	r21, r24
     a22:	58 f3       	brcs	.-42     	; 0x9fa <__unpack_f+0x66>
     a24:	14 96       	adiw	r26, 0x04	; 4
     a26:	2d 93       	st	X+, r18
     a28:	3d 93       	st	X+, r19
     a2a:	4d 93       	st	X+, r20
     a2c:	5c 93       	st	X, r21
     a2e:	17 97       	sbiw	r26, 0x07	; 7
     a30:	08 95       	ret
     a32:	2f 3f       	cpi	r18, 0xFF	; 255
     a34:	31 05       	cpc	r19, r1
     a36:	79 f4       	brne	.+30     	; 0xa56 <__unpack_f+0xc2>
     a38:	41 15       	cp	r20, r1
     a3a:	51 05       	cpc	r21, r1
     a3c:	61 05       	cpc	r22, r1
     a3e:	71 05       	cpc	r23, r1
     a40:	19 f4       	brne	.+6      	; 0xa48 <__unpack_f+0xb4>
     a42:	84 e0       	ldi	r24, 0x04	; 4
     a44:	8c 93       	st	X, r24
     a46:	08 95       	ret
     a48:	64 ff       	sbrs	r22, 4
     a4a:	03 c0       	rjmp	.+6      	; 0xa52 <__unpack_f+0xbe>
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	8c 93       	st	X, r24
     a50:	12 c0       	rjmp	.+36     	; 0xa76 <__unpack_f+0xe2>
     a52:	1c 92       	st	X, r1
     a54:	10 c0       	rjmp	.+32     	; 0xa76 <__unpack_f+0xe2>
     a56:	2f 57       	subi	r18, 0x7F	; 127
     a58:	30 40       	sbci	r19, 0x00	; 0
     a5a:	13 96       	adiw	r26, 0x03	; 3
     a5c:	3c 93       	st	X, r19
     a5e:	2e 93       	st	-X, r18
     a60:	12 97       	sbiw	r26, 0x02	; 2
     a62:	83 e0       	ldi	r24, 0x03	; 3
     a64:	8c 93       	st	X, r24
     a66:	87 e0       	ldi	r24, 0x07	; 7
     a68:	44 0f       	add	r20, r20
     a6a:	55 1f       	adc	r21, r21
     a6c:	66 1f       	adc	r22, r22
     a6e:	77 1f       	adc	r23, r23
     a70:	8a 95       	dec	r24
     a72:	d1 f7       	brne	.-12     	; 0xa68 <__unpack_f+0xd4>
     a74:	70 64       	ori	r23, 0x40	; 64
     a76:	14 96       	adiw	r26, 0x04	; 4
     a78:	4d 93       	st	X+, r20
     a7a:	5d 93       	st	X+, r21
     a7c:	6d 93       	st	X+, r22
     a7e:	7c 93       	st	X, r23
     a80:	17 97       	sbiw	r26, 0x07	; 7
     a82:	08 95       	ret

00000a84 <__fpcmp_parts_f>:
     a84:	1f 93       	push	r17
     a86:	dc 01       	movw	r26, r24
     a88:	fb 01       	movw	r30, r22
     a8a:	9c 91       	ld	r25, X
     a8c:	92 30       	cpi	r25, 0x02	; 2
     a8e:	08 f4       	brcc	.+2      	; 0xa92 <__fpcmp_parts_f+0xe>
     a90:	47 c0       	rjmp	.+142    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a92:	80 81       	ld	r24, Z
     a94:	82 30       	cpi	r24, 0x02	; 2
     a96:	08 f4       	brcc	.+2      	; 0xa9a <__fpcmp_parts_f+0x16>
     a98:	43 c0       	rjmp	.+134    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a9a:	94 30       	cpi	r25, 0x04	; 4
     a9c:	51 f4       	brne	.+20     	; 0xab2 <__fpcmp_parts_f+0x2e>
     a9e:	11 96       	adiw	r26, 0x01	; 1
     aa0:	1c 91       	ld	r17, X
     aa2:	84 30       	cpi	r24, 0x04	; 4
     aa4:	99 f5       	brne	.+102    	; 0xb0c <__fpcmp_parts_f+0x88>
     aa6:	81 81       	ldd	r24, Z+1	; 0x01
     aa8:	68 2f       	mov	r22, r24
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	61 1b       	sub	r22, r17
     aae:	71 09       	sbc	r23, r1
     ab0:	3f c0       	rjmp	.+126    	; 0xb30 <__fpcmp_parts_f+0xac>
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	21 f0       	breq	.+8      	; 0xabe <__fpcmp_parts_f+0x3a>
     ab6:	92 30       	cpi	r25, 0x02	; 2
     ab8:	31 f4       	brne	.+12     	; 0xac6 <__fpcmp_parts_f+0x42>
     aba:	82 30       	cpi	r24, 0x02	; 2
     abc:	b9 f1       	breq	.+110    	; 0xb2c <__fpcmp_parts_f+0xa8>
     abe:	81 81       	ldd	r24, Z+1	; 0x01
     ac0:	88 23       	and	r24, r24
     ac2:	89 f1       	breq	.+98     	; 0xb26 <__fpcmp_parts_f+0xa2>
     ac4:	2d c0       	rjmp	.+90     	; 0xb20 <__fpcmp_parts_f+0x9c>
     ac6:	11 96       	adiw	r26, 0x01	; 1
     ac8:	1c 91       	ld	r17, X
     aca:	11 97       	sbiw	r26, 0x01	; 1
     acc:	82 30       	cpi	r24, 0x02	; 2
     ace:	f1 f0       	breq	.+60     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad0:	81 81       	ldd	r24, Z+1	; 0x01
     ad2:	18 17       	cp	r17, r24
     ad4:	d9 f4       	brne	.+54     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad6:	12 96       	adiw	r26, 0x02	; 2
     ad8:	2d 91       	ld	r18, X+
     ada:	3c 91       	ld	r19, X
     adc:	13 97       	sbiw	r26, 0x03	; 3
     ade:	82 81       	ldd	r24, Z+2	; 0x02
     ae0:	93 81       	ldd	r25, Z+3	; 0x03
     ae2:	82 17       	cp	r24, r18
     ae4:	93 07       	cpc	r25, r19
     ae6:	94 f0       	brlt	.+36     	; 0xb0c <__fpcmp_parts_f+0x88>
     ae8:	28 17       	cp	r18, r24
     aea:	39 07       	cpc	r19, r25
     aec:	bc f0       	brlt	.+46     	; 0xb1c <__fpcmp_parts_f+0x98>
     aee:	14 96       	adiw	r26, 0x04	; 4
     af0:	8d 91       	ld	r24, X+
     af2:	9d 91       	ld	r25, X+
     af4:	0d 90       	ld	r0, X+
     af6:	bc 91       	ld	r27, X
     af8:	a0 2d       	mov	r26, r0
     afa:	24 81       	ldd	r18, Z+4	; 0x04
     afc:	35 81       	ldd	r19, Z+5	; 0x05
     afe:	46 81       	ldd	r20, Z+6	; 0x06
     b00:	57 81       	ldd	r21, Z+7	; 0x07
     b02:	28 17       	cp	r18, r24
     b04:	39 07       	cpc	r19, r25
     b06:	4a 07       	cpc	r20, r26
     b08:	5b 07       	cpc	r21, r27
     b0a:	18 f4       	brcc	.+6      	; 0xb12 <__fpcmp_parts_f+0x8e>
     b0c:	11 23       	and	r17, r17
     b0e:	41 f0       	breq	.+16     	; 0xb20 <__fpcmp_parts_f+0x9c>
     b10:	0a c0       	rjmp	.+20     	; 0xb26 <__fpcmp_parts_f+0xa2>
     b12:	82 17       	cp	r24, r18
     b14:	93 07       	cpc	r25, r19
     b16:	a4 07       	cpc	r26, r20
     b18:	b5 07       	cpc	r27, r21
     b1a:	40 f4       	brcc	.+16     	; 0xb2c <__fpcmp_parts_f+0xa8>
     b1c:	11 23       	and	r17, r17
     b1e:	19 f0       	breq	.+6      	; 0xb26 <__fpcmp_parts_f+0xa2>
     b20:	61 e0       	ldi	r22, 0x01	; 1
     b22:	70 e0       	ldi	r23, 0x00	; 0
     b24:	05 c0       	rjmp	.+10     	; 0xb30 <__fpcmp_parts_f+0xac>
     b26:	6f ef       	ldi	r22, 0xFF	; 255
     b28:	7f ef       	ldi	r23, 0xFF	; 255
     b2a:	02 c0       	rjmp	.+4      	; 0xb30 <__fpcmp_parts_f+0xac>
     b2c:	60 e0       	ldi	r22, 0x00	; 0
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	cb 01       	movw	r24, r22
     b32:	1f 91       	pop	r17
     b34:	08 95       	ret

00000b36 <MUART_voidInit>:





void MUART_voidInit(){
     b36:	df 93       	push	r29
     b38:	cf 93       	push	r28
     b3a:	cd b7       	in	r28, 0x3d	; 61
     b3c:	de b7       	in	r29, 0x3e	; 62

	UCSRB = 0b00011000;
     b3e:	ea e2       	ldi	r30, 0x2A	; 42
     b40:	f0 e0       	ldi	r31, 0x00	; 0
     b42:	88 e1       	ldi	r24, 0x18	; 24
     b44:	80 83       	st	Z, r24

	UCSRC = 0b10000110;
     b46:	e0 e4       	ldi	r30, 0x40	; 64
     b48:	f0 e0       	ldi	r31, 0x00	; 0
     b4a:	86 e8       	ldi	r24, 0x86	; 134
     b4c:	80 83       	st	Z, r24

	/*Select Baud Rate 9600*/
	UBRRL = 51;
     b4e:	e9 e2       	ldi	r30, 0x29	; 41
     b50:	f0 e0       	ldi	r31, 0x00	; 0
     b52:	83 e3       	ldi	r24, 0x33	; 51
     b54:	80 83       	st	Z, r24
}
     b56:	cf 91       	pop	r28
     b58:	df 91       	pop	r29
     b5a:	08 95       	ret

00000b5c <MUART_voidTransmit>:

void MUART_voidTransmit(u8 A_u8Data){
     b5c:	df 93       	push	r29
     b5e:	cf 93       	push	r28
     b60:	0f 92       	push	r0
     b62:	cd b7       	in	r28, 0x3d	; 61
     b64:	de b7       	in	r29, 0x3e	; 62
     b66:	89 83       	std	Y+1, r24	; 0x01

	/*Wait Till Transmit Buffer Is empty*/
	while(GET_BIT(UCSRA, 5) == 0);
     b68:	eb e2       	ldi	r30, 0x2B	; 43
     b6a:	f0 e0       	ldi	r31, 0x00	; 0
     b6c:	80 81       	ld	r24, Z
     b6e:	82 95       	swap	r24
     b70:	86 95       	lsr	r24
     b72:	87 70       	andi	r24, 0x07	; 7
     b74:	88 2f       	mov	r24, r24
     b76:	90 e0       	ldi	r25, 0x00	; 0
     b78:	81 70       	andi	r24, 0x01	; 1
     b7a:	90 70       	andi	r25, 0x00	; 0
     b7c:	00 97       	sbiw	r24, 0x00	; 0
     b7e:	a1 f3       	breq	.-24     	; 0xb68 <MUART_voidTransmit+0xc>
	UDR = A_u8Data;
     b80:	ec e2       	ldi	r30, 0x2C	; 44
     b82:	f0 e0       	ldi	r31, 0x00	; 0
     b84:	89 81       	ldd	r24, Y+1	; 0x01
     b86:	80 83       	st	Z, r24

}
     b88:	0f 90       	pop	r0
     b8a:	cf 91       	pop	r28
     b8c:	df 91       	pop	r29
     b8e:	08 95       	ret

00000b90 <MUART_u8Recieve>:

u8 MUART_u8Recieve(){
     b90:	df 93       	push	r29
     b92:	cf 93       	push	r28
     b94:	cd b7       	in	r28, 0x3d	; 61
     b96:	de b7       	in	r29, 0x3e	; 62
	/*Wait Till Recieve Buffer Is complete*/
	while(GET_BIT(UCSRA, 7) == 0);
     b98:	eb e2       	ldi	r30, 0x2B	; 43
     b9a:	f0 e0       	ldi	r31, 0x00	; 0
     b9c:	80 81       	ld	r24, Z
     b9e:	88 23       	and	r24, r24
     ba0:	dc f7       	brge	.-10     	; 0xb98 <MUART_u8Recieve+0x8>
	return UDR;
     ba2:	ec e2       	ldi	r30, 0x2C	; 44
     ba4:	f0 e0       	ldi	r31, 0x00	; 0
     ba6:	80 81       	ld	r24, Z
}
     ba8:	cf 91       	pop	r28
     baa:	df 91       	pop	r29
     bac:	08 95       	ret

00000bae <MTimer_voidTimerInit>:
 * A_u8TimerMode-----> 0 ------> NormalMode
 * A_u8TimerMode-----> 1 ------> Compare
 * A_u8TimerMode-----> 2 ------> Fast PWM
 * */

void MTimer_voidTimerInit(u8 A_u8TimerMode){
     bae:	df 93       	push	r29
     bb0:	cf 93       	push	r28
     bb2:	0f 92       	push	r0
     bb4:	cd b7       	in	r28, 0x3d	; 61
     bb6:	de b7       	in	r29, 0x3e	; 62
     bb8:	89 83       	std	Y+1, r24	; 0x01
	/*Choose Timer Mode*/
	if(A_u8TimerMode == 0){
     bba:	89 81       	ldd	r24, Y+1	; 0x01
     bbc:	88 23       	and	r24, r24
     bbe:	b1 f4       	brne	.+44     	; 0xbec <MTimer_voidTimerInit+0x3e>
		CLR_BIT(TCCR0,6);
     bc0:	a3 e5       	ldi	r26, 0x53	; 83
     bc2:	b0 e0       	ldi	r27, 0x00	; 0
     bc4:	e3 e5       	ldi	r30, 0x53	; 83
     bc6:	f0 e0       	ldi	r31, 0x00	; 0
     bc8:	80 81       	ld	r24, Z
     bca:	8f 7b       	andi	r24, 0xBF	; 191
     bcc:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,3);
     bce:	a3 e5       	ldi	r26, 0x53	; 83
     bd0:	b0 e0       	ldi	r27, 0x00	; 0
     bd2:	e3 e5       	ldi	r30, 0x53	; 83
     bd4:	f0 e0       	ldi	r31, 0x00	; 0
     bd6:	80 81       	ld	r24, Z
     bd8:	87 7f       	andi	r24, 0xF7	; 247
     bda:	8c 93       	st	X, r24

		/*Set Timer Interrupt Enalbe*/
		SET_BIT(TIMSK, 0);
     bdc:	a9 e5       	ldi	r26, 0x59	; 89
     bde:	b0 e0       	ldi	r27, 0x00	; 0
     be0:	e9 e5       	ldi	r30, 0x59	; 89
     be2:	f0 e0       	ldi	r31, 0x00	; 0
     be4:	80 81       	ld	r24, Z
     be6:	81 60       	ori	r24, 0x01	; 1
     be8:	8c 93       	st	X, r24
     bea:	38 c0       	rjmp	.+112    	; 0xc5c <MTimer_voidTimerInit+0xae>

	}
	else if (A_u8TimerMode == 1){
     bec:	89 81       	ldd	r24, Y+1	; 0x01
     bee:	81 30       	cpi	r24, 0x01	; 1
     bf0:	b1 f4       	brne	.+44     	; 0xc1e <MTimer_voidTimerInit+0x70>

		CLR_BIT(TCCR0,6);
     bf2:	a3 e5       	ldi	r26, 0x53	; 83
     bf4:	b0 e0       	ldi	r27, 0x00	; 0
     bf6:	e3 e5       	ldi	r30, 0x53	; 83
     bf8:	f0 e0       	ldi	r31, 0x00	; 0
     bfa:	80 81       	ld	r24, Z
     bfc:	8f 7b       	andi	r24, 0xBF	; 191
     bfe:	8c 93       	st	X, r24
		SET_BIT(TCCR0,3);
     c00:	a3 e5       	ldi	r26, 0x53	; 83
     c02:	b0 e0       	ldi	r27, 0x00	; 0
     c04:	e3 e5       	ldi	r30, 0x53	; 83
     c06:	f0 e0       	ldi	r31, 0x00	; 0
     c08:	80 81       	ld	r24, Z
     c0a:	88 60       	ori	r24, 0x08	; 8
     c0c:	8c 93       	st	X, r24

		/*Set Compare Interrupt Enalbe*/
		 SET_BIT(TIMSK, 1);
     c0e:	a9 e5       	ldi	r26, 0x59	; 89
     c10:	b0 e0       	ldi	r27, 0x00	; 0
     c12:	e9 e5       	ldi	r30, 0x59	; 89
     c14:	f0 e0       	ldi	r31, 0x00	; 0
     c16:	80 81       	ld	r24, Z
     c18:	82 60       	ori	r24, 0x02	; 2
     c1a:	8c 93       	st	X, r24
     c1c:	1f c0       	rjmp	.+62     	; 0xc5c <MTimer_voidTimerInit+0xae>
	}
	else if(A_u8TimerMode == 2){
     c1e:	89 81       	ldd	r24, Y+1	; 0x01
     c20:	82 30       	cpi	r24, 0x02	; 2
     c22:	e1 f4       	brne	.+56     	; 0xc5c <MTimer_voidTimerInit+0xae>

		SET_BIT(TCCR0, 6);
     c24:	a3 e5       	ldi	r26, 0x53	; 83
     c26:	b0 e0       	ldi	r27, 0x00	; 0
     c28:	e3 e5       	ldi	r30, 0x53	; 83
     c2a:	f0 e0       	ldi	r31, 0x00	; 0
     c2c:	80 81       	ld	r24, Z
     c2e:	80 64       	ori	r24, 0x40	; 64
     c30:	8c 93       	st	X, r24
		SET_BIT(TCCR0, 3);
     c32:	a3 e5       	ldi	r26, 0x53	; 83
     c34:	b0 e0       	ldi	r27, 0x00	; 0
     c36:	e3 e5       	ldi	r30, 0x53	; 83
     c38:	f0 e0       	ldi	r31, 0x00	; 0
     c3a:	80 81       	ld	r24, Z
     c3c:	88 60       	ori	r24, 0x08	; 8
     c3e:	8c 93       	st	X, r24

		/*Set On Top Clear On compare
		 * */
		SET_BIT(TCCR0,5);
     c40:	a3 e5       	ldi	r26, 0x53	; 83
     c42:	b0 e0       	ldi	r27, 0x00	; 0
     c44:	e3 e5       	ldi	r30, 0x53	; 83
     c46:	f0 e0       	ldi	r31, 0x00	; 0
     c48:	80 81       	ld	r24, Z
     c4a:	80 62       	ori	r24, 0x20	; 32
     c4c:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,4);
     c4e:	a3 e5       	ldi	r26, 0x53	; 83
     c50:	b0 e0       	ldi	r27, 0x00	; 0
     c52:	e3 e5       	ldi	r30, 0x53	; 83
     c54:	f0 e0       	ldi	r31, 0x00	; 0
     c56:	80 81       	ld	r24, Z
     c58:	8f 7e       	andi	r24, 0xEF	; 239
     c5a:	8c 93       	st	X, r24
	}


}
     c5c:	0f 90       	pop	r0
     c5e:	cf 91       	pop	r28
     c60:	df 91       	pop	r29
     c62:	08 95       	ret

00000c64 <MTimer_voidSetPreloadValue>:


void MTimer_voidSetPreloadValue(u8 A_u8Preload, u8 A_u8TimerMode){
     c64:	df 93       	push	r29
     c66:	cf 93       	push	r28
     c68:	00 d0       	rcall	.+0      	; 0xc6a <MTimer_voidSetPreloadValue+0x6>
     c6a:	cd b7       	in	r28, 0x3d	; 61
     c6c:	de b7       	in	r29, 0x3e	; 62
     c6e:	89 83       	std	Y+1, r24	; 0x01
     c70:	6a 83       	std	Y+2, r22	; 0x02
	if(A_u8TimerMode == 0){
     c72:	8a 81       	ldd	r24, Y+2	; 0x02
     c74:	88 23       	and	r24, r24
     c76:	29 f4       	brne	.+10     	; 0xc82 <MTimer_voidSetPreloadValue+0x1e>
		TCNT0 = A_u8Preload;
     c78:	e2 e5       	ldi	r30, 0x52	; 82
     c7a:	f0 e0       	ldi	r31, 0x00	; 0
     c7c:	89 81       	ldd	r24, Y+1	; 0x01
     c7e:	80 83       	st	Z, r24
     c80:	04 c0       	rjmp	.+8      	; 0xc8a <MTimer_voidSetPreloadValue+0x26>
	}
	else{
		/*Set Compare Reg Value*/
		OCR0 = A_u8Preload;
     c82:	ec e5       	ldi	r30, 0x5C	; 92
     c84:	f0 e0       	ldi	r31, 0x00	; 0
     c86:	89 81       	ldd	r24, Y+1	; 0x01
     c88:	80 83       	st	Z, r24
	}
}
     c8a:	0f 90       	pop	r0
     c8c:	0f 90       	pop	r0
     c8e:	cf 91       	pop	r28
     c90:	df 91       	pop	r29
     c92:	08 95       	ret

00000c94 <MTimer_voidStart>:



void MTimer_voidStart(){
     c94:	df 93       	push	r29
     c96:	cf 93       	push	r28
     c98:	cd b7       	in	r28, 0x3d	; 61
     c9a:	de b7       	in	r29, 0x3e	; 62

	/*Choose Prescaller 8*/
	CLR_BIT(TCCR0,0);
     c9c:	a3 e5       	ldi	r26, 0x53	; 83
     c9e:	b0 e0       	ldi	r27, 0x00	; 0
     ca0:	e3 e5       	ldi	r30, 0x53	; 83
     ca2:	f0 e0       	ldi	r31, 0x00	; 0
     ca4:	80 81       	ld	r24, Z
     ca6:	8e 7f       	andi	r24, 0xFE	; 254
     ca8:	8c 93       	st	X, r24
	SET_BIT(TCCR0,1);
     caa:	a3 e5       	ldi	r26, 0x53	; 83
     cac:	b0 e0       	ldi	r27, 0x00	; 0
     cae:	e3 e5       	ldi	r30, 0x53	; 83
     cb0:	f0 e0       	ldi	r31, 0x00	; 0
     cb2:	80 81       	ld	r24, Z
     cb4:	82 60       	ori	r24, 0x02	; 2
     cb6:	8c 93       	st	X, r24
	CLR_BIT(TCCR0,2);
     cb8:	a3 e5       	ldi	r26, 0x53	; 83
     cba:	b0 e0       	ldi	r27, 0x00	; 0
     cbc:	e3 e5       	ldi	r30, 0x53	; 83
     cbe:	f0 e0       	ldi	r31, 0x00	; 0
     cc0:	80 81       	ld	r24, Z
     cc2:	8b 7f       	andi	r24, 0xFB	; 251
     cc4:	8c 93       	st	X, r24

}
     cc6:	cf 91       	pop	r28
     cc8:	df 91       	pop	r29
     cca:	08 95       	ret

00000ccc <MTimer_voidStop>:
void MTimer_voidStop(){
     ccc:	df 93       	push	r29
     cce:	cf 93       	push	r28
     cd0:	cd b7       	in	r28, 0x3d	; 61
     cd2:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TCCR0,0);
     cd4:	a3 e5       	ldi	r26, 0x53	; 83
     cd6:	b0 e0       	ldi	r27, 0x00	; 0
     cd8:	e3 e5       	ldi	r30, 0x53	; 83
     cda:	f0 e0       	ldi	r31, 0x00	; 0
     cdc:	80 81       	ld	r24, Z
     cde:	8e 7f       	andi	r24, 0xFE	; 254
     ce0:	8c 93       	st	X, r24
	CLR_BIT(TCCR0,1);
     ce2:	a3 e5       	ldi	r26, 0x53	; 83
     ce4:	b0 e0       	ldi	r27, 0x00	; 0
     ce6:	e3 e5       	ldi	r30, 0x53	; 83
     ce8:	f0 e0       	ldi	r31, 0x00	; 0
     cea:	80 81       	ld	r24, Z
     cec:	8d 7f       	andi	r24, 0xFD	; 253
     cee:	8c 93       	st	X, r24
	CLR_BIT(TCCR0,2);
     cf0:	a3 e5       	ldi	r26, 0x53	; 83
     cf2:	b0 e0       	ldi	r27, 0x00	; 0
     cf4:	e3 e5       	ldi	r30, 0x53	; 83
     cf6:	f0 e0       	ldi	r31, 0x00	; 0
     cf8:	80 81       	ld	r24, Z
     cfa:	8b 7f       	andi	r24, 0xFB	; 251
     cfc:	8c 93       	st	X, r24

}
     cfe:	cf 91       	pop	r28
     d00:	df 91       	pop	r29
     d02:	08 95       	ret

00000d04 <MTimer1_voidInit>:




void MTimer1_voidInit(){
     d04:	df 93       	push	r29
     d06:	cf 93       	push	r28
     d08:	cd b7       	in	r28, 0x3d	; 61
     d0a:	de b7       	in	r29, 0x3e	; 62
	/*Select Ps 8* */
	CLR_BIT(TCCR1B,0);
     d0c:	ae e4       	ldi	r26, 0x4E	; 78
     d0e:	b0 e0       	ldi	r27, 0x00	; 0
     d10:	ee e4       	ldi	r30, 0x4E	; 78
     d12:	f0 e0       	ldi	r31, 0x00	; 0
     d14:	80 81       	ld	r24, Z
     d16:	8e 7f       	andi	r24, 0xFE	; 254
     d18:	8c 93       	st	X, r24
	SET_BIT(TCCR1B,1);
     d1a:	ae e4       	ldi	r26, 0x4E	; 78
     d1c:	b0 e0       	ldi	r27, 0x00	; 0
     d1e:	ee e4       	ldi	r30, 0x4E	; 78
     d20:	f0 e0       	ldi	r31, 0x00	; 0
     d22:	80 81       	ld	r24, Z
     d24:	82 60       	ori	r24, 0x02	; 2
     d26:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B,2);
     d28:	ae e4       	ldi	r26, 0x4E	; 78
     d2a:	b0 e0       	ldi	r27, 0x00	; 0
     d2c:	ee e4       	ldi	r30, 0x4E	; 78
     d2e:	f0 e0       	ldi	r31, 0x00	; 0
     d30:	80 81       	ld	r24, Z
     d32:	8b 7f       	andi	r24, 0xFB	; 251
     d34:	8c 93       	st	X, r24
}
     d36:	cf 91       	pop	r28
     d38:	df 91       	pop	r29
     d3a:	08 95       	ret

00000d3c <MTimer1_voidSetValue>:


void MTimer1_voidSetValue(u16 A_u16Value){
     d3c:	df 93       	push	r29
     d3e:	cf 93       	push	r28
     d40:	00 d0       	rcall	.+0      	; 0xd42 <MTimer1_voidSetValue+0x6>
     d42:	cd b7       	in	r28, 0x3d	; 61
     d44:	de b7       	in	r29, 0x3e	; 62
     d46:	9a 83       	std	Y+2, r25	; 0x02
     d48:	89 83       	std	Y+1, r24	; 0x01
	TCNT1 = A_u16Value;
     d4a:	ec e4       	ldi	r30, 0x4C	; 76
     d4c:	f0 e0       	ldi	r31, 0x00	; 0
     d4e:	89 81       	ldd	r24, Y+1	; 0x01
     d50:	9a 81       	ldd	r25, Y+2	; 0x02
     d52:	91 83       	std	Z+1, r25	; 0x01
     d54:	80 83       	st	Z, r24
}
     d56:	0f 90       	pop	r0
     d58:	0f 90       	pop	r0
     d5a:	cf 91       	pop	r28
     d5c:	df 91       	pop	r29
     d5e:	08 95       	ret

00000d60 <MTimer1_u16ReadTimer1Value>:

u16 MTimer1_u16ReadTimer1Value(){
     d60:	df 93       	push	r29
     d62:	cf 93       	push	r28
     d64:	cd b7       	in	r28, 0x3d	; 61
     d66:	de b7       	in	r29, 0x3e	; 62
	return TCNT1;
     d68:	ec e4       	ldi	r30, 0x4C	; 76
     d6a:	f0 e0       	ldi	r31, 0x00	; 0
     d6c:	80 81       	ld	r24, Z
     d6e:	91 81       	ldd	r25, Z+1	; 0x01
}
     d70:	cf 91       	pop	r28
     d72:	df 91       	pop	r29
     d74:	08 95       	ret

00000d76 <MSPI_voidMasterInit>:
#include"../../LIB/BIT_MATH.h"
#include<avr/io.h>
#include"SPI_Interface.h"

void MSPI_voidMasterInit()
{
     d76:	df 93       	push	r29
     d78:	cf 93       	push	r28
     d7a:	cd b7       	in	r28, 0x3d	; 61
     d7c:	de b7       	in	r29, 0x3e	; 62
	/*SPI Master Mode*/
	SET_BIT(SPCR,4);
     d7e:	ad e2       	ldi	r26, 0x2D	; 45
     d80:	b0 e0       	ldi	r27, 0x00	; 0
     d82:	ed e2       	ldi	r30, 0x2D	; 45
     d84:	f0 e0       	ldi	r31, 0x00	; 0
     d86:	80 81       	ld	r24, Z
     d88:	80 61       	ori	r24, 0x10	; 16
     d8a:	8c 93       	st	X, r24
	/*SPI Enable*/
	SET_BIT(SPCR,6);
     d8c:	ad e2       	ldi	r26, 0x2D	; 45
     d8e:	b0 e0       	ldi	r27, 0x00	; 0
     d90:	ed e2       	ldi	r30, 0x2D	; 45
     d92:	f0 e0       	ldi	r31, 0x00	; 0
     d94:	80 81       	ld	r24, Z
     d96:	80 64       	ori	r24, 0x40	; 64
     d98:	8c 93       	st	X, r24
	/*Master Clock Choosing (f/16)*/
	SET_BIT(SPCR,0);
     d9a:	ad e2       	ldi	r26, 0x2D	; 45
     d9c:	b0 e0       	ldi	r27, 0x00	; 0
     d9e:	ed e2       	ldi	r30, 0x2D	; 45
     da0:	f0 e0       	ldi	r31, 0x00	; 0
     da2:	80 81       	ld	r24, Z
     da4:	81 60       	ori	r24, 0x01	; 1
     da6:	8c 93       	st	X, r24
	CLR_BIT(SPCR, 1);
     da8:	ad e2       	ldi	r26, 0x2D	; 45
     daa:	b0 e0       	ldi	r27, 0x00	; 0
     dac:	ed e2       	ldi	r30, 0x2D	; 45
     dae:	f0 e0       	ldi	r31, 0x00	; 0
     db0:	80 81       	ld	r24, Z
     db2:	8d 7f       	andi	r24, 0xFD	; 253
     db4:	8c 93       	st	X, r24
	CLR_BIT(SPSR, 0);
     db6:	ae e2       	ldi	r26, 0x2E	; 46
     db8:	b0 e0       	ldi	r27, 0x00	; 0
     dba:	ee e2       	ldi	r30, 0x2E	; 46
     dbc:	f0 e0       	ldi	r31, 0x00	; 0
     dbe:	80 81       	ld	r24, Z
     dc0:	8e 7f       	andi	r24, 0xFE	; 254
     dc2:	8c 93       	st	X, r24
}
     dc4:	cf 91       	pop	r28
     dc6:	df 91       	pop	r29
     dc8:	08 95       	ret

00000dca <MSPI_voidSlaveInit>:

void MSPI_voidSlaveInit ()
{
     dca:	df 93       	push	r29
     dcc:	cf 93       	push	r28
     dce:	cd b7       	in	r28, 0x3d	; 61
     dd0:	de b7       	in	r29, 0x3e	; 62

	/*SPI Slave Mode */
	CLR_BIT(SPCR,4);
     dd2:	ad e2       	ldi	r26, 0x2D	; 45
     dd4:	b0 e0       	ldi	r27, 0x00	; 0
     dd6:	ed e2       	ldi	r30, 0x2D	; 45
     dd8:	f0 e0       	ldi	r31, 0x00	; 0
     dda:	80 81       	ld	r24, Z
     ddc:	8f 7e       	andi	r24, 0xEF	; 239
     dde:	8c 93       	st	X, r24
	/*SPI Enable*/
	SET_BIT(SPCR,6);
     de0:	ad e2       	ldi	r26, 0x2D	; 45
     de2:	b0 e0       	ldi	r27, 0x00	; 0
     de4:	ed e2       	ldi	r30, 0x2D	; 45
     de6:	f0 e0       	ldi	r31, 0x00	; 0
     de8:	80 81       	ld	r24, Z
     dea:	80 64       	ori	r24, 0x40	; 64
     dec:	8c 93       	st	X, r24
}
     dee:	cf 91       	pop	r28
     df0:	df 91       	pop	r29
     df2:	08 95       	ret

00000df4 <MSPI_u8Transcieve>:
u8 MSPI_u8Transcieve(u8 A_u8Data)
{
     df4:	df 93       	push	r29
     df6:	cf 93       	push	r28
     df8:	0f 92       	push	r0
     dfa:	cd b7       	in	r28, 0x3d	; 61
     dfc:	de b7       	in	r29, 0x3e	; 62
     dfe:	89 83       	std	Y+1, r24	; 0x01

	 // Load data into the SPI data register
	    SPDR = A_u8Data;
     e00:	ef e2       	ldi	r30, 0x2F	; 47
     e02:	f0 e0       	ldi	r31, 0x00	; 0
     e04:	89 81       	ldd	r24, Y+1	; 0x01
     e06:	80 83       	st	Z, r24

	    // Wait until transmission complete
	    while (!GET_BIT(SPSR, SPIF));
     e08:	ee e2       	ldi	r30, 0x2E	; 46
     e0a:	f0 e0       	ldi	r31, 0x00	; 0
     e0c:	80 81       	ld	r24, Z
     e0e:	88 23       	and	r24, r24
     e10:	dc f7       	brge	.-10     	; 0xe08 <MSPI_u8Transcieve+0x14>

	    // Return the received data
	    return SPDR;
     e12:	ef e2       	ldi	r30, 0x2F	; 47
     e14:	f0 e0       	ldi	r31, 0x00	; 0
     e16:	80 81       	ld	r24, Z

}
     e18:	0f 90       	pop	r0
     e1a:	cf 91       	pop	r28
     e1c:	df 91       	pop	r29
     e1e:	08 95       	ret

00000e20 <MGIE_voidEnable>:

#include "../DIO/DIO_Interface.h"
#include"GIE_Interface.h"

void MGIE_voidEnable()
{
     e20:	df 93       	push	r29
     e22:	cf 93       	push	r28
     e24:	cd b7       	in	r28, 0x3d	; 61
     e26:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,7);
     e28:	af e5       	ldi	r26, 0x5F	; 95
     e2a:	b0 e0       	ldi	r27, 0x00	; 0
     e2c:	ef e5       	ldi	r30, 0x5F	; 95
     e2e:	f0 e0       	ldi	r31, 0x00	; 0
     e30:	80 81       	ld	r24, Z
     e32:	80 68       	ori	r24, 0x80	; 128
     e34:	8c 93       	st	X, r24


}
     e36:	cf 91       	pop	r28
     e38:	df 91       	pop	r29
     e3a:	08 95       	ret

00000e3c <MGIE_voidDisable>:
void MGIE_voidDisable()
{
     e3c:	df 93       	push	r29
     e3e:	cf 93       	push	r28
     e40:	cd b7       	in	r28, 0x3d	; 61
     e42:	de b7       	in	r29, 0x3e	; 62

	CLR_BIT(SREG,7);
     e44:	af e5       	ldi	r26, 0x5F	; 95
     e46:	b0 e0       	ldi	r27, 0x00	; 0
     e48:	ef e5       	ldi	r30, 0x5F	; 95
     e4a:	f0 e0       	ldi	r31, 0x00	; 0
     e4c:	80 81       	ld	r24, Z
     e4e:	8f 77       	andi	r24, 0x7F	; 127
     e50:	8c 93       	st	X, r24

}
     e52:	cf 91       	pop	r28
     e54:	df 91       	pop	r29
     e56:	08 95       	ret

00000e58 <MEXTI_voidSenseControl>:
 * 3--------> Rising
 *
 * */


void MEXTI_voidSenseControl(u8 A_u8ExtiNumber, u8 A_u8State){
     e58:	df 93       	push	r29
     e5a:	cf 93       	push	r28
     e5c:	cd b7       	in	r28, 0x3d	; 61
     e5e:	de b7       	in	r29, 0x3e	; 62
     e60:	2a 97       	sbiw	r28, 0x0a	; 10
     e62:	0f b6       	in	r0, 0x3f	; 63
     e64:	f8 94       	cli
     e66:	de bf       	out	0x3e, r29	; 62
     e68:	0f be       	out	0x3f, r0	; 63
     e6a:	cd bf       	out	0x3d, r28	; 61
     e6c:	89 83       	std	Y+1, r24	; 0x01
     e6e:	6a 83       	std	Y+2, r22	; 0x02


	switch(A_u8ExtiNumber){
     e70:	89 81       	ldd	r24, Y+1	; 0x01
     e72:	28 2f       	mov	r18, r24
     e74:	30 e0       	ldi	r19, 0x00	; 0
     e76:	3a 87       	std	Y+10, r19	; 0x0a
     e78:	29 87       	std	Y+9, r18	; 0x09
     e7a:	89 85       	ldd	r24, Y+9	; 0x09
     e7c:	9a 85       	ldd	r25, Y+10	; 0x0a
     e7e:	81 30       	cpi	r24, 0x01	; 1
     e80:	91 05       	cpc	r25, r1
     e82:	09 f4       	brne	.+2      	; 0xe86 <MEXTI_voidSenseControl+0x2e>
     e84:	66 c0       	rjmp	.+204    	; 0xf52 <MEXTI_voidSenseControl+0xfa>
     e86:	29 85       	ldd	r18, Y+9	; 0x09
     e88:	3a 85       	ldd	r19, Y+10	; 0x0a
     e8a:	22 30       	cpi	r18, 0x02	; 2
     e8c:	31 05       	cpc	r19, r1
     e8e:	09 f4       	brne	.+2      	; 0xe92 <MEXTI_voidSenseControl+0x3a>
     e90:	bb c0       	rjmp	.+374    	; 0x1008 <MEXTI_voidSenseControl+0x1b0>
     e92:	89 85       	ldd	r24, Y+9	; 0x09
     e94:	9a 85       	ldd	r25, Y+10	; 0x0a
     e96:	00 97       	sbiw	r24, 0x00	; 0
     e98:	09 f0       	breq	.+2      	; 0xe9c <MEXTI_voidSenseControl+0x44>
     e9a:	d5 c0       	rjmp	.+426    	; 0x1046 <MEXTI_voidSenseControl+0x1ee>
		/*EXTI INT0*/
		case 0:
			switch(A_u8State){
     e9c:	8a 81       	ldd	r24, Y+2	; 0x02
     e9e:	28 2f       	mov	r18, r24
     ea0:	30 e0       	ldi	r19, 0x00	; 0
     ea2:	38 87       	std	Y+8, r19	; 0x08
     ea4:	2f 83       	std	Y+7, r18	; 0x07
     ea6:	8f 81       	ldd	r24, Y+7	; 0x07
     ea8:	98 85       	ldd	r25, Y+8	; 0x08
     eaa:	81 30       	cpi	r24, 0x01	; 1
     eac:	91 05       	cpc	r25, r1
     eae:	21 f1       	breq	.+72     	; 0xef8 <MEXTI_voidSenseControl+0xa0>
     eb0:	2f 81       	ldd	r18, Y+7	; 0x07
     eb2:	38 85       	ldd	r19, Y+8	; 0x08
     eb4:	22 30       	cpi	r18, 0x02	; 2
     eb6:	31 05       	cpc	r19, r1
     eb8:	2c f4       	brge	.+10     	; 0xec4 <MEXTI_voidSenseControl+0x6c>
     eba:	8f 81       	ldd	r24, Y+7	; 0x07
     ebc:	98 85       	ldd	r25, Y+8	; 0x08
     ebe:	00 97       	sbiw	r24, 0x00	; 0
     ec0:	61 f0       	breq	.+24     	; 0xeda <MEXTI_voidSenseControl+0x82>
     ec2:	c1 c0       	rjmp	.+386    	; 0x1046 <MEXTI_voidSenseControl+0x1ee>
     ec4:	2f 81       	ldd	r18, Y+7	; 0x07
     ec6:	38 85       	ldd	r19, Y+8	; 0x08
     ec8:	22 30       	cpi	r18, 0x02	; 2
     eca:	31 05       	cpc	r19, r1
     ecc:	21 f1       	breq	.+72     	; 0xf16 <MEXTI_voidSenseControl+0xbe>
     ece:	8f 81       	ldd	r24, Y+7	; 0x07
     ed0:	98 85       	ldd	r25, Y+8	; 0x08
     ed2:	83 30       	cpi	r24, 0x03	; 3
     ed4:	91 05       	cpc	r25, r1
     ed6:	71 f1       	breq	.+92     	; 0xf34 <MEXTI_voidSenseControl+0xdc>
     ed8:	b6 c0       	rjmp	.+364    	; 0x1046 <MEXTI_voidSenseControl+0x1ee>
				case 0:
					CLR_BIT(MCUCR,0);
     eda:	a5 e5       	ldi	r26, 0x55	; 85
     edc:	b0 e0       	ldi	r27, 0x00	; 0
     ede:	e5 e5       	ldi	r30, 0x55	; 85
     ee0:	f0 e0       	ldi	r31, 0x00	; 0
     ee2:	80 81       	ld	r24, Z
     ee4:	8e 7f       	andi	r24, 0xFE	; 254
     ee6:	8c 93       	st	X, r24
					CLR_BIT(MCUCR,1);
     ee8:	a5 e5       	ldi	r26, 0x55	; 85
     eea:	b0 e0       	ldi	r27, 0x00	; 0
     eec:	e5 e5       	ldi	r30, 0x55	; 85
     eee:	f0 e0       	ldi	r31, 0x00	; 0
     ef0:	80 81       	ld	r24, Z
     ef2:	8d 7f       	andi	r24, 0xFD	; 253
     ef4:	8c 93       	st	X, r24
     ef6:	a7 c0       	rjmp	.+334    	; 0x1046 <MEXTI_voidSenseControl+0x1ee>
				break;

				case 1:
					SET_BIT(MCUCR, 0);
     ef8:	a5 e5       	ldi	r26, 0x55	; 85
     efa:	b0 e0       	ldi	r27, 0x00	; 0
     efc:	e5 e5       	ldi	r30, 0x55	; 85
     efe:	f0 e0       	ldi	r31, 0x00	; 0
     f00:	80 81       	ld	r24, Z
     f02:	81 60       	ori	r24, 0x01	; 1
     f04:	8c 93       	st	X, r24
					CLR_BIT(MCUCR, 1);
     f06:	a5 e5       	ldi	r26, 0x55	; 85
     f08:	b0 e0       	ldi	r27, 0x00	; 0
     f0a:	e5 e5       	ldi	r30, 0x55	; 85
     f0c:	f0 e0       	ldi	r31, 0x00	; 0
     f0e:	80 81       	ld	r24, Z
     f10:	8d 7f       	andi	r24, 0xFD	; 253
     f12:	8c 93       	st	X, r24
     f14:	98 c0       	rjmp	.+304    	; 0x1046 <MEXTI_voidSenseControl+0x1ee>
				break;

				case 2:
					CLR_BIT(MCUCR, 0);
     f16:	a5 e5       	ldi	r26, 0x55	; 85
     f18:	b0 e0       	ldi	r27, 0x00	; 0
     f1a:	e5 e5       	ldi	r30, 0x55	; 85
     f1c:	f0 e0       	ldi	r31, 0x00	; 0
     f1e:	80 81       	ld	r24, Z
     f20:	8e 7f       	andi	r24, 0xFE	; 254
     f22:	8c 93       	st	X, r24
					SET_BIT(MCUCR, 1);
     f24:	a5 e5       	ldi	r26, 0x55	; 85
     f26:	b0 e0       	ldi	r27, 0x00	; 0
     f28:	e5 e5       	ldi	r30, 0x55	; 85
     f2a:	f0 e0       	ldi	r31, 0x00	; 0
     f2c:	80 81       	ld	r24, Z
     f2e:	82 60       	ori	r24, 0x02	; 2
     f30:	8c 93       	st	X, r24
     f32:	89 c0       	rjmp	.+274    	; 0x1046 <MEXTI_voidSenseControl+0x1ee>
				break;

				case 3:
					SET_BIT(MCUCR, 0);
     f34:	a5 e5       	ldi	r26, 0x55	; 85
     f36:	b0 e0       	ldi	r27, 0x00	; 0
     f38:	e5 e5       	ldi	r30, 0x55	; 85
     f3a:	f0 e0       	ldi	r31, 0x00	; 0
     f3c:	80 81       	ld	r24, Z
     f3e:	81 60       	ori	r24, 0x01	; 1
     f40:	8c 93       	st	X, r24
					SET_BIT(MCUCR, 1);
     f42:	a5 e5       	ldi	r26, 0x55	; 85
     f44:	b0 e0       	ldi	r27, 0x00	; 0
     f46:	e5 e5       	ldi	r30, 0x55	; 85
     f48:	f0 e0       	ldi	r31, 0x00	; 0
     f4a:	80 81       	ld	r24, Z
     f4c:	82 60       	ori	r24, 0x02	; 2
     f4e:	8c 93       	st	X, r24
     f50:	7a c0       	rjmp	.+244    	; 0x1046 <MEXTI_voidSenseControl+0x1ee>

			}
		break;
		/*EXTI INT1*/
		case 1:
			switch(A_u8State){
     f52:	8a 81       	ldd	r24, Y+2	; 0x02
     f54:	28 2f       	mov	r18, r24
     f56:	30 e0       	ldi	r19, 0x00	; 0
     f58:	3e 83       	std	Y+6, r19	; 0x06
     f5a:	2d 83       	std	Y+5, r18	; 0x05
     f5c:	8d 81       	ldd	r24, Y+5	; 0x05
     f5e:	9e 81       	ldd	r25, Y+6	; 0x06
     f60:	81 30       	cpi	r24, 0x01	; 1
     f62:	91 05       	cpc	r25, r1
     f64:	21 f1       	breq	.+72     	; 0xfae <MEXTI_voidSenseControl+0x156>
     f66:	2d 81       	ldd	r18, Y+5	; 0x05
     f68:	3e 81       	ldd	r19, Y+6	; 0x06
     f6a:	22 30       	cpi	r18, 0x02	; 2
     f6c:	31 05       	cpc	r19, r1
     f6e:	2c f4       	brge	.+10     	; 0xf7a <MEXTI_voidSenseControl+0x122>
     f70:	8d 81       	ldd	r24, Y+5	; 0x05
     f72:	9e 81       	ldd	r25, Y+6	; 0x06
     f74:	00 97       	sbiw	r24, 0x00	; 0
     f76:	61 f0       	breq	.+24     	; 0xf90 <MEXTI_voidSenseControl+0x138>
     f78:	66 c0       	rjmp	.+204    	; 0x1046 <MEXTI_voidSenseControl+0x1ee>
     f7a:	2d 81       	ldd	r18, Y+5	; 0x05
     f7c:	3e 81       	ldd	r19, Y+6	; 0x06
     f7e:	22 30       	cpi	r18, 0x02	; 2
     f80:	31 05       	cpc	r19, r1
     f82:	21 f1       	breq	.+72     	; 0xfcc <MEXTI_voidSenseControl+0x174>
     f84:	8d 81       	ldd	r24, Y+5	; 0x05
     f86:	9e 81       	ldd	r25, Y+6	; 0x06
     f88:	83 30       	cpi	r24, 0x03	; 3
     f8a:	91 05       	cpc	r25, r1
     f8c:	71 f1       	breq	.+92     	; 0xfea <MEXTI_voidSenseControl+0x192>
     f8e:	5b c0       	rjmp	.+182    	; 0x1046 <MEXTI_voidSenseControl+0x1ee>
				case 0:
					CLR_BIT(MCUCR,2);
     f90:	a5 e5       	ldi	r26, 0x55	; 85
     f92:	b0 e0       	ldi	r27, 0x00	; 0
     f94:	e5 e5       	ldi	r30, 0x55	; 85
     f96:	f0 e0       	ldi	r31, 0x00	; 0
     f98:	80 81       	ld	r24, Z
     f9a:	8b 7f       	andi	r24, 0xFB	; 251
     f9c:	8c 93       	st	X, r24
					CLR_BIT(MCUCR,3);
     f9e:	a5 e5       	ldi	r26, 0x55	; 85
     fa0:	b0 e0       	ldi	r27, 0x00	; 0
     fa2:	e5 e5       	ldi	r30, 0x55	; 85
     fa4:	f0 e0       	ldi	r31, 0x00	; 0
     fa6:	80 81       	ld	r24, Z
     fa8:	87 7f       	andi	r24, 0xF7	; 247
     faa:	8c 93       	st	X, r24
     fac:	4c c0       	rjmp	.+152    	; 0x1046 <MEXTI_voidSenseControl+0x1ee>
				break;

				case 1:
					SET_BIT(MCUCR, 2);
     fae:	a5 e5       	ldi	r26, 0x55	; 85
     fb0:	b0 e0       	ldi	r27, 0x00	; 0
     fb2:	e5 e5       	ldi	r30, 0x55	; 85
     fb4:	f0 e0       	ldi	r31, 0x00	; 0
     fb6:	80 81       	ld	r24, Z
     fb8:	84 60       	ori	r24, 0x04	; 4
     fba:	8c 93       	st	X, r24
					CLR_BIT(MCUCR, 3);
     fbc:	a5 e5       	ldi	r26, 0x55	; 85
     fbe:	b0 e0       	ldi	r27, 0x00	; 0
     fc0:	e5 e5       	ldi	r30, 0x55	; 85
     fc2:	f0 e0       	ldi	r31, 0x00	; 0
     fc4:	80 81       	ld	r24, Z
     fc6:	87 7f       	andi	r24, 0xF7	; 247
     fc8:	8c 93       	st	X, r24
     fca:	3d c0       	rjmp	.+122    	; 0x1046 <MEXTI_voidSenseControl+0x1ee>
				break;

				case 2:
					CLR_BIT(MCUCR, 2);
     fcc:	a5 e5       	ldi	r26, 0x55	; 85
     fce:	b0 e0       	ldi	r27, 0x00	; 0
     fd0:	e5 e5       	ldi	r30, 0x55	; 85
     fd2:	f0 e0       	ldi	r31, 0x00	; 0
     fd4:	80 81       	ld	r24, Z
     fd6:	8b 7f       	andi	r24, 0xFB	; 251
     fd8:	8c 93       	st	X, r24
					SET_BIT(MCUCR, 3);
     fda:	a5 e5       	ldi	r26, 0x55	; 85
     fdc:	b0 e0       	ldi	r27, 0x00	; 0
     fde:	e5 e5       	ldi	r30, 0x55	; 85
     fe0:	f0 e0       	ldi	r31, 0x00	; 0
     fe2:	80 81       	ld	r24, Z
     fe4:	88 60       	ori	r24, 0x08	; 8
     fe6:	8c 93       	st	X, r24
     fe8:	2e c0       	rjmp	.+92     	; 0x1046 <MEXTI_voidSenseControl+0x1ee>
				break;

				case 3:
					SET_BIT(MCUCR, 2);
     fea:	a5 e5       	ldi	r26, 0x55	; 85
     fec:	b0 e0       	ldi	r27, 0x00	; 0
     fee:	e5 e5       	ldi	r30, 0x55	; 85
     ff0:	f0 e0       	ldi	r31, 0x00	; 0
     ff2:	80 81       	ld	r24, Z
     ff4:	84 60       	ori	r24, 0x04	; 4
     ff6:	8c 93       	st	X, r24
					SET_BIT(MCUCR, 3);
     ff8:	a5 e5       	ldi	r26, 0x55	; 85
     ffa:	b0 e0       	ldi	r27, 0x00	; 0
     ffc:	e5 e5       	ldi	r30, 0x55	; 85
     ffe:	f0 e0       	ldi	r31, 0x00	; 0
    1000:	80 81       	ld	r24, Z
    1002:	88 60       	ori	r24, 0x08	; 8
    1004:	8c 93       	st	X, r24
    1006:	1f c0       	rjmp	.+62     	; 0x1046 <MEXTI_voidSenseControl+0x1ee>
			}
		break;

		/*EXTI INT2*/
		case 2:
			switch(A_u8State){
    1008:	8a 81       	ldd	r24, Y+2	; 0x02
    100a:	28 2f       	mov	r18, r24
    100c:	30 e0       	ldi	r19, 0x00	; 0
    100e:	3c 83       	std	Y+4, r19	; 0x04
    1010:	2b 83       	std	Y+3, r18	; 0x03
    1012:	8b 81       	ldd	r24, Y+3	; 0x03
    1014:	9c 81       	ldd	r25, Y+4	; 0x04
    1016:	82 30       	cpi	r24, 0x02	; 2
    1018:	91 05       	cpc	r25, r1
    101a:	31 f0       	breq	.+12     	; 0x1028 <MEXTI_voidSenseControl+0x1d0>
    101c:	2b 81       	ldd	r18, Y+3	; 0x03
    101e:	3c 81       	ldd	r19, Y+4	; 0x04
    1020:	23 30       	cpi	r18, 0x03	; 3
    1022:	31 05       	cpc	r19, r1
    1024:	49 f0       	breq	.+18     	; 0x1038 <MEXTI_voidSenseControl+0x1e0>
    1026:	0f c0       	rjmp	.+30     	; 0x1046 <MEXTI_voidSenseControl+0x1ee>
			case 2: CLR_BIT(MCUCSR, 6);break;
    1028:	a4 e5       	ldi	r26, 0x54	; 84
    102a:	b0 e0       	ldi	r27, 0x00	; 0
    102c:	e4 e5       	ldi	r30, 0x54	; 84
    102e:	f0 e0       	ldi	r31, 0x00	; 0
    1030:	80 81       	ld	r24, Z
    1032:	8f 7b       	andi	r24, 0xBF	; 191
    1034:	8c 93       	st	X, r24
    1036:	07 c0       	rjmp	.+14     	; 0x1046 <MEXTI_voidSenseControl+0x1ee>
			case 3: SET_BIT(MCUCSR, 6);break;
    1038:	a4 e5       	ldi	r26, 0x54	; 84
    103a:	b0 e0       	ldi	r27, 0x00	; 0
    103c:	e4 e5       	ldi	r30, 0x54	; 84
    103e:	f0 e0       	ldi	r31, 0x00	; 0
    1040:	80 81       	ld	r24, Z
    1042:	80 64       	ori	r24, 0x40	; 64
    1044:	8c 93       	st	X, r24
			}
		break;

	}
}
    1046:	2a 96       	adiw	r28, 0x0a	; 10
    1048:	0f b6       	in	r0, 0x3f	; 63
    104a:	f8 94       	cli
    104c:	de bf       	out	0x3e, r29	; 62
    104e:	0f be       	out	0x3f, r0	; 63
    1050:	cd bf       	out	0x3d, r28	; 61
    1052:	cf 91       	pop	r28
    1054:	df 91       	pop	r29
    1056:	08 95       	ret

00001058 <MEXTI_voidEnable>:


void MEXTI_voidEnable(u8 A_u8ExtiNumber){
    1058:	df 93       	push	r29
    105a:	cf 93       	push	r28
    105c:	00 d0       	rcall	.+0      	; 0x105e <MEXTI_voidEnable+0x6>
    105e:	0f 92       	push	r0
    1060:	cd b7       	in	r28, 0x3d	; 61
    1062:	de b7       	in	r29, 0x3e	; 62
    1064:	89 83       	std	Y+1, r24	; 0x01
	switch(A_u8ExtiNumber){
    1066:	89 81       	ldd	r24, Y+1	; 0x01
    1068:	28 2f       	mov	r18, r24
    106a:	30 e0       	ldi	r19, 0x00	; 0
    106c:	3b 83       	std	Y+3, r19	; 0x03
    106e:	2a 83       	std	Y+2, r18	; 0x02
    1070:	8a 81       	ldd	r24, Y+2	; 0x02
    1072:	9b 81       	ldd	r25, Y+3	; 0x03
    1074:	81 30       	cpi	r24, 0x01	; 1
    1076:	91 05       	cpc	r25, r1
    1078:	89 f0       	breq	.+34     	; 0x109c <MEXTI_voidEnable+0x44>
    107a:	2a 81       	ldd	r18, Y+2	; 0x02
    107c:	3b 81       	ldd	r19, Y+3	; 0x03
    107e:	22 30       	cpi	r18, 0x02	; 2
    1080:	31 05       	cpc	r19, r1
    1082:	a1 f0       	breq	.+40     	; 0x10ac <MEXTI_voidEnable+0x54>
    1084:	8a 81       	ldd	r24, Y+2	; 0x02
    1086:	9b 81       	ldd	r25, Y+3	; 0x03
    1088:	00 97       	sbiw	r24, 0x00	; 0
    108a:	b9 f4       	brne	.+46     	; 0x10ba <MEXTI_voidEnable+0x62>
		case 0: SET_BIT( GICR, 6); break;
    108c:	ab e5       	ldi	r26, 0x5B	; 91
    108e:	b0 e0       	ldi	r27, 0x00	; 0
    1090:	eb e5       	ldi	r30, 0x5B	; 91
    1092:	f0 e0       	ldi	r31, 0x00	; 0
    1094:	80 81       	ld	r24, Z
    1096:	80 64       	ori	r24, 0x40	; 64
    1098:	8c 93       	st	X, r24
    109a:	0f c0       	rjmp	.+30     	; 0x10ba <MEXTI_voidEnable+0x62>
		case 1: SET_BIT( GICR, 7); break;
    109c:	ab e5       	ldi	r26, 0x5B	; 91
    109e:	b0 e0       	ldi	r27, 0x00	; 0
    10a0:	eb e5       	ldi	r30, 0x5B	; 91
    10a2:	f0 e0       	ldi	r31, 0x00	; 0
    10a4:	80 81       	ld	r24, Z
    10a6:	80 68       	ori	r24, 0x80	; 128
    10a8:	8c 93       	st	X, r24
    10aa:	07 c0       	rjmp	.+14     	; 0x10ba <MEXTI_voidEnable+0x62>
		case 2: SET_BIT(GICR, 5); break;
    10ac:	ab e5       	ldi	r26, 0x5B	; 91
    10ae:	b0 e0       	ldi	r27, 0x00	; 0
    10b0:	eb e5       	ldi	r30, 0x5B	; 91
    10b2:	f0 e0       	ldi	r31, 0x00	; 0
    10b4:	80 81       	ld	r24, Z
    10b6:	80 62       	ori	r24, 0x20	; 32
    10b8:	8c 93       	st	X, r24
	}

}
    10ba:	0f 90       	pop	r0
    10bc:	0f 90       	pop	r0
    10be:	0f 90       	pop	r0
    10c0:	cf 91       	pop	r28
    10c2:	df 91       	pop	r29
    10c4:	08 95       	ret

000010c6 <MEXTI_voidDisable>:

void MEXTI_voidDisable(u8 A_u8ExtiNumber){
    10c6:	df 93       	push	r29
    10c8:	cf 93       	push	r28
    10ca:	00 d0       	rcall	.+0      	; 0x10cc <MEXTI_voidDisable+0x6>
    10cc:	0f 92       	push	r0
    10ce:	cd b7       	in	r28, 0x3d	; 61
    10d0:	de b7       	in	r29, 0x3e	; 62
    10d2:	89 83       	std	Y+1, r24	; 0x01
	switch(A_u8ExtiNumber){
    10d4:	89 81       	ldd	r24, Y+1	; 0x01
    10d6:	28 2f       	mov	r18, r24
    10d8:	30 e0       	ldi	r19, 0x00	; 0
    10da:	3b 83       	std	Y+3, r19	; 0x03
    10dc:	2a 83       	std	Y+2, r18	; 0x02
    10de:	8a 81       	ldd	r24, Y+2	; 0x02
    10e0:	9b 81       	ldd	r25, Y+3	; 0x03
    10e2:	81 30       	cpi	r24, 0x01	; 1
    10e4:	91 05       	cpc	r25, r1
    10e6:	89 f0       	breq	.+34     	; 0x110a <MEXTI_voidDisable+0x44>
    10e8:	2a 81       	ldd	r18, Y+2	; 0x02
    10ea:	3b 81       	ldd	r19, Y+3	; 0x03
    10ec:	22 30       	cpi	r18, 0x02	; 2
    10ee:	31 05       	cpc	r19, r1
    10f0:	a1 f0       	breq	.+40     	; 0x111a <MEXTI_voidDisable+0x54>
    10f2:	8a 81       	ldd	r24, Y+2	; 0x02
    10f4:	9b 81       	ldd	r25, Y+3	; 0x03
    10f6:	00 97       	sbiw	r24, 0x00	; 0
    10f8:	b9 f4       	brne	.+46     	; 0x1128 <MEXTI_voidDisable+0x62>
		case 0: CLR_BIT( GICR, 6); break;
    10fa:	ab e5       	ldi	r26, 0x5B	; 91
    10fc:	b0 e0       	ldi	r27, 0x00	; 0
    10fe:	eb e5       	ldi	r30, 0x5B	; 91
    1100:	f0 e0       	ldi	r31, 0x00	; 0
    1102:	80 81       	ld	r24, Z
    1104:	8f 7b       	andi	r24, 0xBF	; 191
    1106:	8c 93       	st	X, r24
    1108:	0f c0       	rjmp	.+30     	; 0x1128 <MEXTI_voidDisable+0x62>
		case 1: CLR_BIT( GICR, 7); break;
    110a:	ab e5       	ldi	r26, 0x5B	; 91
    110c:	b0 e0       	ldi	r27, 0x00	; 0
    110e:	eb e5       	ldi	r30, 0x5B	; 91
    1110:	f0 e0       	ldi	r31, 0x00	; 0
    1112:	80 81       	ld	r24, Z
    1114:	8f 77       	andi	r24, 0x7F	; 127
    1116:	8c 93       	st	X, r24
    1118:	07 c0       	rjmp	.+14     	; 0x1128 <MEXTI_voidDisable+0x62>
		case 2: CLR_BIT(GICR, 5); break;
    111a:	ab e5       	ldi	r26, 0x5B	; 91
    111c:	b0 e0       	ldi	r27, 0x00	; 0
    111e:	eb e5       	ldi	r30, 0x5B	; 91
    1120:	f0 e0       	ldi	r31, 0x00	; 0
    1122:	80 81       	ld	r24, Z
    1124:	8f 7d       	andi	r24, 0xDF	; 223
    1126:	8c 93       	st	X, r24
	}
}
    1128:	0f 90       	pop	r0
    112a:	0f 90       	pop	r0
    112c:	0f 90       	pop	r0
    112e:	cf 91       	pop	r28
    1130:	df 91       	pop	r29
    1132:	08 95       	ret

00001134 <MDIO_voidSetPinDirection>:
#include<avr/io.h>
#include"DIO_Interface.h"



void  MDIO_voidSetPinDirection(u8 A_u8PortNumber, u8 A_u8PinNumber, u8 A_u8Dir){
    1134:	df 93       	push	r29
    1136:	cf 93       	push	r28
    1138:	cd b7       	in	r28, 0x3d	; 61
    113a:	de b7       	in	r29, 0x3e	; 62
    113c:	2d 97       	sbiw	r28, 0x0d	; 13
    113e:	0f b6       	in	r0, 0x3f	; 63
    1140:	f8 94       	cli
    1142:	de bf       	out	0x3e, r29	; 62
    1144:	0f be       	out	0x3f, r0	; 63
    1146:	cd bf       	out	0x3d, r28	; 61
    1148:	89 83       	std	Y+1, r24	; 0x01
    114a:	6a 83       	std	Y+2, r22	; 0x02
    114c:	4b 83       	std	Y+3, r20	; 0x03
	switch(A_u8PortNumber){
    114e:	89 81       	ldd	r24, Y+1	; 0x01
    1150:	28 2f       	mov	r18, r24
    1152:	30 e0       	ldi	r19, 0x00	; 0
    1154:	3d 87       	std	Y+13, r19	; 0x0d
    1156:	2c 87       	std	Y+12, r18	; 0x0c
    1158:	8c 85       	ldd	r24, Y+12	; 0x0c
    115a:	9d 85       	ldd	r25, Y+13	; 0x0d
    115c:	82 34       	cpi	r24, 0x42	; 66
    115e:	91 05       	cpc	r25, r1
    1160:	09 f4       	brne	.+2      	; 0x1164 <MDIO_voidSetPinDirection+0x30>
    1162:	50 c0       	rjmp	.+160    	; 0x1204 <MDIO_voidSetPinDirection+0xd0>
    1164:	2c 85       	ldd	r18, Y+12	; 0x0c
    1166:	3d 85       	ldd	r19, Y+13	; 0x0d
    1168:	23 34       	cpi	r18, 0x43	; 67
    116a:	31 05       	cpc	r19, r1
    116c:	34 f4       	brge	.+12     	; 0x117a <MDIO_voidSetPinDirection+0x46>
    116e:	8c 85       	ldd	r24, Y+12	; 0x0c
    1170:	9d 85       	ldd	r25, Y+13	; 0x0d
    1172:	81 34       	cpi	r24, 0x41	; 65
    1174:	91 05       	cpc	r25, r1
    1176:	71 f0       	breq	.+28     	; 0x1194 <MDIO_voidSetPinDirection+0x60>
    1178:	ec c0       	rjmp	.+472    	; 0x1352 <MDIO_voidSetPinDirection+0x21e>
    117a:	2c 85       	ldd	r18, Y+12	; 0x0c
    117c:	3d 85       	ldd	r19, Y+13	; 0x0d
    117e:	23 34       	cpi	r18, 0x43	; 67
    1180:	31 05       	cpc	r19, r1
    1182:	09 f4       	brne	.+2      	; 0x1186 <MDIO_voidSetPinDirection+0x52>
    1184:	77 c0       	rjmp	.+238    	; 0x1274 <MDIO_voidSetPinDirection+0x140>
    1186:	8c 85       	ldd	r24, Y+12	; 0x0c
    1188:	9d 85       	ldd	r25, Y+13	; 0x0d
    118a:	84 34       	cpi	r24, 0x44	; 68
    118c:	91 05       	cpc	r25, r1
    118e:	09 f4       	brne	.+2      	; 0x1192 <MDIO_voidSetPinDirection+0x5e>
    1190:	a9 c0       	rjmp	.+338    	; 0x12e4 <MDIO_voidSetPinDirection+0x1b0>
    1192:	df c0       	rjmp	.+446    	; 0x1352 <MDIO_voidSetPinDirection+0x21e>
		case 'A':
			switch(A_u8Dir){
    1194:	8b 81       	ldd	r24, Y+3	; 0x03
    1196:	28 2f       	mov	r18, r24
    1198:	30 e0       	ldi	r19, 0x00	; 0
    119a:	3b 87       	std	Y+11, r19	; 0x0b
    119c:	2a 87       	std	Y+10, r18	; 0x0a
    119e:	8a 85       	ldd	r24, Y+10	; 0x0a
    11a0:	9b 85       	ldd	r25, Y+11	; 0x0b
    11a2:	00 97       	sbiw	r24, 0x00	; 0
    11a4:	31 f0       	breq	.+12     	; 0x11b2 <MDIO_voidSetPinDirection+0x7e>
    11a6:	2a 85       	ldd	r18, Y+10	; 0x0a
    11a8:	3b 85       	ldd	r19, Y+11	; 0x0b
    11aa:	21 30       	cpi	r18, 0x01	; 1
    11ac:	31 05       	cpc	r19, r1
    11ae:	b1 f0       	breq	.+44     	; 0x11dc <MDIO_voidSetPinDirection+0xa8>
    11b0:	d0 c0       	rjmp	.+416    	; 0x1352 <MDIO_voidSetPinDirection+0x21e>
				case 0:CLR_BIT(DDRA , A_u8PinNumber);break;
    11b2:	aa e3       	ldi	r26, 0x3A	; 58
    11b4:	b0 e0       	ldi	r27, 0x00	; 0
    11b6:	ea e3       	ldi	r30, 0x3A	; 58
    11b8:	f0 e0       	ldi	r31, 0x00	; 0
    11ba:	80 81       	ld	r24, Z
    11bc:	48 2f       	mov	r20, r24
    11be:	8a 81       	ldd	r24, Y+2	; 0x02
    11c0:	28 2f       	mov	r18, r24
    11c2:	30 e0       	ldi	r19, 0x00	; 0
    11c4:	81 e0       	ldi	r24, 0x01	; 1
    11c6:	90 e0       	ldi	r25, 0x00	; 0
    11c8:	02 2e       	mov	r0, r18
    11ca:	02 c0       	rjmp	.+4      	; 0x11d0 <MDIO_voidSetPinDirection+0x9c>
    11cc:	88 0f       	add	r24, r24
    11ce:	99 1f       	adc	r25, r25
    11d0:	0a 94       	dec	r0
    11d2:	e2 f7       	brpl	.-8      	; 0x11cc <MDIO_voidSetPinDirection+0x98>
    11d4:	80 95       	com	r24
    11d6:	84 23       	and	r24, r20
    11d8:	8c 93       	st	X, r24
    11da:	bb c0       	rjmp	.+374    	; 0x1352 <MDIO_voidSetPinDirection+0x21e>
				case 1: SET_BIT(DDRA, A_u8PinNumber); break;
    11dc:	aa e3       	ldi	r26, 0x3A	; 58
    11de:	b0 e0       	ldi	r27, 0x00	; 0
    11e0:	ea e3       	ldi	r30, 0x3A	; 58
    11e2:	f0 e0       	ldi	r31, 0x00	; 0
    11e4:	80 81       	ld	r24, Z
    11e6:	48 2f       	mov	r20, r24
    11e8:	8a 81       	ldd	r24, Y+2	; 0x02
    11ea:	28 2f       	mov	r18, r24
    11ec:	30 e0       	ldi	r19, 0x00	; 0
    11ee:	81 e0       	ldi	r24, 0x01	; 1
    11f0:	90 e0       	ldi	r25, 0x00	; 0
    11f2:	02 2e       	mov	r0, r18
    11f4:	02 c0       	rjmp	.+4      	; 0x11fa <MDIO_voidSetPinDirection+0xc6>
    11f6:	88 0f       	add	r24, r24
    11f8:	99 1f       	adc	r25, r25
    11fa:	0a 94       	dec	r0
    11fc:	e2 f7       	brpl	.-8      	; 0x11f6 <MDIO_voidSetPinDirection+0xc2>
    11fe:	84 2b       	or	r24, r20
    1200:	8c 93       	st	X, r24
    1202:	a7 c0       	rjmp	.+334    	; 0x1352 <MDIO_voidSetPinDirection+0x21e>
			}
		break;
		case 'B':
			switch(A_u8Dir){
    1204:	8b 81       	ldd	r24, Y+3	; 0x03
    1206:	28 2f       	mov	r18, r24
    1208:	30 e0       	ldi	r19, 0x00	; 0
    120a:	39 87       	std	Y+9, r19	; 0x09
    120c:	28 87       	std	Y+8, r18	; 0x08
    120e:	88 85       	ldd	r24, Y+8	; 0x08
    1210:	99 85       	ldd	r25, Y+9	; 0x09
    1212:	00 97       	sbiw	r24, 0x00	; 0
    1214:	31 f0       	breq	.+12     	; 0x1222 <MDIO_voidSetPinDirection+0xee>
    1216:	28 85       	ldd	r18, Y+8	; 0x08
    1218:	39 85       	ldd	r19, Y+9	; 0x09
    121a:	21 30       	cpi	r18, 0x01	; 1
    121c:	31 05       	cpc	r19, r1
    121e:	b1 f0       	breq	.+44     	; 0x124c <MDIO_voidSetPinDirection+0x118>
    1220:	98 c0       	rjmp	.+304    	; 0x1352 <MDIO_voidSetPinDirection+0x21e>
				case 0:CLR_BIT(DDRB , A_u8PinNumber);break;
    1222:	a7 e3       	ldi	r26, 0x37	; 55
    1224:	b0 e0       	ldi	r27, 0x00	; 0
    1226:	e7 e3       	ldi	r30, 0x37	; 55
    1228:	f0 e0       	ldi	r31, 0x00	; 0
    122a:	80 81       	ld	r24, Z
    122c:	48 2f       	mov	r20, r24
    122e:	8a 81       	ldd	r24, Y+2	; 0x02
    1230:	28 2f       	mov	r18, r24
    1232:	30 e0       	ldi	r19, 0x00	; 0
    1234:	81 e0       	ldi	r24, 0x01	; 1
    1236:	90 e0       	ldi	r25, 0x00	; 0
    1238:	02 2e       	mov	r0, r18
    123a:	02 c0       	rjmp	.+4      	; 0x1240 <MDIO_voidSetPinDirection+0x10c>
    123c:	88 0f       	add	r24, r24
    123e:	99 1f       	adc	r25, r25
    1240:	0a 94       	dec	r0
    1242:	e2 f7       	brpl	.-8      	; 0x123c <MDIO_voidSetPinDirection+0x108>
    1244:	80 95       	com	r24
    1246:	84 23       	and	r24, r20
    1248:	8c 93       	st	X, r24
    124a:	83 c0       	rjmp	.+262    	; 0x1352 <MDIO_voidSetPinDirection+0x21e>
				case 1: SET_BIT(DDRB, A_u8PinNumber); break;
    124c:	a7 e3       	ldi	r26, 0x37	; 55
    124e:	b0 e0       	ldi	r27, 0x00	; 0
    1250:	e7 e3       	ldi	r30, 0x37	; 55
    1252:	f0 e0       	ldi	r31, 0x00	; 0
    1254:	80 81       	ld	r24, Z
    1256:	48 2f       	mov	r20, r24
    1258:	8a 81       	ldd	r24, Y+2	; 0x02
    125a:	28 2f       	mov	r18, r24
    125c:	30 e0       	ldi	r19, 0x00	; 0
    125e:	81 e0       	ldi	r24, 0x01	; 1
    1260:	90 e0       	ldi	r25, 0x00	; 0
    1262:	02 2e       	mov	r0, r18
    1264:	02 c0       	rjmp	.+4      	; 0x126a <MDIO_voidSetPinDirection+0x136>
    1266:	88 0f       	add	r24, r24
    1268:	99 1f       	adc	r25, r25
    126a:	0a 94       	dec	r0
    126c:	e2 f7       	brpl	.-8      	; 0x1266 <MDIO_voidSetPinDirection+0x132>
    126e:	84 2b       	or	r24, r20
    1270:	8c 93       	st	X, r24
    1272:	6f c0       	rjmp	.+222    	; 0x1352 <MDIO_voidSetPinDirection+0x21e>
			}
		break;
		case 'C':
			switch(A_u8Dir){
    1274:	8b 81       	ldd	r24, Y+3	; 0x03
    1276:	28 2f       	mov	r18, r24
    1278:	30 e0       	ldi	r19, 0x00	; 0
    127a:	3f 83       	std	Y+7, r19	; 0x07
    127c:	2e 83       	std	Y+6, r18	; 0x06
    127e:	8e 81       	ldd	r24, Y+6	; 0x06
    1280:	9f 81       	ldd	r25, Y+7	; 0x07
    1282:	00 97       	sbiw	r24, 0x00	; 0
    1284:	31 f0       	breq	.+12     	; 0x1292 <MDIO_voidSetPinDirection+0x15e>
    1286:	2e 81       	ldd	r18, Y+6	; 0x06
    1288:	3f 81       	ldd	r19, Y+7	; 0x07
    128a:	21 30       	cpi	r18, 0x01	; 1
    128c:	31 05       	cpc	r19, r1
    128e:	b1 f0       	breq	.+44     	; 0x12bc <MDIO_voidSetPinDirection+0x188>
    1290:	60 c0       	rjmp	.+192    	; 0x1352 <MDIO_voidSetPinDirection+0x21e>
				case 0:CLR_BIT(DDRC , A_u8PinNumber);break;
    1292:	a4 e3       	ldi	r26, 0x34	; 52
    1294:	b0 e0       	ldi	r27, 0x00	; 0
    1296:	e4 e3       	ldi	r30, 0x34	; 52
    1298:	f0 e0       	ldi	r31, 0x00	; 0
    129a:	80 81       	ld	r24, Z
    129c:	48 2f       	mov	r20, r24
    129e:	8a 81       	ldd	r24, Y+2	; 0x02
    12a0:	28 2f       	mov	r18, r24
    12a2:	30 e0       	ldi	r19, 0x00	; 0
    12a4:	81 e0       	ldi	r24, 0x01	; 1
    12a6:	90 e0       	ldi	r25, 0x00	; 0
    12a8:	02 2e       	mov	r0, r18
    12aa:	02 c0       	rjmp	.+4      	; 0x12b0 <MDIO_voidSetPinDirection+0x17c>
    12ac:	88 0f       	add	r24, r24
    12ae:	99 1f       	adc	r25, r25
    12b0:	0a 94       	dec	r0
    12b2:	e2 f7       	brpl	.-8      	; 0x12ac <MDIO_voidSetPinDirection+0x178>
    12b4:	80 95       	com	r24
    12b6:	84 23       	and	r24, r20
    12b8:	8c 93       	st	X, r24
    12ba:	4b c0       	rjmp	.+150    	; 0x1352 <MDIO_voidSetPinDirection+0x21e>
				case 1: SET_BIT(DDRC, A_u8PinNumber); break;
    12bc:	a4 e3       	ldi	r26, 0x34	; 52
    12be:	b0 e0       	ldi	r27, 0x00	; 0
    12c0:	e4 e3       	ldi	r30, 0x34	; 52
    12c2:	f0 e0       	ldi	r31, 0x00	; 0
    12c4:	80 81       	ld	r24, Z
    12c6:	48 2f       	mov	r20, r24
    12c8:	8a 81       	ldd	r24, Y+2	; 0x02
    12ca:	28 2f       	mov	r18, r24
    12cc:	30 e0       	ldi	r19, 0x00	; 0
    12ce:	81 e0       	ldi	r24, 0x01	; 1
    12d0:	90 e0       	ldi	r25, 0x00	; 0
    12d2:	02 2e       	mov	r0, r18
    12d4:	02 c0       	rjmp	.+4      	; 0x12da <MDIO_voidSetPinDirection+0x1a6>
    12d6:	88 0f       	add	r24, r24
    12d8:	99 1f       	adc	r25, r25
    12da:	0a 94       	dec	r0
    12dc:	e2 f7       	brpl	.-8      	; 0x12d6 <MDIO_voidSetPinDirection+0x1a2>
    12de:	84 2b       	or	r24, r20
    12e0:	8c 93       	st	X, r24
    12e2:	37 c0       	rjmp	.+110    	; 0x1352 <MDIO_voidSetPinDirection+0x21e>
			}
		break;
		case 'D':
			switch(A_u8Dir){
    12e4:	8b 81       	ldd	r24, Y+3	; 0x03
    12e6:	28 2f       	mov	r18, r24
    12e8:	30 e0       	ldi	r19, 0x00	; 0
    12ea:	3d 83       	std	Y+5, r19	; 0x05
    12ec:	2c 83       	std	Y+4, r18	; 0x04
    12ee:	8c 81       	ldd	r24, Y+4	; 0x04
    12f0:	9d 81       	ldd	r25, Y+5	; 0x05
    12f2:	00 97       	sbiw	r24, 0x00	; 0
    12f4:	31 f0       	breq	.+12     	; 0x1302 <MDIO_voidSetPinDirection+0x1ce>
    12f6:	2c 81       	ldd	r18, Y+4	; 0x04
    12f8:	3d 81       	ldd	r19, Y+5	; 0x05
    12fa:	21 30       	cpi	r18, 0x01	; 1
    12fc:	31 05       	cpc	r19, r1
    12fe:	b1 f0       	breq	.+44     	; 0x132c <MDIO_voidSetPinDirection+0x1f8>
    1300:	28 c0       	rjmp	.+80     	; 0x1352 <MDIO_voidSetPinDirection+0x21e>
				case 0:CLR_BIT(DDRD , A_u8PinNumber);break;
    1302:	a1 e3       	ldi	r26, 0x31	; 49
    1304:	b0 e0       	ldi	r27, 0x00	; 0
    1306:	e1 e3       	ldi	r30, 0x31	; 49
    1308:	f0 e0       	ldi	r31, 0x00	; 0
    130a:	80 81       	ld	r24, Z
    130c:	48 2f       	mov	r20, r24
    130e:	8a 81       	ldd	r24, Y+2	; 0x02
    1310:	28 2f       	mov	r18, r24
    1312:	30 e0       	ldi	r19, 0x00	; 0
    1314:	81 e0       	ldi	r24, 0x01	; 1
    1316:	90 e0       	ldi	r25, 0x00	; 0
    1318:	02 2e       	mov	r0, r18
    131a:	02 c0       	rjmp	.+4      	; 0x1320 <MDIO_voidSetPinDirection+0x1ec>
    131c:	88 0f       	add	r24, r24
    131e:	99 1f       	adc	r25, r25
    1320:	0a 94       	dec	r0
    1322:	e2 f7       	brpl	.-8      	; 0x131c <MDIO_voidSetPinDirection+0x1e8>
    1324:	80 95       	com	r24
    1326:	84 23       	and	r24, r20
    1328:	8c 93       	st	X, r24
    132a:	13 c0       	rjmp	.+38     	; 0x1352 <MDIO_voidSetPinDirection+0x21e>
				case 1: SET_BIT(DDRD, A_u8PinNumber); break;
    132c:	a1 e3       	ldi	r26, 0x31	; 49
    132e:	b0 e0       	ldi	r27, 0x00	; 0
    1330:	e1 e3       	ldi	r30, 0x31	; 49
    1332:	f0 e0       	ldi	r31, 0x00	; 0
    1334:	80 81       	ld	r24, Z
    1336:	48 2f       	mov	r20, r24
    1338:	8a 81       	ldd	r24, Y+2	; 0x02
    133a:	28 2f       	mov	r18, r24
    133c:	30 e0       	ldi	r19, 0x00	; 0
    133e:	81 e0       	ldi	r24, 0x01	; 1
    1340:	90 e0       	ldi	r25, 0x00	; 0
    1342:	02 2e       	mov	r0, r18
    1344:	02 c0       	rjmp	.+4      	; 0x134a <MDIO_voidSetPinDirection+0x216>
    1346:	88 0f       	add	r24, r24
    1348:	99 1f       	adc	r25, r25
    134a:	0a 94       	dec	r0
    134c:	e2 f7       	brpl	.-8      	; 0x1346 <MDIO_voidSetPinDirection+0x212>
    134e:	84 2b       	or	r24, r20
    1350:	8c 93       	st	X, r24
			}
		break;
	}

}
    1352:	2d 96       	adiw	r28, 0x0d	; 13
    1354:	0f b6       	in	r0, 0x3f	; 63
    1356:	f8 94       	cli
    1358:	de bf       	out	0x3e, r29	; 62
    135a:	0f be       	out	0x3f, r0	; 63
    135c:	cd bf       	out	0x3d, r28	; 61
    135e:	cf 91       	pop	r28
    1360:	df 91       	pop	r29
    1362:	08 95       	ret

00001364 <MDIO_voidSetPinValue>:

void MDIO_voidSetPinValue(u8 A_u8PortNumber, u8 A_u8PinNumber, u8 A_u8PinValue){
    1364:	df 93       	push	r29
    1366:	cf 93       	push	r28
    1368:	cd b7       	in	r28, 0x3d	; 61
    136a:	de b7       	in	r29, 0x3e	; 62
    136c:	2d 97       	sbiw	r28, 0x0d	; 13
    136e:	0f b6       	in	r0, 0x3f	; 63
    1370:	f8 94       	cli
    1372:	de bf       	out	0x3e, r29	; 62
    1374:	0f be       	out	0x3f, r0	; 63
    1376:	cd bf       	out	0x3d, r28	; 61
    1378:	89 83       	std	Y+1, r24	; 0x01
    137a:	6a 83       	std	Y+2, r22	; 0x02
    137c:	4b 83       	std	Y+3, r20	; 0x03

	switch(A_u8PortNumber){
    137e:	89 81       	ldd	r24, Y+1	; 0x01
    1380:	28 2f       	mov	r18, r24
    1382:	30 e0       	ldi	r19, 0x00	; 0
    1384:	3d 87       	std	Y+13, r19	; 0x0d
    1386:	2c 87       	std	Y+12, r18	; 0x0c
    1388:	8c 85       	ldd	r24, Y+12	; 0x0c
    138a:	9d 85       	ldd	r25, Y+13	; 0x0d
    138c:	82 34       	cpi	r24, 0x42	; 66
    138e:	91 05       	cpc	r25, r1
    1390:	09 f4       	brne	.+2      	; 0x1394 <MDIO_voidSetPinValue+0x30>
    1392:	50 c0       	rjmp	.+160    	; 0x1434 <MDIO_voidSetPinValue+0xd0>
    1394:	2c 85       	ldd	r18, Y+12	; 0x0c
    1396:	3d 85       	ldd	r19, Y+13	; 0x0d
    1398:	23 34       	cpi	r18, 0x43	; 67
    139a:	31 05       	cpc	r19, r1
    139c:	34 f4       	brge	.+12     	; 0x13aa <MDIO_voidSetPinValue+0x46>
    139e:	8c 85       	ldd	r24, Y+12	; 0x0c
    13a0:	9d 85       	ldd	r25, Y+13	; 0x0d
    13a2:	81 34       	cpi	r24, 0x41	; 65
    13a4:	91 05       	cpc	r25, r1
    13a6:	71 f0       	breq	.+28     	; 0x13c4 <MDIO_voidSetPinValue+0x60>
    13a8:	ec c0       	rjmp	.+472    	; 0x1582 <MDIO_voidSetPinValue+0x21e>
    13aa:	2c 85       	ldd	r18, Y+12	; 0x0c
    13ac:	3d 85       	ldd	r19, Y+13	; 0x0d
    13ae:	23 34       	cpi	r18, 0x43	; 67
    13b0:	31 05       	cpc	r19, r1
    13b2:	09 f4       	brne	.+2      	; 0x13b6 <MDIO_voidSetPinValue+0x52>
    13b4:	77 c0       	rjmp	.+238    	; 0x14a4 <MDIO_voidSetPinValue+0x140>
    13b6:	8c 85       	ldd	r24, Y+12	; 0x0c
    13b8:	9d 85       	ldd	r25, Y+13	; 0x0d
    13ba:	84 34       	cpi	r24, 0x44	; 68
    13bc:	91 05       	cpc	r25, r1
    13be:	09 f4       	brne	.+2      	; 0x13c2 <MDIO_voidSetPinValue+0x5e>
    13c0:	a9 c0       	rjmp	.+338    	; 0x1514 <MDIO_voidSetPinValue+0x1b0>
    13c2:	df c0       	rjmp	.+446    	; 0x1582 <MDIO_voidSetPinValue+0x21e>
		case 'A':
			switch(A_u8PinValue){
    13c4:	8b 81       	ldd	r24, Y+3	; 0x03
    13c6:	28 2f       	mov	r18, r24
    13c8:	30 e0       	ldi	r19, 0x00	; 0
    13ca:	3b 87       	std	Y+11, r19	; 0x0b
    13cc:	2a 87       	std	Y+10, r18	; 0x0a
    13ce:	8a 85       	ldd	r24, Y+10	; 0x0a
    13d0:	9b 85       	ldd	r25, Y+11	; 0x0b
    13d2:	00 97       	sbiw	r24, 0x00	; 0
    13d4:	31 f0       	breq	.+12     	; 0x13e2 <MDIO_voidSetPinValue+0x7e>
    13d6:	2a 85       	ldd	r18, Y+10	; 0x0a
    13d8:	3b 85       	ldd	r19, Y+11	; 0x0b
    13da:	21 30       	cpi	r18, 0x01	; 1
    13dc:	31 05       	cpc	r19, r1
    13de:	b1 f0       	breq	.+44     	; 0x140c <MDIO_voidSetPinValue+0xa8>
    13e0:	d0 c0       	rjmp	.+416    	; 0x1582 <MDIO_voidSetPinValue+0x21e>
				case 0: CLR_BIT(PORTA , A_u8PinNumber); break;
    13e2:	ab e3       	ldi	r26, 0x3B	; 59
    13e4:	b0 e0       	ldi	r27, 0x00	; 0
    13e6:	eb e3       	ldi	r30, 0x3B	; 59
    13e8:	f0 e0       	ldi	r31, 0x00	; 0
    13ea:	80 81       	ld	r24, Z
    13ec:	48 2f       	mov	r20, r24
    13ee:	8a 81       	ldd	r24, Y+2	; 0x02
    13f0:	28 2f       	mov	r18, r24
    13f2:	30 e0       	ldi	r19, 0x00	; 0
    13f4:	81 e0       	ldi	r24, 0x01	; 1
    13f6:	90 e0       	ldi	r25, 0x00	; 0
    13f8:	02 2e       	mov	r0, r18
    13fa:	02 c0       	rjmp	.+4      	; 0x1400 <MDIO_voidSetPinValue+0x9c>
    13fc:	88 0f       	add	r24, r24
    13fe:	99 1f       	adc	r25, r25
    1400:	0a 94       	dec	r0
    1402:	e2 f7       	brpl	.-8      	; 0x13fc <MDIO_voidSetPinValue+0x98>
    1404:	80 95       	com	r24
    1406:	84 23       	and	r24, r20
    1408:	8c 93       	st	X, r24
    140a:	bb c0       	rjmp	.+374    	; 0x1582 <MDIO_voidSetPinValue+0x21e>
				case 1:SET_BIT(PORTA, A_u8PinNumber); break;
    140c:	ab e3       	ldi	r26, 0x3B	; 59
    140e:	b0 e0       	ldi	r27, 0x00	; 0
    1410:	eb e3       	ldi	r30, 0x3B	; 59
    1412:	f0 e0       	ldi	r31, 0x00	; 0
    1414:	80 81       	ld	r24, Z
    1416:	48 2f       	mov	r20, r24
    1418:	8a 81       	ldd	r24, Y+2	; 0x02
    141a:	28 2f       	mov	r18, r24
    141c:	30 e0       	ldi	r19, 0x00	; 0
    141e:	81 e0       	ldi	r24, 0x01	; 1
    1420:	90 e0       	ldi	r25, 0x00	; 0
    1422:	02 2e       	mov	r0, r18
    1424:	02 c0       	rjmp	.+4      	; 0x142a <MDIO_voidSetPinValue+0xc6>
    1426:	88 0f       	add	r24, r24
    1428:	99 1f       	adc	r25, r25
    142a:	0a 94       	dec	r0
    142c:	e2 f7       	brpl	.-8      	; 0x1426 <MDIO_voidSetPinValue+0xc2>
    142e:	84 2b       	or	r24, r20
    1430:	8c 93       	st	X, r24
    1432:	a7 c0       	rjmp	.+334    	; 0x1582 <MDIO_voidSetPinValue+0x21e>
			}
		break;
		case 'B':
			switch(A_u8PinValue){
    1434:	8b 81       	ldd	r24, Y+3	; 0x03
    1436:	28 2f       	mov	r18, r24
    1438:	30 e0       	ldi	r19, 0x00	; 0
    143a:	39 87       	std	Y+9, r19	; 0x09
    143c:	28 87       	std	Y+8, r18	; 0x08
    143e:	88 85       	ldd	r24, Y+8	; 0x08
    1440:	99 85       	ldd	r25, Y+9	; 0x09
    1442:	00 97       	sbiw	r24, 0x00	; 0
    1444:	31 f0       	breq	.+12     	; 0x1452 <MDIO_voidSetPinValue+0xee>
    1446:	28 85       	ldd	r18, Y+8	; 0x08
    1448:	39 85       	ldd	r19, Y+9	; 0x09
    144a:	21 30       	cpi	r18, 0x01	; 1
    144c:	31 05       	cpc	r19, r1
    144e:	b1 f0       	breq	.+44     	; 0x147c <MDIO_voidSetPinValue+0x118>
    1450:	98 c0       	rjmp	.+304    	; 0x1582 <MDIO_voidSetPinValue+0x21e>
				case 0: CLR_BIT(PORTB , A_u8PinNumber); break;
    1452:	a8 e3       	ldi	r26, 0x38	; 56
    1454:	b0 e0       	ldi	r27, 0x00	; 0
    1456:	e8 e3       	ldi	r30, 0x38	; 56
    1458:	f0 e0       	ldi	r31, 0x00	; 0
    145a:	80 81       	ld	r24, Z
    145c:	48 2f       	mov	r20, r24
    145e:	8a 81       	ldd	r24, Y+2	; 0x02
    1460:	28 2f       	mov	r18, r24
    1462:	30 e0       	ldi	r19, 0x00	; 0
    1464:	81 e0       	ldi	r24, 0x01	; 1
    1466:	90 e0       	ldi	r25, 0x00	; 0
    1468:	02 2e       	mov	r0, r18
    146a:	02 c0       	rjmp	.+4      	; 0x1470 <MDIO_voidSetPinValue+0x10c>
    146c:	88 0f       	add	r24, r24
    146e:	99 1f       	adc	r25, r25
    1470:	0a 94       	dec	r0
    1472:	e2 f7       	brpl	.-8      	; 0x146c <MDIO_voidSetPinValue+0x108>
    1474:	80 95       	com	r24
    1476:	84 23       	and	r24, r20
    1478:	8c 93       	st	X, r24
    147a:	83 c0       	rjmp	.+262    	; 0x1582 <MDIO_voidSetPinValue+0x21e>
				case 1:SET_BIT(PORTB, A_u8PinNumber); break;
    147c:	a8 e3       	ldi	r26, 0x38	; 56
    147e:	b0 e0       	ldi	r27, 0x00	; 0
    1480:	e8 e3       	ldi	r30, 0x38	; 56
    1482:	f0 e0       	ldi	r31, 0x00	; 0
    1484:	80 81       	ld	r24, Z
    1486:	48 2f       	mov	r20, r24
    1488:	8a 81       	ldd	r24, Y+2	; 0x02
    148a:	28 2f       	mov	r18, r24
    148c:	30 e0       	ldi	r19, 0x00	; 0
    148e:	81 e0       	ldi	r24, 0x01	; 1
    1490:	90 e0       	ldi	r25, 0x00	; 0
    1492:	02 2e       	mov	r0, r18
    1494:	02 c0       	rjmp	.+4      	; 0x149a <MDIO_voidSetPinValue+0x136>
    1496:	88 0f       	add	r24, r24
    1498:	99 1f       	adc	r25, r25
    149a:	0a 94       	dec	r0
    149c:	e2 f7       	brpl	.-8      	; 0x1496 <MDIO_voidSetPinValue+0x132>
    149e:	84 2b       	or	r24, r20
    14a0:	8c 93       	st	X, r24
    14a2:	6f c0       	rjmp	.+222    	; 0x1582 <MDIO_voidSetPinValue+0x21e>
			}

		break;

		case 'C':
			switch(A_u8PinValue){
    14a4:	8b 81       	ldd	r24, Y+3	; 0x03
    14a6:	28 2f       	mov	r18, r24
    14a8:	30 e0       	ldi	r19, 0x00	; 0
    14aa:	3f 83       	std	Y+7, r19	; 0x07
    14ac:	2e 83       	std	Y+6, r18	; 0x06
    14ae:	8e 81       	ldd	r24, Y+6	; 0x06
    14b0:	9f 81       	ldd	r25, Y+7	; 0x07
    14b2:	00 97       	sbiw	r24, 0x00	; 0
    14b4:	31 f0       	breq	.+12     	; 0x14c2 <MDIO_voidSetPinValue+0x15e>
    14b6:	2e 81       	ldd	r18, Y+6	; 0x06
    14b8:	3f 81       	ldd	r19, Y+7	; 0x07
    14ba:	21 30       	cpi	r18, 0x01	; 1
    14bc:	31 05       	cpc	r19, r1
    14be:	b1 f0       	breq	.+44     	; 0x14ec <MDIO_voidSetPinValue+0x188>
    14c0:	60 c0       	rjmp	.+192    	; 0x1582 <MDIO_voidSetPinValue+0x21e>
				case 0: CLR_BIT(PORTC , A_u8PinNumber); break;
    14c2:	a5 e3       	ldi	r26, 0x35	; 53
    14c4:	b0 e0       	ldi	r27, 0x00	; 0
    14c6:	e5 e3       	ldi	r30, 0x35	; 53
    14c8:	f0 e0       	ldi	r31, 0x00	; 0
    14ca:	80 81       	ld	r24, Z
    14cc:	48 2f       	mov	r20, r24
    14ce:	8a 81       	ldd	r24, Y+2	; 0x02
    14d0:	28 2f       	mov	r18, r24
    14d2:	30 e0       	ldi	r19, 0x00	; 0
    14d4:	81 e0       	ldi	r24, 0x01	; 1
    14d6:	90 e0       	ldi	r25, 0x00	; 0
    14d8:	02 2e       	mov	r0, r18
    14da:	02 c0       	rjmp	.+4      	; 0x14e0 <MDIO_voidSetPinValue+0x17c>
    14dc:	88 0f       	add	r24, r24
    14de:	99 1f       	adc	r25, r25
    14e0:	0a 94       	dec	r0
    14e2:	e2 f7       	brpl	.-8      	; 0x14dc <MDIO_voidSetPinValue+0x178>
    14e4:	80 95       	com	r24
    14e6:	84 23       	and	r24, r20
    14e8:	8c 93       	st	X, r24
    14ea:	4b c0       	rjmp	.+150    	; 0x1582 <MDIO_voidSetPinValue+0x21e>
				case 1:SET_BIT(PORTC, A_u8PinNumber); break;
    14ec:	a5 e3       	ldi	r26, 0x35	; 53
    14ee:	b0 e0       	ldi	r27, 0x00	; 0
    14f0:	e5 e3       	ldi	r30, 0x35	; 53
    14f2:	f0 e0       	ldi	r31, 0x00	; 0
    14f4:	80 81       	ld	r24, Z
    14f6:	48 2f       	mov	r20, r24
    14f8:	8a 81       	ldd	r24, Y+2	; 0x02
    14fa:	28 2f       	mov	r18, r24
    14fc:	30 e0       	ldi	r19, 0x00	; 0
    14fe:	81 e0       	ldi	r24, 0x01	; 1
    1500:	90 e0       	ldi	r25, 0x00	; 0
    1502:	02 2e       	mov	r0, r18
    1504:	02 c0       	rjmp	.+4      	; 0x150a <MDIO_voidSetPinValue+0x1a6>
    1506:	88 0f       	add	r24, r24
    1508:	99 1f       	adc	r25, r25
    150a:	0a 94       	dec	r0
    150c:	e2 f7       	brpl	.-8      	; 0x1506 <MDIO_voidSetPinValue+0x1a2>
    150e:	84 2b       	or	r24, r20
    1510:	8c 93       	st	X, r24
    1512:	37 c0       	rjmp	.+110    	; 0x1582 <MDIO_voidSetPinValue+0x21e>
			}
		break;
		case 'D':
			switch(A_u8PinValue){
    1514:	8b 81       	ldd	r24, Y+3	; 0x03
    1516:	28 2f       	mov	r18, r24
    1518:	30 e0       	ldi	r19, 0x00	; 0
    151a:	3d 83       	std	Y+5, r19	; 0x05
    151c:	2c 83       	std	Y+4, r18	; 0x04
    151e:	8c 81       	ldd	r24, Y+4	; 0x04
    1520:	9d 81       	ldd	r25, Y+5	; 0x05
    1522:	00 97       	sbiw	r24, 0x00	; 0
    1524:	31 f0       	breq	.+12     	; 0x1532 <MDIO_voidSetPinValue+0x1ce>
    1526:	2c 81       	ldd	r18, Y+4	; 0x04
    1528:	3d 81       	ldd	r19, Y+5	; 0x05
    152a:	21 30       	cpi	r18, 0x01	; 1
    152c:	31 05       	cpc	r19, r1
    152e:	b1 f0       	breq	.+44     	; 0x155c <MDIO_voidSetPinValue+0x1f8>
    1530:	28 c0       	rjmp	.+80     	; 0x1582 <MDIO_voidSetPinValue+0x21e>
				case 0: CLR_BIT(PORTD , A_u8PinNumber); break;
    1532:	a2 e3       	ldi	r26, 0x32	; 50
    1534:	b0 e0       	ldi	r27, 0x00	; 0
    1536:	e2 e3       	ldi	r30, 0x32	; 50
    1538:	f0 e0       	ldi	r31, 0x00	; 0
    153a:	80 81       	ld	r24, Z
    153c:	48 2f       	mov	r20, r24
    153e:	8a 81       	ldd	r24, Y+2	; 0x02
    1540:	28 2f       	mov	r18, r24
    1542:	30 e0       	ldi	r19, 0x00	; 0
    1544:	81 e0       	ldi	r24, 0x01	; 1
    1546:	90 e0       	ldi	r25, 0x00	; 0
    1548:	02 2e       	mov	r0, r18
    154a:	02 c0       	rjmp	.+4      	; 0x1550 <MDIO_voidSetPinValue+0x1ec>
    154c:	88 0f       	add	r24, r24
    154e:	99 1f       	adc	r25, r25
    1550:	0a 94       	dec	r0
    1552:	e2 f7       	brpl	.-8      	; 0x154c <MDIO_voidSetPinValue+0x1e8>
    1554:	80 95       	com	r24
    1556:	84 23       	and	r24, r20
    1558:	8c 93       	st	X, r24
    155a:	13 c0       	rjmp	.+38     	; 0x1582 <MDIO_voidSetPinValue+0x21e>
				case 1:SET_BIT(PORTD, A_u8PinNumber); break;
    155c:	a2 e3       	ldi	r26, 0x32	; 50
    155e:	b0 e0       	ldi	r27, 0x00	; 0
    1560:	e2 e3       	ldi	r30, 0x32	; 50
    1562:	f0 e0       	ldi	r31, 0x00	; 0
    1564:	80 81       	ld	r24, Z
    1566:	48 2f       	mov	r20, r24
    1568:	8a 81       	ldd	r24, Y+2	; 0x02
    156a:	28 2f       	mov	r18, r24
    156c:	30 e0       	ldi	r19, 0x00	; 0
    156e:	81 e0       	ldi	r24, 0x01	; 1
    1570:	90 e0       	ldi	r25, 0x00	; 0
    1572:	02 2e       	mov	r0, r18
    1574:	02 c0       	rjmp	.+4      	; 0x157a <MDIO_voidSetPinValue+0x216>
    1576:	88 0f       	add	r24, r24
    1578:	99 1f       	adc	r25, r25
    157a:	0a 94       	dec	r0
    157c:	e2 f7       	brpl	.-8      	; 0x1576 <MDIO_voidSetPinValue+0x212>
    157e:	84 2b       	or	r24, r20
    1580:	8c 93       	st	X, r24
			}
		break;
	}
}
    1582:	2d 96       	adiw	r28, 0x0d	; 13
    1584:	0f b6       	in	r0, 0x3f	; 63
    1586:	f8 94       	cli
    1588:	de bf       	out	0x3e, r29	; 62
    158a:	0f be       	out	0x3f, r0	; 63
    158c:	cd bf       	out	0x3d, r28	; 61
    158e:	cf 91       	pop	r28
    1590:	df 91       	pop	r29
    1592:	08 95       	ret

00001594 <MDIO_voidSetPortDirection>:



void MDIO_voidSetPortDirection(u8 A_u8PortNumber, u8 A_u8PortDir){
    1594:	df 93       	push	r29
    1596:	cf 93       	push	r28
    1598:	00 d0       	rcall	.+0      	; 0x159a <MDIO_voidSetPortDirection+0x6>
    159a:	00 d0       	rcall	.+0      	; 0x159c <MDIO_voidSetPortDirection+0x8>
    159c:	cd b7       	in	r28, 0x3d	; 61
    159e:	de b7       	in	r29, 0x3e	; 62
    15a0:	89 83       	std	Y+1, r24	; 0x01
    15a2:	6a 83       	std	Y+2, r22	; 0x02

	switch(A_u8PortNumber){
    15a4:	89 81       	ldd	r24, Y+1	; 0x01
    15a6:	28 2f       	mov	r18, r24
    15a8:	30 e0       	ldi	r19, 0x00	; 0
    15aa:	3c 83       	std	Y+4, r19	; 0x04
    15ac:	2b 83       	std	Y+3, r18	; 0x03
    15ae:	8b 81       	ldd	r24, Y+3	; 0x03
    15b0:	9c 81       	ldd	r25, Y+4	; 0x04
    15b2:	82 34       	cpi	r24, 0x42	; 66
    15b4:	91 05       	cpc	r25, r1
    15b6:	d9 f0       	breq	.+54     	; 0x15ee <MDIO_voidSetPortDirection+0x5a>
    15b8:	2b 81       	ldd	r18, Y+3	; 0x03
    15ba:	3c 81       	ldd	r19, Y+4	; 0x04
    15bc:	23 34       	cpi	r18, 0x43	; 67
    15be:	31 05       	cpc	r19, r1
    15c0:	34 f4       	brge	.+12     	; 0x15ce <MDIO_voidSetPortDirection+0x3a>
    15c2:	8b 81       	ldd	r24, Y+3	; 0x03
    15c4:	9c 81       	ldd	r25, Y+4	; 0x04
    15c6:	81 34       	cpi	r24, 0x41	; 65
    15c8:	91 05       	cpc	r25, r1
    15ca:	61 f0       	breq	.+24     	; 0x15e4 <MDIO_voidSetPortDirection+0x50>
    15cc:	1e c0       	rjmp	.+60     	; 0x160a <MDIO_voidSetPortDirection+0x76>
    15ce:	2b 81       	ldd	r18, Y+3	; 0x03
    15d0:	3c 81       	ldd	r19, Y+4	; 0x04
    15d2:	23 34       	cpi	r18, 0x43	; 67
    15d4:	31 05       	cpc	r19, r1
    15d6:	81 f0       	breq	.+32     	; 0x15f8 <MDIO_voidSetPortDirection+0x64>
    15d8:	8b 81       	ldd	r24, Y+3	; 0x03
    15da:	9c 81       	ldd	r25, Y+4	; 0x04
    15dc:	84 34       	cpi	r24, 0x44	; 68
    15de:	91 05       	cpc	r25, r1
    15e0:	81 f0       	breq	.+32     	; 0x1602 <MDIO_voidSetPortDirection+0x6e>
    15e2:	13 c0       	rjmp	.+38     	; 0x160a <MDIO_voidSetPortDirection+0x76>
		case 'A': DDRA = A_u8PortDir; break;
    15e4:	ea e3       	ldi	r30, 0x3A	; 58
    15e6:	f0 e0       	ldi	r31, 0x00	; 0
    15e8:	8a 81       	ldd	r24, Y+2	; 0x02
    15ea:	80 83       	st	Z, r24
    15ec:	0e c0       	rjmp	.+28     	; 0x160a <MDIO_voidSetPortDirection+0x76>
		case 'B': DDRB = A_u8PortDir; break;
    15ee:	e7 e3       	ldi	r30, 0x37	; 55
    15f0:	f0 e0       	ldi	r31, 0x00	; 0
    15f2:	8a 81       	ldd	r24, Y+2	; 0x02
    15f4:	80 83       	st	Z, r24
    15f6:	09 c0       	rjmp	.+18     	; 0x160a <MDIO_voidSetPortDirection+0x76>
		case 'C': DDRC = A_u8PortDir; break;
    15f8:	e4 e3       	ldi	r30, 0x34	; 52
    15fa:	f0 e0       	ldi	r31, 0x00	; 0
    15fc:	8a 81       	ldd	r24, Y+2	; 0x02
    15fe:	80 83       	st	Z, r24
    1600:	04 c0       	rjmp	.+8      	; 0x160a <MDIO_voidSetPortDirection+0x76>
		case 'D': DDRD = A_u8PortDir; break;
    1602:	e1 e3       	ldi	r30, 0x31	; 49
    1604:	f0 e0       	ldi	r31, 0x00	; 0
    1606:	8a 81       	ldd	r24, Y+2	; 0x02
    1608:	80 83       	st	Z, r24
	}
}
    160a:	0f 90       	pop	r0
    160c:	0f 90       	pop	r0
    160e:	0f 90       	pop	r0
    1610:	0f 90       	pop	r0
    1612:	cf 91       	pop	r28
    1614:	df 91       	pop	r29
    1616:	08 95       	ret

00001618 <MDIO_voidSetPortValue>:

void MDIO_voidSetPortValue(u8 A_u8PortNumber, u8 A_u8PortValue){
    1618:	df 93       	push	r29
    161a:	cf 93       	push	r28
    161c:	00 d0       	rcall	.+0      	; 0x161e <MDIO_voidSetPortValue+0x6>
    161e:	00 d0       	rcall	.+0      	; 0x1620 <MDIO_voidSetPortValue+0x8>
    1620:	cd b7       	in	r28, 0x3d	; 61
    1622:	de b7       	in	r29, 0x3e	; 62
    1624:	89 83       	std	Y+1, r24	; 0x01
    1626:	6a 83       	std	Y+2, r22	; 0x02

	switch(A_u8PortNumber){
    1628:	89 81       	ldd	r24, Y+1	; 0x01
    162a:	28 2f       	mov	r18, r24
    162c:	30 e0       	ldi	r19, 0x00	; 0
    162e:	3c 83       	std	Y+4, r19	; 0x04
    1630:	2b 83       	std	Y+3, r18	; 0x03
    1632:	8b 81       	ldd	r24, Y+3	; 0x03
    1634:	9c 81       	ldd	r25, Y+4	; 0x04
    1636:	82 34       	cpi	r24, 0x42	; 66
    1638:	91 05       	cpc	r25, r1
    163a:	d9 f0       	breq	.+54     	; 0x1672 <MDIO_voidSetPortValue+0x5a>
    163c:	2b 81       	ldd	r18, Y+3	; 0x03
    163e:	3c 81       	ldd	r19, Y+4	; 0x04
    1640:	23 34       	cpi	r18, 0x43	; 67
    1642:	31 05       	cpc	r19, r1
    1644:	34 f4       	brge	.+12     	; 0x1652 <MDIO_voidSetPortValue+0x3a>
    1646:	8b 81       	ldd	r24, Y+3	; 0x03
    1648:	9c 81       	ldd	r25, Y+4	; 0x04
    164a:	81 34       	cpi	r24, 0x41	; 65
    164c:	91 05       	cpc	r25, r1
    164e:	61 f0       	breq	.+24     	; 0x1668 <MDIO_voidSetPortValue+0x50>
    1650:	1e c0       	rjmp	.+60     	; 0x168e <MDIO_voidSetPortValue+0x76>
    1652:	2b 81       	ldd	r18, Y+3	; 0x03
    1654:	3c 81       	ldd	r19, Y+4	; 0x04
    1656:	23 34       	cpi	r18, 0x43	; 67
    1658:	31 05       	cpc	r19, r1
    165a:	81 f0       	breq	.+32     	; 0x167c <MDIO_voidSetPortValue+0x64>
    165c:	8b 81       	ldd	r24, Y+3	; 0x03
    165e:	9c 81       	ldd	r25, Y+4	; 0x04
    1660:	84 34       	cpi	r24, 0x44	; 68
    1662:	91 05       	cpc	r25, r1
    1664:	81 f0       	breq	.+32     	; 0x1686 <MDIO_voidSetPortValue+0x6e>
    1666:	13 c0       	rjmp	.+38     	; 0x168e <MDIO_voidSetPortValue+0x76>
		case 'A':PORTA = A_u8PortValue; break;
    1668:	eb e3       	ldi	r30, 0x3B	; 59
    166a:	f0 e0       	ldi	r31, 0x00	; 0
    166c:	8a 81       	ldd	r24, Y+2	; 0x02
    166e:	80 83       	st	Z, r24
    1670:	0e c0       	rjmp	.+28     	; 0x168e <MDIO_voidSetPortValue+0x76>
		case 'B':PORTB = A_u8PortValue; break;
    1672:	e8 e3       	ldi	r30, 0x38	; 56
    1674:	f0 e0       	ldi	r31, 0x00	; 0
    1676:	8a 81       	ldd	r24, Y+2	; 0x02
    1678:	80 83       	st	Z, r24
    167a:	09 c0       	rjmp	.+18     	; 0x168e <MDIO_voidSetPortValue+0x76>
		case 'C':PORTC = A_u8PortValue; break;
    167c:	e5 e3       	ldi	r30, 0x35	; 53
    167e:	f0 e0       	ldi	r31, 0x00	; 0
    1680:	8a 81       	ldd	r24, Y+2	; 0x02
    1682:	80 83       	st	Z, r24
    1684:	04 c0       	rjmp	.+8      	; 0x168e <MDIO_voidSetPortValue+0x76>
		case 'D':PORTD = A_u8PortValue; break;
    1686:	e2 e3       	ldi	r30, 0x32	; 50
    1688:	f0 e0       	ldi	r31, 0x00	; 0
    168a:	8a 81       	ldd	r24, Y+2	; 0x02
    168c:	80 83       	st	Z, r24
	}
}
    168e:	0f 90       	pop	r0
    1690:	0f 90       	pop	r0
    1692:	0f 90       	pop	r0
    1694:	0f 90       	pop	r0
    1696:	cf 91       	pop	r28
    1698:	df 91       	pop	r29
    169a:	08 95       	ret

0000169c <MDIO_u8GetPinValue>:





u8 MDIO_u8GetPinValue(u8 A_u8PortNumber, u8 A_u8PinNumber){
    169c:	df 93       	push	r29
    169e:	cf 93       	push	r28
    16a0:	00 d0       	rcall	.+0      	; 0x16a2 <MDIO_u8GetPinValue+0x6>
    16a2:	00 d0       	rcall	.+0      	; 0x16a4 <MDIO_u8GetPinValue+0x8>
    16a4:	0f 92       	push	r0
    16a6:	cd b7       	in	r28, 0x3d	; 61
    16a8:	de b7       	in	r29, 0x3e	; 62
    16aa:	8a 83       	std	Y+2, r24	; 0x02
    16ac:	6b 83       	std	Y+3, r22	; 0x03

	u8 Local_u8Result;

	if(A_u8PinNumber < 8){
    16ae:	8b 81       	ldd	r24, Y+3	; 0x03
    16b0:	88 30       	cpi	r24, 0x08	; 8
    16b2:	08 f0       	brcs	.+2      	; 0x16b6 <MDIO_u8GetPinValue+0x1a>
    16b4:	68 c0       	rjmp	.+208    	; 0x1786 <MDIO_u8GetPinValue+0xea>
		switch(A_u8PortNumber){
    16b6:	8a 81       	ldd	r24, Y+2	; 0x02
    16b8:	28 2f       	mov	r18, r24
    16ba:	30 e0       	ldi	r19, 0x00	; 0
    16bc:	3d 83       	std	Y+5, r19	; 0x05
    16be:	2c 83       	std	Y+4, r18	; 0x04
    16c0:	4c 81       	ldd	r20, Y+4	; 0x04
    16c2:	5d 81       	ldd	r21, Y+5	; 0x05
    16c4:	42 34       	cpi	r20, 0x42	; 66
    16c6:	51 05       	cpc	r21, r1
    16c8:	41 f1       	breq	.+80     	; 0x171a <MDIO_u8GetPinValue+0x7e>
    16ca:	8c 81       	ldd	r24, Y+4	; 0x04
    16cc:	9d 81       	ldd	r25, Y+5	; 0x05
    16ce:	83 34       	cpi	r24, 0x43	; 67
    16d0:	91 05       	cpc	r25, r1
    16d2:	34 f4       	brge	.+12     	; 0x16e0 <MDIO_u8GetPinValue+0x44>
    16d4:	2c 81       	ldd	r18, Y+4	; 0x04
    16d6:	3d 81       	ldd	r19, Y+5	; 0x05
    16d8:	21 34       	cpi	r18, 0x41	; 65
    16da:	31 05       	cpc	r19, r1
    16dc:	61 f0       	breq	.+24     	; 0x16f6 <MDIO_u8GetPinValue+0x5a>
    16de:	55 c0       	rjmp	.+170    	; 0x178a <MDIO_u8GetPinValue+0xee>
    16e0:	4c 81       	ldd	r20, Y+4	; 0x04
    16e2:	5d 81       	ldd	r21, Y+5	; 0x05
    16e4:	43 34       	cpi	r20, 0x43	; 67
    16e6:	51 05       	cpc	r21, r1
    16e8:	51 f1       	breq	.+84     	; 0x173e <MDIO_u8GetPinValue+0xa2>
    16ea:	8c 81       	ldd	r24, Y+4	; 0x04
    16ec:	9d 81       	ldd	r25, Y+5	; 0x05
    16ee:	84 34       	cpi	r24, 0x44	; 68
    16f0:	91 05       	cpc	r25, r1
    16f2:	b9 f1       	breq	.+110    	; 0x1762 <MDIO_u8GetPinValue+0xc6>
    16f4:	4a c0       	rjmp	.+148    	; 0x178a <MDIO_u8GetPinValue+0xee>
			case 'A':Local_u8Result =  GET_BIT(PINA, A_u8PinNumber);break;
    16f6:	e9 e3       	ldi	r30, 0x39	; 57
    16f8:	f0 e0       	ldi	r31, 0x00	; 0
    16fa:	80 81       	ld	r24, Z
    16fc:	28 2f       	mov	r18, r24
    16fe:	30 e0       	ldi	r19, 0x00	; 0
    1700:	8b 81       	ldd	r24, Y+3	; 0x03
    1702:	88 2f       	mov	r24, r24
    1704:	90 e0       	ldi	r25, 0x00	; 0
    1706:	a9 01       	movw	r20, r18
    1708:	02 c0       	rjmp	.+4      	; 0x170e <MDIO_u8GetPinValue+0x72>
    170a:	55 95       	asr	r21
    170c:	47 95       	ror	r20
    170e:	8a 95       	dec	r24
    1710:	e2 f7       	brpl	.-8      	; 0x170a <MDIO_u8GetPinValue+0x6e>
    1712:	ca 01       	movw	r24, r20
    1714:	81 70       	andi	r24, 0x01	; 1
    1716:	89 83       	std	Y+1, r24	; 0x01
    1718:	38 c0       	rjmp	.+112    	; 0x178a <MDIO_u8GetPinValue+0xee>
			case 'B':Local_u8Result =  GET_BIT(PINB, A_u8PinNumber); break;
    171a:	e6 e3       	ldi	r30, 0x36	; 54
    171c:	f0 e0       	ldi	r31, 0x00	; 0
    171e:	80 81       	ld	r24, Z
    1720:	28 2f       	mov	r18, r24
    1722:	30 e0       	ldi	r19, 0x00	; 0
    1724:	8b 81       	ldd	r24, Y+3	; 0x03
    1726:	88 2f       	mov	r24, r24
    1728:	90 e0       	ldi	r25, 0x00	; 0
    172a:	a9 01       	movw	r20, r18
    172c:	02 c0       	rjmp	.+4      	; 0x1732 <MDIO_u8GetPinValue+0x96>
    172e:	55 95       	asr	r21
    1730:	47 95       	ror	r20
    1732:	8a 95       	dec	r24
    1734:	e2 f7       	brpl	.-8      	; 0x172e <MDIO_u8GetPinValue+0x92>
    1736:	ca 01       	movw	r24, r20
    1738:	81 70       	andi	r24, 0x01	; 1
    173a:	89 83       	std	Y+1, r24	; 0x01
    173c:	26 c0       	rjmp	.+76     	; 0x178a <MDIO_u8GetPinValue+0xee>
			case 'C':Local_u8Result =  GET_BIT(PINC, A_u8PinNumber); break;
    173e:	e3 e3       	ldi	r30, 0x33	; 51
    1740:	f0 e0       	ldi	r31, 0x00	; 0
    1742:	80 81       	ld	r24, Z
    1744:	28 2f       	mov	r18, r24
    1746:	30 e0       	ldi	r19, 0x00	; 0
    1748:	8b 81       	ldd	r24, Y+3	; 0x03
    174a:	88 2f       	mov	r24, r24
    174c:	90 e0       	ldi	r25, 0x00	; 0
    174e:	a9 01       	movw	r20, r18
    1750:	02 c0       	rjmp	.+4      	; 0x1756 <MDIO_u8GetPinValue+0xba>
    1752:	55 95       	asr	r21
    1754:	47 95       	ror	r20
    1756:	8a 95       	dec	r24
    1758:	e2 f7       	brpl	.-8      	; 0x1752 <MDIO_u8GetPinValue+0xb6>
    175a:	ca 01       	movw	r24, r20
    175c:	81 70       	andi	r24, 0x01	; 1
    175e:	89 83       	std	Y+1, r24	; 0x01
    1760:	14 c0       	rjmp	.+40     	; 0x178a <MDIO_u8GetPinValue+0xee>
			case 'D':Local_u8Result =  GET_BIT(PIND, A_u8PinNumber); break;
    1762:	e0 e3       	ldi	r30, 0x30	; 48
    1764:	f0 e0       	ldi	r31, 0x00	; 0
    1766:	80 81       	ld	r24, Z
    1768:	28 2f       	mov	r18, r24
    176a:	30 e0       	ldi	r19, 0x00	; 0
    176c:	8b 81       	ldd	r24, Y+3	; 0x03
    176e:	88 2f       	mov	r24, r24
    1770:	90 e0       	ldi	r25, 0x00	; 0
    1772:	a9 01       	movw	r20, r18
    1774:	02 c0       	rjmp	.+4      	; 0x177a <MDIO_u8GetPinValue+0xde>
    1776:	55 95       	asr	r21
    1778:	47 95       	ror	r20
    177a:	8a 95       	dec	r24
    177c:	e2 f7       	brpl	.-8      	; 0x1776 <MDIO_u8GetPinValue+0xda>
    177e:	ca 01       	movw	r24, r20
    1780:	81 70       	andi	r24, 0x01	; 1
    1782:	89 83       	std	Y+1, r24	; 0x01
    1784:	02 c0       	rjmp	.+4      	; 0x178a <MDIO_u8GetPinValue+0xee>
		}
	}
	else {
		Local_u8Result = 255;
    1786:	8f ef       	ldi	r24, 0xFF	; 255
    1788:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8Result;
    178a:	89 81       	ldd	r24, Y+1	; 0x01
}
    178c:	0f 90       	pop	r0
    178e:	0f 90       	pop	r0
    1790:	0f 90       	pop	r0
    1792:	0f 90       	pop	r0
    1794:	0f 90       	pop	r0
    1796:	cf 91       	pop	r28
    1798:	df 91       	pop	r29
    179a:	08 95       	ret

0000179c <MADC_voidInit>:
 * Internal     2
 *
 * */


void MADC_voidInit(u8 A_u8Vref){
    179c:	df 93       	push	r29
    179e:	cf 93       	push	r28
    17a0:	00 d0       	rcall	.+0      	; 0x17a2 <MADC_voidInit+0x6>
    17a2:	0f 92       	push	r0
    17a4:	cd b7       	in	r28, 0x3d	; 61
    17a6:	de b7       	in	r29, 0x3e	; 62
    17a8:	89 83       	std	Y+1, r24	; 0x01

	switch(A_u8Vref){
    17aa:	89 81       	ldd	r24, Y+1	; 0x01
    17ac:	28 2f       	mov	r18, r24
    17ae:	30 e0       	ldi	r19, 0x00	; 0
    17b0:	3b 83       	std	Y+3, r19	; 0x03
    17b2:	2a 83       	std	Y+2, r18	; 0x02
    17b4:	8a 81       	ldd	r24, Y+2	; 0x02
    17b6:	9b 81       	ldd	r25, Y+3	; 0x03
    17b8:	81 30       	cpi	r24, 0x01	; 1
    17ba:	91 05       	cpc	r25, r1
    17bc:	c1 f0       	breq	.+48     	; 0x17ee <MADC_voidInit+0x52>
    17be:	2a 81       	ldd	r18, Y+2	; 0x02
    17c0:	3b 81       	ldd	r19, Y+3	; 0x03
    17c2:	22 30       	cpi	r18, 0x02	; 2
    17c4:	31 05       	cpc	r19, r1
    17c6:	11 f1       	breq	.+68     	; 0x180c <MADC_voidInit+0x70>
    17c8:	8a 81       	ldd	r24, Y+2	; 0x02
    17ca:	9b 81       	ldd	r25, Y+3	; 0x03
    17cc:	00 97       	sbiw	r24, 0x00	; 0
    17ce:	61 f5       	brne	.+88     	; 0x1828 <MADC_voidInit+0x8c>
		case 0:
			CLR_BIT(ADMUX, 6);
    17d0:	a7 e2       	ldi	r26, 0x27	; 39
    17d2:	b0 e0       	ldi	r27, 0x00	; 0
    17d4:	e7 e2       	ldi	r30, 0x27	; 39
    17d6:	f0 e0       	ldi	r31, 0x00	; 0
    17d8:	80 81       	ld	r24, Z
    17da:	8f 7b       	andi	r24, 0xBF	; 191
    17dc:	8c 93       	st	X, r24
			CLR_BIT(ADMUX, 7);
    17de:	a7 e2       	ldi	r26, 0x27	; 39
    17e0:	b0 e0       	ldi	r27, 0x00	; 0
    17e2:	e7 e2       	ldi	r30, 0x27	; 39
    17e4:	f0 e0       	ldi	r31, 0x00	; 0
    17e6:	80 81       	ld	r24, Z
    17e8:	8f 77       	andi	r24, 0x7F	; 127
    17ea:	8c 93       	st	X, r24
    17ec:	1d c0       	rjmp	.+58     	; 0x1828 <MADC_voidInit+0x8c>
		break;

		case 1:
			SET_BIT(ADMUX, 6);
    17ee:	a7 e2       	ldi	r26, 0x27	; 39
    17f0:	b0 e0       	ldi	r27, 0x00	; 0
    17f2:	e7 e2       	ldi	r30, 0x27	; 39
    17f4:	f0 e0       	ldi	r31, 0x00	; 0
    17f6:	80 81       	ld	r24, Z
    17f8:	80 64       	ori	r24, 0x40	; 64
    17fa:	8c 93       	st	X, r24
			CLR_BIT(ADMUX, 7);
    17fc:	a7 e2       	ldi	r26, 0x27	; 39
    17fe:	b0 e0       	ldi	r27, 0x00	; 0
    1800:	e7 e2       	ldi	r30, 0x27	; 39
    1802:	f0 e0       	ldi	r31, 0x00	; 0
    1804:	80 81       	ld	r24, Z
    1806:	8f 77       	andi	r24, 0x7F	; 127
    1808:	8c 93       	st	X, r24
    180a:	0e c0       	rjmp	.+28     	; 0x1828 <MADC_voidInit+0x8c>
		break;

		case 2:
			SET_BIT(ADMUX, 6);
    180c:	a7 e2       	ldi	r26, 0x27	; 39
    180e:	b0 e0       	ldi	r27, 0x00	; 0
    1810:	e7 e2       	ldi	r30, 0x27	; 39
    1812:	f0 e0       	ldi	r31, 0x00	; 0
    1814:	80 81       	ld	r24, Z
    1816:	80 64       	ori	r24, 0x40	; 64
    1818:	8c 93       	st	X, r24
			SET_BIT(ADMUX, 7);
    181a:	a7 e2       	ldi	r26, 0x27	; 39
    181c:	b0 e0       	ldi	r27, 0x00	; 0
    181e:	e7 e2       	ldi	r30, 0x27	; 39
    1820:	f0 e0       	ldi	r31, 0x00	; 0
    1822:	80 81       	ld	r24, Z
    1824:	80 68       	ori	r24, 0x80	; 128
    1826:	8c 93       	st	X, r24
		break;
	}
	/*Left|Right Adjust*/
	SET_BIT(ADMUX, 5);
    1828:	a7 e2       	ldi	r26, 0x27	; 39
    182a:	b0 e0       	ldi	r27, 0x00	; 0
    182c:	e7 e2       	ldi	r30, 0x27	; 39
    182e:	f0 e0       	ldi	r31, 0x00	; 0
    1830:	80 81       	ld	r24, Z
    1832:	80 62       	ori	r24, 0x20	; 32
    1834:	8c 93       	st	X, r24

	/*128 Prescaller*/
	SET_BIT(ADCSRA, 0);
    1836:	a6 e2       	ldi	r26, 0x26	; 38
    1838:	b0 e0       	ldi	r27, 0x00	; 0
    183a:	e6 e2       	ldi	r30, 0x26	; 38
    183c:	f0 e0       	ldi	r31, 0x00	; 0
    183e:	80 81       	ld	r24, Z
    1840:	81 60       	ori	r24, 0x01	; 1
    1842:	8c 93       	st	X, r24
	SET_BIT(ADCSRA, 1);
    1844:	a6 e2       	ldi	r26, 0x26	; 38
    1846:	b0 e0       	ldi	r27, 0x00	; 0
    1848:	e6 e2       	ldi	r30, 0x26	; 38
    184a:	f0 e0       	ldi	r31, 0x00	; 0
    184c:	80 81       	ld	r24, Z
    184e:	82 60       	ori	r24, 0x02	; 2
    1850:	8c 93       	st	X, r24
	SET_BIT(ADCSRA, 2);
    1852:	a6 e2       	ldi	r26, 0x26	; 38
    1854:	b0 e0       	ldi	r27, 0x00	; 0
    1856:	e6 e2       	ldi	r30, 0x26	; 38
    1858:	f0 e0       	ldi	r31, 0x00	; 0
    185a:	80 81       	ld	r24, Z
    185c:	84 60       	ori	r24, 0x04	; 4
    185e:	8c 93       	st	X, r24

	/*ADC Enable*/
	SET_BIT(ADCSRA, 7);
    1860:	a6 e2       	ldi	r26, 0x26	; 38
    1862:	b0 e0       	ldi	r27, 0x00	; 0
    1864:	e6 e2       	ldi	r30, 0x26	; 38
    1866:	f0 e0       	ldi	r31, 0x00	; 0
    1868:	80 81       	ld	r24, Z
    186a:	80 68       	ori	r24, 0x80	; 128
    186c:	8c 93       	st	X, r24
}
    186e:	0f 90       	pop	r0
    1870:	0f 90       	pop	r0
    1872:	0f 90       	pop	r0
    1874:	cf 91       	pop	r28
    1876:	df 91       	pop	r29
    1878:	08 95       	ret

0000187a <MADC_u8GetChannelReading>:


u8 MADC_u8GetChannelReading(u8 A_u8Channel){
    187a:	df 93       	push	r29
    187c:	cf 93       	push	r28
    187e:	0f 92       	push	r0
    1880:	cd b7       	in	r28, 0x3d	; 61
    1882:	de b7       	in	r29, 0x3e	; 62
    1884:	89 83       	std	Y+1, r24	; 0x01

	ADMUX = ADMUX & 0b11100000;
    1886:	a7 e2       	ldi	r26, 0x27	; 39
    1888:	b0 e0       	ldi	r27, 0x00	; 0
    188a:	e7 e2       	ldi	r30, 0x27	; 39
    188c:	f0 e0       	ldi	r31, 0x00	; 0
    188e:	80 81       	ld	r24, Z
    1890:	80 7e       	andi	r24, 0xE0	; 224
    1892:	8c 93       	st	X, r24
	ADMUX = ADMUX|A_u8Channel;
    1894:	a7 e2       	ldi	r26, 0x27	; 39
    1896:	b0 e0       	ldi	r27, 0x00	; 0
    1898:	e7 e2       	ldi	r30, 0x27	; 39
    189a:	f0 e0       	ldi	r31, 0x00	; 0
    189c:	90 81       	ld	r25, Z
    189e:	89 81       	ldd	r24, Y+1	; 0x01
    18a0:	89 2b       	or	r24, r25
    18a2:	8c 93       	st	X, r24

	/*Start Conversion*/
	SET_BIT(ADCSRA, 6);
    18a4:	a6 e2       	ldi	r26, 0x26	; 38
    18a6:	b0 e0       	ldi	r27, 0x00	; 0
    18a8:	e6 e2       	ldi	r30, 0x26	; 38
    18aa:	f0 e0       	ldi	r31, 0x00	; 0
    18ac:	80 81       	ld	r24, Z
    18ae:	80 64       	ori	r24, 0x40	; 64
    18b0:	8c 93       	st	X, r24

	/*Wait Till Adc Flag Is Fired (1) */
	while(GET_BIT(ADCSRA, 4) == 0);
    18b2:	e6 e2       	ldi	r30, 0x26	; 38
    18b4:	f0 e0       	ldi	r31, 0x00	; 0
    18b6:	80 81       	ld	r24, Z
    18b8:	82 95       	swap	r24
    18ba:	8f 70       	andi	r24, 0x0F	; 15
    18bc:	88 2f       	mov	r24, r24
    18be:	90 e0       	ldi	r25, 0x00	; 0
    18c0:	81 70       	andi	r24, 0x01	; 1
    18c2:	90 70       	andi	r25, 0x00	; 0
    18c4:	00 97       	sbiw	r24, 0x00	; 0
    18c6:	a9 f3       	breq	.-22     	; 0x18b2 <MADC_u8GetChannelReading+0x38>
	/*Clear ADC FLAG*/
	SET_BIT(ADCSRA, 4);
    18c8:	a6 e2       	ldi	r26, 0x26	; 38
    18ca:	b0 e0       	ldi	r27, 0x00	; 0
    18cc:	e6 e2       	ldi	r30, 0x26	; 38
    18ce:	f0 e0       	ldi	r31, 0x00	; 0
    18d0:	80 81       	ld	r24, Z
    18d2:	80 61       	ori	r24, 0x10	; 16
    18d4:	8c 93       	st	X, r24

	return ADCH;
    18d6:	e5 e2       	ldi	r30, 0x25	; 37
    18d8:	f0 e0       	ldi	r31, 0x00	; 0
    18da:	80 81       	ld	r24, Z

}
    18dc:	0f 90       	pop	r0
    18de:	cf 91       	pop	r28
    18e0:	df 91       	pop	r29
    18e2:	08 95       	ret

000018e4 <motorReverse>:
#include"motorInterface.h"
#include<util/delay.h>
#include<avr/io.h>

void motorReverse(void)
{
    18e4:	df 93       	push	r29
    18e6:	cf 93       	push	r28
    18e8:	cd b7       	in	r28, 0x3d	; 61
    18ea:	de b7       	in	r29, 0x3e	; 62

	MDIO_voidSetPinValue(port,backwardPin,1);
    18ec:	83 e4       	ldi	r24, 0x43	; 67
    18ee:	61 e0       	ldi	r22, 0x01	; 1
    18f0:	41 e0       	ldi	r20, 0x01	; 1
    18f2:	0e 94 b2 09 	call	0x1364	; 0x1364 <MDIO_voidSetPinValue>

}
    18f6:	cf 91       	pop	r28
    18f8:	df 91       	pop	r29
    18fa:	08 95       	ret

000018fc <motorForward>:

void motorForward(void)
{
    18fc:	df 93       	push	r29
    18fe:	cf 93       	push	r28
    1900:	cd b7       	in	r28, 0x3d	; 61
    1902:	de b7       	in	r29, 0x3e	; 62

	MDIO_voidSetPinValue(port,forwardPin,1);
    1904:	83 e4       	ldi	r24, 0x43	; 67
    1906:	60 e0       	ldi	r22, 0x00	; 0
    1908:	41 e0       	ldi	r20, 0x01	; 1
    190a:	0e 94 b2 09 	call	0x1364	; 0x1364 <MDIO_voidSetPinValue>

}
    190e:	cf 91       	pop	r28
    1910:	df 91       	pop	r29
    1912:	08 95       	ret

00001914 <motorStop>:

void motorStop(void)
{
    1914:	df 93       	push	r29
    1916:	cf 93       	push	r28
    1918:	cd b7       	in	r28, 0x3d	; 61
    191a:	de b7       	in	r29, 0x3e	; 62

	MDIO_voidSetPinValue(port,forwardPin,0);
    191c:	83 e4       	ldi	r24, 0x43	; 67
    191e:	60 e0       	ldi	r22, 0x00	; 0
    1920:	40 e0       	ldi	r20, 0x00	; 0
    1922:	0e 94 b2 09 	call	0x1364	; 0x1364 <MDIO_voidSetPinValue>
	MDIO_voidSetPinValue(port,backwardPin,0);
    1926:	83 e4       	ldi	r24, 0x43	; 67
    1928:	61 e0       	ldi	r22, 0x01	; 1
    192a:	40 e0       	ldi	r20, 0x00	; 0
    192c:	0e 94 b2 09 	call	0x1364	; 0x1364 <MDIO_voidSetPinValue>

}
    1930:	cf 91       	pop	r28
    1932:	df 91       	pop	r29
    1934:	08 95       	ret

00001936 <motorInit>:


void motorInit(void)
{
    1936:	df 93       	push	r29
    1938:	cf 93       	push	r28
    193a:	cd b7       	in	r28, 0x3d	; 61
    193c:	de b7       	in	r29, 0x3e	; 62


	MDIO_voidSetPortDirection(port,0xFF);
    193e:	83 e4       	ldi	r24, 0x43	; 67
    1940:	6f ef       	ldi	r22, 0xFF	; 255
    1942:	0e 94 ca 0a 	call	0x1594	; 0x1594 <MDIO_voidSetPortDirection>

}
    1946:	cf 91       	pop	r28
    1948:	df 91       	pop	r29
    194a:	08 95       	ret

0000194c <HLCD_voidSendCommand>:
#include "../../MCAL/DIO/DIO_Interface.h"
#include"LCD.h"
#include<util/delay.h>

void HLCD_voidSendCommand(u8 A_u8Cmd)
{
    194c:	df 93       	push	r29
    194e:	cf 93       	push	r28
    1950:	cd b7       	in	r28, 0x3d	; 61
    1952:	de b7       	in	r29, 0x3e	; 62
    1954:	6d 97       	sbiw	r28, 0x1d	; 29
    1956:	0f b6       	in	r0, 0x3f	; 63
    1958:	f8 94       	cli
    195a:	de bf       	out	0x3e, r29	; 62
    195c:	0f be       	out	0x3f, r0	; 63
    195e:	cd bf       	out	0x3d, r28	; 61
    1960:	8d 8f       	std	Y+29, r24	; 0x1d
	//initialize control pins
	MDIO_voidSetPinValue('A', 0, 0);
    1962:	81 e4       	ldi	r24, 0x41	; 65
    1964:	60 e0       	ldi	r22, 0x00	; 0
    1966:	40 e0       	ldi	r20, 0x00	; 0
    1968:	0e 94 b2 09 	call	0x1364	; 0x1364 <MDIO_voidSetPinValue>
	MDIO_voidSetPinValue('A', 1, 0);
    196c:	81 e4       	ldi	r24, 0x41	; 65
    196e:	61 e0       	ldi	r22, 0x01	; 1
    1970:	40 e0       	ldi	r20, 0x00	; 0
    1972:	0e 94 b2 09 	call	0x1364	; 0x1364 <MDIO_voidSetPinValue>

	//Write command on data pins
	MDIO_voidSetPortValue('B', A_u8Cmd);
    1976:	82 e4       	ldi	r24, 0x42	; 66
    1978:	6d 8d       	ldd	r22, Y+29	; 0x1d
    197a:	0e 94 0c 0b 	call	0x1618	; 0x1618 <MDIO_voidSetPortValue>

	//pulse on enable pin 1.53ms 1
	MDIO_voidSetPinValue('A', 2, 1);
    197e:	81 e4       	ldi	r24, 0x41	; 65
    1980:	62 e0       	ldi	r22, 0x02	; 2
    1982:	41 e0       	ldi	r20, 0x01	; 1
    1984:	0e 94 b2 09 	call	0x1364	; 0x1364 <MDIO_voidSetPinValue>
    1988:	80 e0       	ldi	r24, 0x00	; 0
    198a:	90 e0       	ldi	r25, 0x00	; 0
    198c:	a0 e0       	ldi	r26, 0x00	; 0
    198e:	b0 e4       	ldi	r27, 0x40	; 64
    1990:	89 8f       	std	Y+25, r24	; 0x19
    1992:	9a 8f       	std	Y+26, r25	; 0x1a
    1994:	ab 8f       	std	Y+27, r26	; 0x1b
    1996:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1998:	69 8d       	ldd	r22, Y+25	; 0x19
    199a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    199c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    199e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    19a0:	20 e0       	ldi	r18, 0x00	; 0
    19a2:	30 e0       	ldi	r19, 0x00	; 0
    19a4:	4a ef       	ldi	r20, 0xFA	; 250
    19a6:	54 e4       	ldi	r21, 0x44	; 68
    19a8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    19ac:	dc 01       	movw	r26, r24
    19ae:	cb 01       	movw	r24, r22
    19b0:	8d 8b       	std	Y+21, r24	; 0x15
    19b2:	9e 8b       	std	Y+22, r25	; 0x16
    19b4:	af 8b       	std	Y+23, r26	; 0x17
    19b6:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    19b8:	6d 89       	ldd	r22, Y+21	; 0x15
    19ba:	7e 89       	ldd	r23, Y+22	; 0x16
    19bc:	8f 89       	ldd	r24, Y+23	; 0x17
    19be:	98 8d       	ldd	r25, Y+24	; 0x18
    19c0:	20 e0       	ldi	r18, 0x00	; 0
    19c2:	30 e0       	ldi	r19, 0x00	; 0
    19c4:	40 e8       	ldi	r20, 0x80	; 128
    19c6:	5f e3       	ldi	r21, 0x3F	; 63
    19c8:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    19cc:	88 23       	and	r24, r24
    19ce:	2c f4       	brge	.+10     	; 0x19da <HLCD_voidSendCommand+0x8e>
		__ticks = 1;
    19d0:	81 e0       	ldi	r24, 0x01	; 1
    19d2:	90 e0       	ldi	r25, 0x00	; 0
    19d4:	9c 8b       	std	Y+20, r25	; 0x14
    19d6:	8b 8b       	std	Y+19, r24	; 0x13
    19d8:	3f c0       	rjmp	.+126    	; 0x1a58 <HLCD_voidSendCommand+0x10c>
	else if (__tmp > 65535)
    19da:	6d 89       	ldd	r22, Y+21	; 0x15
    19dc:	7e 89       	ldd	r23, Y+22	; 0x16
    19de:	8f 89       	ldd	r24, Y+23	; 0x17
    19e0:	98 8d       	ldd	r25, Y+24	; 0x18
    19e2:	20 e0       	ldi	r18, 0x00	; 0
    19e4:	3f ef       	ldi	r19, 0xFF	; 255
    19e6:	4f e7       	ldi	r20, 0x7F	; 127
    19e8:	57 e4       	ldi	r21, 0x47	; 71
    19ea:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    19ee:	18 16       	cp	r1, r24
    19f0:	4c f5       	brge	.+82     	; 0x1a44 <HLCD_voidSendCommand+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    19f2:	69 8d       	ldd	r22, Y+25	; 0x19
    19f4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    19f6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    19f8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    19fa:	20 e0       	ldi	r18, 0x00	; 0
    19fc:	30 e0       	ldi	r19, 0x00	; 0
    19fe:	40 e2       	ldi	r20, 0x20	; 32
    1a00:	51 e4       	ldi	r21, 0x41	; 65
    1a02:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1a06:	dc 01       	movw	r26, r24
    1a08:	cb 01       	movw	r24, r22
    1a0a:	bc 01       	movw	r22, r24
    1a0c:	cd 01       	movw	r24, r26
    1a0e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1a12:	dc 01       	movw	r26, r24
    1a14:	cb 01       	movw	r24, r22
    1a16:	9c 8b       	std	Y+20, r25	; 0x14
    1a18:	8b 8b       	std	Y+19, r24	; 0x13
    1a1a:	0f c0       	rjmp	.+30     	; 0x1a3a <HLCD_voidSendCommand+0xee>
    1a1c:	88 ec       	ldi	r24, 0xC8	; 200
    1a1e:	90 e0       	ldi	r25, 0x00	; 0
    1a20:	9a 8b       	std	Y+18, r25	; 0x12
    1a22:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1a24:	89 89       	ldd	r24, Y+17	; 0x11
    1a26:	9a 89       	ldd	r25, Y+18	; 0x12
    1a28:	01 97       	sbiw	r24, 0x01	; 1
    1a2a:	f1 f7       	brne	.-4      	; 0x1a28 <HLCD_voidSendCommand+0xdc>
    1a2c:	9a 8b       	std	Y+18, r25	; 0x12
    1a2e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1a30:	8b 89       	ldd	r24, Y+19	; 0x13
    1a32:	9c 89       	ldd	r25, Y+20	; 0x14
    1a34:	01 97       	sbiw	r24, 0x01	; 1
    1a36:	9c 8b       	std	Y+20, r25	; 0x14
    1a38:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a3a:	8b 89       	ldd	r24, Y+19	; 0x13
    1a3c:	9c 89       	ldd	r25, Y+20	; 0x14
    1a3e:	00 97       	sbiw	r24, 0x00	; 0
    1a40:	69 f7       	brne	.-38     	; 0x1a1c <HLCD_voidSendCommand+0xd0>
    1a42:	14 c0       	rjmp	.+40     	; 0x1a6c <HLCD_voidSendCommand+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1a44:	6d 89       	ldd	r22, Y+21	; 0x15
    1a46:	7e 89       	ldd	r23, Y+22	; 0x16
    1a48:	8f 89       	ldd	r24, Y+23	; 0x17
    1a4a:	98 8d       	ldd	r25, Y+24	; 0x18
    1a4c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1a50:	dc 01       	movw	r26, r24
    1a52:	cb 01       	movw	r24, r22
    1a54:	9c 8b       	std	Y+20, r25	; 0x14
    1a56:	8b 8b       	std	Y+19, r24	; 0x13
    1a58:	8b 89       	ldd	r24, Y+19	; 0x13
    1a5a:	9c 89       	ldd	r25, Y+20	; 0x14
    1a5c:	98 8b       	std	Y+16, r25	; 0x10
    1a5e:	8f 87       	std	Y+15, r24	; 0x0f
    1a60:	8f 85       	ldd	r24, Y+15	; 0x0f
    1a62:	98 89       	ldd	r25, Y+16	; 0x10
    1a64:	01 97       	sbiw	r24, 0x01	; 1
    1a66:	f1 f7       	brne	.-4      	; 0x1a64 <HLCD_voidSendCommand+0x118>
    1a68:	98 8b       	std	Y+16, r25	; 0x10
    1a6a:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	MDIO_voidSetPinValue('A', 2, 0);
    1a6c:	81 e4       	ldi	r24, 0x41	; 65
    1a6e:	62 e0       	ldi	r22, 0x02	; 2
    1a70:	40 e0       	ldi	r20, 0x00	; 0
    1a72:	0e 94 b2 09 	call	0x1364	; 0x1364 <MDIO_voidSetPinValue>
    1a76:	80 e0       	ldi	r24, 0x00	; 0
    1a78:	90 e0       	ldi	r25, 0x00	; 0
    1a7a:	a0 e0       	ldi	r26, 0x00	; 0
    1a7c:	b0 e4       	ldi	r27, 0x40	; 64
    1a7e:	8b 87       	std	Y+11, r24	; 0x0b
    1a80:	9c 87       	std	Y+12, r25	; 0x0c
    1a82:	ad 87       	std	Y+13, r26	; 0x0d
    1a84:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a86:	6b 85       	ldd	r22, Y+11	; 0x0b
    1a88:	7c 85       	ldd	r23, Y+12	; 0x0c
    1a8a:	8d 85       	ldd	r24, Y+13	; 0x0d
    1a8c:	9e 85       	ldd	r25, Y+14	; 0x0e
    1a8e:	20 e0       	ldi	r18, 0x00	; 0
    1a90:	30 e0       	ldi	r19, 0x00	; 0
    1a92:	4a ef       	ldi	r20, 0xFA	; 250
    1a94:	54 e4       	ldi	r21, 0x44	; 68
    1a96:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1a9a:	dc 01       	movw	r26, r24
    1a9c:	cb 01       	movw	r24, r22
    1a9e:	8f 83       	std	Y+7, r24	; 0x07
    1aa0:	98 87       	std	Y+8, r25	; 0x08
    1aa2:	a9 87       	std	Y+9, r26	; 0x09
    1aa4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1aa6:	6f 81       	ldd	r22, Y+7	; 0x07
    1aa8:	78 85       	ldd	r23, Y+8	; 0x08
    1aaa:	89 85       	ldd	r24, Y+9	; 0x09
    1aac:	9a 85       	ldd	r25, Y+10	; 0x0a
    1aae:	20 e0       	ldi	r18, 0x00	; 0
    1ab0:	30 e0       	ldi	r19, 0x00	; 0
    1ab2:	40 e8       	ldi	r20, 0x80	; 128
    1ab4:	5f e3       	ldi	r21, 0x3F	; 63
    1ab6:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1aba:	88 23       	and	r24, r24
    1abc:	2c f4       	brge	.+10     	; 0x1ac8 <HLCD_voidSendCommand+0x17c>
		__ticks = 1;
    1abe:	81 e0       	ldi	r24, 0x01	; 1
    1ac0:	90 e0       	ldi	r25, 0x00	; 0
    1ac2:	9e 83       	std	Y+6, r25	; 0x06
    1ac4:	8d 83       	std	Y+5, r24	; 0x05
    1ac6:	3f c0       	rjmp	.+126    	; 0x1b46 <HLCD_voidSendCommand+0x1fa>
	else if (__tmp > 65535)
    1ac8:	6f 81       	ldd	r22, Y+7	; 0x07
    1aca:	78 85       	ldd	r23, Y+8	; 0x08
    1acc:	89 85       	ldd	r24, Y+9	; 0x09
    1ace:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ad0:	20 e0       	ldi	r18, 0x00	; 0
    1ad2:	3f ef       	ldi	r19, 0xFF	; 255
    1ad4:	4f e7       	ldi	r20, 0x7F	; 127
    1ad6:	57 e4       	ldi	r21, 0x47	; 71
    1ad8:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1adc:	18 16       	cp	r1, r24
    1ade:	4c f5       	brge	.+82     	; 0x1b32 <HLCD_voidSendCommand+0x1e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ae0:	6b 85       	ldd	r22, Y+11	; 0x0b
    1ae2:	7c 85       	ldd	r23, Y+12	; 0x0c
    1ae4:	8d 85       	ldd	r24, Y+13	; 0x0d
    1ae6:	9e 85       	ldd	r25, Y+14	; 0x0e
    1ae8:	20 e0       	ldi	r18, 0x00	; 0
    1aea:	30 e0       	ldi	r19, 0x00	; 0
    1aec:	40 e2       	ldi	r20, 0x20	; 32
    1aee:	51 e4       	ldi	r21, 0x41	; 65
    1af0:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1af4:	dc 01       	movw	r26, r24
    1af6:	cb 01       	movw	r24, r22
    1af8:	bc 01       	movw	r22, r24
    1afa:	cd 01       	movw	r24, r26
    1afc:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1b00:	dc 01       	movw	r26, r24
    1b02:	cb 01       	movw	r24, r22
    1b04:	9e 83       	std	Y+6, r25	; 0x06
    1b06:	8d 83       	std	Y+5, r24	; 0x05
    1b08:	0f c0       	rjmp	.+30     	; 0x1b28 <HLCD_voidSendCommand+0x1dc>
    1b0a:	88 ec       	ldi	r24, 0xC8	; 200
    1b0c:	90 e0       	ldi	r25, 0x00	; 0
    1b0e:	9c 83       	std	Y+4, r25	; 0x04
    1b10:	8b 83       	std	Y+3, r24	; 0x03
    1b12:	8b 81       	ldd	r24, Y+3	; 0x03
    1b14:	9c 81       	ldd	r25, Y+4	; 0x04
    1b16:	01 97       	sbiw	r24, 0x01	; 1
    1b18:	f1 f7       	brne	.-4      	; 0x1b16 <HLCD_voidSendCommand+0x1ca>
    1b1a:	9c 83       	std	Y+4, r25	; 0x04
    1b1c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b1e:	8d 81       	ldd	r24, Y+5	; 0x05
    1b20:	9e 81       	ldd	r25, Y+6	; 0x06
    1b22:	01 97       	sbiw	r24, 0x01	; 1
    1b24:	9e 83       	std	Y+6, r25	; 0x06
    1b26:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b28:	8d 81       	ldd	r24, Y+5	; 0x05
    1b2a:	9e 81       	ldd	r25, Y+6	; 0x06
    1b2c:	00 97       	sbiw	r24, 0x00	; 0
    1b2e:	69 f7       	brne	.-38     	; 0x1b0a <HLCD_voidSendCommand+0x1be>
    1b30:	14 c0       	rjmp	.+40     	; 0x1b5a <HLCD_voidSendCommand+0x20e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b32:	6f 81       	ldd	r22, Y+7	; 0x07
    1b34:	78 85       	ldd	r23, Y+8	; 0x08
    1b36:	89 85       	ldd	r24, Y+9	; 0x09
    1b38:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b3a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1b3e:	dc 01       	movw	r26, r24
    1b40:	cb 01       	movw	r24, r22
    1b42:	9e 83       	std	Y+6, r25	; 0x06
    1b44:	8d 83       	std	Y+5, r24	; 0x05
    1b46:	8d 81       	ldd	r24, Y+5	; 0x05
    1b48:	9e 81       	ldd	r25, Y+6	; 0x06
    1b4a:	9a 83       	std	Y+2, r25	; 0x02
    1b4c:	89 83       	std	Y+1, r24	; 0x01
    1b4e:	89 81       	ldd	r24, Y+1	; 0x01
    1b50:	9a 81       	ldd	r25, Y+2	; 0x02
    1b52:	01 97       	sbiw	r24, 0x01	; 1
    1b54:	f1 f7       	brne	.-4      	; 0x1b52 <HLCD_voidSendCommand+0x206>
    1b56:	9a 83       	std	Y+2, r25	; 0x02
    1b58:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
}
    1b5a:	6d 96       	adiw	r28, 0x1d	; 29
    1b5c:	0f b6       	in	r0, 0x3f	; 63
    1b5e:	f8 94       	cli
    1b60:	de bf       	out	0x3e, r29	; 62
    1b62:	0f be       	out	0x3f, r0	; 63
    1b64:	cd bf       	out	0x3d, r28	; 61
    1b66:	cf 91       	pop	r28
    1b68:	df 91       	pop	r29
    1b6a:	08 95       	ret

00001b6c <HLCD_voidClearScreen>:

void HLCD_voidClearScreen() {
    1b6c:	df 93       	push	r29
    1b6e:	cf 93       	push	r28
    1b70:	cd b7       	in	r28, 0x3d	; 61
    1b72:	de b7       	in	r29, 0x3e	; 62
    1b74:	2e 97       	sbiw	r28, 0x0e	; 14
    1b76:	0f b6       	in	r0, 0x3f	; 63
    1b78:	f8 94       	cli
    1b7a:	de bf       	out	0x3e, r29	; 62
    1b7c:	0f be       	out	0x3f, r0	; 63
    1b7e:	cd bf       	out	0x3d, r28	; 61
    HLCD_voidSendCommand(0x01); // Send clear display command
    1b80:	81 e0       	ldi	r24, 0x01	; 1
    1b82:	0e 94 a6 0c 	call	0x194c	; 0x194c <HLCD_voidSendCommand>
    1b86:	80 e0       	ldi	r24, 0x00	; 0
    1b88:	90 e0       	ldi	r25, 0x00	; 0
    1b8a:	a0 e0       	ldi	r26, 0x00	; 0
    1b8c:	b0 e4       	ldi	r27, 0x40	; 64
    1b8e:	8b 87       	std	Y+11, r24	; 0x0b
    1b90:	9c 87       	std	Y+12, r25	; 0x0c
    1b92:	ad 87       	std	Y+13, r26	; 0x0d
    1b94:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b96:	6b 85       	ldd	r22, Y+11	; 0x0b
    1b98:	7c 85       	ldd	r23, Y+12	; 0x0c
    1b9a:	8d 85       	ldd	r24, Y+13	; 0x0d
    1b9c:	9e 85       	ldd	r25, Y+14	; 0x0e
    1b9e:	20 e0       	ldi	r18, 0x00	; 0
    1ba0:	30 e0       	ldi	r19, 0x00	; 0
    1ba2:	4a ef       	ldi	r20, 0xFA	; 250
    1ba4:	54 e4       	ldi	r21, 0x44	; 68
    1ba6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1baa:	dc 01       	movw	r26, r24
    1bac:	cb 01       	movw	r24, r22
    1bae:	8f 83       	std	Y+7, r24	; 0x07
    1bb0:	98 87       	std	Y+8, r25	; 0x08
    1bb2:	a9 87       	std	Y+9, r26	; 0x09
    1bb4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1bb6:	6f 81       	ldd	r22, Y+7	; 0x07
    1bb8:	78 85       	ldd	r23, Y+8	; 0x08
    1bba:	89 85       	ldd	r24, Y+9	; 0x09
    1bbc:	9a 85       	ldd	r25, Y+10	; 0x0a
    1bbe:	20 e0       	ldi	r18, 0x00	; 0
    1bc0:	30 e0       	ldi	r19, 0x00	; 0
    1bc2:	40 e8       	ldi	r20, 0x80	; 128
    1bc4:	5f e3       	ldi	r21, 0x3F	; 63
    1bc6:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1bca:	88 23       	and	r24, r24
    1bcc:	2c f4       	brge	.+10     	; 0x1bd8 <HLCD_voidClearScreen+0x6c>
		__ticks = 1;
    1bce:	81 e0       	ldi	r24, 0x01	; 1
    1bd0:	90 e0       	ldi	r25, 0x00	; 0
    1bd2:	9e 83       	std	Y+6, r25	; 0x06
    1bd4:	8d 83       	std	Y+5, r24	; 0x05
    1bd6:	3f c0       	rjmp	.+126    	; 0x1c56 <HLCD_voidClearScreen+0xea>
	else if (__tmp > 65535)
    1bd8:	6f 81       	ldd	r22, Y+7	; 0x07
    1bda:	78 85       	ldd	r23, Y+8	; 0x08
    1bdc:	89 85       	ldd	r24, Y+9	; 0x09
    1bde:	9a 85       	ldd	r25, Y+10	; 0x0a
    1be0:	20 e0       	ldi	r18, 0x00	; 0
    1be2:	3f ef       	ldi	r19, 0xFF	; 255
    1be4:	4f e7       	ldi	r20, 0x7F	; 127
    1be6:	57 e4       	ldi	r21, 0x47	; 71
    1be8:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1bec:	18 16       	cp	r1, r24
    1bee:	4c f5       	brge	.+82     	; 0x1c42 <HLCD_voidClearScreen+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1bf0:	6b 85       	ldd	r22, Y+11	; 0x0b
    1bf2:	7c 85       	ldd	r23, Y+12	; 0x0c
    1bf4:	8d 85       	ldd	r24, Y+13	; 0x0d
    1bf6:	9e 85       	ldd	r25, Y+14	; 0x0e
    1bf8:	20 e0       	ldi	r18, 0x00	; 0
    1bfa:	30 e0       	ldi	r19, 0x00	; 0
    1bfc:	40 e2       	ldi	r20, 0x20	; 32
    1bfe:	51 e4       	ldi	r21, 0x41	; 65
    1c00:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1c04:	dc 01       	movw	r26, r24
    1c06:	cb 01       	movw	r24, r22
    1c08:	bc 01       	movw	r22, r24
    1c0a:	cd 01       	movw	r24, r26
    1c0c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1c10:	dc 01       	movw	r26, r24
    1c12:	cb 01       	movw	r24, r22
    1c14:	9e 83       	std	Y+6, r25	; 0x06
    1c16:	8d 83       	std	Y+5, r24	; 0x05
    1c18:	0f c0       	rjmp	.+30     	; 0x1c38 <HLCD_voidClearScreen+0xcc>
    1c1a:	88 ec       	ldi	r24, 0xC8	; 200
    1c1c:	90 e0       	ldi	r25, 0x00	; 0
    1c1e:	9c 83       	std	Y+4, r25	; 0x04
    1c20:	8b 83       	std	Y+3, r24	; 0x03
    1c22:	8b 81       	ldd	r24, Y+3	; 0x03
    1c24:	9c 81       	ldd	r25, Y+4	; 0x04
    1c26:	01 97       	sbiw	r24, 0x01	; 1
    1c28:	f1 f7       	brne	.-4      	; 0x1c26 <HLCD_voidClearScreen+0xba>
    1c2a:	9c 83       	std	Y+4, r25	; 0x04
    1c2c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c2e:	8d 81       	ldd	r24, Y+5	; 0x05
    1c30:	9e 81       	ldd	r25, Y+6	; 0x06
    1c32:	01 97       	sbiw	r24, 0x01	; 1
    1c34:	9e 83       	std	Y+6, r25	; 0x06
    1c36:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c38:	8d 81       	ldd	r24, Y+5	; 0x05
    1c3a:	9e 81       	ldd	r25, Y+6	; 0x06
    1c3c:	00 97       	sbiw	r24, 0x00	; 0
    1c3e:	69 f7       	brne	.-38     	; 0x1c1a <HLCD_voidClearScreen+0xae>
    1c40:	14 c0       	rjmp	.+40     	; 0x1c6a <HLCD_voidClearScreen+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c42:	6f 81       	ldd	r22, Y+7	; 0x07
    1c44:	78 85       	ldd	r23, Y+8	; 0x08
    1c46:	89 85       	ldd	r24, Y+9	; 0x09
    1c48:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c4a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1c4e:	dc 01       	movw	r26, r24
    1c50:	cb 01       	movw	r24, r22
    1c52:	9e 83       	std	Y+6, r25	; 0x06
    1c54:	8d 83       	std	Y+5, r24	; 0x05
    1c56:	8d 81       	ldd	r24, Y+5	; 0x05
    1c58:	9e 81       	ldd	r25, Y+6	; 0x06
    1c5a:	9a 83       	std	Y+2, r25	; 0x02
    1c5c:	89 83       	std	Y+1, r24	; 0x01
    1c5e:	89 81       	ldd	r24, Y+1	; 0x01
    1c60:	9a 81       	ldd	r25, Y+2	; 0x02
    1c62:	01 97       	sbiw	r24, 0x01	; 1
    1c64:	f1 f7       	brne	.-4      	; 0x1c62 <HLCD_voidClearScreen+0xf6>
    1c66:	9a 83       	std	Y+2, r25	; 0x02
    1c68:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(2); // Wait for the clear display operation to complete
}
    1c6a:	2e 96       	adiw	r28, 0x0e	; 14
    1c6c:	0f b6       	in	r0, 0x3f	; 63
    1c6e:	f8 94       	cli
    1c70:	de bf       	out	0x3e, r29	; 62
    1c72:	0f be       	out	0x3f, r0	; 63
    1c74:	cd bf       	out	0x3d, r28	; 61
    1c76:	cf 91       	pop	r28
    1c78:	df 91       	pop	r29
    1c7a:	08 95       	ret

00001c7c <HLCD_voidSendData>:


void HLCD_voidSendData(u8 A_u8Data)
{
    1c7c:	df 93       	push	r29
    1c7e:	cf 93       	push	r28
    1c80:	cd b7       	in	r28, 0x3d	; 61
    1c82:	de b7       	in	r29, 0x3e	; 62
    1c84:	6d 97       	sbiw	r28, 0x1d	; 29
    1c86:	0f b6       	in	r0, 0x3f	; 63
    1c88:	f8 94       	cli
    1c8a:	de bf       	out	0x3e, r29	; 62
    1c8c:	0f be       	out	0x3f, r0	; 63
    1c8e:	cd bf       	out	0x3d, r28	; 61
    1c90:	8d 8f       	std	Y+29, r24	; 0x1d
	MDIO_voidSetPinValue('A',0,1);
    1c92:	81 e4       	ldi	r24, 0x41	; 65
    1c94:	60 e0       	ldi	r22, 0x00	; 0
    1c96:	41 e0       	ldi	r20, 0x01	; 1
    1c98:	0e 94 b2 09 	call	0x1364	; 0x1364 <MDIO_voidSetPinValue>
	MDIO_voidSetPinValue('A',1,0);
    1c9c:	81 e4       	ldi	r24, 0x41	; 65
    1c9e:	61 e0       	ldi	r22, 0x01	; 1
    1ca0:	40 e0       	ldi	r20, 0x00	; 0
    1ca2:	0e 94 b2 09 	call	0x1364	; 0x1364 <MDIO_voidSetPinValue>
	//Write data
	MDIO_voidSetPortValue('B',A_u8Data);
    1ca6:	82 e4       	ldi	r24, 0x42	; 66
    1ca8:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1caa:	0e 94 0c 0b 	call	0x1618	; 0x1618 <MDIO_voidSetPortValue>

	//pulse on enable pin
	MDIO_voidSetPinValue('A',2,1);
    1cae:	81 e4       	ldi	r24, 0x41	; 65
    1cb0:	62 e0       	ldi	r22, 0x02	; 2
    1cb2:	41 e0       	ldi	r20, 0x01	; 1
    1cb4:	0e 94 b2 09 	call	0x1364	; 0x1364 <MDIO_voidSetPinValue>
    1cb8:	80 e0       	ldi	r24, 0x00	; 0
    1cba:	90 e0       	ldi	r25, 0x00	; 0
    1cbc:	a0 e0       	ldi	r26, 0x00	; 0
    1cbe:	b0 e4       	ldi	r27, 0x40	; 64
    1cc0:	89 8f       	std	Y+25, r24	; 0x19
    1cc2:	9a 8f       	std	Y+26, r25	; 0x1a
    1cc4:	ab 8f       	std	Y+27, r26	; 0x1b
    1cc6:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1cc8:	69 8d       	ldd	r22, Y+25	; 0x19
    1cca:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1ccc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1cce:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1cd0:	20 e0       	ldi	r18, 0x00	; 0
    1cd2:	30 e0       	ldi	r19, 0x00	; 0
    1cd4:	4a ef       	ldi	r20, 0xFA	; 250
    1cd6:	54 e4       	ldi	r21, 0x44	; 68
    1cd8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1cdc:	dc 01       	movw	r26, r24
    1cde:	cb 01       	movw	r24, r22
    1ce0:	8d 8b       	std	Y+21, r24	; 0x15
    1ce2:	9e 8b       	std	Y+22, r25	; 0x16
    1ce4:	af 8b       	std	Y+23, r26	; 0x17
    1ce6:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1ce8:	6d 89       	ldd	r22, Y+21	; 0x15
    1cea:	7e 89       	ldd	r23, Y+22	; 0x16
    1cec:	8f 89       	ldd	r24, Y+23	; 0x17
    1cee:	98 8d       	ldd	r25, Y+24	; 0x18
    1cf0:	20 e0       	ldi	r18, 0x00	; 0
    1cf2:	30 e0       	ldi	r19, 0x00	; 0
    1cf4:	40 e8       	ldi	r20, 0x80	; 128
    1cf6:	5f e3       	ldi	r21, 0x3F	; 63
    1cf8:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1cfc:	88 23       	and	r24, r24
    1cfe:	2c f4       	brge	.+10     	; 0x1d0a <HLCD_voidSendData+0x8e>
		__ticks = 1;
    1d00:	81 e0       	ldi	r24, 0x01	; 1
    1d02:	90 e0       	ldi	r25, 0x00	; 0
    1d04:	9c 8b       	std	Y+20, r25	; 0x14
    1d06:	8b 8b       	std	Y+19, r24	; 0x13
    1d08:	3f c0       	rjmp	.+126    	; 0x1d88 <HLCD_voidSendData+0x10c>
	else if (__tmp > 65535)
    1d0a:	6d 89       	ldd	r22, Y+21	; 0x15
    1d0c:	7e 89       	ldd	r23, Y+22	; 0x16
    1d0e:	8f 89       	ldd	r24, Y+23	; 0x17
    1d10:	98 8d       	ldd	r25, Y+24	; 0x18
    1d12:	20 e0       	ldi	r18, 0x00	; 0
    1d14:	3f ef       	ldi	r19, 0xFF	; 255
    1d16:	4f e7       	ldi	r20, 0x7F	; 127
    1d18:	57 e4       	ldi	r21, 0x47	; 71
    1d1a:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1d1e:	18 16       	cp	r1, r24
    1d20:	4c f5       	brge	.+82     	; 0x1d74 <HLCD_voidSendData+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d22:	69 8d       	ldd	r22, Y+25	; 0x19
    1d24:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1d26:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1d28:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1d2a:	20 e0       	ldi	r18, 0x00	; 0
    1d2c:	30 e0       	ldi	r19, 0x00	; 0
    1d2e:	40 e2       	ldi	r20, 0x20	; 32
    1d30:	51 e4       	ldi	r21, 0x41	; 65
    1d32:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1d36:	dc 01       	movw	r26, r24
    1d38:	cb 01       	movw	r24, r22
    1d3a:	bc 01       	movw	r22, r24
    1d3c:	cd 01       	movw	r24, r26
    1d3e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1d42:	dc 01       	movw	r26, r24
    1d44:	cb 01       	movw	r24, r22
    1d46:	9c 8b       	std	Y+20, r25	; 0x14
    1d48:	8b 8b       	std	Y+19, r24	; 0x13
    1d4a:	0f c0       	rjmp	.+30     	; 0x1d6a <HLCD_voidSendData+0xee>
    1d4c:	88 ec       	ldi	r24, 0xC8	; 200
    1d4e:	90 e0       	ldi	r25, 0x00	; 0
    1d50:	9a 8b       	std	Y+18, r25	; 0x12
    1d52:	89 8b       	std	Y+17, r24	; 0x11
    1d54:	89 89       	ldd	r24, Y+17	; 0x11
    1d56:	9a 89       	ldd	r25, Y+18	; 0x12
    1d58:	01 97       	sbiw	r24, 0x01	; 1
    1d5a:	f1 f7       	brne	.-4      	; 0x1d58 <HLCD_voidSendData+0xdc>
    1d5c:	9a 8b       	std	Y+18, r25	; 0x12
    1d5e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d60:	8b 89       	ldd	r24, Y+19	; 0x13
    1d62:	9c 89       	ldd	r25, Y+20	; 0x14
    1d64:	01 97       	sbiw	r24, 0x01	; 1
    1d66:	9c 8b       	std	Y+20, r25	; 0x14
    1d68:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d6a:	8b 89       	ldd	r24, Y+19	; 0x13
    1d6c:	9c 89       	ldd	r25, Y+20	; 0x14
    1d6e:	00 97       	sbiw	r24, 0x00	; 0
    1d70:	69 f7       	brne	.-38     	; 0x1d4c <HLCD_voidSendData+0xd0>
    1d72:	14 c0       	rjmp	.+40     	; 0x1d9c <HLCD_voidSendData+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d74:	6d 89       	ldd	r22, Y+21	; 0x15
    1d76:	7e 89       	ldd	r23, Y+22	; 0x16
    1d78:	8f 89       	ldd	r24, Y+23	; 0x17
    1d7a:	98 8d       	ldd	r25, Y+24	; 0x18
    1d7c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1d80:	dc 01       	movw	r26, r24
    1d82:	cb 01       	movw	r24, r22
    1d84:	9c 8b       	std	Y+20, r25	; 0x14
    1d86:	8b 8b       	std	Y+19, r24	; 0x13
    1d88:	8b 89       	ldd	r24, Y+19	; 0x13
    1d8a:	9c 89       	ldd	r25, Y+20	; 0x14
    1d8c:	98 8b       	std	Y+16, r25	; 0x10
    1d8e:	8f 87       	std	Y+15, r24	; 0x0f
    1d90:	8f 85       	ldd	r24, Y+15	; 0x0f
    1d92:	98 89       	ldd	r25, Y+16	; 0x10
    1d94:	01 97       	sbiw	r24, 0x01	; 1
    1d96:	f1 f7       	brne	.-4      	; 0x1d94 <HLCD_voidSendData+0x118>
    1d98:	98 8b       	std	Y+16, r25	; 0x10
    1d9a:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	MDIO_voidSetPinValue('A',2,0);
    1d9c:	81 e4       	ldi	r24, 0x41	; 65
    1d9e:	62 e0       	ldi	r22, 0x02	; 2
    1da0:	40 e0       	ldi	r20, 0x00	; 0
    1da2:	0e 94 b2 09 	call	0x1364	; 0x1364 <MDIO_voidSetPinValue>
    1da6:	80 e0       	ldi	r24, 0x00	; 0
    1da8:	90 e0       	ldi	r25, 0x00	; 0
    1daa:	a0 e0       	ldi	r26, 0x00	; 0
    1dac:	b0 e4       	ldi	r27, 0x40	; 64
    1dae:	8b 87       	std	Y+11, r24	; 0x0b
    1db0:	9c 87       	std	Y+12, r25	; 0x0c
    1db2:	ad 87       	std	Y+13, r26	; 0x0d
    1db4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1db6:	6b 85       	ldd	r22, Y+11	; 0x0b
    1db8:	7c 85       	ldd	r23, Y+12	; 0x0c
    1dba:	8d 85       	ldd	r24, Y+13	; 0x0d
    1dbc:	9e 85       	ldd	r25, Y+14	; 0x0e
    1dbe:	20 e0       	ldi	r18, 0x00	; 0
    1dc0:	30 e0       	ldi	r19, 0x00	; 0
    1dc2:	4a ef       	ldi	r20, 0xFA	; 250
    1dc4:	54 e4       	ldi	r21, 0x44	; 68
    1dc6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1dca:	dc 01       	movw	r26, r24
    1dcc:	cb 01       	movw	r24, r22
    1dce:	8f 83       	std	Y+7, r24	; 0x07
    1dd0:	98 87       	std	Y+8, r25	; 0x08
    1dd2:	a9 87       	std	Y+9, r26	; 0x09
    1dd4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1dd6:	6f 81       	ldd	r22, Y+7	; 0x07
    1dd8:	78 85       	ldd	r23, Y+8	; 0x08
    1dda:	89 85       	ldd	r24, Y+9	; 0x09
    1ddc:	9a 85       	ldd	r25, Y+10	; 0x0a
    1dde:	20 e0       	ldi	r18, 0x00	; 0
    1de0:	30 e0       	ldi	r19, 0x00	; 0
    1de2:	40 e8       	ldi	r20, 0x80	; 128
    1de4:	5f e3       	ldi	r21, 0x3F	; 63
    1de6:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1dea:	88 23       	and	r24, r24
    1dec:	2c f4       	brge	.+10     	; 0x1df8 <HLCD_voidSendData+0x17c>
		__ticks = 1;
    1dee:	81 e0       	ldi	r24, 0x01	; 1
    1df0:	90 e0       	ldi	r25, 0x00	; 0
    1df2:	9e 83       	std	Y+6, r25	; 0x06
    1df4:	8d 83       	std	Y+5, r24	; 0x05
    1df6:	3f c0       	rjmp	.+126    	; 0x1e76 <HLCD_voidSendData+0x1fa>
	else if (__tmp > 65535)
    1df8:	6f 81       	ldd	r22, Y+7	; 0x07
    1dfa:	78 85       	ldd	r23, Y+8	; 0x08
    1dfc:	89 85       	ldd	r24, Y+9	; 0x09
    1dfe:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e00:	20 e0       	ldi	r18, 0x00	; 0
    1e02:	3f ef       	ldi	r19, 0xFF	; 255
    1e04:	4f e7       	ldi	r20, 0x7F	; 127
    1e06:	57 e4       	ldi	r21, 0x47	; 71
    1e08:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1e0c:	18 16       	cp	r1, r24
    1e0e:	4c f5       	brge	.+82     	; 0x1e62 <HLCD_voidSendData+0x1e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e10:	6b 85       	ldd	r22, Y+11	; 0x0b
    1e12:	7c 85       	ldd	r23, Y+12	; 0x0c
    1e14:	8d 85       	ldd	r24, Y+13	; 0x0d
    1e16:	9e 85       	ldd	r25, Y+14	; 0x0e
    1e18:	20 e0       	ldi	r18, 0x00	; 0
    1e1a:	30 e0       	ldi	r19, 0x00	; 0
    1e1c:	40 e2       	ldi	r20, 0x20	; 32
    1e1e:	51 e4       	ldi	r21, 0x41	; 65
    1e20:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1e24:	dc 01       	movw	r26, r24
    1e26:	cb 01       	movw	r24, r22
    1e28:	bc 01       	movw	r22, r24
    1e2a:	cd 01       	movw	r24, r26
    1e2c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1e30:	dc 01       	movw	r26, r24
    1e32:	cb 01       	movw	r24, r22
    1e34:	9e 83       	std	Y+6, r25	; 0x06
    1e36:	8d 83       	std	Y+5, r24	; 0x05
    1e38:	0f c0       	rjmp	.+30     	; 0x1e58 <HLCD_voidSendData+0x1dc>
    1e3a:	88 ec       	ldi	r24, 0xC8	; 200
    1e3c:	90 e0       	ldi	r25, 0x00	; 0
    1e3e:	9c 83       	std	Y+4, r25	; 0x04
    1e40:	8b 83       	std	Y+3, r24	; 0x03
    1e42:	8b 81       	ldd	r24, Y+3	; 0x03
    1e44:	9c 81       	ldd	r25, Y+4	; 0x04
    1e46:	01 97       	sbiw	r24, 0x01	; 1
    1e48:	f1 f7       	brne	.-4      	; 0x1e46 <HLCD_voidSendData+0x1ca>
    1e4a:	9c 83       	std	Y+4, r25	; 0x04
    1e4c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e4e:	8d 81       	ldd	r24, Y+5	; 0x05
    1e50:	9e 81       	ldd	r25, Y+6	; 0x06
    1e52:	01 97       	sbiw	r24, 0x01	; 1
    1e54:	9e 83       	std	Y+6, r25	; 0x06
    1e56:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e58:	8d 81       	ldd	r24, Y+5	; 0x05
    1e5a:	9e 81       	ldd	r25, Y+6	; 0x06
    1e5c:	00 97       	sbiw	r24, 0x00	; 0
    1e5e:	69 f7       	brne	.-38     	; 0x1e3a <HLCD_voidSendData+0x1be>
    1e60:	14 c0       	rjmp	.+40     	; 0x1e8a <HLCD_voidSendData+0x20e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e62:	6f 81       	ldd	r22, Y+7	; 0x07
    1e64:	78 85       	ldd	r23, Y+8	; 0x08
    1e66:	89 85       	ldd	r24, Y+9	; 0x09
    1e68:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e6a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1e6e:	dc 01       	movw	r26, r24
    1e70:	cb 01       	movw	r24, r22
    1e72:	9e 83       	std	Y+6, r25	; 0x06
    1e74:	8d 83       	std	Y+5, r24	; 0x05
    1e76:	8d 81       	ldd	r24, Y+5	; 0x05
    1e78:	9e 81       	ldd	r25, Y+6	; 0x06
    1e7a:	9a 83       	std	Y+2, r25	; 0x02
    1e7c:	89 83       	std	Y+1, r24	; 0x01
    1e7e:	89 81       	ldd	r24, Y+1	; 0x01
    1e80:	9a 81       	ldd	r25, Y+2	; 0x02
    1e82:	01 97       	sbiw	r24, 0x01	; 1
    1e84:	f1 f7       	brne	.-4      	; 0x1e82 <HLCD_voidSendData+0x206>
    1e86:	9a 83       	std	Y+2, r25	; 0x02
    1e88:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
}
    1e8a:	6d 96       	adiw	r28, 0x1d	; 29
    1e8c:	0f b6       	in	r0, 0x3f	; 63
    1e8e:	f8 94       	cli
    1e90:	de bf       	out	0x3e, r29	; 62
    1e92:	0f be       	out	0x3f, r0	; 63
    1e94:	cd bf       	out	0x3d, r28	; 61
    1e96:	cf 91       	pop	r28
    1e98:	df 91       	pop	r29
    1e9a:	08 95       	ret

00001e9c <HLCD_voidInit>:

void HLCD_voidInit()
{
    1e9c:	df 93       	push	r29
    1e9e:	cf 93       	push	r28
    1ea0:	cd b7       	in	r28, 0x3d	; 61
    1ea2:	de b7       	in	r29, 0x3e	; 62
    1ea4:	e8 97       	sbiw	r28, 0x38	; 56
    1ea6:	0f b6       	in	r0, 0x3f	; 63
    1ea8:	f8 94       	cli
    1eaa:	de bf       	out	0x3e, r29	; 62
    1eac:	0f be       	out	0x3f, r0	; 63
    1eae:	cd bf       	out	0x3d, r28	; 61
    1eb0:	80 e0       	ldi	r24, 0x00	; 0
    1eb2:	90 e0       	ldi	r25, 0x00	; 0
    1eb4:	a0 e2       	ldi	r26, 0x20	; 32
    1eb6:	b2 e4       	ldi	r27, 0x42	; 66
    1eb8:	8d ab       	std	Y+53, r24	; 0x35
    1eba:	9e ab       	std	Y+54, r25	; 0x36
    1ebc:	af ab       	std	Y+55, r26	; 0x37
    1ebe:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ec0:	6d a9       	ldd	r22, Y+53	; 0x35
    1ec2:	7e a9       	ldd	r23, Y+54	; 0x36
    1ec4:	8f a9       	ldd	r24, Y+55	; 0x37
    1ec6:	98 ad       	ldd	r25, Y+56	; 0x38
    1ec8:	20 e0       	ldi	r18, 0x00	; 0
    1eca:	30 e0       	ldi	r19, 0x00	; 0
    1ecc:	4a ef       	ldi	r20, 0xFA	; 250
    1ece:	54 e4       	ldi	r21, 0x44	; 68
    1ed0:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1ed4:	dc 01       	movw	r26, r24
    1ed6:	cb 01       	movw	r24, r22
    1ed8:	89 ab       	std	Y+49, r24	; 0x31
    1eda:	9a ab       	std	Y+50, r25	; 0x32
    1edc:	ab ab       	std	Y+51, r26	; 0x33
    1ede:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1ee0:	69 a9       	ldd	r22, Y+49	; 0x31
    1ee2:	7a a9       	ldd	r23, Y+50	; 0x32
    1ee4:	8b a9       	ldd	r24, Y+51	; 0x33
    1ee6:	9c a9       	ldd	r25, Y+52	; 0x34
    1ee8:	20 e0       	ldi	r18, 0x00	; 0
    1eea:	30 e0       	ldi	r19, 0x00	; 0
    1eec:	40 e8       	ldi	r20, 0x80	; 128
    1eee:	5f e3       	ldi	r21, 0x3F	; 63
    1ef0:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1ef4:	88 23       	and	r24, r24
    1ef6:	2c f4       	brge	.+10     	; 0x1f02 <HLCD_voidInit+0x66>
		__ticks = 1;
    1ef8:	81 e0       	ldi	r24, 0x01	; 1
    1efa:	90 e0       	ldi	r25, 0x00	; 0
    1efc:	98 ab       	std	Y+48, r25	; 0x30
    1efe:	8f a7       	std	Y+47, r24	; 0x2f
    1f00:	3f c0       	rjmp	.+126    	; 0x1f80 <HLCD_voidInit+0xe4>
	else if (__tmp > 65535)
    1f02:	69 a9       	ldd	r22, Y+49	; 0x31
    1f04:	7a a9       	ldd	r23, Y+50	; 0x32
    1f06:	8b a9       	ldd	r24, Y+51	; 0x33
    1f08:	9c a9       	ldd	r25, Y+52	; 0x34
    1f0a:	20 e0       	ldi	r18, 0x00	; 0
    1f0c:	3f ef       	ldi	r19, 0xFF	; 255
    1f0e:	4f e7       	ldi	r20, 0x7F	; 127
    1f10:	57 e4       	ldi	r21, 0x47	; 71
    1f12:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1f16:	18 16       	cp	r1, r24
    1f18:	4c f5       	brge	.+82     	; 0x1f6c <HLCD_voidInit+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f1a:	6d a9       	ldd	r22, Y+53	; 0x35
    1f1c:	7e a9       	ldd	r23, Y+54	; 0x36
    1f1e:	8f a9       	ldd	r24, Y+55	; 0x37
    1f20:	98 ad       	ldd	r25, Y+56	; 0x38
    1f22:	20 e0       	ldi	r18, 0x00	; 0
    1f24:	30 e0       	ldi	r19, 0x00	; 0
    1f26:	40 e2       	ldi	r20, 0x20	; 32
    1f28:	51 e4       	ldi	r21, 0x41	; 65
    1f2a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1f2e:	dc 01       	movw	r26, r24
    1f30:	cb 01       	movw	r24, r22
    1f32:	bc 01       	movw	r22, r24
    1f34:	cd 01       	movw	r24, r26
    1f36:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1f3a:	dc 01       	movw	r26, r24
    1f3c:	cb 01       	movw	r24, r22
    1f3e:	98 ab       	std	Y+48, r25	; 0x30
    1f40:	8f a7       	std	Y+47, r24	; 0x2f
    1f42:	0f c0       	rjmp	.+30     	; 0x1f62 <HLCD_voidInit+0xc6>
    1f44:	88 ec       	ldi	r24, 0xC8	; 200
    1f46:	90 e0       	ldi	r25, 0x00	; 0
    1f48:	9e a7       	std	Y+46, r25	; 0x2e
    1f4a:	8d a7       	std	Y+45, r24	; 0x2d
    1f4c:	8d a5       	ldd	r24, Y+45	; 0x2d
    1f4e:	9e a5       	ldd	r25, Y+46	; 0x2e
    1f50:	01 97       	sbiw	r24, 0x01	; 1
    1f52:	f1 f7       	brne	.-4      	; 0x1f50 <HLCD_voidInit+0xb4>
    1f54:	9e a7       	std	Y+46, r25	; 0x2e
    1f56:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1f58:	8f a5       	ldd	r24, Y+47	; 0x2f
    1f5a:	98 a9       	ldd	r25, Y+48	; 0x30
    1f5c:	01 97       	sbiw	r24, 0x01	; 1
    1f5e:	98 ab       	std	Y+48, r25	; 0x30
    1f60:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f62:	8f a5       	ldd	r24, Y+47	; 0x2f
    1f64:	98 a9       	ldd	r25, Y+48	; 0x30
    1f66:	00 97       	sbiw	r24, 0x00	; 0
    1f68:	69 f7       	brne	.-38     	; 0x1f44 <HLCD_voidInit+0xa8>
    1f6a:	14 c0       	rjmp	.+40     	; 0x1f94 <HLCD_voidInit+0xf8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f6c:	69 a9       	ldd	r22, Y+49	; 0x31
    1f6e:	7a a9       	ldd	r23, Y+50	; 0x32
    1f70:	8b a9       	ldd	r24, Y+51	; 0x33
    1f72:	9c a9       	ldd	r25, Y+52	; 0x34
    1f74:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1f78:	dc 01       	movw	r26, r24
    1f7a:	cb 01       	movw	r24, r22
    1f7c:	98 ab       	std	Y+48, r25	; 0x30
    1f7e:	8f a7       	std	Y+47, r24	; 0x2f
    1f80:	8f a5       	ldd	r24, Y+47	; 0x2f
    1f82:	98 a9       	ldd	r25, Y+48	; 0x30
    1f84:	9c a7       	std	Y+44, r25	; 0x2c
    1f86:	8b a7       	std	Y+43, r24	; 0x2b
    1f88:	8b a5       	ldd	r24, Y+43	; 0x2b
    1f8a:	9c a5       	ldd	r25, Y+44	; 0x2c
    1f8c:	01 97       	sbiw	r24, 0x01	; 1
    1f8e:	f1 f7       	brne	.-4      	; 0x1f8c <HLCD_voidInit+0xf0>
    1f90:	9c a7       	std	Y+44, r25	; 0x2c
    1f92:	8b a7       	std	Y+43, r24	; 0x2b
	//Wait for more than 30 micros
	_delay_ms(40);

	//Function set 0b00111000
	HLCD_voidSendCommand(0b00111000);
    1f94:	88 e3       	ldi	r24, 0x38	; 56
    1f96:	0e 94 a6 0c 	call	0x194c	; 0x194c <HLCD_voidSendCommand>
    1f9a:	80 e0       	ldi	r24, 0x00	; 0
    1f9c:	90 e0       	ldi	r25, 0x00	; 0
    1f9e:	a0 e8       	ldi	r26, 0x80	; 128
    1fa0:	bf e3       	ldi	r27, 0x3F	; 63
    1fa2:	8f a3       	std	Y+39, r24	; 0x27
    1fa4:	98 a7       	std	Y+40, r25	; 0x28
    1fa6:	a9 a7       	std	Y+41, r26	; 0x29
    1fa8:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1faa:	6f a1       	ldd	r22, Y+39	; 0x27
    1fac:	78 a5       	ldd	r23, Y+40	; 0x28
    1fae:	89 a5       	ldd	r24, Y+41	; 0x29
    1fb0:	9a a5       	ldd	r25, Y+42	; 0x2a
    1fb2:	20 e0       	ldi	r18, 0x00	; 0
    1fb4:	30 e0       	ldi	r19, 0x00	; 0
    1fb6:	4a ef       	ldi	r20, 0xFA	; 250
    1fb8:	54 e4       	ldi	r21, 0x44	; 68
    1fba:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1fbe:	dc 01       	movw	r26, r24
    1fc0:	cb 01       	movw	r24, r22
    1fc2:	8b a3       	std	Y+35, r24	; 0x23
    1fc4:	9c a3       	std	Y+36, r25	; 0x24
    1fc6:	ad a3       	std	Y+37, r26	; 0x25
    1fc8:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1fca:	6b a1       	ldd	r22, Y+35	; 0x23
    1fcc:	7c a1       	ldd	r23, Y+36	; 0x24
    1fce:	8d a1       	ldd	r24, Y+37	; 0x25
    1fd0:	9e a1       	ldd	r25, Y+38	; 0x26
    1fd2:	20 e0       	ldi	r18, 0x00	; 0
    1fd4:	30 e0       	ldi	r19, 0x00	; 0
    1fd6:	40 e8       	ldi	r20, 0x80	; 128
    1fd8:	5f e3       	ldi	r21, 0x3F	; 63
    1fda:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1fde:	88 23       	and	r24, r24
    1fe0:	2c f4       	brge	.+10     	; 0x1fec <HLCD_voidInit+0x150>
		__ticks = 1;
    1fe2:	81 e0       	ldi	r24, 0x01	; 1
    1fe4:	90 e0       	ldi	r25, 0x00	; 0
    1fe6:	9a a3       	std	Y+34, r25	; 0x22
    1fe8:	89 a3       	std	Y+33, r24	; 0x21
    1fea:	3f c0       	rjmp	.+126    	; 0x206a <HLCD_voidInit+0x1ce>
	else if (__tmp > 65535)
    1fec:	6b a1       	ldd	r22, Y+35	; 0x23
    1fee:	7c a1       	ldd	r23, Y+36	; 0x24
    1ff0:	8d a1       	ldd	r24, Y+37	; 0x25
    1ff2:	9e a1       	ldd	r25, Y+38	; 0x26
    1ff4:	20 e0       	ldi	r18, 0x00	; 0
    1ff6:	3f ef       	ldi	r19, 0xFF	; 255
    1ff8:	4f e7       	ldi	r20, 0x7F	; 127
    1ffa:	57 e4       	ldi	r21, 0x47	; 71
    1ffc:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2000:	18 16       	cp	r1, r24
    2002:	4c f5       	brge	.+82     	; 0x2056 <HLCD_voidInit+0x1ba>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2004:	6f a1       	ldd	r22, Y+39	; 0x27
    2006:	78 a5       	ldd	r23, Y+40	; 0x28
    2008:	89 a5       	ldd	r24, Y+41	; 0x29
    200a:	9a a5       	ldd	r25, Y+42	; 0x2a
    200c:	20 e0       	ldi	r18, 0x00	; 0
    200e:	30 e0       	ldi	r19, 0x00	; 0
    2010:	40 e2       	ldi	r20, 0x20	; 32
    2012:	51 e4       	ldi	r21, 0x41	; 65
    2014:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2018:	dc 01       	movw	r26, r24
    201a:	cb 01       	movw	r24, r22
    201c:	bc 01       	movw	r22, r24
    201e:	cd 01       	movw	r24, r26
    2020:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2024:	dc 01       	movw	r26, r24
    2026:	cb 01       	movw	r24, r22
    2028:	9a a3       	std	Y+34, r25	; 0x22
    202a:	89 a3       	std	Y+33, r24	; 0x21
    202c:	0f c0       	rjmp	.+30     	; 0x204c <HLCD_voidInit+0x1b0>
    202e:	88 ec       	ldi	r24, 0xC8	; 200
    2030:	90 e0       	ldi	r25, 0x00	; 0
    2032:	98 a3       	std	Y+32, r25	; 0x20
    2034:	8f 8f       	std	Y+31, r24	; 0x1f
    2036:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2038:	98 a1       	ldd	r25, Y+32	; 0x20
    203a:	01 97       	sbiw	r24, 0x01	; 1
    203c:	f1 f7       	brne	.-4      	; 0x203a <HLCD_voidInit+0x19e>
    203e:	98 a3       	std	Y+32, r25	; 0x20
    2040:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2042:	89 a1       	ldd	r24, Y+33	; 0x21
    2044:	9a a1       	ldd	r25, Y+34	; 0x22
    2046:	01 97       	sbiw	r24, 0x01	; 1
    2048:	9a a3       	std	Y+34, r25	; 0x22
    204a:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    204c:	89 a1       	ldd	r24, Y+33	; 0x21
    204e:	9a a1       	ldd	r25, Y+34	; 0x22
    2050:	00 97       	sbiw	r24, 0x00	; 0
    2052:	69 f7       	brne	.-38     	; 0x202e <HLCD_voidInit+0x192>
    2054:	14 c0       	rjmp	.+40     	; 0x207e <HLCD_voidInit+0x1e2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2056:	6b a1       	ldd	r22, Y+35	; 0x23
    2058:	7c a1       	ldd	r23, Y+36	; 0x24
    205a:	8d a1       	ldd	r24, Y+37	; 0x25
    205c:	9e a1       	ldd	r25, Y+38	; 0x26
    205e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2062:	dc 01       	movw	r26, r24
    2064:	cb 01       	movw	r24, r22
    2066:	9a a3       	std	Y+34, r25	; 0x22
    2068:	89 a3       	std	Y+33, r24	; 0x21
    206a:	89 a1       	ldd	r24, Y+33	; 0x21
    206c:	9a a1       	ldd	r25, Y+34	; 0x22
    206e:	9e 8f       	std	Y+30, r25	; 0x1e
    2070:	8d 8f       	std	Y+29, r24	; 0x1d
    2072:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2074:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2076:	01 97       	sbiw	r24, 0x01	; 1
    2078:	f1 f7       	brne	.-4      	; 0x2076 <HLCD_voidInit+0x1da>
    207a:	9e 8f       	std	Y+30, r25	; 0x1e
    207c:	8d 8f       	std	Y+29, r24	; 0x1d

	//Wait for 40 ms
	_delay_ms(1);

	//Display ON/OFF  0b00001111
	HLCD_voidSendCommand(0b00001111);
    207e:	8f e0       	ldi	r24, 0x0F	; 15
    2080:	0e 94 a6 0c 	call	0x194c	; 0x194c <HLCD_voidSendCommand>
    2084:	80 e0       	ldi	r24, 0x00	; 0
    2086:	90 e0       	ldi	r25, 0x00	; 0
    2088:	a0 e8       	ldi	r26, 0x80	; 128
    208a:	bf e3       	ldi	r27, 0x3F	; 63
    208c:	89 8f       	std	Y+25, r24	; 0x19
    208e:	9a 8f       	std	Y+26, r25	; 0x1a
    2090:	ab 8f       	std	Y+27, r26	; 0x1b
    2092:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2094:	69 8d       	ldd	r22, Y+25	; 0x19
    2096:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2098:	8b 8d       	ldd	r24, Y+27	; 0x1b
    209a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    209c:	20 e0       	ldi	r18, 0x00	; 0
    209e:	30 e0       	ldi	r19, 0x00	; 0
    20a0:	4a ef       	ldi	r20, 0xFA	; 250
    20a2:	54 e4       	ldi	r21, 0x44	; 68
    20a4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    20a8:	dc 01       	movw	r26, r24
    20aa:	cb 01       	movw	r24, r22
    20ac:	8d 8b       	std	Y+21, r24	; 0x15
    20ae:	9e 8b       	std	Y+22, r25	; 0x16
    20b0:	af 8b       	std	Y+23, r26	; 0x17
    20b2:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    20b4:	6d 89       	ldd	r22, Y+21	; 0x15
    20b6:	7e 89       	ldd	r23, Y+22	; 0x16
    20b8:	8f 89       	ldd	r24, Y+23	; 0x17
    20ba:	98 8d       	ldd	r25, Y+24	; 0x18
    20bc:	20 e0       	ldi	r18, 0x00	; 0
    20be:	30 e0       	ldi	r19, 0x00	; 0
    20c0:	40 e8       	ldi	r20, 0x80	; 128
    20c2:	5f e3       	ldi	r21, 0x3F	; 63
    20c4:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    20c8:	88 23       	and	r24, r24
    20ca:	2c f4       	brge	.+10     	; 0x20d6 <HLCD_voidInit+0x23a>
		__ticks = 1;
    20cc:	81 e0       	ldi	r24, 0x01	; 1
    20ce:	90 e0       	ldi	r25, 0x00	; 0
    20d0:	9c 8b       	std	Y+20, r25	; 0x14
    20d2:	8b 8b       	std	Y+19, r24	; 0x13
    20d4:	3f c0       	rjmp	.+126    	; 0x2154 <HLCD_voidInit+0x2b8>
	else if (__tmp > 65535)
    20d6:	6d 89       	ldd	r22, Y+21	; 0x15
    20d8:	7e 89       	ldd	r23, Y+22	; 0x16
    20da:	8f 89       	ldd	r24, Y+23	; 0x17
    20dc:	98 8d       	ldd	r25, Y+24	; 0x18
    20de:	20 e0       	ldi	r18, 0x00	; 0
    20e0:	3f ef       	ldi	r19, 0xFF	; 255
    20e2:	4f e7       	ldi	r20, 0x7F	; 127
    20e4:	57 e4       	ldi	r21, 0x47	; 71
    20e6:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    20ea:	18 16       	cp	r1, r24
    20ec:	4c f5       	brge	.+82     	; 0x2140 <HLCD_voidInit+0x2a4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    20ee:	69 8d       	ldd	r22, Y+25	; 0x19
    20f0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    20f2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    20f4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    20f6:	20 e0       	ldi	r18, 0x00	; 0
    20f8:	30 e0       	ldi	r19, 0x00	; 0
    20fa:	40 e2       	ldi	r20, 0x20	; 32
    20fc:	51 e4       	ldi	r21, 0x41	; 65
    20fe:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2102:	dc 01       	movw	r26, r24
    2104:	cb 01       	movw	r24, r22
    2106:	bc 01       	movw	r22, r24
    2108:	cd 01       	movw	r24, r26
    210a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    210e:	dc 01       	movw	r26, r24
    2110:	cb 01       	movw	r24, r22
    2112:	9c 8b       	std	Y+20, r25	; 0x14
    2114:	8b 8b       	std	Y+19, r24	; 0x13
    2116:	0f c0       	rjmp	.+30     	; 0x2136 <HLCD_voidInit+0x29a>
    2118:	88 ec       	ldi	r24, 0xC8	; 200
    211a:	90 e0       	ldi	r25, 0x00	; 0
    211c:	9a 8b       	std	Y+18, r25	; 0x12
    211e:	89 8b       	std	Y+17, r24	; 0x11
    2120:	89 89       	ldd	r24, Y+17	; 0x11
    2122:	9a 89       	ldd	r25, Y+18	; 0x12
    2124:	01 97       	sbiw	r24, 0x01	; 1
    2126:	f1 f7       	brne	.-4      	; 0x2124 <HLCD_voidInit+0x288>
    2128:	9a 8b       	std	Y+18, r25	; 0x12
    212a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    212c:	8b 89       	ldd	r24, Y+19	; 0x13
    212e:	9c 89       	ldd	r25, Y+20	; 0x14
    2130:	01 97       	sbiw	r24, 0x01	; 1
    2132:	9c 8b       	std	Y+20, r25	; 0x14
    2134:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2136:	8b 89       	ldd	r24, Y+19	; 0x13
    2138:	9c 89       	ldd	r25, Y+20	; 0x14
    213a:	00 97       	sbiw	r24, 0x00	; 0
    213c:	69 f7       	brne	.-38     	; 0x2118 <HLCD_voidInit+0x27c>
    213e:	14 c0       	rjmp	.+40     	; 0x2168 <HLCD_voidInit+0x2cc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2140:	6d 89       	ldd	r22, Y+21	; 0x15
    2142:	7e 89       	ldd	r23, Y+22	; 0x16
    2144:	8f 89       	ldd	r24, Y+23	; 0x17
    2146:	98 8d       	ldd	r25, Y+24	; 0x18
    2148:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    214c:	dc 01       	movw	r26, r24
    214e:	cb 01       	movw	r24, r22
    2150:	9c 8b       	std	Y+20, r25	; 0x14
    2152:	8b 8b       	std	Y+19, r24	; 0x13
    2154:	8b 89       	ldd	r24, Y+19	; 0x13
    2156:	9c 89       	ldd	r25, Y+20	; 0x14
    2158:	98 8b       	std	Y+16, r25	; 0x10
    215a:	8f 87       	std	Y+15, r24	; 0x0f
    215c:	8f 85       	ldd	r24, Y+15	; 0x0f
    215e:	98 89       	ldd	r25, Y+16	; 0x10
    2160:	01 97       	sbiw	r24, 0x01	; 1
    2162:	f1 f7       	brne	.-4      	; 0x2160 <HLCD_voidInit+0x2c4>
    2164:	98 8b       	std	Y+16, r25	; 0x10
    2166:	8f 87       	std	Y+15, r24	; 0x0f

	//Wait for 40 ms
	_delay_ms(1);

	//Clear Display 0b0000001 -----------
	HLCD_voidSendCommand(0b00000001);
    2168:	81 e0       	ldi	r24, 0x01	; 1
    216a:	0e 94 a6 0c 	call	0x194c	; 0x194c <HLCD_voidSendCommand>
    216e:	80 e0       	ldi	r24, 0x00	; 0
    2170:	90 e0       	ldi	r25, 0x00	; 0
    2172:	a0 e0       	ldi	r26, 0x00	; 0
    2174:	b0 e4       	ldi	r27, 0x40	; 64
    2176:	8b 87       	std	Y+11, r24	; 0x0b
    2178:	9c 87       	std	Y+12, r25	; 0x0c
    217a:	ad 87       	std	Y+13, r26	; 0x0d
    217c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    217e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2180:	7c 85       	ldd	r23, Y+12	; 0x0c
    2182:	8d 85       	ldd	r24, Y+13	; 0x0d
    2184:	9e 85       	ldd	r25, Y+14	; 0x0e
    2186:	20 e0       	ldi	r18, 0x00	; 0
    2188:	30 e0       	ldi	r19, 0x00	; 0
    218a:	4a ef       	ldi	r20, 0xFA	; 250
    218c:	54 e4       	ldi	r21, 0x44	; 68
    218e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2192:	dc 01       	movw	r26, r24
    2194:	cb 01       	movw	r24, r22
    2196:	8f 83       	std	Y+7, r24	; 0x07
    2198:	98 87       	std	Y+8, r25	; 0x08
    219a:	a9 87       	std	Y+9, r26	; 0x09
    219c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    219e:	6f 81       	ldd	r22, Y+7	; 0x07
    21a0:	78 85       	ldd	r23, Y+8	; 0x08
    21a2:	89 85       	ldd	r24, Y+9	; 0x09
    21a4:	9a 85       	ldd	r25, Y+10	; 0x0a
    21a6:	20 e0       	ldi	r18, 0x00	; 0
    21a8:	30 e0       	ldi	r19, 0x00	; 0
    21aa:	40 e8       	ldi	r20, 0x80	; 128
    21ac:	5f e3       	ldi	r21, 0x3F	; 63
    21ae:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    21b2:	88 23       	and	r24, r24
    21b4:	2c f4       	brge	.+10     	; 0x21c0 <HLCD_voidInit+0x324>
		__ticks = 1;
    21b6:	81 e0       	ldi	r24, 0x01	; 1
    21b8:	90 e0       	ldi	r25, 0x00	; 0
    21ba:	9e 83       	std	Y+6, r25	; 0x06
    21bc:	8d 83       	std	Y+5, r24	; 0x05
    21be:	3f c0       	rjmp	.+126    	; 0x223e <HLCD_voidInit+0x3a2>
	else if (__tmp > 65535)
    21c0:	6f 81       	ldd	r22, Y+7	; 0x07
    21c2:	78 85       	ldd	r23, Y+8	; 0x08
    21c4:	89 85       	ldd	r24, Y+9	; 0x09
    21c6:	9a 85       	ldd	r25, Y+10	; 0x0a
    21c8:	20 e0       	ldi	r18, 0x00	; 0
    21ca:	3f ef       	ldi	r19, 0xFF	; 255
    21cc:	4f e7       	ldi	r20, 0x7F	; 127
    21ce:	57 e4       	ldi	r21, 0x47	; 71
    21d0:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    21d4:	18 16       	cp	r1, r24
    21d6:	4c f5       	brge	.+82     	; 0x222a <HLCD_voidInit+0x38e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    21d8:	6b 85       	ldd	r22, Y+11	; 0x0b
    21da:	7c 85       	ldd	r23, Y+12	; 0x0c
    21dc:	8d 85       	ldd	r24, Y+13	; 0x0d
    21de:	9e 85       	ldd	r25, Y+14	; 0x0e
    21e0:	20 e0       	ldi	r18, 0x00	; 0
    21e2:	30 e0       	ldi	r19, 0x00	; 0
    21e4:	40 e2       	ldi	r20, 0x20	; 32
    21e6:	51 e4       	ldi	r21, 0x41	; 65
    21e8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    21ec:	dc 01       	movw	r26, r24
    21ee:	cb 01       	movw	r24, r22
    21f0:	bc 01       	movw	r22, r24
    21f2:	cd 01       	movw	r24, r26
    21f4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    21f8:	dc 01       	movw	r26, r24
    21fa:	cb 01       	movw	r24, r22
    21fc:	9e 83       	std	Y+6, r25	; 0x06
    21fe:	8d 83       	std	Y+5, r24	; 0x05
    2200:	0f c0       	rjmp	.+30     	; 0x2220 <HLCD_voidInit+0x384>
    2202:	88 ec       	ldi	r24, 0xC8	; 200
    2204:	90 e0       	ldi	r25, 0x00	; 0
    2206:	9c 83       	std	Y+4, r25	; 0x04
    2208:	8b 83       	std	Y+3, r24	; 0x03
    220a:	8b 81       	ldd	r24, Y+3	; 0x03
    220c:	9c 81       	ldd	r25, Y+4	; 0x04
    220e:	01 97       	sbiw	r24, 0x01	; 1
    2210:	f1 f7       	brne	.-4      	; 0x220e <HLCD_voidInit+0x372>
    2212:	9c 83       	std	Y+4, r25	; 0x04
    2214:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2216:	8d 81       	ldd	r24, Y+5	; 0x05
    2218:	9e 81       	ldd	r25, Y+6	; 0x06
    221a:	01 97       	sbiw	r24, 0x01	; 1
    221c:	9e 83       	std	Y+6, r25	; 0x06
    221e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2220:	8d 81       	ldd	r24, Y+5	; 0x05
    2222:	9e 81       	ldd	r25, Y+6	; 0x06
    2224:	00 97       	sbiw	r24, 0x00	; 0
    2226:	69 f7       	brne	.-38     	; 0x2202 <HLCD_voidInit+0x366>
    2228:	14 c0       	rjmp	.+40     	; 0x2252 <HLCD_voidInit+0x3b6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    222a:	6f 81       	ldd	r22, Y+7	; 0x07
    222c:	78 85       	ldd	r23, Y+8	; 0x08
    222e:	89 85       	ldd	r24, Y+9	; 0x09
    2230:	9a 85       	ldd	r25, Y+10	; 0x0a
    2232:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2236:	dc 01       	movw	r26, r24
    2238:	cb 01       	movw	r24, r22
    223a:	9e 83       	std	Y+6, r25	; 0x06
    223c:	8d 83       	std	Y+5, r24	; 0x05
    223e:	8d 81       	ldd	r24, Y+5	; 0x05
    2240:	9e 81       	ldd	r25, Y+6	; 0x06
    2242:	9a 83       	std	Y+2, r25	; 0x02
    2244:	89 83       	std	Y+1, r24	; 0x01
    2246:	89 81       	ldd	r24, Y+1	; 0x01
    2248:	9a 81       	ldd	r25, Y+2	; 0x02
    224a:	01 97       	sbiw	r24, 0x01	; 1
    224c:	f1 f7       	brne	.-4      	; 0x224a <HLCD_voidInit+0x3ae>
    224e:	9a 83       	std	Y+2, r25	; 0x02
    2250:	89 83       	std	Y+1, r24	; 0x01

	//wait for 2ms
	_delay_ms(2);

	//Entry mode set 0b00000110
	HLCD_voidSendCommand(0b00000110);
    2252:	86 e0       	ldi	r24, 0x06	; 6
    2254:	0e 94 a6 0c 	call	0x194c	; 0x194c <HLCD_voidSendCommand>

}
    2258:	e8 96       	adiw	r28, 0x38	; 56
    225a:	0f b6       	in	r0, 0x3f	; 63
    225c:	f8 94       	cli
    225e:	de bf       	out	0x3e, r29	; 62
    2260:	0f be       	out	0x3f, r0	; 63
    2262:	cd bf       	out	0x3d, r28	; 61
    2264:	cf 91       	pop	r28
    2266:	df 91       	pop	r29
    2268:	08 95       	ret

0000226a <HLCD_voidGoTo>:

void HLCD_voidGoTo(u8 A_u8Row, u8 A_u8Col)
{
    226a:	df 93       	push	r29
    226c:	cf 93       	push	r28
    226e:	00 d0       	rcall	.+0      	; 0x2270 <HLCD_voidGoTo+0x6>
    2270:	0f 92       	push	r0
    2272:	cd b7       	in	r28, 0x3d	; 61
    2274:	de b7       	in	r29, 0x3e	; 62
    2276:	8a 83       	std	Y+2, r24	; 0x02
    2278:	6b 83       	std	Y+3, r22	; 0x03
	u8 L_u8DDRamAddress ;
	if(A_u8Row < 2 && A_u8Col < 16 )
    227a:	8a 81       	ldd	r24, Y+2	; 0x02
    227c:	82 30       	cpi	r24, 0x02	; 2
    227e:	90 f4       	brcc	.+36     	; 0x22a4 <HLCD_voidGoTo+0x3a>
    2280:	8b 81       	ldd	r24, Y+3	; 0x03
    2282:	80 31       	cpi	r24, 0x10	; 16
    2284:	78 f4       	brcc	.+30     	; 0x22a4 <HLCD_voidGoTo+0x3a>
	{
		if(A_u8Row == 0)
    2286:	8a 81       	ldd	r24, Y+2	; 0x02
    2288:	88 23       	and	r24, r24
    228a:	19 f4       	brne	.+6      	; 0x2292 <HLCD_voidGoTo+0x28>
		{
			L_u8DDRamAddress = 0x00+A_u8Col;
    228c:	8b 81       	ldd	r24, Y+3	; 0x03
    228e:	89 83       	std	Y+1, r24	; 0x01
    2290:	03 c0       	rjmp	.+6      	; 0x2298 <HLCD_voidGoTo+0x2e>
		}
		else
		{
			L_u8DDRamAddress = 0x40+A_u8Col;
    2292:	8b 81       	ldd	r24, Y+3	; 0x03
    2294:	80 5c       	subi	r24, 0xC0	; 192
    2296:	89 83       	std	Y+1, r24	; 0x01
		}
		SET_BIT(L_u8DDRamAddress, 7);
    2298:	89 81       	ldd	r24, Y+1	; 0x01
    229a:	80 68       	ori	r24, 0x80	; 128
    229c:	89 83       	std	Y+1, r24	; 0x01
		HLCD_voidSendCommand(L_u8DDRamAddress);
    229e:	89 81       	ldd	r24, Y+1	; 0x01
    22a0:	0e 94 a6 0c 	call	0x194c	; 0x194c <HLCD_voidSendCommand>

	}
}
    22a4:	0f 90       	pop	r0
    22a6:	0f 90       	pop	r0
    22a8:	0f 90       	pop	r0
    22aa:	cf 91       	pop	r28
    22ac:	df 91       	pop	r29
    22ae:	08 95       	ret

000022b0 <HLCD_voidSendString>:



void HLCD_voidSendString(u8 *String){
    22b0:	df 93       	push	r29
    22b2:	cf 93       	push	r28
    22b4:	00 d0       	rcall	.+0      	; 0x22b6 <HLCD_voidSendString+0x6>
    22b6:	0f 92       	push	r0
    22b8:	cd b7       	in	r28, 0x3d	; 61
    22ba:	de b7       	in	r29, 0x3e	; 62
    22bc:	9b 83       	std	Y+3, r25	; 0x03
    22be:	8a 83       	std	Y+2, r24	; 0x02
	u8 i =0;
    22c0:	19 82       	std	Y+1, r1	; 0x01
    22c2:	0e c0       	rjmp	.+28     	; 0x22e0 <HLCD_voidSendString+0x30>
	while(String[i] != '\0'){
		HLCD_voidSendData(String[i]);
    22c4:	89 81       	ldd	r24, Y+1	; 0x01
    22c6:	28 2f       	mov	r18, r24
    22c8:	30 e0       	ldi	r19, 0x00	; 0
    22ca:	8a 81       	ldd	r24, Y+2	; 0x02
    22cc:	9b 81       	ldd	r25, Y+3	; 0x03
    22ce:	fc 01       	movw	r30, r24
    22d0:	e2 0f       	add	r30, r18
    22d2:	f3 1f       	adc	r31, r19
    22d4:	80 81       	ld	r24, Z
    22d6:	0e 94 3e 0e 	call	0x1c7c	; 0x1c7c <HLCD_voidSendData>
		i++;
    22da:	89 81       	ldd	r24, Y+1	; 0x01
    22dc:	8f 5f       	subi	r24, 0xFF	; 255
    22de:	89 83       	std	Y+1, r24	; 0x01



void HLCD_voidSendString(u8 *String){
	u8 i =0;
	while(String[i] != '\0'){
    22e0:	89 81       	ldd	r24, Y+1	; 0x01
    22e2:	28 2f       	mov	r18, r24
    22e4:	30 e0       	ldi	r19, 0x00	; 0
    22e6:	8a 81       	ldd	r24, Y+2	; 0x02
    22e8:	9b 81       	ldd	r25, Y+3	; 0x03
    22ea:	fc 01       	movw	r30, r24
    22ec:	e2 0f       	add	r30, r18
    22ee:	f3 1f       	adc	r31, r19
    22f0:	80 81       	ld	r24, Z
    22f2:	88 23       	and	r24, r24
    22f4:	39 f7       	brne	.-50     	; 0x22c4 <HLCD_voidSendString+0x14>
		HLCD_voidSendData(String[i]);
		i++;
	}
}
    22f6:	0f 90       	pop	r0
    22f8:	0f 90       	pop	r0
    22fa:	0f 90       	pop	r0
    22fc:	cf 91       	pop	r28
    22fe:	df 91       	pop	r29
    2300:	08 95       	ret

00002302 <HLCD_voidDisplayNumber>:



void HLCD_voidDisplayNumber(s32 A_s32Number)
{
    2302:	ef 92       	push	r14
    2304:	ff 92       	push	r15
    2306:	0f 93       	push	r16
    2308:	1f 93       	push	r17
    230a:	df 93       	push	r29
    230c:	cf 93       	push	r28
    230e:	cd b7       	in	r28, 0x3d	; 61
    2310:	de b7       	in	r29, 0x3e	; 62
    2312:	28 97       	sbiw	r28, 0x08	; 8
    2314:	0f b6       	in	r0, 0x3f	; 63
    2316:	f8 94       	cli
    2318:	de bf       	out	0x3e, r29	; 62
    231a:	0f be       	out	0x3f, r0	; 63
    231c:	cd bf       	out	0x3d, r28	; 61
    231e:	6d 83       	std	Y+5, r22	; 0x05
    2320:	7e 83       	std	Y+6, r23	; 0x06
    2322:	8f 83       	std	Y+7, r24	; 0x07
    2324:	98 87       	std	Y+8, r25	; 0x08
	u32 local_u32Number=1;
    2326:	81 e0       	ldi	r24, 0x01	; 1
    2328:	90 e0       	ldi	r25, 0x00	; 0
    232a:	a0 e0       	ldi	r26, 0x00	; 0
    232c:	b0 e0       	ldi	r27, 0x00	; 0
    232e:	89 83       	std	Y+1, r24	; 0x01
    2330:	9a 83       	std	Y+2, r25	; 0x02
    2332:	ab 83       	std	Y+3, r26	; 0x03
    2334:	bc 83       	std	Y+4, r27	; 0x04
	if (A_s32Number==0)
    2336:	8d 81       	ldd	r24, Y+5	; 0x05
    2338:	9e 81       	ldd	r25, Y+6	; 0x06
    233a:	af 81       	ldd	r26, Y+7	; 0x07
    233c:	b8 85       	ldd	r27, Y+8	; 0x08
    233e:	00 97       	sbiw	r24, 0x00	; 0
    2340:	a1 05       	cpc	r26, r1
    2342:	b1 05       	cpc	r27, r1
    2344:	19 f4       	brne	.+6      	; 0x234c <HLCD_voidDisplayNumber+0x4a>
	{
		HLCD_voidSendData('0');
    2346:	80 e3       	ldi	r24, 0x30	; 48
    2348:	0e 94 3e 0e 	call	0x1c7c	; 0x1c7c <HLCD_voidSendData>
	}
	if (A_s32Number<0)
    234c:	8d 81       	ldd	r24, Y+5	; 0x05
    234e:	9e 81       	ldd	r25, Y+6	; 0x06
    2350:	af 81       	ldd	r26, Y+7	; 0x07
    2352:	b8 85       	ldd	r27, Y+8	; 0x08
    2354:	bb 23       	and	r27, r27
    2356:	0c f0       	brlt	.+2      	; 0x235a <HLCD_voidDisplayNumber+0x58>
    2358:	49 c0       	rjmp	.+146    	; 0x23ec <HLCD_voidDisplayNumber+0xea>
	{
		HLCD_voidSendData('-');
    235a:	8d e2       	ldi	r24, 0x2D	; 45
    235c:	0e 94 3e 0e 	call	0x1c7c	; 0x1c7c <HLCD_voidSendData>
		A_s32Number *=-1;
    2360:	8d 81       	ldd	r24, Y+5	; 0x05
    2362:	9e 81       	ldd	r25, Y+6	; 0x06
    2364:	af 81       	ldd	r26, Y+7	; 0x07
    2366:	b8 85       	ldd	r27, Y+8	; 0x08
    2368:	b0 95       	com	r27
    236a:	a0 95       	com	r26
    236c:	90 95       	com	r25
    236e:	81 95       	neg	r24
    2370:	9f 4f       	sbci	r25, 0xFF	; 255
    2372:	af 4f       	sbci	r26, 0xFF	; 255
    2374:	bf 4f       	sbci	r27, 0xFF	; 255
    2376:	8d 83       	std	Y+5, r24	; 0x05
    2378:	9e 83       	std	Y+6, r25	; 0x06
    237a:	af 83       	std	Y+7, r26	; 0x07
    237c:	b8 87       	std	Y+8, r27	; 0x08
    237e:	36 c0       	rjmp	.+108    	; 0x23ec <HLCD_voidDisplayNumber+0xea>
	}
	while (A_s32Number!=0)
	{
		local_u32Number = ((local_u32Number * 10)+(A_s32Number % 10));
    2380:	89 81       	ldd	r24, Y+1	; 0x01
    2382:	9a 81       	ldd	r25, Y+2	; 0x02
    2384:	ab 81       	ldd	r26, Y+3	; 0x03
    2386:	bc 81       	ldd	r27, Y+4	; 0x04
    2388:	2a e0       	ldi	r18, 0x0A	; 10
    238a:	30 e0       	ldi	r19, 0x00	; 0
    238c:	40 e0       	ldi	r20, 0x00	; 0
    238e:	50 e0       	ldi	r21, 0x00	; 0
    2390:	bc 01       	movw	r22, r24
    2392:	cd 01       	movw	r24, r26
    2394:	0e 94 65 13 	call	0x26ca	; 0x26ca <__mulsi3>
    2398:	7b 01       	movw	r14, r22
    239a:	8c 01       	movw	r16, r24
    239c:	8d 81       	ldd	r24, Y+5	; 0x05
    239e:	9e 81       	ldd	r25, Y+6	; 0x06
    23a0:	af 81       	ldd	r26, Y+7	; 0x07
    23a2:	b8 85       	ldd	r27, Y+8	; 0x08
    23a4:	2a e0       	ldi	r18, 0x0A	; 10
    23a6:	30 e0       	ldi	r19, 0x00	; 0
    23a8:	40 e0       	ldi	r20, 0x00	; 0
    23aa:	50 e0       	ldi	r21, 0x00	; 0
    23ac:	bc 01       	movw	r22, r24
    23ae:	cd 01       	movw	r24, r26
    23b0:	0e 94 a6 13 	call	0x274c	; 0x274c <__divmodsi4>
    23b4:	dc 01       	movw	r26, r24
    23b6:	cb 01       	movw	r24, r22
    23b8:	8e 0d       	add	r24, r14
    23ba:	9f 1d       	adc	r25, r15
    23bc:	a0 1f       	adc	r26, r16
    23be:	b1 1f       	adc	r27, r17
    23c0:	89 83       	std	Y+1, r24	; 0x01
    23c2:	9a 83       	std	Y+2, r25	; 0x02
    23c4:	ab 83       	std	Y+3, r26	; 0x03
    23c6:	bc 83       	std	Y+4, r27	; 0x04
		A_s32Number = A_s32Number /10;
    23c8:	8d 81       	ldd	r24, Y+5	; 0x05
    23ca:	9e 81       	ldd	r25, Y+6	; 0x06
    23cc:	af 81       	ldd	r26, Y+7	; 0x07
    23ce:	b8 85       	ldd	r27, Y+8	; 0x08
    23d0:	2a e0       	ldi	r18, 0x0A	; 10
    23d2:	30 e0       	ldi	r19, 0x00	; 0
    23d4:	40 e0       	ldi	r20, 0x00	; 0
    23d6:	50 e0       	ldi	r21, 0x00	; 0
    23d8:	bc 01       	movw	r22, r24
    23da:	cd 01       	movw	r24, r26
    23dc:	0e 94 a6 13 	call	0x274c	; 0x274c <__divmodsi4>
    23e0:	da 01       	movw	r26, r20
    23e2:	c9 01       	movw	r24, r18
    23e4:	8d 83       	std	Y+5, r24	; 0x05
    23e6:	9e 83       	std	Y+6, r25	; 0x06
    23e8:	af 83       	std	Y+7, r26	; 0x07
    23ea:	b8 87       	std	Y+8, r27	; 0x08
	if (A_s32Number<0)
	{
		HLCD_voidSendData('-');
		A_s32Number *=-1;
	}
	while (A_s32Number!=0)
    23ec:	8d 81       	ldd	r24, Y+5	; 0x05
    23ee:	9e 81       	ldd	r25, Y+6	; 0x06
    23f0:	af 81       	ldd	r26, Y+7	; 0x07
    23f2:	b8 85       	ldd	r27, Y+8	; 0x08
    23f4:	00 97       	sbiw	r24, 0x00	; 0
    23f6:	a1 05       	cpc	r26, r1
    23f8:	b1 05       	cpc	r27, r1
    23fa:	11 f6       	brne	.-124    	; 0x2380 <HLCD_voidDisplayNumber+0x7e>
    23fc:	23 c0       	rjmp	.+70     	; 0x2444 <HLCD_voidDisplayNumber+0x142>
		local_u32Number = ((local_u32Number * 10)+(A_s32Number % 10));
		A_s32Number = A_s32Number /10;
	}
	while (local_u32Number!=1)
	{
		HLCD_voidSendData((local_u32Number%10)+48);
    23fe:	89 81       	ldd	r24, Y+1	; 0x01
    2400:	9a 81       	ldd	r25, Y+2	; 0x02
    2402:	ab 81       	ldd	r26, Y+3	; 0x03
    2404:	bc 81       	ldd	r27, Y+4	; 0x04
    2406:	2a e0       	ldi	r18, 0x0A	; 10
    2408:	30 e0       	ldi	r19, 0x00	; 0
    240a:	40 e0       	ldi	r20, 0x00	; 0
    240c:	50 e0       	ldi	r21, 0x00	; 0
    240e:	bc 01       	movw	r22, r24
    2410:	cd 01       	movw	r24, r26
    2412:	0e 94 84 13 	call	0x2708	; 0x2708 <__udivmodsi4>
    2416:	dc 01       	movw	r26, r24
    2418:	cb 01       	movw	r24, r22
    241a:	80 5d       	subi	r24, 0xD0	; 208
    241c:	0e 94 3e 0e 	call	0x1c7c	; 0x1c7c <HLCD_voidSendData>
		local_u32Number=local_u32Number/10;
    2420:	89 81       	ldd	r24, Y+1	; 0x01
    2422:	9a 81       	ldd	r25, Y+2	; 0x02
    2424:	ab 81       	ldd	r26, Y+3	; 0x03
    2426:	bc 81       	ldd	r27, Y+4	; 0x04
    2428:	2a e0       	ldi	r18, 0x0A	; 10
    242a:	30 e0       	ldi	r19, 0x00	; 0
    242c:	40 e0       	ldi	r20, 0x00	; 0
    242e:	50 e0       	ldi	r21, 0x00	; 0
    2430:	bc 01       	movw	r22, r24
    2432:	cd 01       	movw	r24, r26
    2434:	0e 94 84 13 	call	0x2708	; 0x2708 <__udivmodsi4>
    2438:	da 01       	movw	r26, r20
    243a:	c9 01       	movw	r24, r18
    243c:	89 83       	std	Y+1, r24	; 0x01
    243e:	9a 83       	std	Y+2, r25	; 0x02
    2440:	ab 83       	std	Y+3, r26	; 0x03
    2442:	bc 83       	std	Y+4, r27	; 0x04
	while (A_s32Number!=0)
	{
		local_u32Number = ((local_u32Number * 10)+(A_s32Number % 10));
		A_s32Number = A_s32Number /10;
	}
	while (local_u32Number!=1)
    2444:	89 81       	ldd	r24, Y+1	; 0x01
    2446:	9a 81       	ldd	r25, Y+2	; 0x02
    2448:	ab 81       	ldd	r26, Y+3	; 0x03
    244a:	bc 81       	ldd	r27, Y+4	; 0x04
    244c:	81 30       	cpi	r24, 0x01	; 1
    244e:	91 05       	cpc	r25, r1
    2450:	a1 05       	cpc	r26, r1
    2452:	b1 05       	cpc	r27, r1
    2454:	a1 f6       	brne	.-88     	; 0x23fe <HLCD_voidDisplayNumber+0xfc>
	{
		HLCD_voidSendData((local_u32Number%10)+48);
		local_u32Number=local_u32Number/10;
	}
}
    2456:	28 96       	adiw	r28, 0x08	; 8
    2458:	0f b6       	in	r0, 0x3f	; 63
    245a:	f8 94       	cli
    245c:	de bf       	out	0x3e, r29	; 62
    245e:	0f be       	out	0x3f, r0	; 63
    2460:	cd bf       	out	0x3d, r28	; 61
    2462:	cf 91       	pop	r28
    2464:	df 91       	pop	r29
    2466:	1f 91       	pop	r17
    2468:	0f 91       	pop	r16
    246a:	ff 90       	pop	r15
    246c:	ef 90       	pop	r14
    246e:	08 95       	ret

00002470 <HKPD_u8GetPressedKey>:
/*
 *
 *
 * */

u8 HKPD_u8GetPressedKey(){
    2470:	df 93       	push	r29
    2472:	cf 93       	push	r28
    2474:	00 d0       	rcall	.+0      	; 0x2476 <HKPD_u8GetPressedKey+0x6>
    2476:	00 d0       	rcall	.+0      	; 0x2478 <HKPD_u8GetPressedKey+0x8>
    2478:	0f 92       	push	r0
    247a:	cd b7       	in	r28, 0x3d	; 61
    247c:	de b7       	in	r29, 0x3e	; 62
	u8 Local_u8PressedKey=255, Col, Row;
    247e:	8f ef       	ldi	r24, 0xFF	; 255
    2480:	8c 83       	std	Y+4, r24	; 0x04

	for(Col = 0; Col<4; Col++){
    2482:	1b 82       	std	Y+3, r1	; 0x03
    2484:	3e c0       	rjmp	.+124    	; 0x2502 <HKPD_u8GetPressedKey+0x92>
		/*Activate Current Col*/
		MDIO_voidSetPinValue('D',Col ,0);
    2486:	84 e4       	ldi	r24, 0x44	; 68
    2488:	6b 81       	ldd	r22, Y+3	; 0x03
    248a:	40 e0       	ldi	r20, 0x00	; 0
    248c:	0e 94 b2 09 	call	0x1364	; 0x1364 <MDIO_voidSetPinValue>

		for(Row = 0; Row<4; Row++){
    2490:	1a 82       	std	Y+2, r1	; 0x02
    2492:	2c c0       	rjmp	.+88     	; 0x24ec <HKPD_u8GetPressedKey+0x7c>

			u8 L_u8PinValue = MDIO_u8GetPinValue('D', (Row+4));
    2494:	8a 81       	ldd	r24, Y+2	; 0x02
    2496:	98 2f       	mov	r25, r24
    2498:	9c 5f       	subi	r25, 0xFC	; 252
    249a:	84 e4       	ldi	r24, 0x44	; 68
    249c:	69 2f       	mov	r22, r25
    249e:	0e 94 4e 0b 	call	0x169c	; 0x169c <MDIO_u8GetPinValue>
    24a2:	89 83       	std	Y+1, r24	; 0x01

			/*Check If Key Is Pressed*/
			if(L_u8PinValue == 0){
    24a4:	89 81       	ldd	r24, Y+1	; 0x01
    24a6:	88 23       	and	r24, r24
    24a8:	f1 f4       	brne	.+60     	; 0x24e6 <HKPD_u8GetPressedKey+0x76>
				Local_u8PressedKey = G_u8KPDButtons[Row][Col];
    24aa:	8a 81       	ldd	r24, Y+2	; 0x02
    24ac:	48 2f       	mov	r20, r24
    24ae:	50 e0       	ldi	r21, 0x00	; 0
    24b0:	8b 81       	ldd	r24, Y+3	; 0x03
    24b2:	28 2f       	mov	r18, r24
    24b4:	30 e0       	ldi	r19, 0x00	; 0
    24b6:	ca 01       	movw	r24, r20
    24b8:	88 0f       	add	r24, r24
    24ba:	99 1f       	adc	r25, r25
    24bc:	88 0f       	add	r24, r24
    24be:	99 1f       	adc	r25, r25
    24c0:	82 0f       	add	r24, r18
    24c2:	93 1f       	adc	r25, r19
    24c4:	fc 01       	movw	r30, r24
    24c6:	ef 58       	subi	r30, 0x8F	; 143
    24c8:	ff 4f       	sbci	r31, 0xFF	; 255
    24ca:	80 81       	ld	r24, Z
    24cc:	8c 83       	std	Y+4, r24	; 0x04

				while(MDIO_u8GetPinValue('D', (Row+4)) == 0);
    24ce:	8a 81       	ldd	r24, Y+2	; 0x02
    24d0:	98 2f       	mov	r25, r24
    24d2:	9c 5f       	subi	r25, 0xFC	; 252
    24d4:	84 e4       	ldi	r24, 0x44	; 68
    24d6:	69 2f       	mov	r22, r25
    24d8:	0e 94 4e 0b 	call	0x169c	; 0x169c <MDIO_u8GetPinValue>
    24dc:	88 23       	and	r24, r24
    24de:	b9 f3       	breq	.-18     	; 0x24ce <HKPD_u8GetPressedKey+0x5e>

				return Local_u8PressedKey;
    24e0:	8c 81       	ldd	r24, Y+4	; 0x04
    24e2:	8d 83       	std	Y+5, r24	; 0x05
    24e4:	14 c0       	rjmp	.+40     	; 0x250e <HKPD_u8GetPressedKey+0x9e>

	for(Col = 0; Col<4; Col++){
		/*Activate Current Col*/
		MDIO_voidSetPinValue('D',Col ,0);

		for(Row = 0; Row<4; Row++){
    24e6:	8a 81       	ldd	r24, Y+2	; 0x02
    24e8:	8f 5f       	subi	r24, 0xFF	; 255
    24ea:	8a 83       	std	Y+2, r24	; 0x02
    24ec:	8a 81       	ldd	r24, Y+2	; 0x02
    24ee:	84 30       	cpi	r24, 0x04	; 4
    24f0:	88 f2       	brcs	.-94     	; 0x2494 <HKPD_u8GetPressedKey+0x24>

				return Local_u8PressedKey;
			}
		}
		/*Deactivate Current Col*/
		MDIO_voidSetPinValue('D',Col ,1);
    24f2:	84 e4       	ldi	r24, 0x44	; 68
    24f4:	6b 81       	ldd	r22, Y+3	; 0x03
    24f6:	41 e0       	ldi	r20, 0x01	; 1
    24f8:	0e 94 b2 09 	call	0x1364	; 0x1364 <MDIO_voidSetPinValue>
 * */

u8 HKPD_u8GetPressedKey(){
	u8 Local_u8PressedKey=255, Col, Row;

	for(Col = 0; Col<4; Col++){
    24fc:	8b 81       	ldd	r24, Y+3	; 0x03
    24fe:	8f 5f       	subi	r24, 0xFF	; 255
    2500:	8b 83       	std	Y+3, r24	; 0x03
    2502:	8b 81       	ldd	r24, Y+3	; 0x03
    2504:	84 30       	cpi	r24, 0x04	; 4
    2506:	08 f4       	brcc	.+2      	; 0x250a <HKPD_u8GetPressedKey+0x9a>
    2508:	be cf       	rjmp	.-132    	; 0x2486 <HKPD_u8GetPressedKey+0x16>
			}
		}
		/*Deactivate Current Col*/
		MDIO_voidSetPinValue('D',Col ,1);
	}
	return Local_u8PressedKey;
    250a:	8c 81       	ldd	r24, Y+4	; 0x04
    250c:	8d 83       	std	Y+5, r24	; 0x05
    250e:	8d 81       	ldd	r24, Y+5	; 0x05

}
    2510:	0f 90       	pop	r0
    2512:	0f 90       	pop	r0
    2514:	0f 90       	pop	r0
    2516:	0f 90       	pop	r0
    2518:	0f 90       	pop	r0
    251a:	cf 91       	pop	r28
    251c:	df 91       	pop	r29
    251e:	08 95       	ret

00002520 <main>:





int main(){ {
    2520:	df 93       	push	r29
    2522:	cf 93       	push	r28
    2524:	cd b7       	in	r28, 0x3d	; 61
    2526:	de b7       	in	r29, 0x3e	; 62
    2528:	6e 97       	sbiw	r28, 0x1e	; 30
    252a:	0f b6       	in	r0, 0x3f	; 63
    252c:	f8 94       	cli
    252e:	de bf       	out	0x3e, r29	; 62
    2530:	0f be       	out	0x3f, r0	; 63
    2532:	cd bf       	out	0x3d, r28	; 61


	/*SPI as Master*/
MDIO_voidSetPinDirection('B',4,0);
    2534:	82 e4       	ldi	r24, 0x42	; 66
    2536:	64 e0       	ldi	r22, 0x04	; 4
    2538:	40 e0       	ldi	r20, 0x00	; 0
    253a:	0e 94 9a 08 	call	0x1134	; 0x1134 <MDIO_voidSetPinDirection>
MDIO_voidSetPinValue('B',4,1);
    253e:	82 e4       	ldi	r24, 0x42	; 66
    2540:	64 e0       	ldi	r22, 0x04	; 4
    2542:	41 e0       	ldi	r20, 0x01	; 1
    2544:	0e 94 b2 09 	call	0x1364	; 0x1364 <MDIO_voidSetPinValue>
//MOSI Pin
MDIO_voidSetPinDirection('B',5,1);
    2548:	82 e4       	ldi	r24, 0x42	; 66
    254a:	65 e0       	ldi	r22, 0x05	; 5
    254c:	41 e0       	ldi	r20, 0x01	; 1
    254e:	0e 94 9a 08 	call	0x1134	; 0x1134 <MDIO_voidSetPinDirection>
//MISO Pin
MDIO_voidSetPinDirection('B',6,1);
    2552:	82 e4       	ldi	r24, 0x42	; 66
    2554:	66 e0       	ldi	r22, 0x06	; 6
    2556:	41 e0       	ldi	r20, 0x01	; 1
    2558:	0e 94 9a 08 	call	0x1134	; 0x1134 <MDIO_voidSetPinDirection>
//SCK
MDIO_voidSetPinDirection('B',7,1);
    255c:	82 e4       	ldi	r24, 0x42	; 66
    255e:	67 e0       	ldi	r22, 0x07	; 7
    2560:	41 e0       	ldi	r20, 0x01	; 1
    2562:	0e 94 9a 08 	call	0x1134	; 0x1134 <MDIO_voidSetPinDirection>
MSPI_voidMasterInit();
    2566:	0e 94 bb 06 	call	0xd76	; 0xd76 <MSPI_voidMasterInit>

}
for (;;)
{
	 const char message[] = "Mahmoud ";
    256a:	ce 01       	movw	r24, r28
    256c:	41 96       	adiw	r24, 0x11	; 17
    256e:	9b 8f       	std	Y+27, r25	; 0x1b
    2570:	8a 8f       	std	Y+26, r24	; 0x1a
    2572:	e0 e6       	ldi	r30, 0x60	; 96
    2574:	f0 e0       	ldi	r31, 0x00	; 0
    2576:	fd 8f       	std	Y+29, r31	; 0x1d
    2578:	ec 8f       	std	Y+28, r30	; 0x1c
    257a:	f9 e0       	ldi	r31, 0x09	; 9
    257c:	fe 8f       	std	Y+30, r31	; 0x1e
    257e:	ec 8d       	ldd	r30, Y+28	; 0x1c
    2580:	fd 8d       	ldd	r31, Y+29	; 0x1d
    2582:	00 80       	ld	r0, Z
    2584:	8c 8d       	ldd	r24, Y+28	; 0x1c
    2586:	9d 8d       	ldd	r25, Y+29	; 0x1d
    2588:	01 96       	adiw	r24, 0x01	; 1
    258a:	9d 8f       	std	Y+29, r25	; 0x1d
    258c:	8c 8f       	std	Y+28, r24	; 0x1c
    258e:	ea 8d       	ldd	r30, Y+26	; 0x1a
    2590:	fb 8d       	ldd	r31, Y+27	; 0x1b
    2592:	00 82       	st	Z, r0
    2594:	8a 8d       	ldd	r24, Y+26	; 0x1a
    2596:	9b 8d       	ldd	r25, Y+27	; 0x1b
    2598:	01 96       	adiw	r24, 0x01	; 1
    259a:	9b 8f       	std	Y+27, r25	; 0x1b
    259c:	8a 8f       	std	Y+26, r24	; 0x1a
    259e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    25a0:	91 50       	subi	r25, 0x01	; 1
    25a2:	9e 8f       	std	Y+30, r25	; 0x1e
    25a4:	ee 8d       	ldd	r30, Y+30	; 0x1e
    25a6:	ee 23       	and	r30, r30
    25a8:	51 f7       	brne	.-44     	; 0x257e <main+0x5e>

	        // Send each character of the string to the slave
for (int i = 0; message[i] != '\0'; i++) {
    25aa:	18 8a       	std	Y+16, r1	; 0x10
    25ac:	1f 86       	std	Y+15, r1	; 0x0f
    25ae:	81 c0       	rjmp	.+258    	; 0x26b2 <main+0x192>
     MSPI_u8Transcieve(message[i]);
    25b0:	2f 85       	ldd	r18, Y+15	; 0x0f
    25b2:	38 89       	ldd	r19, Y+16	; 0x10
    25b4:	ce 01       	movw	r24, r28
    25b6:	41 96       	adiw	r24, 0x11	; 17
    25b8:	fc 01       	movw	r30, r24
    25ba:	e2 0f       	add	r30, r18
    25bc:	f3 1f       	adc	r31, r19
    25be:	80 81       	ld	r24, Z
    25c0:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <MSPI_u8Transcieve>
    25c4:	80 e0       	ldi	r24, 0x00	; 0
    25c6:	90 e0       	ldi	r25, 0x00	; 0
    25c8:	a0 e2       	ldi	r26, 0x20	; 32
    25ca:	b1 e4       	ldi	r27, 0x41	; 65
    25cc:	8b 87       	std	Y+11, r24	; 0x0b
    25ce:	9c 87       	std	Y+12, r25	; 0x0c
    25d0:	ad 87       	std	Y+13, r26	; 0x0d
    25d2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    25d4:	6b 85       	ldd	r22, Y+11	; 0x0b
    25d6:	7c 85       	ldd	r23, Y+12	; 0x0c
    25d8:	8d 85       	ldd	r24, Y+13	; 0x0d
    25da:	9e 85       	ldd	r25, Y+14	; 0x0e
    25dc:	20 e0       	ldi	r18, 0x00	; 0
    25de:	30 e0       	ldi	r19, 0x00	; 0
    25e0:	4a ef       	ldi	r20, 0xFA	; 250
    25e2:	54 e4       	ldi	r21, 0x44	; 68
    25e4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    25e8:	dc 01       	movw	r26, r24
    25ea:	cb 01       	movw	r24, r22
    25ec:	8f 83       	std	Y+7, r24	; 0x07
    25ee:	98 87       	std	Y+8, r25	; 0x08
    25f0:	a9 87       	std	Y+9, r26	; 0x09
    25f2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    25f4:	6f 81       	ldd	r22, Y+7	; 0x07
    25f6:	78 85       	ldd	r23, Y+8	; 0x08
    25f8:	89 85       	ldd	r24, Y+9	; 0x09
    25fa:	9a 85       	ldd	r25, Y+10	; 0x0a
    25fc:	20 e0       	ldi	r18, 0x00	; 0
    25fe:	30 e0       	ldi	r19, 0x00	; 0
    2600:	40 e8       	ldi	r20, 0x80	; 128
    2602:	5f e3       	ldi	r21, 0x3F	; 63
    2604:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2608:	88 23       	and	r24, r24
    260a:	2c f4       	brge	.+10     	; 0x2616 <main+0xf6>
		__ticks = 1;
    260c:	81 e0       	ldi	r24, 0x01	; 1
    260e:	90 e0       	ldi	r25, 0x00	; 0
    2610:	9e 83       	std	Y+6, r25	; 0x06
    2612:	8d 83       	std	Y+5, r24	; 0x05
    2614:	3f c0       	rjmp	.+126    	; 0x2694 <main+0x174>
	else if (__tmp > 65535)
    2616:	6f 81       	ldd	r22, Y+7	; 0x07
    2618:	78 85       	ldd	r23, Y+8	; 0x08
    261a:	89 85       	ldd	r24, Y+9	; 0x09
    261c:	9a 85       	ldd	r25, Y+10	; 0x0a
    261e:	20 e0       	ldi	r18, 0x00	; 0
    2620:	3f ef       	ldi	r19, 0xFF	; 255
    2622:	4f e7       	ldi	r20, 0x7F	; 127
    2624:	57 e4       	ldi	r21, 0x47	; 71
    2626:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    262a:	18 16       	cp	r1, r24
    262c:	4c f5       	brge	.+82     	; 0x2680 <main+0x160>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    262e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2630:	7c 85       	ldd	r23, Y+12	; 0x0c
    2632:	8d 85       	ldd	r24, Y+13	; 0x0d
    2634:	9e 85       	ldd	r25, Y+14	; 0x0e
    2636:	20 e0       	ldi	r18, 0x00	; 0
    2638:	30 e0       	ldi	r19, 0x00	; 0
    263a:	40 e2       	ldi	r20, 0x20	; 32
    263c:	51 e4       	ldi	r21, 0x41	; 65
    263e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2642:	dc 01       	movw	r26, r24
    2644:	cb 01       	movw	r24, r22
    2646:	bc 01       	movw	r22, r24
    2648:	cd 01       	movw	r24, r26
    264a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    264e:	dc 01       	movw	r26, r24
    2650:	cb 01       	movw	r24, r22
    2652:	9e 83       	std	Y+6, r25	; 0x06
    2654:	8d 83       	std	Y+5, r24	; 0x05
    2656:	0f c0       	rjmp	.+30     	; 0x2676 <main+0x156>
    2658:	88 ec       	ldi	r24, 0xC8	; 200
    265a:	90 e0       	ldi	r25, 0x00	; 0
    265c:	9c 83       	std	Y+4, r25	; 0x04
    265e:	8b 83       	std	Y+3, r24	; 0x03
    2660:	8b 81       	ldd	r24, Y+3	; 0x03
    2662:	9c 81       	ldd	r25, Y+4	; 0x04
    2664:	01 97       	sbiw	r24, 0x01	; 1
    2666:	f1 f7       	brne	.-4      	; 0x2664 <main+0x144>
    2668:	9c 83       	std	Y+4, r25	; 0x04
    266a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    266c:	8d 81       	ldd	r24, Y+5	; 0x05
    266e:	9e 81       	ldd	r25, Y+6	; 0x06
    2670:	01 97       	sbiw	r24, 0x01	; 1
    2672:	9e 83       	std	Y+6, r25	; 0x06
    2674:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2676:	8d 81       	ldd	r24, Y+5	; 0x05
    2678:	9e 81       	ldd	r25, Y+6	; 0x06
    267a:	00 97       	sbiw	r24, 0x00	; 0
    267c:	69 f7       	brne	.-38     	; 0x2658 <main+0x138>
    267e:	14 c0       	rjmp	.+40     	; 0x26a8 <main+0x188>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2680:	6f 81       	ldd	r22, Y+7	; 0x07
    2682:	78 85       	ldd	r23, Y+8	; 0x08
    2684:	89 85       	ldd	r24, Y+9	; 0x09
    2686:	9a 85       	ldd	r25, Y+10	; 0x0a
    2688:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    268c:	dc 01       	movw	r26, r24
    268e:	cb 01       	movw	r24, r22
    2690:	9e 83       	std	Y+6, r25	; 0x06
    2692:	8d 83       	std	Y+5, r24	; 0x05
    2694:	8d 81       	ldd	r24, Y+5	; 0x05
    2696:	9e 81       	ldd	r25, Y+6	; 0x06
    2698:	9a 83       	std	Y+2, r25	; 0x02
    269a:	89 83       	std	Y+1, r24	; 0x01
    269c:	89 81       	ldd	r24, Y+1	; 0x01
    269e:	9a 81       	ldd	r25, Y+2	; 0x02
    26a0:	01 97       	sbiw	r24, 0x01	; 1
    26a2:	f1 f7       	brne	.-4      	; 0x26a0 <main+0x180>
    26a4:	9a 83       	std	Y+2, r25	; 0x02
    26a6:	89 83       	std	Y+1, r24	; 0x01
for (;;)
{
	 const char message[] = "Mahmoud ";

	        // Send each character of the string to the slave
for (int i = 0; message[i] != '\0'; i++) {
    26a8:	8f 85       	ldd	r24, Y+15	; 0x0f
    26aa:	98 89       	ldd	r25, Y+16	; 0x10
    26ac:	01 96       	adiw	r24, 0x01	; 1
    26ae:	98 8b       	std	Y+16, r25	; 0x10
    26b0:	8f 87       	std	Y+15, r24	; 0x0f
    26b2:	2f 85       	ldd	r18, Y+15	; 0x0f
    26b4:	38 89       	ldd	r19, Y+16	; 0x10
    26b6:	ce 01       	movw	r24, r28
    26b8:	41 96       	adiw	r24, 0x11	; 17
    26ba:	fc 01       	movw	r30, r24
    26bc:	e2 0f       	add	r30, r18
    26be:	f3 1f       	adc	r31, r19
    26c0:	80 81       	ld	r24, Z
    26c2:	88 23       	and	r24, r24
    26c4:	09 f0       	breq	.+2      	; 0x26c8 <main+0x1a8>
    26c6:	74 cf       	rjmp	.-280    	; 0x25b0 <main+0x90>
    26c8:	50 cf       	rjmp	.-352    	; 0x256a <main+0x4a>

000026ca <__mulsi3>:
    26ca:	62 9f       	mul	r22, r18
    26cc:	d0 01       	movw	r26, r0
    26ce:	73 9f       	mul	r23, r19
    26d0:	f0 01       	movw	r30, r0
    26d2:	82 9f       	mul	r24, r18
    26d4:	e0 0d       	add	r30, r0
    26d6:	f1 1d       	adc	r31, r1
    26d8:	64 9f       	mul	r22, r20
    26da:	e0 0d       	add	r30, r0
    26dc:	f1 1d       	adc	r31, r1
    26de:	92 9f       	mul	r25, r18
    26e0:	f0 0d       	add	r31, r0
    26e2:	83 9f       	mul	r24, r19
    26e4:	f0 0d       	add	r31, r0
    26e6:	74 9f       	mul	r23, r20
    26e8:	f0 0d       	add	r31, r0
    26ea:	65 9f       	mul	r22, r21
    26ec:	f0 0d       	add	r31, r0
    26ee:	99 27       	eor	r25, r25
    26f0:	72 9f       	mul	r23, r18
    26f2:	b0 0d       	add	r27, r0
    26f4:	e1 1d       	adc	r30, r1
    26f6:	f9 1f       	adc	r31, r25
    26f8:	63 9f       	mul	r22, r19
    26fa:	b0 0d       	add	r27, r0
    26fc:	e1 1d       	adc	r30, r1
    26fe:	f9 1f       	adc	r31, r25
    2700:	bd 01       	movw	r22, r26
    2702:	cf 01       	movw	r24, r30
    2704:	11 24       	eor	r1, r1
    2706:	08 95       	ret

00002708 <__udivmodsi4>:
    2708:	a1 e2       	ldi	r26, 0x21	; 33
    270a:	1a 2e       	mov	r1, r26
    270c:	aa 1b       	sub	r26, r26
    270e:	bb 1b       	sub	r27, r27
    2710:	fd 01       	movw	r30, r26
    2712:	0d c0       	rjmp	.+26     	; 0x272e <__udivmodsi4_ep>

00002714 <__udivmodsi4_loop>:
    2714:	aa 1f       	adc	r26, r26
    2716:	bb 1f       	adc	r27, r27
    2718:	ee 1f       	adc	r30, r30
    271a:	ff 1f       	adc	r31, r31
    271c:	a2 17       	cp	r26, r18
    271e:	b3 07       	cpc	r27, r19
    2720:	e4 07       	cpc	r30, r20
    2722:	f5 07       	cpc	r31, r21
    2724:	20 f0       	brcs	.+8      	; 0x272e <__udivmodsi4_ep>
    2726:	a2 1b       	sub	r26, r18
    2728:	b3 0b       	sbc	r27, r19
    272a:	e4 0b       	sbc	r30, r20
    272c:	f5 0b       	sbc	r31, r21

0000272e <__udivmodsi4_ep>:
    272e:	66 1f       	adc	r22, r22
    2730:	77 1f       	adc	r23, r23
    2732:	88 1f       	adc	r24, r24
    2734:	99 1f       	adc	r25, r25
    2736:	1a 94       	dec	r1
    2738:	69 f7       	brne	.-38     	; 0x2714 <__udivmodsi4_loop>
    273a:	60 95       	com	r22
    273c:	70 95       	com	r23
    273e:	80 95       	com	r24
    2740:	90 95       	com	r25
    2742:	9b 01       	movw	r18, r22
    2744:	ac 01       	movw	r20, r24
    2746:	bd 01       	movw	r22, r26
    2748:	cf 01       	movw	r24, r30
    274a:	08 95       	ret

0000274c <__divmodsi4>:
    274c:	97 fb       	bst	r25, 7
    274e:	09 2e       	mov	r0, r25
    2750:	05 26       	eor	r0, r21
    2752:	0e d0       	rcall	.+28     	; 0x2770 <__divmodsi4_neg1>
    2754:	57 fd       	sbrc	r21, 7
    2756:	04 d0       	rcall	.+8      	; 0x2760 <__divmodsi4_neg2>
    2758:	d7 df       	rcall	.-82     	; 0x2708 <__udivmodsi4>
    275a:	0a d0       	rcall	.+20     	; 0x2770 <__divmodsi4_neg1>
    275c:	00 1c       	adc	r0, r0
    275e:	38 f4       	brcc	.+14     	; 0x276e <__divmodsi4_exit>

00002760 <__divmodsi4_neg2>:
    2760:	50 95       	com	r21
    2762:	40 95       	com	r20
    2764:	30 95       	com	r19
    2766:	21 95       	neg	r18
    2768:	3f 4f       	sbci	r19, 0xFF	; 255
    276a:	4f 4f       	sbci	r20, 0xFF	; 255
    276c:	5f 4f       	sbci	r21, 0xFF	; 255

0000276e <__divmodsi4_exit>:
    276e:	08 95       	ret

00002770 <__divmodsi4_neg1>:
    2770:	f6 f7       	brtc	.-4      	; 0x276e <__divmodsi4_exit>
    2772:	90 95       	com	r25
    2774:	80 95       	com	r24
    2776:	70 95       	com	r23
    2778:	61 95       	neg	r22
    277a:	7f 4f       	sbci	r23, 0xFF	; 255
    277c:	8f 4f       	sbci	r24, 0xFF	; 255
    277e:	9f 4f       	sbci	r25, 0xFF	; 255
    2780:	08 95       	ret

00002782 <__prologue_saves__>:
    2782:	2f 92       	push	r2
    2784:	3f 92       	push	r3
    2786:	4f 92       	push	r4
    2788:	5f 92       	push	r5
    278a:	6f 92       	push	r6
    278c:	7f 92       	push	r7
    278e:	8f 92       	push	r8
    2790:	9f 92       	push	r9
    2792:	af 92       	push	r10
    2794:	bf 92       	push	r11
    2796:	cf 92       	push	r12
    2798:	df 92       	push	r13
    279a:	ef 92       	push	r14
    279c:	ff 92       	push	r15
    279e:	0f 93       	push	r16
    27a0:	1f 93       	push	r17
    27a2:	cf 93       	push	r28
    27a4:	df 93       	push	r29
    27a6:	cd b7       	in	r28, 0x3d	; 61
    27a8:	de b7       	in	r29, 0x3e	; 62
    27aa:	ca 1b       	sub	r28, r26
    27ac:	db 0b       	sbc	r29, r27
    27ae:	0f b6       	in	r0, 0x3f	; 63
    27b0:	f8 94       	cli
    27b2:	de bf       	out	0x3e, r29	; 62
    27b4:	0f be       	out	0x3f, r0	; 63
    27b6:	cd bf       	out	0x3d, r28	; 61
    27b8:	09 94       	ijmp

000027ba <__epilogue_restores__>:
    27ba:	2a 88       	ldd	r2, Y+18	; 0x12
    27bc:	39 88       	ldd	r3, Y+17	; 0x11
    27be:	48 88       	ldd	r4, Y+16	; 0x10
    27c0:	5f 84       	ldd	r5, Y+15	; 0x0f
    27c2:	6e 84       	ldd	r6, Y+14	; 0x0e
    27c4:	7d 84       	ldd	r7, Y+13	; 0x0d
    27c6:	8c 84       	ldd	r8, Y+12	; 0x0c
    27c8:	9b 84       	ldd	r9, Y+11	; 0x0b
    27ca:	aa 84       	ldd	r10, Y+10	; 0x0a
    27cc:	b9 84       	ldd	r11, Y+9	; 0x09
    27ce:	c8 84       	ldd	r12, Y+8	; 0x08
    27d0:	df 80       	ldd	r13, Y+7	; 0x07
    27d2:	ee 80       	ldd	r14, Y+6	; 0x06
    27d4:	fd 80       	ldd	r15, Y+5	; 0x05
    27d6:	0c 81       	ldd	r16, Y+4	; 0x04
    27d8:	1b 81       	ldd	r17, Y+3	; 0x03
    27da:	aa 81       	ldd	r26, Y+2	; 0x02
    27dc:	b9 81       	ldd	r27, Y+1	; 0x01
    27de:	ce 0f       	add	r28, r30
    27e0:	d1 1d       	adc	r29, r1
    27e2:	0f b6       	in	r0, 0x3f	; 63
    27e4:	f8 94       	cli
    27e6:	de bf       	out	0x3e, r29	; 62
    27e8:	0f be       	out	0x3f, r0	; 63
    27ea:	cd bf       	out	0x3d, r28	; 61
    27ec:	ed 01       	movw	r28, r26
    27ee:	08 95       	ret

000027f0 <_exit>:
    27f0:	f8 94       	cli

000027f2 <__stop_program>:
    27f2:	ff cf       	rjmp	.-2      	; 0x27f2 <__stop_program>
