<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
<!-- OneTrust Cookies Consent Notice start for xilinx.github.io -->

<script src="https://cdn.cookielaw.org/scripttemplates/otSDKStub.js" data-document-language="true" type="text/javascript" charset="UTF-8" data-domain-script="03af8d57-0a04-47a6-8f10-322fa00d8fc7" ></script>
<script type="text/javascript">
function OptanonWrapper() { }
</script>
<!-- OneTrust Cookies Consent Notice end for xilinx.github.io -->
  <title>Getting Started with RTL Kernels &mdash; Vitis™ Tutorials 2020.1 documentation</title>
      <link rel="stylesheet" href="../../../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../../../_static/_static/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../../../" id="documentation_options" src="../../../../_static/documentation_options.js"></script>
        <script src="../../../../_static/jquery.js"></script>
        <script src="../../../../_static/underscore.js"></script>
        <script src="../../../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../../../_static/doctools.js"></script>
    <script src="../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../search.html" />
    <link rel="next" title="Mixing C++ and RTL Kernels" href="../02-mixing-c-rtl-kernels/README.html" />
    <link rel="prev" title="Mixed Kernels Design Tutorial with AXI Stream and Vitis" href="../../Design_Tutorials/03-rtl_stream_kernel_integration/README.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
            <a href="../../../../README.html" class="icon icon-home"> Vitis™ Tutorials
            <img src="../../../../_static/xilinx-header-logo.svg" class="logo" alt="Logo"/>
          </a>
              <div class="version">
                2020.1
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">日本語版</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Vitis-Tutorials/master/docs-jp/README.html">Master</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Getting Started Pathway</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Getting_Started/Vitis/README.html">Vitis Flow 101 Tutorial</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Getting_Started/Vitis_HLS/README.html">Vitis HLS Analysis and Optimization</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Hardware Accelerators</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../Design_Tutorials/02-bloom/README.html">Optimizing Accelerated FPGA Applications: Bloom Filter Example</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Design_Tutorials/01-convolution-tutorial/README.html">Optimizing Accelerated FPGA Applications: Convolution Example</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Design_Tutorials/03-rtl_stream_kernel_integration/README.html">Mixed Kernels Design Tutorial with AXI Stream and Vitis</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">Getting Started with RTL Kernels</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#tutorial-overview">Tutorial Overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="#before-you-begin">Before You Begin</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#accessing-the-tutorial-reference-files">Accessing the Tutorial Reference Files</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#requirements-for-using-an-rtl-design-as-an-rtl-kernel">Requirements for Using an RTL Design as an RTL Kernel</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#kernel-execution-model">Kernel Execution Model</a></li>
<li class="toctree-l3"><a class="reference internal" href="#hardware-interface-requirements">Hardware Interface Requirements</a></li>
<li class="toctree-l3"><a class="reference internal" href="#vector-accumulate-rtl-ip">Vector-Accumulate RTL IP</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#next-steps">Next Steps</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../02-mixing-c-rtl-kernels/README.html">Mixing C++ and RTL Kernels</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Runtime and System Optimization</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Design_Tutorials/01-host-code-opt/README.html">Host Code Optimization</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Design_Tutorials/02-ivas-ml/README.html">IVAS ZCU104 ML Acceleration Reference Release</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Feature_Tutorials/01-mult-ddr-banks/README.html">Using Multiple DDR Banks</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Feature_Tutorials/02-using-multiple-cu/README.html">Using Multiple Compute Units</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Feature_Tutorials/03-controlling-vivado-implementation/README.html">Controlling Vivado Implementation</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Vitis Platform Creation</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Vitis_Platform_Creation/Introduction/01-Overview/README.html">Platform Creation Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Vitis_Platform_Creation/Introduction/02-Edge-AI-ZCU104/README.html">Vitis Custom Embedded Platform Creation Example on ZCU104</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Versions</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Vitis-Tutorials/">Main</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Vitis-Tutorials/2021-2/build/html/index.html">2021.2</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Vitis-Tutorials/2021-1/build/html/index.html">2021.1</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Vitis-Tutorials/2020-1/docs/build/html/index.html">2020.2</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: black" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../README.html">Vitis™ Tutorials</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../README.html" class="icon icon-home"></a> &raquo;</li>
      <li>Getting Started with RTL Kernels</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../_sources/docs/Hardware_Accelerators/Feature_Tutorials/01-rtl_kernel_workflow/README.md.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <table class="sphinxhide">
 <tr>
   <td align="center"><img src="https://www.xilinx.com/content/dam/xilinx/imgs/press/media-kits/corporate/xilinx-logo.png" width="30%"/><h1>2020.1 Vitis™ Application Acceleration Development Flow Tutorials</h1>
   <a href="https://github.com/Xilinx/Vitis-Tutorials/branches/all">See 2019.2 Vitis Application Acceleration Development Flow Tutorials</a>
   </td>
 </tr>
 <tr>
 <td>
 </td>
 </tr>
</table><div class="section" id="getting-started-with-rtl-kernels">
<h1>Getting Started with RTL Kernels<a class="headerlink" href="#getting-started-with-rtl-kernels" title="Permalink to this heading">¶</a></h1>
<div class="section" id="tutorial-overview">
<h2>Tutorial Overview<a class="headerlink" href="#tutorial-overview" title="Permalink to this heading">¶</a></h2>
<p>RTL designs that fit certain software and hardware interface requirements can be packaged into a Xilinx Object (<code class="docutils literal notranslate"><span class="pre">.xo</span></code>) file. This file can be linked into a binary container to create an <code class="docutils literal notranslate"><span class="pre">xclbin</span></code> file that the host code application uses to program the kernel into the FPGA.</p>
<p>This tutorial provides the following reference files:</p>
<ul class="simple">
<li><p>A simple vector accumulation example that performs a <code class="docutils literal notranslate"><span class="pre">B[i]</span> <span class="pre">=</span> <span class="pre">A[i]+B[i]</span></code> operation.</p></li>
<li><p>A host application, which interacts with the kernel using OpenCL APIs:</p>
<ul>
<li><p>The host creates ready/write buffers to transfer the data between the host and the FPGA.</p></li>
<li><p>The host enqueues the RTL kernel (executed on the FPGA), which reads the buffer of the DDR, performs <code class="docutils literal notranslate"><span class="pre">B[i]</span> <span class="pre">=</span> <span class="pre">A[i]+B[i]</span></code>, and then writes the result back to the DDR.</p></li>
<li><p>The host reads back the data to compare the results.</p></li>
</ul>
</li>
</ul>
<p>Using these reference files, the tutorial guides you from the first step of creating a Vitis™ IDE project to the final step of building and running your project.</p>
</div>
<div class="section" id="before-you-begin">
<h2>Before You Begin<a class="headerlink" href="#before-you-begin" title="Permalink to this heading">¶</a></h2>
<p>The labs in this tutorial use:</p>
<ul class="simple">
<li><p>BASH Linux shell commands</p></li>
<li><p>2020.1 Vitis core development kit release and the <em>xilinx_u200_xdma_201830_2</em> platform. If necessary, it can be easily extended to other versions and platforms.</p></li>
</ul>
<blockquote>
<div><p><strong>IMPORTANT:</strong></p>
<ul class="simple">
<li><p>Before running any of the examples, make sure you have the Vitis core development kit installed as described in <a class="reference external" href="https://www.xilinx.com/html_docs/xilinx2019_2/vitis_doc/vhc1571429852245.html">Installation</a>.</p></li>
<li><p>If you run applications on Xilinx® Alveo™ Data Center accelerator cards, ensure the card and software drivers have been correctly installed by following the instructions on the <a class="reference external" href="https://www.xilinx.com/products/boards-and-kits/alveo.html">Alveo Portfolio page</a>.</p></li>
</ul>
</div></blockquote>
<div class="section" id="accessing-the-tutorial-reference-files">
<h3>Accessing the Tutorial Reference Files<a class="headerlink" href="#accessing-the-tutorial-reference-files" title="Permalink to this heading">¶</a></h3>
<ol class="simple">
<li><p>To access the reference files, type the following into a terminal: <code class="docutils literal notranslate"><span class="pre">git</span> <span class="pre">clone</span> <span class="pre">https://github.com/Xilinx/Vitis-Tutorials</span></code>.</p></li>
<li><p>Navigate to <code class="docutils literal notranslate"><span class="pre">getting-started-rtl-kernels</span></code> directory, and then access the <code class="docutils literal notranslate"><span class="pre">reference-files</span></code> directory.</p></li>
</ol>
</div>
</div>
<div class="section" id="requirements-for-using-an-rtl-design-as-an-rtl-kernel">
<h2>Requirements for Using an RTL Design as an RTL Kernel<a class="headerlink" href="#requirements-for-using-an-rtl-design-as-an-rtl-kernel" title="Permalink to this heading">¶</a></h2>
<p>To use an RTL kernel within the Vitis IDE, it must meet both the Vitis core development kit execution model and the hardware interface requirements as described in <a class="reference external" href="https://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.1%3Bt=vitis+doc%3Bd=devrtlkernel.html">RTL Kernels</a> in the in the Application Acceleration Development flow of the Vitis Unified Software Platform Documentation (UG1416).</p>
<div class="section" id="kernel-execution-model">
<h3>Kernel Execution Model<a class="headerlink" href="#kernel-execution-model" title="Permalink to this heading">¶</a></h3>
<p>RTL kernels uses the same software interface and execution model as C/C++ kernels. They are seen by the host application as functions with a void return value, scalar arguments, and pointer arguments. For instance:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">void</span> <span class="n">vadd_A_B</span><span class="p">(</span><span class="nb">int</span> <span class="o">*</span><span class="n">a</span><span class="p">,</span> <span class="nb">int</span> <span class="o">*</span><span class="n">b</span><span class="p">,</span> <span class="nb">int</span> <span class="n">scalar</span><span class="p">)</span>
</pre></div>
</div>
<p>This implies that an RTL kernel has an execution model like a software function:</p>
<ul class="simple">
<li><p>It must start when called.</p></li>
<li><p>It is responsible for processing data to provide the necessary results.</p></li>
<li><p>It must send a notification when processing is complete.</p></li>
</ul>
<p>The Vitis core development kit execution model specifically relies on the following mechanics and assumptions:</p>
<ul class="simple">
<li><p>Scalar arguments are passed to the kernel through an AXI4-Lite slave interface.</p></li>
<li><p>Pointer arguments are transferred through global memory (DDR, HBM, or PLRAM).</p></li>
<li><p>Base addresses of pointer arguments are passed to the kernel through its AXI4-Lite slave interface.</p></li>
<li><p>Kernels access pointer arguments in global memory through one or more AXI4 master interfaces.</p></li>
<li><p>Kernels are started by the host application through its AXI4-Lite interface.</p></li>
<li><p>Kernels must notify the host application when they complete the operation through its AXI4-Lite interface or a special interrupt signal.</p></li>
</ul>
</div>
<div class="section" id="hardware-interface-requirements">
<h3>Hardware Interface Requirements<a class="headerlink" href="#hardware-interface-requirements" title="Permalink to this heading">¶</a></h3>
<p>To comply with this execution model, the Vitis core development kit requires that a kernel satisfies the following specific hardware interface requirements:</p>
<ul class="simple">
<li><p>One and only one AXI4-Lite slave interface used to access programmable registers (control registers, scalar arguments, and pointer base addresses).</p>
<ul>
<li><p>Offset <code class="docutils literal notranslate"><span class="pre">0x00</span></code> - Control Register: Controls and provides kernel status</p>
<ul>
<li><p>Bit <code class="docutils literal notranslate"><span class="pre">0</span></code>: <strong>start signal</strong>: Asserted by the host application when kernel can start processing data. Must be cleared when the <strong>done</strong> signal is asserted.</p></li>
<li><p>Bit <code class="docutils literal notranslate"><span class="pre">1</span></code>: <strong>done signal</strong>: Asserted by the kernel when it has completed operation. Cleared on read.</p></li>
<li><p>Bit <code class="docutils literal notranslate"><span class="pre">2</span></code>: <strong>idle signal</strong>: Asserted by this signal when it is not processing any data. The transition from Low to High should occur synchronously with the assertion of the <strong>done</strong> signal.</p></li>
</ul>
</li>
<li><p>Offset <code class="docutils literal notranslate"><span class="pre">0x04</span></code>- Global Interrupt Enable Register: Used to enable interrupt to the host.</p></li>
<li><p>Offset <code class="docutils literal notranslate"><span class="pre">0x08</span></code>- IP Interrupt Enable Register: Used to control which IP generated signal is used to generate an interrupt.</p></li>
<li><p>Offset <code class="docutils literal notranslate"><span class="pre">0x0C</span></code>- IP Interrupt Status Register: Provides interrupt status</p></li>
<li><p>Offset <code class="docutils literal notranslate"><span class="pre">0x10</span></code> and above - Kernel Argument Register(s): Register for scalar parameters and base addresses for pointers.</p></li>
</ul>
</li>
<li><p>One or more of the following interfaces:</p>
<ul>
<li><p>AXI4 master interface to communicate with global memory.</p>
<ul>
<li><p>All AXI4 master interfaces must have 64-bit addresses.</p></li>
<li><p>The kernel developer is responsible for partitioning global memory spaces. Each partition in the global memory becomes a kernel argument. The base address (memory offset) for each partition must be set by a control register programmable through the AXI4-Lite slave interface.</p></li>
<li><p>AXI4 masters must not use Wrap or Fixed burst types, and they must not use narrow (sub-size) bursts. This means that AxSIZE should match the width of the AXI data bus.</p></li>
<li><p>Any user logic or RTL code that does not conform to the requirements above must be wrapped or bridged.</p></li>
</ul>
</li>
<li><p>AXI4-Stream interface to communicate with other kernels.</p></li>
</ul>
</li>
</ul>
<p>If the original RTL design uses a different execution model or hardware interface, you must add logic to ensure that the design behaves in the expected manner and complies with interface requirements.</p>
</div>
<div class="section" id="vector-accumulate-rtl-ip">
<h3>Vector-Accumulate RTL IP<a class="headerlink" href="#vector-accumulate-rtl-ip" title="Permalink to this heading">¶</a></h3>
<p>For this tutorial, the Vector-Accumulate RTL IP performing <code class="docutils literal notranslate"><span class="pre">B[i]=A[i]+B[i]</span></code> meets all the requirements described above and has the following characteristics:</p>
<ul class="simple">
<li><p>Two AXI4 memory mapped interfaces:</p>
<ul>
<li><p>One interface is used to read A</p></li>
<li><p>One interface is used to read and write B</p></li>
<li><p>The AXI4 masters used in this design do not use wrap, fixed, or narrow burst types.</p></li>
</ul>
</li>
<li><p>An AXI4-Lite slave control interface:</p>
<ul>
<li><p>Control register at offset <code class="docutils literal notranslate"><span class="pre">0x00</span></code></p></li>
<li><p>Kernel argument register at offset <code class="docutils literal notranslate"><span class="pre">0x10</span></code> allowing the host to pass a scalar value to the kernel</p></li>
<li><p>Kernel argument register at offset <code class="docutils literal notranslate"><span class="pre">0x18</span></code> allowing the host to pass the base address of A in global memory to the kernel</p></li>
<li><p>Kernel argument register at offset <code class="docutils literal notranslate"><span class="pre">0x24</span></code> allowing the host to pass the base address of B in global memory to the kernel</p></li>
</ul>
</li>
</ul>
<p>These specifications serve as the basis for building your own RTL Kernel from an existing RTL module, or serve as inputs to the RTL Kernel Wizard.</p>
</div>
</div>
<div class="section" id="next-steps">
<h2>Next Steps<a class="headerlink" href="#next-steps" title="Permalink to this heading">¶</a></h2>
<p>This tutorial demonstrates how to package RTL IPs as Vitis kernels (<code class="docutils literal notranslate"><span class="pre">.xo</span></code>), and use them in the Vitis core development kit. The tutorial offers two different approaches to accomplish this goal:</p>
<ul class="simple">
<li><p><a class="reference internal" href="package_ip.html"><span class="doc">Package IP/Package XO</span></a></p></li>
<li><p><a class="reference internal" href="vitis_ide.html"><span class="doc">RTL Kernel Wizard</span></a></p></li>
</ul>
<blockquote>
<div><p><strong>TIP:</strong> Start by packaging an existing RTL module as Vivado IP, and package that IP as a Vitis kernel (<code class="docutils literal notranslate"><span class="pre">.xo</span></code>). This is the <a class="reference internal" href="package_ip.html"><span class="doc">Package IP/Package XO</span></a> flow. Then use the RTL Kernel wizard to create the elements of an RTL kernel, and fit the existing RTL module into that framework. This is the <a class="reference internal" href="vitis_ide.html"><span class="doc">RTL Kernel Wizard</span></a> flow. The <a class="reference internal" href="package_ip.html"><span class="doc">Package IP/Package XO</span></a> flow is simpler and more direct, but the <a class="reference internal" href="vitis_ide.html"><span class="doc">RTL Kernel Wizard</span></a> flow offers more options.</p>
</div></blockquote>
<p>After creating the RTL Kernel, you will use the Vitis IDE to test the kernel in a Vitis application project, in hardware emulation.</p>
<ul class="simple">
<li><p><a class="reference internal" href="using_the_rtl_kernel.html"><span class="doc">Using the RTL Kernel in a Vitis IDE Project</span></a></p></li>
<li><p><a class="reference internal" href="vivado_ip.html"><span class="doc">Vivado Design Suite — RTL Design</span></a></p></li>
</ul>
</br>
<hr/>
<p align="center" class="sphinxhide"><b><a href="/README.md">Return to Main Page</a></b></p><p align="center" class="sphinxhide"><sup>Copyright&copy; 2020 Xilinx</sup></p></div>
</div>


           </div>
          </div>
          
                  <style>
                        .footer {
                        position: fixed;
                        left: 0;
                        bottom: 0;
                        width: 100%;
                        }
                  </style>
				  
				  <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../../Design_Tutorials/03-rtl_stream_kernel_integration/README.html" class="btn btn-neutral float-left" title="Mixed Kernels Design Tutorial with AXI Stream and Vitis" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../02-mixing-c-rtl-kernels/README.html" class="btn btn-neutral float-right" title="Mixing C++ and RTL Kernels" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2019-2022, Xilinx, Inc. Xilinx is now a part of AMD.
      <span class="lastupdated">Last updated on August 23, 2022.
      </span></p>
  </div>



										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">

													                    <div class="row">
                        <div class="col-xs-24">
                          <p><a target="_blank" href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a> | <a target="_blank" href="https://www.amd.com/en/corporate/privacy">Privacy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/cookies">Cookie Policy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/trademarks">Trademarks</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/statement-human-trafficking-forced-labor.pdf">Statement on Forced Labor</a> | <a target="_blank" href="https://www.amd.com/en/corporate/competition">Fair and Open Competition</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/amd-uk-tax-strategy.pdf">UK Tax Strategy</a> | <a target="_blank" href="https://docs.xilinx.com/v/u/9x6YvZKuWyhJId7y7RQQKA">Inclusive Terminology</a> | <a href="#cookiessettings" class="ot-sdk-show-settings">Cookies Settings</a></p>
                        </div>
                    </div>
												</div>
											</div>
										</div>
										
</br>


  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>
 <script type="text/javascript">
    $(document).ready(function() {
        $(".toggle > *").hide();
        $(".toggle .header").show();
        $(".toggle .header").click(function() {
            $(this).parent().children().not(".header").toggle(400);
            $(this).parent().children(".header").toggleClass("open");
        })
    });
</script>


</body>
</html>