// Seed: 1233989833
module module_0 (
    input wor id_0,
    input wire id_1,
    input tri0 id_2,
    output tri0 id_3,
    input supply1 id_4,
    input wand id_5,
    input tri1 id_6,
    input tri id_7,
    output tri1 id_8,
    input tri id_9,
    output wand id_10,
    input wand id_11,
    input uwire id_12,
    input tri0 id_13,
    input supply1 id_14,
    output wand id_15,
    output wand id_16,
    output supply0 id_17,
    output wor id_18
    , id_26,
    output uwire id_19,
    input wand id_20,
    input uwire id_21,
    output wand id_22,
    output tri1 id_23,
    output tri0 id_24
);
  wire id_27;
endmodule
module module_1 (
    output wor id_0,
    output logic id_1,
    input tri0 id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri id_5,
    input tri0 id_6,
    input tri id_7,
    output tri1 id_8,
    output tri0 id_9,
    input wire id_10
);
  assign id_0 = id_6;
  initial begin
    id_1 <= 1;
  end
  wire id_12;
  module_0(
      id_10,
      id_4,
      id_4,
      id_8,
      id_6,
      id_5,
      id_5,
      id_7,
      id_8,
      id_7,
      id_0,
      id_10,
      id_5,
      id_7,
      id_10,
      id_0,
      id_9,
      id_8,
      id_8,
      id_0,
      id_2,
      id_7,
      id_8,
      id_8,
      id_8
  );
endmodule
