<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source to the Rust file `/home/dan/.cargo/registry/src/github.com-1ecc6299db9ec823/regalloc-0.0.21/src/lib.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>lib.rs.html -- source</title><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../dark.css"><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script src="../../storage.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="shortcut icon" href="../../favicon.ico"><style type="text/css">#crate-search{background-image:url("../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../regalloc/index.html'><div class='logo-container'><img src='../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><a id="settings-menu" href="../../settings.html"><img src="../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
</pre><div class="example-wrap"><pre class="rust ">
<span class="doccomment">//! Main file / top-level module for regalloc library.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! We have tried hard to make the library&#39;s interface as simple as possible,</span>
<span class="doccomment">//! yet flexible enough that the allocators it implements can provide good</span>
<span class="doccomment">//! quality allocations in reasonable time.  Nevertheless, there is still</span>
<span class="doccomment">//! significant semantic complexity in parts of the interface.  If you intend</span>
<span class="doccomment">//! to use this library in your own code, you would be well advised to read</span>
<span class="doccomment">//! the comments in this file very carefully.</span>

<span class="comment">// Make the analysis module public for fuzzing.</span>
<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;fuzzing&quot;</span>)]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">analysis_main</span>;
<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;fuzzing&quot;</span>))]</span>
<span class="kw">mod</span> <span class="ident">analysis_main</span>;

<span class="kw">mod</span> <span class="ident">analysis_control_flow</span>;
<span class="kw">mod</span> <span class="ident">analysis_data_flow</span>;
<span class="kw">mod</span> <span class="ident">avl_tree</span>;
<span class="kw">mod</span> <span class="ident">bt_coalescing_analysis</span>;
<span class="kw">mod</span> <span class="ident">bt_commitment_map</span>;
<span class="kw">mod</span> <span class="ident">bt_main</span>;
<span class="kw">mod</span> <span class="ident">bt_spillslot_allocator</span>;
<span class="kw">mod</span> <span class="ident">bt_vlr_priority_queue</span>;
<span class="kw">mod</span> <span class="ident">checker</span>;
<span class="kw">mod</span> <span class="ident">data_structures</span>;
<span class="kw">mod</span> <span class="ident">inst_stream</span>;
<span class="kw">mod</span> <span class="ident">linear_scan</span>;
<span class="kw">mod</span> <span class="ident">sparse_set</span>;
<span class="kw">mod</span> <span class="ident">union_find</span>;

<span class="kw">use</span> <span class="ident">log</span>::{<span class="ident">info</span>, <span class="ident">log_enabled</span>, <span class="ident">Level</span>};
<span class="kw">use</span> <span class="ident">std</span>::<span class="ident">fmt</span>;

<span class="comment">// Stuff that is defined by the library</span>

<span class="comment">// Sets and maps of things.  We can refine these later; but for now the</span>
<span class="comment">// interface needs some way to speak about them, so let&#39;s use the</span>
<span class="comment">// library-provided versions.</span>

<span class="kw">pub</span> <span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">data_structures</span>::<span class="ident">Map</span>;
<span class="kw">pub</span> <span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">data_structures</span>::<span class="ident">Set</span>;

<span class="comment">// Register classes</span>

<span class="kw">pub</span> <span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">data_structures</span>::<span class="ident">RegClass</span>;

<span class="comment">// Registers, both real and virtual, and ways to create them</span>

<span class="kw">pub</span> <span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">data_structures</span>::<span class="ident">Reg</span>;

<span class="kw">pub</span> <span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">data_structures</span>::<span class="ident">RealReg</span>;
<span class="kw">pub</span> <span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">data_structures</span>::<span class="ident">VirtualReg</span>;

<span class="kw">pub</span> <span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">data_structures</span>::<span class="ident">Writable</span>;

<span class="kw">pub</span> <span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">data_structures</span>::<span class="ident">NUM_REG_CLASSES</span>;

<span class="comment">// Spill slots</span>

<span class="kw">pub</span> <span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">data_structures</span>::<span class="ident">SpillSlot</span>;

<span class="comment">// The &quot;register universe&quot;.  This describes the registers available to the</span>
<span class="comment">// allocator.  There are very strict requirements on the structure of the</span>
<span class="comment">// universe.  If you fail to observe these requirements, either the allocator</span>
<span class="comment">// itself, or the resulting code, will fail in mysterious ways, and your life</span>
<span class="comment">// will be miserable while you try to figure out what happened.  There are</span>
<span class="comment">// lower level details on the definition of RealRegUniverse which you also</span>
<span class="comment">// need to take note of.  The overall contract is as follows.</span>
<span class="comment">//</span>
<span class="comment">// === (1) === Basic structure ===</span>
<span class="comment">//</span>
<span class="comment">// A &quot;register universe&quot; is a read-only structure that contains all</span>
<span class="comment">// information about real registers on a given host.  For each register class</span>
<span class="comment">// (RegClass) supported by the target, the universe must provide a vector of</span>
<span class="comment">// registers that the allocator may use.</span>
<span class="comment">//</span>
<span class="comment">// The universe may also list other registers that the incoming</span>
<span class="comment">// virtual-registerised code may use, but which are not available for use by</span>
<span class="comment">// the allocator.  Indeed, the universe *must* list *all* registers that will</span>
<span class="comment">// ever be mentioned in the incoming code.  Failure to do so will cause the</span>
<span class="comment">// allocator&#39;s analysis phase to return an error.</span>
<span class="comment">//</span>
<span class="comment">// === (2) === Ordering of registers within each class</span>
<span class="comment">//</span>
<span class="comment">// The ordering of available registers within these vectors does not affect</span>
<span class="comment">// the correctness of the final allocation.  However, it will affect the</span>
<span class="comment">// quality of final allocation.  Clients are recommended to list, for each</span>
<span class="comment">// class, the callee-saved registers first, and the caller-saved registers</span>
<span class="comment">// after that.  The currently supported allocation algorithms (Backtracking</span>
<span class="comment">// and LinearScan) will try to use the first available registers in each</span>
<span class="comment">// class, that is to say, callee-saved ones first.  The purpose of this is to</span>
<span class="comment">// try and minimise spilling around calls by avoiding use of caller-saved ones</span>
<span class="comment">// if possible.</span>
<span class="comment">//</span>
<span class="comment">// There is a twist here, however.  The abovementioned heuristic works well</span>
<span class="comment">// for non-leaf functions (functions that contain at least one call).  But for</span>
<span class="comment">// leaf functions, we would prefer to use the caller-saved registers first,</span>
<span class="comment">// since doing so has potential to minimise the number of registers that must</span>
<span class="comment">// be saved/restored in the prologue and epilogue.  Presently there is no way</span>
<span class="comment">// to tell this interface that the function is a leaf function, and so the</span>
<span class="comment">// only way to get optimal code in this case is to present a universe with the</span>
<span class="comment">// registers listed in the opposite order.</span>
<span class="comment">//</span>
<span class="comment">// This is of course inconvenient for the caller, since it requires</span>
<span class="comment">// maintenance of two separate universes.  In the future we will add a boolean</span>
<span class="comment">// parameter to the top level function `allocate_registers` that indicates</span>
<span class="comment">// that whether or not the function is a leaf function.</span>
<span class="comment">//</span>
<span class="comment">// === (3) === The &quot;suggested scratch register&quot; ===</span>
<span class="comment">//</span>
<span class="comment">// Some allocation algorithms, particularly linear-scan, may need to have a</span>
<span class="comment">// scratch register available for their own use.  The register universe must</span>
<span class="comment">// nominate a scratch register in each class, specified in</span>
<span class="comment">// RealRegUniverse::allocable_by_class[..]::Some(suggested_scratch).  The</span>
<span class="comment">// choice of scratch register is influenced by the architecture, the ABI, and</span>
<span class="comment">// client-side fixed-use register conventions.  There rules are as follows:</span>
<span class="comment">//</span>
<span class="comment">// (1) For each class, the universe must offer a reserved register.</span>
<span class="comment">//</span>
<span class="comment">// (2) The reserved register may not have any implied-by-the architecture</span>
<span class="comment">//     reads/modifies/writes for any instruction in the vcode.  Unfortunately</span>
<span class="comment">//     there is no easy way for this library to check that.</span>
<span class="comment">//</span>
<span class="comment">// (3) The reserved register must not have any reads or modifies by any</span>
<span class="comment">//     instruction in the vcode.  In other words, it must not be handed to</span>
<span class="comment">//     either the `add_use` or `add_mod` function of the `RegUsageCollector`</span>
<span class="comment">//     that is presented to the client&#39;s `get_regs` function.  If any such</span>
<span class="comment">//     mention is detected, the library will return an error.</span>
<span class="comment">//</span>
<span class="comment">// (4) The reserved reg may be mentioned as written by instructions in the</span>
<span class="comment">//     vcode, though -- in other words it may be handed to `add_def`.  The</span>
<span class="comment">//     library will tolerate and correctly handle that.  However, because no</span>
<span class="comment">//     vcode instruction may read or modify the reserved register, all such</span>
<span class="comment">//     writes are &quot;dead&quot;.  This in turn guarantees that the allocator can, if</span>
<span class="comment">//     it wants, change the value in it at any time, without changing the</span>
<span class="comment">//     behaviour of the final generated code.</span>
<span class="comment">//</span>
<span class="comment">// Currently, the LinearScan algorithm may use the reserved registers.  The</span>
<span class="comment">// Backtracking algorithm will ignore the hints and treat them as &quot;normal&quot;</span>
<span class="comment">// allocatable registers.</span>

<span class="kw">pub</span> <span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">data_structures</span>::<span class="ident">RealRegUniverse</span>;
<span class="kw">pub</span> <span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">data_structures</span>::<span class="ident">RegClassInfo</span>;

<span class="comment">// A structure for collecting information about which registers each</span>
<span class="comment">// instruction uses.</span>

<span class="kw">pub</span> <span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">data_structures</span>::<span class="ident">RegUsageCollector</span>;

<span class="comment">// A structure for providing mapping results for a given instruction.</span>

<span class="kw">pub</span> <span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">data_structures</span>::<span class="ident">RegUsageMapper</span>;

<span class="comment">// TypedIxVector, so that the interface can speak about vectors of blocks and</span>
<span class="comment">// instructions.</span>

<span class="kw">pub</span> <span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">data_structures</span>::<span class="ident">TypedIxVec</span>;
<span class="kw">pub</span> <span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">data_structures</span>::{<span class="ident">BlockIx</span>, <span class="ident">InstIx</span>, <span class="ident">Range</span>};

<span class="doccomment">/// A trait defined by the regalloc client to provide access to its</span>
<span class="doccomment">/// machine-instruction / CFG representation.</span>
<span class="kw">pub</span> <span class="kw">trait</span> <span class="ident">Function</span> {
    <span class="doccomment">/// Regalloc is parameterized on F: Function and so can use the projected</span>
    <span class="doccomment">/// type F::Inst.</span>
    <span class="kw">type</span> <span class="ident">Inst</span>: <span class="ident">Clone</span> <span class="op">+</span> <span class="ident">fmt</span>::<span class="ident">Debug</span>;

    <span class="comment">// -------------</span>
    <span class="comment">// CFG traversal</span>
    <span class="comment">// -------------</span>

    <span class="doccomment">/// Allow access to the underlying vector of instructions.</span>
    <span class="kw">fn</span> <span class="ident">insns</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span>[<span class="self">Self</span>::<span class="ident">Inst</span>];

    <span class="doccomment">/// Get all instruction indices as an iterable range.</span>
    <span class="kw">fn</span> <span class="ident">insn_indices</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Range</span><span class="op">&lt;</span><span class="ident">InstIx</span><span class="op">&gt;</span> {
        <span class="ident">Range</span>::<span class="ident">new</span>(<span class="ident">InstIx</span>::<span class="ident">new</span>(<span class="number">0</span>), <span class="self">self</span>.<span class="ident">insns</span>().<span class="ident">len</span>())
    }

    <span class="doccomment">/// Allow mutable access to the underlying vector of instructions.</span>
    <span class="kw">fn</span> <span class="ident">insns_mut</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> [<span class="self">Self</span>::<span class="ident">Inst</span>];

    <span class="doccomment">/// Get an instruction with a type-safe InstIx index.</span>
    <span class="kw">fn</span> <span class="ident">get_insn</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">insn</span>: <span class="ident">InstIx</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="self">Self</span>::<span class="ident">Inst</span>;

    <span class="doccomment">/// Get a mutable borrow of an instruction with the given type-safe InstIx</span>
    <span class="doccomment">/// index.</span>
    <span class="kw">fn</span> <span class="ident">get_insn_mut</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">insn</span>: <span class="ident">InstIx</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">Self</span>::<span class="ident">Inst</span>;

    <span class="doccomment">/// Allow iteration over basic blocks (in instruction order).</span>
    <span class="kw">fn</span> <span class="ident">blocks</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Range</span><span class="op">&lt;</span><span class="ident">BlockIx</span><span class="op">&gt;</span>;

    <span class="doccomment">/// Get the index of the entry block.</span>
    <span class="kw">fn</span> <span class="ident">entry_block</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">BlockIx</span>;

    <span class="doccomment">/// Provide the range of instruction indices contained in each block.</span>
    <span class="kw">fn</span> <span class="ident">block_insns</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">block</span>: <span class="ident">BlockIx</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Range</span><span class="op">&lt;</span><span class="ident">InstIx</span><span class="op">&gt;</span>;

    <span class="doccomment">/// Get CFG successors for a given block.</span>
    <span class="kw">fn</span> <span class="ident">block_succs</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">block</span>: <span class="ident">BlockIx</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Vec</span><span class="op">&lt;</span><span class="ident">BlockIx</span><span class="op">&gt;</span>;

    <span class="doccomment">/// Determine whether an instruction is a return instruction.</span>
    <span class="kw">fn</span> <span class="ident">is_ret</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">insn</span>: <span class="ident">InstIx</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">bool</span>;

    <span class="comment">// --------------------------</span>
    <span class="comment">// Instruction register slots</span>
    <span class="comment">// --------------------------</span>

    <span class="doccomment">/// Add to `collector` the used, defined, and modified registers for an</span>
    <span class="doccomment">/// instruction.</span>
    <span class="kw">fn</span> <span class="ident">get_regs</span>(<span class="ident">insn</span>: <span class="kw-2">&amp;</span><span class="self">Self</span>::<span class="ident">Inst</span>, <span class="ident">collector</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">RegUsageCollector</span>);

    <span class="doccomment">/// Map each register slot through a virtual-to-real mapping indexed</span>
    <span class="doccomment">/// by virtual register. The two separate maps in `maps.pre` and</span>
    <span class="doccomment">/// `maps.post` provide the mapping to use for uses (which semantically</span>
    <span class="doccomment">/// occur just prior to the instruction&#39;s effect) and defs (which</span>
    <span class="doccomment">/// semantically occur just after the instruction&#39;s effect). Regs that were</span>
    <span class="doccomment">/// &quot;modified&quot; can use either map; the vreg should be the same in both.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Note that this does not take a `self`, because we want to allow the</span>
    <span class="doccomment">/// regalloc to have a mutable borrow of an insn (which borrows the whole</span>
    <span class="doccomment">/// Function in turn) outstanding while calling this.</span>
    <span class="kw">fn</span> <span class="ident">map_regs</span>(<span class="ident">insn</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">Self</span>::<span class="ident">Inst</span>, <span class="ident">maps</span>: <span class="kw-2">&amp;</span><span class="ident">RegUsageMapper</span>);

    <span class="doccomment">/// Allow the regalloc to query whether this is a move. Returns (dst, src).</span>
    <span class="kw">fn</span> <span class="ident">is_move</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">insn</span>: <span class="kw-2">&amp;</span><span class="self">Self</span>::<span class="ident">Inst</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Option</span><span class="op">&lt;</span>(<span class="ident">Writable</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span>, <span class="ident">Reg</span>)<span class="op">&gt;</span>;

    <span class="doccomment">/// Get an estimate of how many `VirtualReg` indices are used, if available, to allow</span>
    <span class="doccomment">/// preallocating data structures.</span>
    <span class="kw">fn</span> <span class="ident">get_vreg_count_estimate</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">usize</span><span class="op">&gt;</span> {
        <span class="prelude-val">None</span>
    }

    <span class="comment">// --------------</span>
    <span class="comment">// Spills/reloads</span>
    <span class="comment">// --------------</span>

    <span class="doccomment">/// How many logical spill slots does the given regclass require?  E.g., on a</span>
    <span class="doccomment">/// 64-bit machine, spill slots may nominally be 64-bit words, but a 128-bit</span>
    <span class="doccomment">/// vector value will require two slots.  The regalloc will always align on</span>
    <span class="doccomment">/// this size.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This passes the associated virtual register to the client as well,</span>
    <span class="doccomment">/// because the way in which we spill a real register may depend on the</span>
    <span class="doccomment">/// value that we are using it for. E.g., if a machine has V128 registers</span>
    <span class="doccomment">/// but we also use them for F32 and F64 values, we may use a different</span>
    <span class="doccomment">/// store-slot size and smaller-operand store/load instructions for an F64</span>
    <span class="doccomment">/// than for a true V128.</span>
    <span class="kw">fn</span> <span class="ident">get_spillslot_size</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">regclass</span>: <span class="ident">RegClass</span>, <span class="ident">for_vreg</span>: <span class="ident">VirtualReg</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u32</span>;

    <span class="doccomment">/// Generate a spill instruction for insertion into the instruction</span>
    <span class="doccomment">/// sequence. The associated virtual register (whose value is being spilled)</span>
    <span class="doccomment">/// is passed so that the client may make decisions about the instruction to</span>
    <span class="doccomment">/// generate based on the type of value in question.  Because the register</span>
    <span class="doccomment">/// allocator will insert spill instructions at arbitrary points, the</span>
    <span class="doccomment">/// returned instruction here must not modify the machine&#39;s condition codes.</span>
    <span class="kw">fn</span> <span class="ident">gen_spill</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">to_slot</span>: <span class="ident">SpillSlot</span>, <span class="ident">from_reg</span>: <span class="ident">RealReg</span>, <span class="ident">for_vreg</span>: <span class="ident">VirtualReg</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="self">Self</span>::<span class="ident">Inst</span>;

    <span class="doccomment">/// Generate a reload instruction for insertion into the instruction</span>
    <span class="doccomment">/// sequence. The associated virtual register (whose value is being loaded)</span>
    <span class="doccomment">/// is passed as well.  The returned instruction must not modify the</span>
    <span class="doccomment">/// machine&#39;s condition codes.</span>
    <span class="kw">fn</span> <span class="ident">gen_reload</span>(
        <span class="kw-2">&amp;</span><span class="self">self</span>,
        <span class="ident">to_reg</span>: <span class="ident">Writable</span><span class="op">&lt;</span><span class="ident">RealReg</span><span class="op">&gt;</span>,
        <span class="ident">from_slot</span>: <span class="ident">SpillSlot</span>,
        <span class="ident">for_vreg</span>: <span class="ident">VirtualReg</span>,
    ) <span class="op">-</span><span class="op">&gt;</span> <span class="self">Self</span>::<span class="ident">Inst</span>;

    <span class="doccomment">/// Generate a register-to-register move for insertion into the instruction</span>
    <span class="doccomment">/// sequence. The associated virtual register is passed as well.  The</span>
    <span class="doccomment">/// returned instruction must not modify the machine&#39;s condition codes.</span>
    <span class="kw">fn</span> <span class="ident">gen_move</span>(
        <span class="kw-2">&amp;</span><span class="self">self</span>,
        <span class="ident">to_reg</span>: <span class="ident">Writable</span><span class="op">&lt;</span><span class="ident">RealReg</span><span class="op">&gt;</span>,
        <span class="ident">from_reg</span>: <span class="ident">RealReg</span>,
        <span class="ident">for_vreg</span>: <span class="ident">VirtualReg</span>,
    ) <span class="op">-</span><span class="op">&gt;</span> <span class="self">Self</span>::<span class="ident">Inst</span>;

    <span class="doccomment">/// Generate an instruction which is a no-op and has zero length.</span>
    <span class="kw">fn</span> <span class="ident">gen_zero_len_nop</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="self">Self</span>::<span class="ident">Inst</span>;

    <span class="doccomment">/// Try to alter an existing instruction to use a value directly in a</span>
    <span class="doccomment">/// spillslot (accessing memory directly) instead of the given register. May</span>
    <span class="doccomment">/// be useful on ISAs that have mem/reg ops, like x86.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Note that this is not *quite* just fusing a load with the op; if the</span>
    <span class="doccomment">/// value is def&#39;d or modified, it should be written back to the spill slot</span>
    <span class="doccomment">/// as well. In other words, it is just using the spillslot as if it were a</span>
    <span class="doccomment">/// real register, for reads and/or writes.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// FIXME JRS 2020Feb06: state precisely the constraints on condition code</span>
    <span class="doccomment">/// changes.</span>
    <span class="kw">fn</span> <span class="ident">maybe_direct_reload</span>(
        <span class="kw-2">&amp;</span><span class="self">self</span>,
        <span class="ident">insn</span>: <span class="kw-2">&amp;</span><span class="self">Self</span>::<span class="ident">Inst</span>,
        <span class="ident">reg</span>: <span class="ident">VirtualReg</span>,
        <span class="ident">slot</span>: <span class="ident">SpillSlot</span>,
    ) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="self">Self</span>::<span class="ident">Inst</span><span class="op">&gt;</span>;

    <span class="comment">// ----------------------------------------------------------</span>
    <span class="comment">// Function liveins, liveouts, and direct-mode real registers</span>
    <span class="comment">// ----------------------------------------------------------</span>

    <span class="doccomment">/// Return the set of registers that should be considered live at the</span>
    <span class="doccomment">/// beginning of the function. This is semantically equivalent to an</span>
    <span class="doccomment">/// instruction at the top of the entry block def&#39;ing all registers in this</span>
    <span class="doccomment">/// set.</span>
    <span class="kw">fn</span> <span class="ident">func_liveins</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Set</span><span class="op">&lt;</span><span class="ident">RealReg</span><span class="op">&gt;</span>;

    <span class="doccomment">/// Return the set of registers that should be considered live at the</span>
    <span class="doccomment">/// end of the function (after every return instruction). This is</span>
    <span class="doccomment">/// semantically equivalent to an instruction at each block with no successors</span>
    <span class="doccomment">/// that uses each of these registers.</span>
    <span class="kw">fn</span> <span class="ident">func_liveouts</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Set</span><span class="op">&lt;</span><span class="ident">RealReg</span><span class="op">&gt;</span>;
}

<span class="doccomment">/// The result of register allocation.  Note that allocation can fail!</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">RegAllocResult</span><span class="op">&lt;</span><span class="ident">F</span>: <span class="ident">Function</span><span class="op">&gt;</span> {
    <span class="doccomment">/// A new sequence of instructions with all register slots filled with real</span>
    <span class="doccomment">/// registers, and spills/fills/moves possibly inserted (and unneeded moves</span>
    <span class="doccomment">/// elided).</span>
    <span class="kw">pub</span> <span class="ident">insns</span>: <span class="ident">Vec</span><span class="op">&lt;</span><span class="ident">F</span>::<span class="ident">Inst</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Basic-block start indices for the new instruction list, indexed by the</span>
    <span class="doccomment">/// original basic block indices. May be used by the client to, e.g., remap</span>
    <span class="doccomment">/// branch targets appropriately.</span>
    <span class="kw">pub</span> <span class="ident">target_map</span>: <span class="ident">TypedIxVec</span><span class="op">&lt;</span><span class="ident">BlockIx</span>, <span class="ident">InstIx</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Full mapping from new instruction indices to original instruction</span>
    <span class="doccomment">/// indices. May be needed by the client to, for example, update metadata</span>
    <span class="doccomment">/// such as debug/source-location info as the instructions are spliced</span>
    <span class="doccomment">/// and reordered.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Each entry is an `InstIx`, but may be `InstIx::invalid_value()` if the</span>
    <span class="doccomment">/// new instruction at this new index was inserted by the allocator</span>
    <span class="doccomment">/// (i.e., if it is a load, spill or move instruction).</span>
    <span class="kw">pub</span> <span class="ident">orig_insn_map</span>: <span class="ident">TypedIxVec</span><span class="op">&lt;</span><span class="comment">/* new */</span> <span class="ident">InstIx</span>, <span class="comment">/* orig */</span> <span class="ident">InstIx</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Which real registers were overwritten? This will contain all real regs</span>
    <span class="doccomment">/// that appear as defs or modifies in register slots of the output</span>
    <span class="doccomment">/// instruction list.  This will only list registers that are available to</span>
    <span class="doccomment">/// the allocator.  If one of the instructions clobbers a register which</span>
    <span class="doccomment">/// isn&#39;t available to the allocator, it won&#39;t be mentioned here.</span>
    <span class="kw">pub</span> <span class="ident">clobbered_registers</span>: <span class="ident">Set</span><span class="op">&lt;</span><span class="ident">RealReg</span><span class="op">&gt;</span>,

    <span class="doccomment">/// How many spill slots were used?</span>
    <span class="kw">pub</span> <span class="ident">num_spill_slots</span>: <span class="ident">u32</span>,

    <span class="doccomment">/// Block annotation strings, for debugging.  Requires requesting in the</span>
    <span class="doccomment">/// call to `allocate_registers`.  Creating of these annotations is</span>
    <span class="doccomment">/// potentially expensive, so don&#39;t request them if you don&#39;t need them.</span>
    <span class="kw">pub</span> <span class="ident">block_annotations</span>: <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">TypedIxVec</span><span class="op">&lt;</span><span class="ident">BlockIx</span>, <span class="ident">Vec</span><span class="op">&lt;</span><span class="ident">String</span><span class="op">&gt;</span><span class="op">&gt;</span><span class="op">&gt;</span>,
}

<span class="doccomment">/// A choice of register allocation algorithm to run.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>, <span class="ident">Debug</span>, <span class="ident">PartialEq</span>, <span class="ident">Eq</span>)]</span>
<span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">RegAllocAlgorithm</span> {
    <span class="ident">Backtracking</span>,
    <span class="ident">BacktrackingChecked</span>,
    <span class="ident">LinearScan</span>,
    <span class="ident">LinearScanChecked</span>,
}

<span class="kw">pub</span> <span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">analysis_main</span>::<span class="ident">AnalysisError</span>;
<span class="kw">pub</span> <span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">checker</span>::{<span class="ident">CheckerError</span>, <span class="ident">CheckerErrors</span>};

<span class="doccomment">/// An error from the register allocator.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Debug</span>)]</span>
<span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">RegAllocError</span> {
    <span class="ident">OutOfRegisters</span>(<span class="ident">RegClass</span>),
    <span class="ident">MissingSuggestedScratchReg</span>(<span class="ident">RegClass</span>),
    <span class="ident">Analysis</span>(<span class="ident">AnalysisError</span>),
    <span class="ident">RegChecker</span>(<span class="ident">CheckerErrors</span>),
    <span class="ident">Other</span>(<span class="ident">String</span>),
}

<span class="kw">impl</span> <span class="ident">fmt</span>::<span class="ident">Display</span> <span class="kw">for</span> <span class="ident">RegAllocError</span> {
    <span class="kw">fn</span> <span class="ident">fmt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">f</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">fmt</span>::<span class="ident">Formatter</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">fmt</span>::<span class="prelude-ty">Result</span> {
        <span class="macro">write</span><span class="macro">!</span>(<span class="ident">f</span>, <span class="string">&quot;{:?}&quot;</span>, <span class="self">self</span>)
    }
}

<span class="doccomment">/// Allocate registers for a function&#39;s code, given a universe of real</span>
<span class="doccomment">/// registers that we are allowed to use.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// The control flow graph must not contain any critical edges, that is, any</span>
<span class="doccomment">/// edge coming from a block with multiple successors must not flow into a block</span>
<span class="doccomment">/// with multiple predecessors. The embedder must have split critical edges</span>
<span class="doccomment">/// before handing over the function to this function. Otherwise, an error will</span>
<span class="doccomment">/// be returned.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Allocate may succeed, returning a `RegAllocResult` with the new instruction</span>
<span class="doccomment">/// sequence, or it may fail, returning an error.</span>
<span class="attribute">#[<span class="ident">inline</span>(<span class="ident">never</span>)]</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">allocate_registers</span><span class="op">&lt;</span><span class="ident">F</span>: <span class="ident">Function</span><span class="op">&gt;</span>(
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">F</span>,
    <span class="ident">algorithm</span>: <span class="ident">RegAllocAlgorithm</span>,
    <span class="ident">rreg_universe</span>: <span class="kw-2">&amp;</span><span class="ident">RealRegUniverse</span>,
    <span class="ident">request_block_annotations</span>: <span class="ident">bool</span>,
) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Result</span><span class="op">&lt;</span><span class="ident">RegAllocResult</span><span class="op">&lt;</span><span class="ident">F</span><span class="op">&gt;</span>, <span class="ident">RegAllocError</span><span class="op">&gt;</span> {
    <span class="macro">info</span><span class="macro">!</span>(<span class="string">&quot;&quot;</span>);
    <span class="macro">info</span><span class="macro">!</span>(<span class="string">&quot;================ regalloc.rs: BEGIN function ================&quot;</span>);
    <span class="kw">if</span> <span class="macro">log_enabled</span><span class="macro">!</span>(<span class="ident">Level</span>::<span class="ident">Info</span>) {
        <span class="kw">let</span> <span class="ident">strs</span> <span class="op">=</span> <span class="ident">rreg_universe</span>.<span class="ident">show</span>();
        <span class="macro">info</span><span class="macro">!</span>(<span class="string">&quot;using RealRegUniverse:&quot;</span>);
        <span class="kw">for</span> <span class="ident">s</span> <span class="kw">in</span> <span class="ident">strs</span> {
            <span class="macro">info</span><span class="macro">!</span>(<span class="string">&quot;  {}&quot;</span>, <span class="ident">s</span>);
        }
    }
    <span class="kw">let</span> <span class="ident">res</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">algorithm</span> {
        <span class="ident">RegAllocAlgorithm</span>::<span class="ident">Backtracking</span> <span class="op">|</span> <span class="ident">RegAllocAlgorithm</span>::<span class="ident">BacktrackingChecked</span> <span class="op">=</span><span class="op">&gt;</span> {
            <span class="kw">let</span> <span class="ident">use_checker</span> <span class="op">=</span> <span class="ident">algorithm</span> <span class="op">=</span><span class="op">=</span> <span class="ident">RegAllocAlgorithm</span>::<span class="ident">BacktrackingChecked</span>;
            <span class="ident">bt_main</span>::<span class="ident">alloc_main</span>(<span class="ident">func</span>, <span class="ident">rreg_universe</span>, <span class="ident">use_checker</span>, <span class="ident">request_block_annotations</span>)
        }
        <span class="ident">RegAllocAlgorithm</span>::<span class="ident">LinearScan</span> <span class="op">|</span> <span class="ident">RegAllocAlgorithm</span>::<span class="ident">LinearScanChecked</span> <span class="op">=</span><span class="op">&gt;</span> {
            <span class="kw">let</span> <span class="ident">use_checker</span> <span class="op">=</span> <span class="ident">algorithm</span> <span class="op">=</span><span class="op">=</span> <span class="ident">RegAllocAlgorithm</span>::<span class="ident">LinearScanChecked</span>;
            <span class="ident">linear_scan</span>::<span class="ident">run</span>(<span class="ident">func</span>, <span class="ident">rreg_universe</span>, <span class="ident">use_checker</span>)
        }
    };
    <span class="macro">info</span><span class="macro">!</span>(<span class="string">&quot;================ regalloc.rs: END function ================&quot;</span>);
    <span class="ident">res</span>
}
</pre></div>
</section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../";window.currentCrate = "regalloc";</script><script src="../../aliases.js"></script><script src="../../main.js"></script><script src="../../source-script.js"></script><script src="../../source-files.js"></script><script defer src="../../search-index.js"></script></body></html>