// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
/*
 * IPQ6018 CP01 board device tree source
 *
 * Copyright (c) 2019-2021 The Linux Foundation. All rights reserved.
 */

/dts-v1/;

#include "ipq6018.dtsi"
#include "ipq6018-cpr-regulator.dtsi"
#include <dt-bindings/input/input.h>

&tlmm {
};

/ {
	aliases {
		serial0 = &blsp1_uart3;
		serial1 = &blsp1_uart2;
		/*
		 * Aliases as required by u-boot
		 * to patch MAC addresses
		 */
		ethernet0 = "/soc/dp1";
		ethernet1 = "/soc/dp2";
	};

	chosen {
		stdout-path = "serial0:115200n8";
		bootargs-append = " swiotlb=1";
	};
};

&i2c_1 {
	pinctrl-0 = <&i2c_1_pins>;
	pinctrl-names = "default";
	status = "ok";

	lm75@48 {
		compatible = "lm75";
		reg = <0x48>;
		status = "okay";
	};
};

&blsp1_uart3 {
	pinctrl-0 = <&serial_3_pins>;
	pinctrl-names = "default";
	status = "ok";
};

&spi_0 {
	pinctrl-0 = <&spi_0_pins>;
	pinctrl-names = "default";
	cs-select = <0>;
	status = "ok";

	m25p80@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		reg = <0>;
		compatible = "n25q128a11";
		linux,modalias = "m25p80", "n25q128a11";
		spi-max-frequency = <50000000>;
		use-default-sizes;
	};
};

&tlmm {
	pinctrl-0 = <&sd_ldo_pins &hfcl_gpio>;
	pinctrl-names = "default";

	sd_ldo_pins: sd_ldo_pins {
		mux {
			pins = "gpio66";
			function = "gpio";
			drive-strength = <2>;
			bias-disable;
			output-low;
		};
	};

	i2c_1_pins: i2c_1_pins {
		mux {
			pins = "gpio42", "gpio43";
			function = "blsp2_i2c";
			drive-strength = <8>;
			bias-pull-down;
		};
	};

       button_pins: button_pins {
		reset_button {
			pins = "gpio53";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-up;
		};
	};

	spi_0_pins: spi-0-pins {
		pins = "gpio38", "gpio39", "gpio40", "gpio41";
		function = "blsp0_spi";
		drive-strength = <8>;
		bias-pull-down;
	};

	hfcl_gpio: hfcl_gpio {
		mux_0 {
			pins = "gpio25";
			function = "gpio";
			drive-strength = <8>;
			output-low;
		};
		mux_1 {
			pins = "gpio29";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
		};
		mux_2 {
			pins = "gpio33";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
		};
		mux_3 {
			pins = "gpio34";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
		};
		mux_4 {
			pins = "gpio35";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
		};
		mux_5 {
			pins = "gpio59";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
		};
		mux_6 {
			pins = "gpio67";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
		};
		mux_7 {
			pins = "gpio70";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
		};
		mux_8 {
			pins = "gpio79";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
		};
	};
	mdio_pins: mdio_pinmux {
		mux_0 {
			pins = "gpio64";
			function = "mdc";
			drive-strength = <8>;
			bias-pull-up;
		};
		mux_1 {
			pins = "gpio65";
			function = "mdio";
			drive-strength = <8>;
			bias-pull-up;
		};
		mux_2 {
			pins = "gpio75";
			function = "gpio";
			bias-pull-up;
		};
		mux_3 {
			pins = "gpio77";
			function = "gpio";
			bias-pull-up;
		};
	};

	uniphy_pins: uniphy_pinmux {
		mux {
			pins = "gpio63";
			function = "rx0";
			bias-disable;
		};
		sfp_tx {
			pins = "gpio48";
			function = "gpio";
			driver-strength = <8>;
			bias-pull-down;
			output-low;
		};
	};

	hsuart_pins: hsuart_pins {
		mux {
			pins = "gpio71", "gpio72", "gpio69", "gpio70";
			function = "blsp1_uart";
			drive-strength = <8>;
			bias-disable;
		};
	};

	i2c_2_pins: i2c_2_pins {
		mux {
			pins = "gpio55", "gpio56";
			function = "blsp4_i2c";
			drive-strength = <8>;
			bias-pull-down;
		};
	};
};

&soc {
	mdio: mdio@90000 {
		pinctrl-0 = <&mdio_pins>;
		pinctrl-names = "default";
		phy-reset-gpio = <&tlmm 77 0>;
		status = "ok";
		phy0: ethernet-phy@0 {
			reg = <4>;
		};
		phy1: ethernet-phy@1 {
			reg = <0x1e>;
		};
	};

	dp1 {
		device_type = "network";
		compatible = "qcom,nss-dp";
		qcom,id = <4>;
		reg = <0x3a001600 0x200>;
		qcom,mactype = <0>;
		local-mac-address = [000000000000];
		qcom,link-poll = <1>;
		qcom,phy-mdio-addr = <4>;
		phy-mode = "sgmii";
	};

	dp2 {
		device_type = "network";
		compatible = "qcom,nss-dp";
		qcom,id = <5>;
		reg = <0x3a003000 0x3fff>;
		qcom,mactype = <1>;
		local-mac-address = [000000000000];
		qcom,link-poll = <1>;
		qcom,phy-mdio-addr = <0x1e>;
		phy-mode = "sgmii";
	};

	ess-switch@3a000000 {
		pinctrl-0 = <&uniphy_pins>;
		pinctrl-names = "default";
		switch_cpu_bmp = <0x1>;  /* cpu port bitmap */
		switch_lan_bmp = <0x10>; /* lan port bitmap */
		switch_wan_bmp = <0x20>; /* wan port bitmap */
		switch_inner_bmp = <0xc0>; /*inner port bitmap*/
		switch_mac_mode = <0xf>; /* mac mode for uniphy instance0*/
		switch_mac_mode1 = <0x14>; /* mac mode for uniphy instance1*/
		switch_mac_mode2 = <0xff>; /* mac mode for uniphy instance2*/
		qcom,port_phyinfo {
			port@0 {
				port_id = <4>;
				phy_address = <4>;
			};
			port@1 {
				phy-i2c-mode;
				phy_i2c_address = <0x1e>;
				port_id = <0x05>;
				port_mac_sel = "GMAC_PORT";
				phy_address = <0x1e>;
			};
		};
	};

	nss-macsec0 {
		compatible = "qcom,nss-macsec";
		phy_addr = <0x18>;
		phy_access_mode = <0>;
		mdiobus = <&mdio>;
	};

	leds: leds {
		compatible = "gpio-leds";
		pinctrl-0 = <&leds_pins>;
		pinctrl-names = "default";
	};

	gpio_keys {
		compatible = "gpio-keys";
		pinctrl-0 = <&button_pins>;
		pinctrl-names = "default";

		reset {
			label = "reset";
			linux,code = <KEY_RESTART>;
			gpios = <&tlmm 53 GPIO_ACTIVE_LOW>;
			linux,input-type = <1>;
			debounce-interval = <60>;
		};
	};

	i2c_2: i2c@78b9000 {
		compatible = "qcom,i2c-qup-v2.2.1";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x78b9000 0x600>;
		interrupts = <GIC_SPI 299 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&gcc GCC_BLSP1_AHB_CLK>,
			 <&gcc GCC_BLSP1_QUP5_I2C_APPS_CLK>;
		clock-names = "iface", "core";
		clock-frequency  = <400000>;
		dmas = <&blsp_dma 21>, <&blsp_dma 20>;
		dma-names = "rx", "tx";
		pinctrl-0 = <&i2c_2_pins>;
		pinctrl-names = "default";
		status = "ok";
	};
};

&qpic_bam {
	status = "ok";
};

&qpic_nand {
	status = "ok";

	nand@0 {
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;

		nand-ecc-strength = <4>;
		nand-ecc-step-size = <512>;
		nand-bus-width = <8>;
	};
};

&nss_crypto {
	status = "ok";
};
