<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="239" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="114" />
   <name preferredWidth="242" />
   <export preferredWidth="157" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library,Library/University Program/Audio &amp; Video/Video,Library/Processors and Peripherals/Peripherals,Library/University Program/Clock,Project,Library/DSP,Library/Processors and Peripherals,Library/University Program/Audio &amp; Video,Library/Interface Protocols,Library/University Program" />
 <window width="1938" height="1060" x="-9" y="-9" />
 <hdlexample language="VERILOG" />
</preferences>
