INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joshy/OneDrive/Desktop/Y2_SEM1/EE2026/lab/FDP/FDP.srcs/sources_1/imports/Desktop/Oled_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/Joshy/OneDrive/Desktop/Y2_SEM1/EE2026/lab/FDP/FDP.srcs/sources_1/imports/Desktop/Oled_Display.v:105]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/Joshy/OneDrive/Desktop/Y2_SEM1/EE2026/lab/FDP/FDP.srcs/sources_1/imports/Desktop/Oled_Display.v:107]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/Joshy/OneDrive/Desktop/Y2_SEM1/EE2026/lab/FDP/FDP.srcs/sources_1/imports/Desktop/Oled_Display.v:109]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/Joshy/OneDrive/Desktop/Y2_SEM1/EE2026/lab/FDP/FDP.srcs/sources_1/imports/Desktop/Oled_Display.v:110]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/Joshy/OneDrive/Desktop/Y2_SEM1/EE2026/lab/FDP/FDP.srcs/sources_1/imports/Desktop/Oled_Display.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joshy/OneDrive/Desktop/Y2_SEM1/EE2026/lab/FDP/FDP.srcs/sources_1/new/Task_P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Task_P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joshy/OneDrive/Desktop/Y2_SEM1/EE2026/lab/FDP/FDP.srcs/sim_1/new/Task_P_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Task_P_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joshy/OneDrive/Desktop/Y2_SEM1/EE2026/lab/FDP/FDP.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
