#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jun 27 10:00:19 2020
# Process ID: 19776
# Current directory: C:/Users/Administrator/Desktop/K7325/DEMO/k704_iic_eeprom/k704_iic_eeprom.runs/synth_1
# Command line: vivado.exe -log iic_eeprom.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source iic_eeprom.tcl
# Log file: C:/Users/Administrator/Desktop/K7325/DEMO/k704_iic_eeprom/k704_iic_eeprom.runs/synth_1/iic_eeprom.vds
# Journal file: C:/Users/Administrator/Desktop/K7325/DEMO/k704_iic_eeprom/k704_iic_eeprom.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source iic_eeprom.tcl -notrace
Command: synth_design -top iic_eeprom -part xc7k325tffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23360 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1012.945 ; gain = 234.699
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'iic_eeprom' [C:/Users/Administrator/Desktop/K7325/DEMO/k704_iic_eeprom/k704_iic_eeprom.srcs/sources_1/new/iic_eeprom.v:1]
	Parameter CLK_FRQ bound to: 50000000 - type: integer 
	Parameter CNT_3SEC bound to: 149999999 - type: integer 
	Parameter CNT_1SEC bound to: 49999999 - type: integer 
	Parameter WRITE_CTRL_BYTE bound to: 160 - type: integer 
	Parameter READ_CTRL_BYTE bound to: 161 - type: integer 
	Parameter WRITE_DATA bound to: 5 - type: integer 
	Parameter WRITE_READ_ADDR bound to: 30 - type: integer 
	Parameter STATE_IDLE bound to: 5'b00000 
	Parameter START_WRITE bound to: 5'b00001 
	Parameter SEND_CTRL_BYTE_W bound to: 5'b00010 
	Parameter RECEIVE_ACK_1_W bound to: 5'b00011 
	Parameter SEND_ADDR_BYTE_W bound to: 5'b00100 
	Parameter RECEIVE_ACK_2_W bound to: 5'b00101 
	Parameter SEND_DATA_BYTE_W bound to: 5'b00110 
	Parameter RECEIVE_ACK_3_W bound to: 5'b00111 
	Parameter STOP_WRITE bound to: 5'b01000 
	Parameter START_READ_1 bound to: 5'b01001 
	Parameter SEND_CTRL_BYTE_1_R bound to: 5'b01010 
	Parameter RECEIVE_ACK_1_R bound to: 5'b01011 
	Parameter SEND_ADDR_BYTE_R bound to: 5'b01100 
	Parameter RECEIVE_ACK_2_R bound to: 5'b01101 
	Parameter START_READ_2 bound to: 5'b01110 
	Parameter SEND_CTRL_BYTE_2_R bound to: 5'b01111 
	Parameter RECEIVE_ACK_3_R bound to: 5'b10000 
	Parameter RECEIVE_DATA_R bound to: 5'b10001 
	Parameter STOP_READ bound to: 5'b10010 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/K7325/DEMO/k704_iic_eeprom/k704_iic_eeprom.srcs/sources_1/new/iic_eeprom.v:2]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/K7325/DEMO/k704_iic_eeprom/k704_iic_eeprom.srcs/sources_1/new/iic_eeprom.v:3]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/K7325/DEMO/k704_iic_eeprom/k704_iic_eeprom.srcs/sources_1/new/iic_eeprom.v:13]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/K7325/DEMO/k704_iic_eeprom/k704_iic_eeprom.srcs/sources_1/new/iic_eeprom.v:14]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/K7325/DEMO/k704_iic_eeprom/k704_iic_eeprom.srcs/sources_1/new/iic_eeprom.v:15]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/K7325/DEMO/k704_iic_eeprom/k704_iic_eeprom.srcs/sources_1/new/iic_eeprom.v:16]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/K7325/DEMO/k704_iic_eeprom/k704_iic_eeprom.srcs/sources_1/new/iic_eeprom.v:19]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/K7325/DEMO/k704_iic_eeprom/k704_iic_eeprom.srcs/sources_1/new/iic_eeprom.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/K7325/DEMO/k704_iic_eeprom/k704_iic_eeprom.srcs/sources_1/new/iic_eeprom.v:110]
WARNING: [Synth 8-5788] Register SDAR_reg in module iic_eeprom is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/K7325/DEMO/k704_iic_eeprom/k704_iic_eeprom.srcs/sources_1/new/iic_eeprom.v:64]
INFO: [Synth 8-6155] done synthesizing module 'iic_eeprom' (1#1) [C:/Users/Administrator/Desktop/K7325/DEMO/k704_iic_eeprom/k704_iic_eeprom.srcs/sources_1/new/iic_eeprom.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1084.953 ; gain = 306.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1084.953 ; gain = 306.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1084.953 ; gain = 306.707
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1084.953 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Administrator/Desktop/K7325/DEMO/k704_iic_eeprom/k704_iic_eeprom.srcs/constrs_1/new/iic_eeprom.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/K7325/DEMO/k704_iic_eeprom/k704_iic_eeprom.srcs/constrs_1/new/iic_eeprom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/K7325/DEMO/k704_iic_eeprom/k704_iic_eeprom.srcs/constrs_1/new/iic_eeprom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/iic_eeprom_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/iic_eeprom_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1185.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1185.758 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1185.758 ; gain = 407.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1185.758 ; gain = 407.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1185.758 ; gain = 407.512
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'iic_eeprom'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg_reg' in module 'iic_eeprom', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              STATE_IDLE |                            00000 |                            00000
             START_WRITE |                            00001 |                            00001
        SEND_CTRL_BYTE_W |                            00010 |                            00010
         RECEIVE_ACK_1_W |                            00011 |                            00011
        SEND_ADDR_BYTE_W |                            00100 |                            00100
         RECEIVE_ACK_2_W |                            00101 |                            00101
        SEND_DATA_BYTE_W |                            00110 |                            00110
         RECEIVE_ACK_3_W |                            00111 |                            00111
              STOP_WRITE |                            01000 |                            01000
            START_READ_1 |                            01001 |                            01001
      SEND_CTRL_BYTE_1_R |                            01010 |                            01010
         RECEIVE_ACK_1_R |                            01011 |                            01011
        SEND_ADDR_BYTE_R |                            01100 |                            01100
         RECEIVE_ACK_2_R |                            01101 |                            01101
            START_READ_2 |                            01110 |                            01110
      SEND_CTRL_BYTE_2_R |                            01111 |                            01111
         RECEIVE_ACK_3_R |                            10000 |                            10000
          RECEIVE_DATA_R |                            10001 |                            10001
               STOP_READ |                            10010 |                            10010
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1185.758 ; gain = 407.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	  20 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module iic_eeprom 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	  20 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'auto_read_write_cnt_reg_reg[28]' (FDC) to 'auto_read_write_cnt_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'auto_read_write_cnt_reg_reg[29]' (FDC) to 'auto_read_write_cnt_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'auto_read_write_cnt_reg_reg[30]' (FDC) to 'auto_read_write_cnt_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\auto_read_write_cnt_reg_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1185.758 ; gain = 407.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------+---------------+----------------+
|Module Name | RTL Object     | Depth x Width | Implemented As | 
+------------+----------------+---------------+----------------+
|iic_eeprom  | write_byte_cnt | 32x1          | LUT            | 
|iic_eeprom  | write_byte_reg | 32x1          | LUT            | 
|iic_eeprom  | SDAEN          | 32x1          | LUT            | 
|iic_eeprom  | write_byte_cnt | 32x1          | LUT            | 
|iic_eeprom  | write_byte_reg | 32x1          | LUT            | 
|iic_eeprom  | SDAEN          | 32x1          | LUT            | 
+------------+----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1185.758 ; gain = 407.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1185.758 ; gain = 407.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1187.578 ; gain = 409.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1193.422 ; gain = 415.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1193.422 ; gain = 415.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1193.422 ; gain = 415.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1193.422 ; gain = 415.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1193.422 ; gain = 415.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1193.422 ; gain = 415.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     3|
|4     |LUT2   |    16|
|5     |LUT3   |    11|
|6     |LUT4   |    13|
|7     |LUT5   |    27|
|8     |LUT6   |   104|
|9     |MUXF7  |     1|
|10    |FDCE   |    57|
|11    |FDPE   |     1|
|12    |FDRE   |     1|
|13    |IBUF   |     2|
|14    |IOBUF  |     1|
|15    |OBUF   |     5|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   250|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1193.422 ; gain = 415.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1193.422 ; gain = 314.371
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1193.422 ; gain = 415.176
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1204.469 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1211.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1211.570 ; gain = 787.875
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1211.570 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/K7325/DEMO/k704_iic_eeprom/k704_iic_eeprom.runs/synth_1/iic_eeprom.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file iic_eeprom_utilization_synth.rpt -pb iic_eeprom_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 27 10:00:56 2020...
