Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (win64) Build 2615518 Fri Aug  9 15:55:25 MDT 2019
| Date         : Thu Nov  7 17:46:50 2019
| Host         : AliJoon running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calculator_fpga_timing_summary_routed.rpt -pb calculator_fpga_timing_summary_routed.pb -rpx calculator_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: CLK_GEN/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.129        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.129        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 CLK_GEN/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 2.247ns (46.083%)  route 2.629ns (53.917%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.145    CLK_GEN/CLK
    SLICE_X65Y28         FDRE                                         r  CLK_GEN/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  CLK_GEN/count2_reg[24]/Q
                         net (fo=2, routed)           0.833     6.435    CLK_GEN/count2[24]
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.559 r  CLK_GEN/count20_carry_i_9/O
                         net (fo=1, routed)           0.923     7.482    CLK_GEN/count20_carry_i_9_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.606 r  CLK_GEN/count20_carry_i_5/O
                         net (fo=6, routed)           0.864     8.469    CLK_GEN/count20_carry_i_5_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.593 r  CLK_GEN/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.593    CLK_GEN/count2_0[4]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.994 r  CLK_GEN/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.994    CLK_GEN/count20_carry_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  CLK_GEN/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.117    CLK_GEN/count20_carry__0_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.231 r  CLK_GEN/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.231    CLK_GEN/count20_carry__1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.345 r  CLK_GEN/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.345    CLK_GEN/count20_carry__2_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.459 r  CLK_GEN/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.459    CLK_GEN/count20_carry__3_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.573 r  CLK_GEN/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.573    CLK_GEN/count20_carry__4_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.687 r  CLK_GEN/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.687    CLK_GEN/count20_carry__5_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.021 r  CLK_GEN/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.021    CLK_GEN/count20_carry__6_n_6
    SLICE_X65Y30         FDRE                                         r  CLK_GEN/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    CLK_GEN/CLK
    SLICE_X65Y30         FDRE                                         r  CLK_GEN/count2_reg[30]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y30         FDRE (Setup_fdre_C_D)        0.062    15.150    CLK_GEN/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  5.129    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 CLK_GEN/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 2.152ns (45.012%)  route 2.629ns (54.988%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.145    CLK_GEN/CLK
    SLICE_X65Y28         FDRE                                         r  CLK_GEN/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  CLK_GEN/count2_reg[24]/Q
                         net (fo=2, routed)           0.833     6.435    CLK_GEN/count2[24]
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.559 r  CLK_GEN/count20_carry_i_9/O
                         net (fo=1, routed)           0.923     7.482    CLK_GEN/count20_carry_i_9_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.606 r  CLK_GEN/count20_carry_i_5/O
                         net (fo=6, routed)           0.864     8.469    CLK_GEN/count20_carry_i_5_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.593 r  CLK_GEN/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.593    CLK_GEN/count2_0[4]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.994 r  CLK_GEN/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.994    CLK_GEN/count20_carry_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  CLK_GEN/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.117    CLK_GEN/count20_carry__0_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.231 r  CLK_GEN/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.231    CLK_GEN/count20_carry__1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.345 r  CLK_GEN/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.345    CLK_GEN/count20_carry__2_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.459 r  CLK_GEN/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.459    CLK_GEN/count20_carry__3_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.573 r  CLK_GEN/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.573    CLK_GEN/count20_carry__4_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.687 r  CLK_GEN/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.687    CLK_GEN/count20_carry__5_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.926 r  CLK_GEN/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     9.926    CLK_GEN/count20_carry__6_n_5
    SLICE_X65Y30         FDRE                                         r  CLK_GEN/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    CLK_GEN/CLK
    SLICE_X65Y30         FDRE                                         r  CLK_GEN/count2_reg[31]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y30         FDRE (Setup_fdre_C_D)        0.062    15.150    CLK_GEN/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 CLK_GEN/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 2.136ns (44.827%)  route 2.629ns (55.173%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.145    CLK_GEN/CLK
    SLICE_X65Y28         FDRE                                         r  CLK_GEN/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  CLK_GEN/count2_reg[24]/Q
                         net (fo=2, routed)           0.833     6.435    CLK_GEN/count2[24]
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.559 r  CLK_GEN/count20_carry_i_9/O
                         net (fo=1, routed)           0.923     7.482    CLK_GEN/count20_carry_i_9_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.606 r  CLK_GEN/count20_carry_i_5/O
                         net (fo=6, routed)           0.864     8.469    CLK_GEN/count20_carry_i_5_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.593 r  CLK_GEN/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.593    CLK_GEN/count2_0[4]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.994 r  CLK_GEN/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.994    CLK_GEN/count20_carry_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  CLK_GEN/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.117    CLK_GEN/count20_carry__0_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.231 r  CLK_GEN/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.231    CLK_GEN/count20_carry__1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.345 r  CLK_GEN/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.345    CLK_GEN/count20_carry__2_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.459 r  CLK_GEN/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.459    CLK_GEN/count20_carry__3_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.573 r  CLK_GEN/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.573    CLK_GEN/count20_carry__4_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.687 r  CLK_GEN/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.687    CLK_GEN/count20_carry__5_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.910 r  CLK_GEN/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.910    CLK_GEN/count20_carry__6_n_7
    SLICE_X65Y30         FDRE                                         r  CLK_GEN/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    CLK_GEN/CLK
    SLICE_X65Y30         FDRE                                         r  CLK_GEN/count2_reg[29]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y30         FDRE (Setup_fdre_C_D)        0.062    15.150    CLK_GEN/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  5.240    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 CLK_GEN/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 2.133ns (44.792%)  route 2.629ns (55.208%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.145    CLK_GEN/CLK
    SLICE_X65Y28         FDRE                                         r  CLK_GEN/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  CLK_GEN/count2_reg[24]/Q
                         net (fo=2, routed)           0.833     6.435    CLK_GEN/count2[24]
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.559 r  CLK_GEN/count20_carry_i_9/O
                         net (fo=1, routed)           0.923     7.482    CLK_GEN/count20_carry_i_9_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.606 r  CLK_GEN/count20_carry_i_5/O
                         net (fo=6, routed)           0.864     8.469    CLK_GEN/count20_carry_i_5_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.593 r  CLK_GEN/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.593    CLK_GEN/count2_0[4]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.994 r  CLK_GEN/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.994    CLK_GEN/count20_carry_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  CLK_GEN/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.117    CLK_GEN/count20_carry__0_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.231 r  CLK_GEN/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.231    CLK_GEN/count20_carry__1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.345 r  CLK_GEN/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.345    CLK_GEN/count20_carry__2_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.459 r  CLK_GEN/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.459    CLK_GEN/count20_carry__3_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.573 r  CLK_GEN/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.573    CLK_GEN/count20_carry__4_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.907 r  CLK_GEN/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.907    CLK_GEN/count20_carry__5_n_6
    SLICE_X65Y29         FDRE                                         r  CLK_GEN/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    CLK_GEN/CLK
    SLICE_X65Y29         FDRE                                         r  CLK_GEN/count2_reg[26]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y29         FDRE (Setup_fdre_C_D)        0.062    15.150    CLK_GEN/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.907    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 CLK_GEN/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 2.112ns (44.548%)  route 2.629ns (55.452%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.145    CLK_GEN/CLK
    SLICE_X65Y28         FDRE                                         r  CLK_GEN/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  CLK_GEN/count2_reg[24]/Q
                         net (fo=2, routed)           0.833     6.435    CLK_GEN/count2[24]
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.559 r  CLK_GEN/count20_carry_i_9/O
                         net (fo=1, routed)           0.923     7.482    CLK_GEN/count20_carry_i_9_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.606 r  CLK_GEN/count20_carry_i_5/O
                         net (fo=6, routed)           0.864     8.469    CLK_GEN/count20_carry_i_5_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.593 r  CLK_GEN/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.593    CLK_GEN/count2_0[4]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.994 r  CLK_GEN/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.994    CLK_GEN/count20_carry_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  CLK_GEN/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.117    CLK_GEN/count20_carry__0_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.231 r  CLK_GEN/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.231    CLK_GEN/count20_carry__1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.345 r  CLK_GEN/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.345    CLK_GEN/count20_carry__2_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.459 r  CLK_GEN/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.459    CLK_GEN/count20_carry__3_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.573 r  CLK_GEN/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.573    CLK_GEN/count20_carry__4_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.886 r  CLK_GEN/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.886    CLK_GEN/count20_carry__5_n_4
    SLICE_X65Y29         FDRE                                         r  CLK_GEN/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    CLK_GEN/CLK
    SLICE_X65Y29         FDRE                                         r  CLK_GEN/count2_reg[28]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y29         FDRE (Setup_fdre_C_D)        0.062    15.150    CLK_GEN/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.886    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 CLK_GEN/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 2.038ns (43.669%)  route 2.629ns (56.331%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.145    CLK_GEN/CLK
    SLICE_X65Y28         FDRE                                         r  CLK_GEN/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  CLK_GEN/count2_reg[24]/Q
                         net (fo=2, routed)           0.833     6.435    CLK_GEN/count2[24]
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.559 r  CLK_GEN/count20_carry_i_9/O
                         net (fo=1, routed)           0.923     7.482    CLK_GEN/count20_carry_i_9_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.606 r  CLK_GEN/count20_carry_i_5/O
                         net (fo=6, routed)           0.864     8.469    CLK_GEN/count20_carry_i_5_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.593 r  CLK_GEN/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.593    CLK_GEN/count2_0[4]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.994 r  CLK_GEN/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.994    CLK_GEN/count20_carry_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  CLK_GEN/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.117    CLK_GEN/count20_carry__0_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.231 r  CLK_GEN/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.231    CLK_GEN/count20_carry__1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.345 r  CLK_GEN/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.345    CLK_GEN/count20_carry__2_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.459 r  CLK_GEN/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.459    CLK_GEN/count20_carry__3_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.573 r  CLK_GEN/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.573    CLK_GEN/count20_carry__4_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.812 r  CLK_GEN/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.812    CLK_GEN/count20_carry__5_n_5
    SLICE_X65Y29         FDRE                                         r  CLK_GEN/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    CLK_GEN/CLK
    SLICE_X65Y29         FDRE                                         r  CLK_GEN/count2_reg[27]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y29         FDRE (Setup_fdre_C_D)        0.062    15.150    CLK_GEN/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  5.338    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 CLK_GEN/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 2.022ns (43.475%)  route 2.629ns (56.525%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.145    CLK_GEN/CLK
    SLICE_X65Y28         FDRE                                         r  CLK_GEN/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  CLK_GEN/count2_reg[24]/Q
                         net (fo=2, routed)           0.833     6.435    CLK_GEN/count2[24]
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.559 r  CLK_GEN/count20_carry_i_9/O
                         net (fo=1, routed)           0.923     7.482    CLK_GEN/count20_carry_i_9_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.606 r  CLK_GEN/count20_carry_i_5/O
                         net (fo=6, routed)           0.864     8.469    CLK_GEN/count20_carry_i_5_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.593 r  CLK_GEN/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.593    CLK_GEN/count2_0[4]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.994 r  CLK_GEN/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.994    CLK_GEN/count20_carry_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  CLK_GEN/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.117    CLK_GEN/count20_carry__0_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.231 r  CLK_GEN/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.231    CLK_GEN/count20_carry__1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.345 r  CLK_GEN/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.345    CLK_GEN/count20_carry__2_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.459 r  CLK_GEN/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.459    CLK_GEN/count20_carry__3_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.573 r  CLK_GEN/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.573    CLK_GEN/count20_carry__4_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.796 r  CLK_GEN/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.796    CLK_GEN/count20_carry__5_n_7
    SLICE_X65Y29         FDRE                                         r  CLK_GEN/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    CLK_GEN/CLK
    SLICE_X65Y29         FDRE                                         r  CLK_GEN/count2_reg[25]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y29         FDRE (Setup_fdre_C_D)        0.062    15.150    CLK_GEN/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.796    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 CLK_GEN/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 2.019ns (43.636%)  route 2.608ns (56.364%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.146    CLK_GEN/CLK
    SLICE_X65Y29         FDRE                                         r  CLK_GEN/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  CLK_GEN/count2_reg[28]/Q
                         net (fo=2, routed)           0.812     6.414    CLK_GEN/count2[28]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.538 r  CLK_GEN/count20_carry_i_9/O
                         net (fo=1, routed)           0.923     7.461    CLK_GEN/count20_carry_i_9_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.585 r  CLK_GEN/count20_carry_i_5/O
                         net (fo=6, routed)           0.864     8.449    CLK_GEN/count20_carry_i_5_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.573 r  CLK_GEN/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.573    CLK_GEN/count2_0[4]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.974 r  CLK_GEN/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.974    CLK_GEN/count20_carry_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  CLK_GEN/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.097    CLK_GEN/count20_carry__0_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.211 r  CLK_GEN/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.211    CLK_GEN/count20_carry__1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  CLK_GEN/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.325    CLK_GEN/count20_carry__2_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.439 r  CLK_GEN/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.439    CLK_GEN/count20_carry__3_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.773 r  CLK_GEN/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.773    CLK_GEN/count20_carry__4_n_6
    SLICE_X65Y28         FDRE                                         r  CLK_GEN/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    CLK_GEN/CLK
    SLICE_X65Y28         FDRE                                         r  CLK_GEN/count2_reg[22]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y28         FDRE (Setup_fdre_C_D)        0.062    15.149    CLK_GEN/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.397ns  (required time - arrival time)
  Source:                 CLK_GEN/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 1.998ns (43.379%)  route 2.608ns (56.621%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.146    CLK_GEN/CLK
    SLICE_X65Y29         FDRE                                         r  CLK_GEN/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  CLK_GEN/count2_reg[28]/Q
                         net (fo=2, routed)           0.812     6.414    CLK_GEN/count2[28]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.538 r  CLK_GEN/count20_carry_i_9/O
                         net (fo=1, routed)           0.923     7.461    CLK_GEN/count20_carry_i_9_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.585 r  CLK_GEN/count20_carry_i_5/O
                         net (fo=6, routed)           0.864     8.449    CLK_GEN/count20_carry_i_5_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.573 r  CLK_GEN/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.573    CLK_GEN/count2_0[4]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.974 r  CLK_GEN/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.974    CLK_GEN/count20_carry_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  CLK_GEN/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.097    CLK_GEN/count20_carry__0_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.211 r  CLK_GEN/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.211    CLK_GEN/count20_carry__1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  CLK_GEN/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.325    CLK_GEN/count20_carry__2_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.439 r  CLK_GEN/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.439    CLK_GEN/count20_carry__3_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.752 r  CLK_GEN/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.752    CLK_GEN/count20_carry__4_n_4
    SLICE_X65Y28         FDRE                                         r  CLK_GEN/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    CLK_GEN/CLK
    SLICE_X65Y28         FDRE                                         r  CLK_GEN/count2_reg[24]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y28         FDRE (Setup_fdre_C_D)        0.062    15.149    CLK_GEN/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                  5.397    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 CLK_GEN/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/count2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.905ns (42.016%)  route 2.629ns (57.984%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.145    CLK_GEN/CLK
    SLICE_X65Y28         FDRE                                         r  CLK_GEN/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  CLK_GEN/count2_reg[24]/Q
                         net (fo=2, routed)           0.833     6.435    CLK_GEN/count2[24]
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.559 r  CLK_GEN/count20_carry_i_9/O
                         net (fo=1, routed)           0.923     7.482    CLK_GEN/count20_carry_i_9_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.606 r  CLK_GEN/count20_carry_i_5/O
                         net (fo=6, routed)           0.864     8.469    CLK_GEN/count20_carry_i_5_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     8.593 r  CLK_GEN/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.593    CLK_GEN/count2_0[4]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.994 r  CLK_GEN/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.994    CLK_GEN/count20_carry_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  CLK_GEN/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.117    CLK_GEN/count20_carry__0_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.231 r  CLK_GEN/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.231    CLK_GEN/count20_carry__1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.345 r  CLK_GEN/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.345    CLK_GEN/count20_carry__2_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.679 r  CLK_GEN/count20_carry__3/O[1]
                         net (fo=1, routed)           0.000     9.679    CLK_GEN/count20_carry__3_n_6
    SLICE_X65Y27         FDRE                                         r  CLK_GEN/count2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.846    CLK_GEN/CLK
    SLICE_X65Y27         FDRE                                         r  CLK_GEN/count2_reg[18]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y27         FDRE (Setup_fdre_C_D)        0.062    15.147    CLK_GEN/count2_reg[18]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  5.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK_GEN/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/count2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.583     1.466    CLK_GEN/CLK
    SLICE_X65Y26         FDRE                                         r  CLK_GEN/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  CLK_GEN/count2_reg[16]/Q
                         net (fo=2, routed)           0.117     1.724    CLK_GEN/count2[16]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  CLK_GEN/count20_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.832    CLK_GEN/count20_carry__2_n_4
    SLICE_X65Y26         FDRE                                         r  CLK_GEN/count2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.978    CLK_GEN/CLK
    SLICE_X65Y26         FDRE                                         r  CLK_GEN/count2_reg[16]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    CLK_GEN/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK_GEN/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.469    CLK_GEN/CLK
    SLICE_X65Y29         FDRE                                         r  CLK_GEN/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  CLK_GEN/count2_reg[28]/Q
                         net (fo=2, routed)           0.117     1.727    CLK_GEN/count2[28]
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  CLK_GEN/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.835    CLK_GEN/count20_carry__5_n_4
    SLICE_X65Y29         FDRE                                         r  CLK_GEN/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    CLK_GEN/CLK
    SLICE_X65Y29         FDRE                                         r  CLK_GEN/count2_reg[28]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.105     1.574    CLK_GEN/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK_GEN/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.465    CLK_GEN/CLK
    SLICE_X65Y25         FDRE                                         r  CLK_GEN/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  CLK_GEN/count2_reg[12]/Q
                         net (fo=2, routed)           0.119     1.725    CLK_GEN/count2[12]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  CLK_GEN/count20_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.833    CLK_GEN/count20_carry__1_n_4
    SLICE_X65Y25         FDRE                                         r  CLK_GEN/count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.850     1.977    CLK_GEN/CLK
    SLICE_X65Y25         FDRE                                         r  CLK_GEN/count2_reg[12]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    CLK_GEN/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK_GEN/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    CLK_GEN/CLK
    SLICE_X65Y28         FDRE                                         r  CLK_GEN/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  CLK_GEN/count2_reg[24]/Q
                         net (fo=2, routed)           0.120     1.729    CLK_GEN/count2[24]
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  CLK_GEN/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.837    CLK_GEN/count20_carry__4_n_4
    SLICE_X65Y28         FDRE                                         r  CLK_GEN/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     1.981    CLK_GEN/CLK
    SLICE_X65Y28         FDRE                                         r  CLK_GEN/count2_reg[24]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    CLK_GEN/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK_GEN/count2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.465    CLK_GEN/CLK
    SLICE_X65Y24         FDRE                                         r  CLK_GEN/count2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  CLK_GEN/count2_reg[8]/Q
                         net (fo=2, routed)           0.120     1.726    CLK_GEN/count2[8]
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.045     1.771 r  CLK_GEN/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.771    CLK_GEN/count2_0[8]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.834 r  CLK_GEN/count20_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.834    CLK_GEN/count20_carry__0_n_4
    SLICE_X65Y24         FDRE                                         r  CLK_GEN/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.850     1.977    CLK_GEN/CLK
    SLICE_X65Y24         FDRE                                         r  CLK_GEN/count2_reg[8]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    CLK_GEN/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK_GEN/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    CLK_GEN/CLK
    SLICE_X65Y27         FDRE                                         r  CLK_GEN/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  CLK_GEN/count2_reg[20]/Q
                         net (fo=2, routed)           0.120     1.729    CLK_GEN/count2[20]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  CLK_GEN/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.837    CLK_GEN/count20_carry__3_n_4
    SLICE_X65Y27         FDRE                                         r  CLK_GEN/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     1.980    CLK_GEN/CLK
    SLICE_X65Y27         FDRE                                         r  CLK_GEN/count2_reg[20]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    CLK_GEN/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK_GEN/count2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.469    CLK_GEN/CLK
    SLICE_X65Y29         FDRE                                         r  CLK_GEN/count2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  CLK_GEN/count2_reg[25]/Q
                         net (fo=2, routed)           0.116     1.726    CLK_GEN/count2[25]
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.841 r  CLK_GEN/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.841    CLK_GEN/count20_carry__5_n_7
    SLICE_X65Y29         FDRE                                         r  CLK_GEN/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    CLK_GEN/CLK
    SLICE_X65Y29         FDRE                                         r  CLK_GEN/count2_reg[25]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.105     1.574    CLK_GEN/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CLK_GEN/count2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    CLK_GEN/CLK
    SLICE_X65Y30         FDRE                                         r  CLK_GEN/count2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  CLK_GEN/count2_reg[29]/Q
                         net (fo=2, routed)           0.117     1.728    CLK_GEN/count2[29]
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.843 r  CLK_GEN/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.843    CLK_GEN/count20_carry__6_n_7
    SLICE_X65Y30         FDRE                                         r  CLK_GEN/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    CLK_GEN/CLK
    SLICE_X65Y30         FDRE                                         r  CLK_GEN/count2_reg[29]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y30         FDRE (Hold_fdre_C_D)         0.105     1.575    CLK_GEN/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CLK_GEN/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/count2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.465    CLK_GEN/CLK
    SLICE_X65Y24         FDRE                                         r  CLK_GEN/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  CLK_GEN/count2_reg[5]/Q
                         net (fo=2, routed)           0.117     1.723    CLK_GEN/count2[5]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  CLK_GEN/count20_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.838    CLK_GEN/count20_carry__0_n_7
    SLICE_X65Y24         FDRE                                         r  CLK_GEN/count2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.850     1.977    CLK_GEN/CLK
    SLICE_X65Y24         FDRE                                         r  CLK_GEN/count2_reg[5]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    CLK_GEN/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CLK_GEN/count2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/count2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    CLK_GEN/CLK
    SLICE_X65Y27         FDRE                                         r  CLK_GEN/count2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  CLK_GEN/count2_reg[17]/Q
                         net (fo=2, routed)           0.117     1.726    CLK_GEN/count2[17]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.841 r  CLK_GEN/count20_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.841    CLK_GEN/count20_carry__3_n_7
    SLICE_X65Y27         FDRE                                         r  CLK_GEN/count2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     1.980    CLK_GEN/CLK
    SLICE_X65Y27         FDRE                                         r  CLK_GEN/count2_reg[17]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    CLK_GEN/count2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   CLK_GEN/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   CLK_GEN/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   CLK_GEN/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   CLK_GEN/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   CLK_GEN/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   CLK_GEN/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   CLK_GEN/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   CLK_GEN/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   CLK_GEN/count2_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   CLK_GEN/clk_5KHz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   CLK_GEN/count2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   CLK_GEN/count2_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   CLK_GEN/count2_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   CLK_GEN/count2_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   CLK_GEN/count2_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   CLK_GEN/count2_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   CLK_GEN/count2_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   CLK_GEN/count2_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   CLK_GEN/count2_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   CLK_GEN/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   CLK_GEN/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   CLK_GEN/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   CLK_GEN/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   CLK_GEN/count2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   CLK_GEN/count2_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   CLK_GEN/count2_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   CLK_GEN/count2_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   CLK_GEN/count2_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   CLK_GEN/count2_reg[17]/C



