##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for HE_TIMER_CLK
		4.3::Critical Path Report for MOTOR_PWM_CLK
		4.4::Critical Path Report for STEERING_PWM_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (HE_TIMER_CLK:R vs. HE_TIMER_CLK:R)
		5.2::Critical Path Report for (STEERING_PWM_CLK:R vs. STEERING_PWM_CLK:R)
		5.3::Critical Path Report for (MOTOR_PWM_CLK:R vs. MOTOR_PWM_CLK:R)
		5.4::Critical Path Report for (VID_COMPARE_CLK(fixed-function):R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: CyBUS_CLK                        | Frequency: 42.49 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                            | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                            | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                     | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                        | N/A                   | Target: 24.00 MHz  | 
Clock: HE_TIMER_CLK                     | Frequency: 29.85 MHz  | Target: 12.00 MHz  | 
Clock: MOTOR_PWM_CLK                    | Frequency: 43.74 MHz  | Target: 1.00 MHz   | 
Clock: STEERING_PWM_CLK                 | Frequency: 44.08 MHz  | Target: 3.00 MHz   | 
Clock: VID_COMPARE_CLK                  | N/A                   | Target: 0.01 MHz   | 
Clock: VID_COMPARE_CLK(fixed-function)  | N/A                   | Target: 0.01 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                     Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                        CyBUS_CLK         41666.7          18134       N/A              N/A         N/A              N/A         N/A              N/A         
HE_TIMER_CLK                     HE_TIMER_CLK      83333.3          49838       N/A              N/A         N/A              N/A         N/A              N/A         
MOTOR_PWM_CLK                    MOTOR_PWM_CLK     1e+006           977136      N/A              N/A         N/A              N/A         N/A              N/A         
STEERING_PWM_CLK                 STEERING_PWM_CLK  333333           310649      N/A              N/A         N/A              N/A         N/A              N/A         
VID_COMPARE_CLK(fixed-function)  CyBUS_CLK         41666.7          23985       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                    Clock to Out  Clock Name:Phase                   
---------------------------  ------------  ---------------------------------  
COMPARATOR_OUT(0)_PAD        34476         VID_COMPARE_CLK(fixed-function):R  
PWM_OUT_PIN(0)_PAD           24602         MOTOR_PWM_CLK:R                    
STEERING_PWM_OUT_PIN(0)_PAD  24457         STEERING_PWM_CLK:R                 


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 42.49 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COM_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \LINE_COUNTER:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 18134p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12013
-------------------------------------   ----- 
End-of-path arrival time (ps)           12013
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COM_SYNC_OUT_PIN(0)/in_clock                                iocell2             0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
COM_SYNC_OUT_PIN(0)/fb                                iocell2         1694   1694  18134  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/main_0         macrocell13     4660   6354  18134  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/q              macrocell13     3350   9704  18134  RISE       1
\LINE_COUNTER:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell7   2309  12013  18134  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC8:counterdp:u0\/clock            datapathcell7       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for HE_TIMER_CLK
******************************************
Clock: HE_TIMER_CLK
Frequency: 29.85 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 49838p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -5090
------------------------------------------------------   ----- 
End-of-path required time (ps)                           78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28406
-------------------------------------   ----- 
End-of-path arrival time (ps)           28406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell3   3936  12076  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell3   9710  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell4      0  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell4   3310  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell5      0  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell5   3310  28406  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell6      0  28406  49838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell6       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for MOTOR_PWM_CLK
*******************************************
Clock: MOTOR_PWM_CLK
Frequency: 43.74 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 977136p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -5090
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17774
-------------------------------------   ----- 
End-of-path arrival time (ps)           17774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8   2320   2320  977136  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0   2320  977136  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2960   5280  977136  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2784   8064  977136  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   9710  17774  977136  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  17774  977136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell9       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for STEERING_PWM_CLK
**********************************************
Clock: STEERING_PWM_CLK
Frequency: 44.08 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 310649p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -5090
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17594
-------------------------------------   ----- 
End-of-path arrival time (ps)           17594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  310649  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  310649  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  310649  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   2604   7884  310649  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  17594  310649  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  17594  310649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell11      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (HE_TIMER_CLK:R vs. HE_TIMER_CLK:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 49838p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -5090
------------------------------------------------------   ----- 
End-of-path required time (ps)                           78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28406
-------------------------------------   ----- 
End-of-path arrival time (ps)           28406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell3   3936  12076  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell3   9710  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell4      0  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell4   3310  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell5      0  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell5   3310  28406  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell6      0  28406  49838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell6       0      0  RISE       1


5.2::Critical Path Report for (STEERING_PWM_CLK:R vs. STEERING_PWM_CLK:R)
*************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 310649p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -5090
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17594
-------------------------------------   ----- 
End-of-path arrival time (ps)           17594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  310649  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  310649  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  310649  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   2604   7884  310649  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  17594  310649  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  17594  310649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell11      0      0  RISE       1


5.3::Critical Path Report for (MOTOR_PWM_CLK:R vs. MOTOR_PWM_CLK:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 977136p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -5090
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17774
-------------------------------------   ----- 
End-of-path arrival time (ps)           17774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8   2320   2320  977136  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0   2320  977136  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2960   5280  977136  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2784   8064  977136  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   9710  17774  977136  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  17774  977136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell9       0      0  RISE       1


5.4::Critical Path Report for (VID_COMPARE_CLK(fixed-function):R vs. CyBUS_CLK:R)
*********************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_COMPARE:ctComp\/out
Path End       : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 23985p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (VID_COMPARE_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14172
-------------------------------------   ----- 
End-of-path arrival time (ps)           14172
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/aclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\VID_COMPARE:ctComp\/clock                                    comparatorcell      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\VID_COMPARE:ctComp\/out                             comparatorcell   1000   1000  23985  RISE       1
\BLACK_LINE_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell6       6573   7573  23985  RISE       1
\BLACK_LINE_TIMER:TimerUDB:capt_fifo_load\/q         macrocell6       3350  10923  23985  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/main_2  macrocell9       3249  14172  23985  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/clock_0        macrocell9          0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COM_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \LINE_COUNTER:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 18134p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12013
-------------------------------------   ----- 
End-of-path arrival time (ps)           12013
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COM_SYNC_OUT_PIN(0)/in_clock                                iocell2             0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
COM_SYNC_OUT_PIN(0)/fb                                iocell2         1694   1694  18134  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/main_0         macrocell13     4660   6354  18134  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/q              macrocell13     3350   9704  18134  RISE       1
\LINE_COUNTER:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell7   2309  12013  18134  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC8:counterdp:u0\/clock            datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COM_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \LINE_COUNTER:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 18134p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12013
-------------------------------------   ----- 
End-of-path arrival time (ps)           12013
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COM_SYNC_OUT_PIN(0)/in_clock                                iocell2             0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
COM_SYNC_OUT_PIN(0)/fb                                iocell2         1694   1694  18134  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/main_0         macrocell13     4660   6354  18134  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/q              macrocell13     3350   9704  18134  RISE       1
\LINE_COUNTER:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell7   2309  12013  18134  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC8:counterdp:u0\/clock            datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 18498p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18079
-------------------------------------   ----- 
End-of-path arrival time (ps)           18079
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  18498  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  18498  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  18498  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3089   8369  18498  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  18079  18498  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  18079  18498  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 21778p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8369
-------------------------------------   ---- 
End-of-path arrival time (ps)           8369
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  18498  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  18498  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  18498  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3089   8369  21778  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 21928p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8218
-------------------------------------   ---- 
End-of-path arrival time (ps)           8218
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  18498  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  18498  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  18498  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell2   2938   8218  21928  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_COMPARE:ctComp\/out
Path End       : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 23985p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (VID_COMPARE_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14172
-------------------------------------   ----- 
End-of-path arrival time (ps)           14172
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/aclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\VID_COMPARE:ctComp\/clock                                    comparatorcell      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\VID_COMPARE:ctComp\/out                             comparatorcell   1000   1000  23985  RISE       1
\BLACK_LINE_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell6       6573   7573  23985  RISE       1
\BLACK_LINE_TIMER:TimerUDB:capt_fifo_load\/q         macrocell6       3350  10923  23985  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/main_2  macrocell9       3249  14172  23985  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/clock_0        macrocell9          0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_COMPARE:ctComp\/out
Path End       : \BLACK_LINE_TIMER:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \BLACK_LINE_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 23987p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (VID_COMPARE_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14170
-------------------------------------   ----- 
End-of-path arrival time (ps)           14170
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/aclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\VID_COMPARE:ctComp\/clock                                    comparatorcell      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\VID_COMPARE:ctComp\/out                           comparatorcell   1000   1000  23985  RISE       1
\BLACK_LINE_TIMER:TimerUDB:capt_fifo_load\/main_0  macrocell6       6573   7573  23985  RISE       1
\BLACK_LINE_TIMER:TimerUDB:capt_fifo_load\/q       macrocell6       3350  10923  23985  RISE       1
\BLACK_LINE_TIMER:TimerUDB:capt_int_temp\/main_2   macrocell7       3246  14170  23987  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:capt_int_temp\/clock_0           macrocell7          0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_COMPARE:ctComp\/out
Path End       : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 23987p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (VID_COMPARE_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14170
-------------------------------------   ----- 
End-of-path arrival time (ps)           14170
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/aclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\VID_COMPARE:ctComp\/clock                                    comparatorcell      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\VID_COMPARE:ctComp\/out                             comparatorcell   1000   1000  23985  RISE       1
\BLACK_LINE_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell6       6573   7573  23985  RISE       1
\BLACK_LINE_TIMER:TimerUDB:capt_fifo_load\/q         macrocell6       3350  10923  23985  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/main_2  macrocell10      3246  14170  23987  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/clock_0        macrocell10         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLACK_LINE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 24431p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5716
-------------------------------------   ---- 
End-of-path arrival time (ps)           5716
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLACK_LINE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  21305  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell2   3136   5716  24431  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLACK_LINE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 24585p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5562
-------------------------------------   ---- 
End-of-path arrival time (ps)           5562
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLACK_LINE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  21305  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell1   2982   5562  24585  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_COMPARE:ctComp\/out
Path End       : \BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25554p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (VID_COMPARE_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                             -1930
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14183
-------------------------------------   ----- 
End-of-path arrival time (ps)           14183
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/aclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\VID_COMPARE:ctComp\/clock                                    comparatorcell      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\VID_COMPARE:ctComp\/out                             comparatorcell   1000   1000  23985  RISE       1
\BLACK_LINE_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell6       6573   7573  23985  RISE       1
\BLACK_LINE_TIMER:TimerUDB:capt_fifo_load\/q         macrocell6       3350  10923  23985  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell2    3259  14183  25554  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_COMPARE:ctComp\/out
Path End       : \BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 25555p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (VID_COMPARE_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                             -1930
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14182
-------------------------------------   ----- 
End-of-path arrival time (ps)           14182
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/aclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\VID_COMPARE:ctComp\/clock                                    comparatorcell      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\VID_COMPARE:ctComp\/out                             comparatorcell   1000   1000  23985  RISE       1
\BLACK_LINE_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell6       6573   7573  23985  RISE       1
\BLACK_LINE_TIMER:TimerUDB:capt_fifo_load\/q         macrocell6       3350  10923  23985  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell1    3259  14182  25555  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \BLACK_LINE_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \BLACK_LINE_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26036p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14061
-------------------------------------   ----- 
End-of-path arrival time (ps)           14061
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  18498  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  18498  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  18498  RISE       1
\BLACK_LINE_TIMER:TimerUDB:status_tc\/main_1         macrocell11     3105   8385  26036  RISE       1
\BLACK_LINE_TIMER:TimerUDB:status_tc\/q              macrocell11     3350  11735  26036  RISE       1
\BLACK_LINE_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2326  14061  26036  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:rstSts:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LINE_COUNTER:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 27086p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13011
-------------------------------------   ----- 
End-of-path arrival time (ps)           13011
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC8:counterdp:u0\/clock            datapathcell7       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LINE_COUNTER:CounterUDB:sC8:counterdp:u0\/ce1_comb       datapathcell7   5030   5030  27086  RISE       1
\LINE_COUNTER:CounterUDB:status_0\/main_0                 macrocell16     2319   7349  27086  RISE       1
\LINE_COUNTER:CounterUDB:status_0\/q                      macrocell16     3350  10699  27086  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell3    2312  13011  27086  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LINE_COUNTER:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 27092p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13005
-------------------------------------   ----- 
End-of-path arrival time (ps)           13005
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC8:counterdp:u0\/clock            datapathcell7       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LINE_COUNTER:CounterUDB:sC8:counterdp:u0\/ce0_comb       datapathcell7   5060   5060  27092  RISE       1
\LINE_COUNTER:CounterUDB:status_2\/main_0                 macrocell17     2292   7352  27092  RISE       1
\LINE_COUNTER:CounterUDB:status_2\/q                      macrocell17     3350  10702  27092  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell3    2303  13005  27092  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_COMPARE:ctComp\/out
Path End       : \BLACK_LINE_TIMER:TimerUDB:capture_last\/main_0
Capture Clock  : \BLACK_LINE_TIMER:TimerUDB:capture_last\/clock_0
Path slack     : 30583p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (VID_COMPARE_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7573
-------------------------------------   ---- 
End-of-path arrival time (ps)           7573
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/aclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\VID_COMPARE:ctComp\/clock                                    comparatorcell      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\VID_COMPARE:ctComp\/out                         comparatorcell   1000   1000  23985  RISE       1
\BLACK_LINE_TIMER:TimerUDB:capture_last\/main_0  macrocell8       6573   7573  30583  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:capture_last\/clock_0            macrocell8          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LINE_COUNTER:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \LINE_COUNTER:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \LINE_COUNTER:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 30805p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7352
-------------------------------------   ---- 
End-of-path arrival time (ps)           7352
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC8:counterdp:u0\/clock            datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LINE_COUNTER:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell7   5060   5060  27092  RISE       1
\LINE_COUNTER:CounterUDB:overflow_reg_i\/main_0      macrocell15     2292   7352  30805  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:overflow_reg_i\/clock_0            macrocell15         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LINE_COUNTER:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : Net_3206/main_0
Capture Clock  : Net_3206/clock_0
Path slack     : 30808p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7349
-------------------------------------   ---- 
End-of-path arrival time (ps)           7349
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC8:counterdp:u0\/clock            datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LINE_COUNTER:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell7   5030   5030  27086  RISE       1
Net_3206/main_0                                      macrocell2      2319   7349  30808  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3206/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COM_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:count_stored_i\/main_0
Capture Clock  : \LINE_COUNTER:CounterUDB:count_stored_i\/clock_0
Path slack     : 31803p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6354
-------------------------------------   ---- 
End-of-path arrival time (ps)           6354
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COM_SYNC_OUT_PIN(0)/in_clock                                iocell2             0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
COM_SYNC_OUT_PIN(0)/fb                           iocell2       1694   1694  18134  RISE       1
\LINE_COUNTER:CounterUDB:count_stored_i\/main_0  macrocell14   4660   6354  31803  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:count_stored_i\/clock_0            macrocell14         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LINE_COUNTER:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 32107p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7990
-------------------------------------   ---- 
End-of-path arrival time (ps)           7990
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC8:counterdp:u0\/clock            datapathcell7       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LINE_COUNTER:CounterUDB:sC8:counterdp:u0\/z0_comb        datapathcell7   3850   3850  32107  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell3    4140   7990  32107  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLACK_LINE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 32752p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5404
-------------------------------------   ---- 
End-of-path arrival time (ps)           5404
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\BLACK_LINE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   2580   2580  32752  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/main_1             macrocell9     2824   5404  32752  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/clock_0        macrocell9          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLACK_LINE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \BLACK_LINE_TIMER:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \BLACK_LINE_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32776p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5380
-------------------------------------   ---- 
End-of-path arrival time (ps)           5380
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\BLACK_LINE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   2580   2580  32752  RISE       1
\BLACK_LINE_TIMER:TimerUDB:capt_int_temp\/main_1                macrocell7     2800   5380  32776  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:capt_int_temp\/clock_0           macrocell7          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLACK_LINE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 32776p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5380
-------------------------------------   ---- 
End-of-path arrival time (ps)           5380
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\BLACK_LINE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   2580   2580  32752  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/main_1             macrocell10    2800   5380  32776  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/clock_0        macrocell10         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLACK_LINE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 32786p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\BLACK_LINE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   2580   2580  32786  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/main_0             macrocell9     2791   5371  32786  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/clock_0        macrocell9          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLACK_LINE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \BLACK_LINE_TIMER:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \BLACK_LINE_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32787p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5369
-------------------------------------   ---- 
End-of-path arrival time (ps)           5369
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\BLACK_LINE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   2580   2580  32786  RISE       1
\BLACK_LINE_TIMER:TimerUDB:capt_int_temp\/main_0                macrocell7     2789   5369  32787  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:capt_int_temp\/clock_0           macrocell7          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLACK_LINE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 32787p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5369
-------------------------------------   ---- 
End-of-path arrival time (ps)           5369
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\BLACK_LINE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   2580   2580  32786  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/main_0             macrocell10    2789   5369  32787  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/clock_0        macrocell10         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/q
Path End       : \BLACK_LINE_TIMER:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \BLACK_LINE_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34287p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/clock_0        macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/q    macrocell9    1250   1250  34287  RISE       1
\BLACK_LINE_TIMER:TimerUDB:capt_int_temp\/main_4  macrocell7    2620   3870  34287  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:capt_int_temp\/clock_0           macrocell7          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/q
Path End       : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34287p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/clock_0        macrocell9          0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/q       macrocell9    1250   1250  34287  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/main_4  macrocell10   2620   3870  34287  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/clock_0        macrocell10         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/q
Path End       : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34292p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/clock_0        macrocell9          0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/q       macrocell9    1250   1250  34287  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/main_4  macrocell9    2615   3865  34292  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/clock_0        macrocell9          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/q
Path End       : \BLACK_LINE_TIMER:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \BLACK_LINE_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/clock_0        macrocell10         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/q    macrocell10   1250   1250  34308  RISE       1
\BLACK_LINE_TIMER:TimerUDB:capt_int_temp\/main_3  macrocell7    2599   3849  34308  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:capt_int_temp\/clock_0           macrocell7          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/q
Path End       : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/clock_0        macrocell10         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/q       macrocell10   1250   1250  34308  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/main_3  macrocell10   2599   3849  34308  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/clock_0        macrocell10         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/q
Path End       : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34310p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/clock_0        macrocell10         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_1\/q       macrocell10   1250   1250  34308  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/main_3  macrocell9    2597   3847  34310  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:int_capt_count_0\/clock_0        macrocell9          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLACK_LINE_TIMER:TimerUDB:capt_int_temp\/q
Path End       : \BLACK_LINE_TIMER:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \BLACK_LINE_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 36526p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:capt_int_temp\/clock_0           macrocell7          0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\BLACK_LINE_TIMER:TimerUDB:capt_int_temp\/q         macrocell7     1250   1250  36526  RISE       1
\BLACK_LINE_TIMER:TimerUDB:rstSts:stsreg\/status_1  statusicell1   2321   3571  36526  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLACK_LINE_TIMER:TimerUDB:rstSts:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 49838p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -5090
------------------------------------------------------   ----- 
End-of-path required time (ps)                           78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28406
-------------------------------------   ----- 
End-of-path arrival time (ps)           28406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell3   3936  12076  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell3   9710  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell4      0  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell4   3310  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell5      0  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell5   3310  28406  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell6      0  28406  49838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell6       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 53148p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -5090
------------------------------------------------------   ----- 
End-of-path required time (ps)                           78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25096
-------------------------------------   ----- 
End-of-path arrival time (ps)           25096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell3   3936  12076  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell3   9710  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell4      0  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell4   3310  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell5      0  25096  53148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell5       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 56458p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -5090
------------------------------------------------------   ----- 
End-of-path required time (ps)                           78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21786
-------------------------------------   ----- 
End-of-path arrival time (ps)           21786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell3   3936  12076  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell3   9710  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell4      0  21786  56458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell4       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 59734p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12079
-------------------------------------   ----- 
End-of-path arrival time (ps)           12079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell4   3939  12079  59734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell4       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 59738p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12076
-------------------------------------   ----- 
End-of-path arrival time (ps)           12076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell3   3936  12076  59738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 60794p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11019
-------------------------------------   ----- 
End-of-path arrival time (ps)           11019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell5   2879  11019  60794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell5       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 60797p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11016
-------------------------------------   ----- 
End-of-path arrival time (ps)           11016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell6   2876  11016  60797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell6       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 64695p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7118
-------------------------------------   ---- 
End-of-path arrival time (ps)           7118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  56782  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell5   4538   7118  64695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell5       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \HE_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 65067p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -1570
------------------------------------------------------   ----- 
End-of-path required time (ps)                           81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16697
-------------------------------------   ----- 
End-of-path arrival time (ps)           16697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0       datapathcell3   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell4      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0       datapathcell4   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell5      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0       datapathcell5   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell6      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell6   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:status_tc\/main_1         macrocell12     2892  11032  65067  RISE       1
\HE_TIMER:TimerUDB:status_tc\/q              macrocell12     3350  14382  65067  RISE       1
\HE_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2314  16697  65067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:rstSts:stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 65102p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6711
-------------------------------------   ---- 
End-of-path arrival time (ps)           6711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  56782  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell6   4131   6711  65102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell6       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 66682p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  56782  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell3   2551   5131  66682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 66685p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  56782  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell4   2549   5129  66685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell4       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 310649p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -5090
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17594
-------------------------------------   ----- 
End-of-path arrival time (ps)           17594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  310649  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  310649  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  310649  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   2604   7884  310649  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  17594  310649  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  17594  310649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 313929p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                     -11520
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7885
-------------------------------------   ---- 
End-of-path arrival time (ps)           7885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  310649  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  310649  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  310649  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell11   2605   7885  313929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 313929p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                     -11520
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7884
-------------------------------------   ---- 
End-of-path arrival time (ps)           7884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  310649  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  310649  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  310649  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   2604   7884  313929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:runmode_enable\/q
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 317748p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                     -11520
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:runmode_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:runmode_enable\/q         macrocell19      1250   1250  314468  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell10   2816   4066  317748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:runmode_enable\/q
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317753p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                     -11520
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:runmode_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:runmode_enable\/q         macrocell19      1250   1250  314468  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell11   2811   4061  317753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_3712/main_1
Capture Clock  : Net_3712/clock_0
Path slack     : 320340p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9483
-------------------------------------   ---- 
End-of-path arrival time (ps)           9483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   4140   4140  320340  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   4140  320340  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   3040   7180  320340  RISE       1
Net_3712/main_1                               macrocell3       2303   9483  320340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3712/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_3712/main_0
Capture Clock  : Net_3712/clock_0
Path slack     : 324931p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4893
-------------------------------------   ---- 
End-of-path arrival time (ps)           4893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:genblk1:ctrlreg\/clock                controlcell5        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   2580   2580  324931  RISE       1
Net_3712/main_0                                  macrocell3     2313   4893  324931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3712/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \STEERING_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \STEERING_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 324931p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4893
-------------------------------------   ---- 
End-of-path arrival time (ps)           4893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:genblk1:ctrlreg\/clock                controlcell5        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   2580   2580  324931  RISE       1
\STEERING_PWM:PWMUDB:runmode_enable\/main_0      macrocell19    2313   4893  324931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:runmode_enable\/clock_0               macrocell19         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 977136p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -5090
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17774
-------------------------------------   ----- 
End-of-path arrival time (ps)           17774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8   2320   2320  977136  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0   2320  977136  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2960   5280  977136  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2784   8064  977136  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   9710  17774  977136  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  17774  977136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell9       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 980416p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8064
-------------------------------------   ---- 
End-of-path arrival time (ps)           8064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8   2320   2320  977136  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0   2320  977136  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2960   5280  977136  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2784   8064  980416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 980435p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8045
-------------------------------------   ---- 
End-of-path arrival time (ps)           8045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8   2320   2320  977136  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0   2320  977136  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2960   5280  977136  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell9   2765   8045  980435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell9       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:runmode_enable\/q
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 984428p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:runmode_enable\/q         macrocell18     1250   1250  981148  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell8   2802   4052  984428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:runmode_enable\/q
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984457p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:runmode_enable\/q         macrocell18     1250   1250  981148  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell9   2773   4023  984457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell9       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1611/main_1
Capture Clock  : Net_1611/clock_0
Path slack     : 987008p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9482
-------------------------------------   ---- 
End-of-path arrival time (ps)           9482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   4140   4140  987008  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   4140  987008  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   3040   7180  987008  RISE       1
Net_1611/main_1                            macrocell1      2302   9482  987008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1611/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_1611/main_0
Capture Clock  : Net_1611/clock_0
Path slack     : 991584p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   2580   2580  991584  RISE       1
Net_1611/main_0                               macrocell1     2326   4906  991584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1611/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \MOTOR_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \MOTOR_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 991584p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   2580   2580  991584  RISE       1
\MOTOR_PWM:PWMUDB:runmode_enable\/main_0      macrocell18    2326   4906  991584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell18         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

