\hypertarget{struct_l_p_c___m_c_p_w_m___t}{}\section{Referencia de la Estructura L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}
\label{struct_l_p_c___m_c_p_w_m___t}\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}


Motor Control P\+WM register block structure.  




{\ttfamily \#include $<$mcpwm\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___m_c_p_w_m___t_a2a40f71c79507ea86bc99aaf2e876d4b}{C\+ON}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___m_c_p_w_m___t_a3058aa6ddb76ec0be552cc55e06c72b0}{C\+O\+N\+\_\+\+S\+ET}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___m_c_p_w_m___t_af2eb3afd682d54a15636b6749c65cb57}{C\+O\+N\+\_\+\+C\+LR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___m_c_p_w_m___t_ae24a85711d08bacdf4d2e074b719022d}{C\+A\+P\+C\+ON}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___m_c_p_w_m___t_a29fe8cc389580c5ee466e528145e8772}{C\+A\+P\+C\+O\+N\+\_\+\+S\+ET}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___m_c_p_w_m___t_a127d7958c6b4c24b136aed46e6c6b718}{C\+A\+P\+C\+O\+N\+\_\+\+C\+LR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___m_c_p_w_m___t_ab62d46ad00d1b422321e6d9e247ad797}{TC} \mbox{[}3\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___m_c_p_w_m___t_abca2b4a04a9dcee64432a8ecfeff6798}{L\+IM} \mbox{[}3\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___m_c_p_w_m___t_a0b2328ce6f9595dfade639d1b4206835}{M\+AT} \mbox{[}3\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___m_c_p_w_m___t_af7f329e520f47f433f4d2621e968b2ae}{DT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___m_c_p_w_m___t_abea07361ea938debec4d4350d3386796}{C\+CP}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___m_c_p_w_m___t_ad2d6414d27cf1486d46ce182e665486b}{C\+AP} \mbox{[}3\mbox{]}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___m_c_p_w_m___t_a0d56d547a72165926c5db3ea2ae78ff5}{I\+N\+T\+EN}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___m_c_p_w_m___t_a14848d89e6799c2def720358c0b240b8}{I\+N\+T\+E\+N\+\_\+\+S\+ET}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___m_c_p_w_m___t_af708d451028ba3c25e0f8252f6a3724f}{I\+N\+T\+E\+N\+\_\+\+C\+LR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___m_c_p_w_m___t_a6784dbad894db197b690d5819cb51fb6}{C\+N\+T\+C\+ON}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___m_c_p_w_m___t_a2ae78a6251b05aac82a50e2ab397779b}{C\+N\+T\+C\+O\+N\+\_\+\+S\+ET}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___m_c_p_w_m___t_a2fae334c43937b3105b3aead47f8d95f}{C\+N\+T\+C\+O\+N\+\_\+\+C\+LR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___m_c_p_w_m___t_a18f737678d307d81d978bb15d13600f8}{I\+N\+TF}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___m_c_p_w_m___t_abdcdeb268573598c709e0c4fcfa95719}{I\+N\+T\+F\+\_\+\+S\+ET}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___m_c_p_w_m___t_a14cf2abcb9f72e3a14c52975cc24775a}{I\+N\+T\+F\+\_\+\+C\+LR}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___m_c_p_w_m___t_a756a46e93aff5bdb3f1222e491f111f6}{C\+A\+P\+\_\+\+C\+LR}
\end{DoxyCompactItemize}


\subsection{Descripción detallada}
Motor Control P\+WM register block structure. 

Definición en la línea 47 del archivo mcpwm\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Documentación de los campos}
\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!C\+AP@{C\+AP}}
\index{C\+AP@{C\+AP}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+AP}{CAP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t C\+AP\mbox{[}3\mbox{]}}\hypertarget{struct_l_p_c___m_c_p_w_m___t_ad2d6414d27cf1486d46ce182e665486b}{}\label{struct_l_p_c___m_c_p_w_m___t_ad2d6414d27cf1486d46ce182e665486b}
Capture register 

Definición en la línea 59 del archivo mcpwm\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!C\+A\+P\+\_\+\+C\+LR@{C\+A\+P\+\_\+\+C\+LR}}
\index{C\+A\+P\+\_\+\+C\+LR@{C\+A\+P\+\_\+\+C\+LR}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+A\+P\+\_\+\+C\+LR}{CAP_CLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t C\+A\+P\+\_\+\+C\+LR}\hypertarget{struct_l_p_c___m_c_p_w_m___t_a756a46e93aff5bdb3f1222e491f111f6}{}\label{struct_l_p_c___m_c_p_w_m___t_a756a46e93aff5bdb3f1222e491f111f6}
Capture clear address 

Definición en la línea 69 del archivo mcpwm\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!C\+A\+P\+C\+ON@{C\+A\+P\+C\+ON}}
\index{C\+A\+P\+C\+ON@{C\+A\+P\+C\+ON}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+A\+P\+C\+ON}{CAPCON}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t C\+A\+P\+C\+ON}\hypertarget{struct_l_p_c___m_c_p_w_m___t_ae24a85711d08bacdf4d2e074b719022d}{}\label{struct_l_p_c___m_c_p_w_m___t_ae24a85711d08bacdf4d2e074b719022d}
Capture Control read address 

Definición en la línea 51 del archivo mcpwm\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!C\+A\+P\+C\+O\+N\+\_\+\+C\+LR@{C\+A\+P\+C\+O\+N\+\_\+\+C\+LR}}
\index{C\+A\+P\+C\+O\+N\+\_\+\+C\+LR@{C\+A\+P\+C\+O\+N\+\_\+\+C\+LR}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+A\+P\+C\+O\+N\+\_\+\+C\+LR}{CAPCON_CLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t C\+A\+P\+C\+O\+N\+\_\+\+C\+LR}\hypertarget{struct_l_p_c___m_c_p_w_m___t_a127d7958c6b4c24b136aed46e6c6b718}{}\label{struct_l_p_c___m_c_p_w_m___t_a127d7958c6b4c24b136aed46e6c6b718}
Event Control clear address 

Definición en la línea 53 del archivo mcpwm\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!C\+A\+P\+C\+O\+N\+\_\+\+S\+ET@{C\+A\+P\+C\+O\+N\+\_\+\+S\+ET}}
\index{C\+A\+P\+C\+O\+N\+\_\+\+S\+ET@{C\+A\+P\+C\+O\+N\+\_\+\+S\+ET}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+A\+P\+C\+O\+N\+\_\+\+S\+ET}{CAPCON_SET}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t C\+A\+P\+C\+O\+N\+\_\+\+S\+ET}\hypertarget{struct_l_p_c___m_c_p_w_m___t_a29fe8cc389580c5ee466e528145e8772}{}\label{struct_l_p_c___m_c_p_w_m___t_a29fe8cc389580c5ee466e528145e8772}
Capture Control set address 

Definición en la línea 52 del archivo mcpwm\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!C\+CP@{C\+CP}}
\index{C\+CP@{C\+CP}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+CP}{CCP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+CP}\hypertarget{struct_l_p_c___m_c_p_w_m___t_abea07361ea938debec4d4350d3386796}{}\label{struct_l_p_c___m_c_p_w_m___t_abea07361ea938debec4d4350d3386796}
Communication Pattern register 

Definición en la línea 58 del archivo mcpwm\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!C\+N\+T\+C\+ON@{C\+N\+T\+C\+ON}}
\index{C\+N\+T\+C\+ON@{C\+N\+T\+C\+ON}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+N\+T\+C\+ON}{CNTCON}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t C\+N\+T\+C\+ON}\hypertarget{struct_l_p_c___m_c_p_w_m___t_a6784dbad894db197b690d5819cb51fb6}{}\label{struct_l_p_c___m_c_p_w_m___t_a6784dbad894db197b690d5819cb51fb6}
Count Control read address 

Definición en la línea 63 del archivo mcpwm\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!C\+N\+T\+C\+O\+N\+\_\+\+C\+LR@{C\+N\+T\+C\+O\+N\+\_\+\+C\+LR}}
\index{C\+N\+T\+C\+O\+N\+\_\+\+C\+LR@{C\+N\+T\+C\+O\+N\+\_\+\+C\+LR}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+N\+T\+C\+O\+N\+\_\+\+C\+LR}{CNTCON_CLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t C\+N\+T\+C\+O\+N\+\_\+\+C\+LR}\hypertarget{struct_l_p_c___m_c_p_w_m___t_a2fae334c43937b3105b3aead47f8d95f}{}\label{struct_l_p_c___m_c_p_w_m___t_a2fae334c43937b3105b3aead47f8d95f}
Count Control clear address 

Definición en la línea 65 del archivo mcpwm\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!C\+N\+T\+C\+O\+N\+\_\+\+S\+ET@{C\+N\+T\+C\+O\+N\+\_\+\+S\+ET}}
\index{C\+N\+T\+C\+O\+N\+\_\+\+S\+ET@{C\+N\+T\+C\+O\+N\+\_\+\+S\+ET}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+N\+T\+C\+O\+N\+\_\+\+S\+ET}{CNTCON_SET}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t C\+N\+T\+C\+O\+N\+\_\+\+S\+ET}\hypertarget{struct_l_p_c___m_c_p_w_m___t_a2ae78a6251b05aac82a50e2ab397779b}{}\label{struct_l_p_c___m_c_p_w_m___t_a2ae78a6251b05aac82a50e2ab397779b}
Count Control set address 

Definición en la línea 64 del archivo mcpwm\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!C\+ON@{C\+ON}}
\index{C\+ON@{C\+ON}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+ON}{CON}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t C\+ON}\hypertarget{struct_l_p_c___m_c_p_w_m___t_a2a40f71c79507ea86bc99aaf2e876d4b}{}\label{struct_l_p_c___m_c_p_w_m___t_a2a40f71c79507ea86bc99aaf2e876d4b}
$<$ M\+C\+P\+WM Structure P\+WM Control read address 

Definición en la línea 48 del archivo mcpwm\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!C\+O\+N\+\_\+\+C\+LR@{C\+O\+N\+\_\+\+C\+LR}}
\index{C\+O\+N\+\_\+\+C\+LR@{C\+O\+N\+\_\+\+C\+LR}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+O\+N\+\_\+\+C\+LR}{CON_CLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t C\+O\+N\+\_\+\+C\+LR}\hypertarget{struct_l_p_c___m_c_p_w_m___t_af2eb3afd682d54a15636b6749c65cb57}{}\label{struct_l_p_c___m_c_p_w_m___t_af2eb3afd682d54a15636b6749c65cb57}
P\+WM Control clear address 

Definición en la línea 50 del archivo mcpwm\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!C\+O\+N\+\_\+\+S\+ET@{C\+O\+N\+\_\+\+S\+ET}}
\index{C\+O\+N\+\_\+\+S\+ET@{C\+O\+N\+\_\+\+S\+ET}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+O\+N\+\_\+\+S\+ET}{CON_SET}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t C\+O\+N\+\_\+\+S\+ET}\hypertarget{struct_l_p_c___m_c_p_w_m___t_a3058aa6ddb76ec0be552cc55e06c72b0}{}\label{struct_l_p_c___m_c_p_w_m___t_a3058aa6ddb76ec0be552cc55e06c72b0}
P\+WM Control set address 

Definición en la línea 49 del archivo mcpwm\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!DT@{DT}}
\index{DT@{DT}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{DT}{DT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t DT}\hypertarget{struct_l_p_c___m_c_p_w_m___t_af7f329e520f47f433f4d2621e968b2ae}{}\label{struct_l_p_c___m_c_p_w_m___t_af7f329e520f47f433f4d2621e968b2ae}
Dead time register 

Definición en la línea 57 del archivo mcpwm\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!I\+N\+T\+EN@{I\+N\+T\+EN}}
\index{I\+N\+T\+EN@{I\+N\+T\+EN}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+N\+T\+EN}{INTEN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t I\+N\+T\+EN}\hypertarget{struct_l_p_c___m_c_p_w_m___t_a0d56d547a72165926c5db3ea2ae78ff5}{}\label{struct_l_p_c___m_c_p_w_m___t_a0d56d547a72165926c5db3ea2ae78ff5}
Interrupt Enable read address 

Definición en la línea 60 del archivo mcpwm\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!I\+N\+T\+E\+N\+\_\+\+C\+LR@{I\+N\+T\+E\+N\+\_\+\+C\+LR}}
\index{I\+N\+T\+E\+N\+\_\+\+C\+LR@{I\+N\+T\+E\+N\+\_\+\+C\+LR}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+N\+T\+E\+N\+\_\+\+C\+LR}{INTEN_CLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t I\+N\+T\+E\+N\+\_\+\+C\+LR}\hypertarget{struct_l_p_c___m_c_p_w_m___t_af708d451028ba3c25e0f8252f6a3724f}{}\label{struct_l_p_c___m_c_p_w_m___t_af708d451028ba3c25e0f8252f6a3724f}
Interrupt Enable clear address 

Definición en la línea 62 del archivo mcpwm\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!I\+N\+T\+E\+N\+\_\+\+S\+ET@{I\+N\+T\+E\+N\+\_\+\+S\+ET}}
\index{I\+N\+T\+E\+N\+\_\+\+S\+ET@{I\+N\+T\+E\+N\+\_\+\+S\+ET}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+N\+T\+E\+N\+\_\+\+S\+ET}{INTEN_SET}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t I\+N\+T\+E\+N\+\_\+\+S\+ET}\hypertarget{struct_l_p_c___m_c_p_w_m___t_a14848d89e6799c2def720358c0b240b8}{}\label{struct_l_p_c___m_c_p_w_m___t_a14848d89e6799c2def720358c0b240b8}
Interrupt Enable set address 

Definición en la línea 61 del archivo mcpwm\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!I\+N\+TF@{I\+N\+TF}}
\index{I\+N\+TF@{I\+N\+TF}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+N\+TF}{INTF}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t I\+N\+TF}\hypertarget{struct_l_p_c___m_c_p_w_m___t_a18f737678d307d81d978bb15d13600f8}{}\label{struct_l_p_c___m_c_p_w_m___t_a18f737678d307d81d978bb15d13600f8}
Interrupt flags read address 

Definición en la línea 66 del archivo mcpwm\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!I\+N\+T\+F\+\_\+\+C\+LR@{I\+N\+T\+F\+\_\+\+C\+LR}}
\index{I\+N\+T\+F\+\_\+\+C\+LR@{I\+N\+T\+F\+\_\+\+C\+LR}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+N\+T\+F\+\_\+\+C\+LR}{INTF_CLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t I\+N\+T\+F\+\_\+\+C\+LR}\hypertarget{struct_l_p_c___m_c_p_w_m___t_a14cf2abcb9f72e3a14c52975cc24775a}{}\label{struct_l_p_c___m_c_p_w_m___t_a14cf2abcb9f72e3a14c52975cc24775a}
Interrupt flags clear address 

Definición en la línea 68 del archivo mcpwm\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!I\+N\+T\+F\+\_\+\+S\+ET@{I\+N\+T\+F\+\_\+\+S\+ET}}
\index{I\+N\+T\+F\+\_\+\+S\+ET@{I\+N\+T\+F\+\_\+\+S\+ET}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+N\+T\+F\+\_\+\+S\+ET}{INTF_SET}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t I\+N\+T\+F\+\_\+\+S\+ET}\hypertarget{struct_l_p_c___m_c_p_w_m___t_abdcdeb268573598c709e0c4fcfa95719}{}\label{struct_l_p_c___m_c_p_w_m___t_abdcdeb268573598c709e0c4fcfa95719}
Interrupt flags set address 

Definición en la línea 67 del archivo mcpwm\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!L\+IM@{L\+IM}}
\index{L\+IM@{L\+IM}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{L\+IM}{LIM}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+IM\mbox{[}3\mbox{]}}\hypertarget{struct_l_p_c___m_c_p_w_m___t_abca2b4a04a9dcee64432a8ecfeff6798}{}\label{struct_l_p_c___m_c_p_w_m___t_abca2b4a04a9dcee64432a8ecfeff6798}
Limit register 

Definición en la línea 55 del archivo mcpwm\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!M\+AT@{M\+AT}}
\index{M\+AT@{M\+AT}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{M\+AT}{MAT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t M\+AT\mbox{[}3\mbox{]}}\hypertarget{struct_l_p_c___m_c_p_w_m___t_a0b2328ce6f9595dfade639d1b4206835}{}\label{struct_l_p_c___m_c_p_w_m___t_a0b2328ce6f9595dfade639d1b4206835}
Match register 

Definición en la línea 56 del archivo mcpwm\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}!TC@{TC}}
\index{TC@{TC}!L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T@{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T}}
\subsubsection[{\texorpdfstring{TC}{TC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t TC\mbox{[}3\mbox{]}}\hypertarget{struct_l_p_c___m_c_p_w_m___t_ab62d46ad00d1b422321e6d9e247ad797}{}\label{struct_l_p_c___m_c_p_w_m___t_ab62d46ad00d1b422321e6d9e247ad797}
Timer Counter register 

Definición en la línea 54 del archivo mcpwm\+\_\+18xx\+\_\+43xx.\+h.



La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{mcpwm__18xx__43xx_8h}{mcpwm\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
