0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard V2/Motherboard.srcs/sim_1/new/motherboard_tb.v,1534124382,verilog,,,,motherboard_tb,,,,,,,,
C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard V2/Motherboard.srcs/sources_1/imports/Motherboard Internship/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/imports/new/ExtToIntSync.v,1532305659,verilog,,C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard V2/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/GlueLogic.v,,ExtToIntSync,,,,,,,,
C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard V2/Motherboard.srcs/sources_1/imports/Motherboard Internship/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/QuadratureDecoder.v,1532305659,verilog,,C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard V2/Motherboard.srcs/sim_1/new/motherboard_tb.v,,QuadratureDecoder;QuadratureTop,,,,,,,,
C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard V2/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/GlueLogic.v,1529874567,verilog,,C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard V2/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v,,AND;COUNTER;DECODER;DFLIPFLOP;DLATCH;ENCODER;MUX;NAND;NOR;NOT;OR;RSLATCH;Syncronizer;TRIBUFFER;TRIDLATCH;XNOR;XOR,,,,,,,,
C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard V2/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v,1529874567,verilog,,C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard V2/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Memory.v,,ADDER;ALU;DIV;IMMEDIATE_TO_ALU_CONVERTER;MIPS;MULT;PROCESSOR_DECODER;REGFILE;SHIFT_LEFT;SHIFT_RIGHT;VALUE_EXTEND,,,,,,,,
C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard V2/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Memory.v,1533417971,verilog,,C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard V2/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Motherboard.v,,BISHIFTREGISTER;FIFO;RAM;REGISTER;ROM;SHIFTREGISTER;STACK,,,,,,,,
C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard V2/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Motherboard.v,1534123896,verilog,,C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard V2/Motherboard.srcs/sources_1/new/PWMDriver.v,,CLOCK_GENERATOR;Motherboard,,,,,,,,
C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard V2/Motherboard.srcs/sources_1/new/PWMDriver.v,1534103612,verilog,,C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard V2/Motherboard.srcs/sources_1/imports/Motherboard Internship/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/QuadratureDecoder.v,,PWMDriver;VARIABLE_CLOCK_GENERATOR,,,,,,,,
C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard_PWM/Motherboard_PWM.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
