
---------- Begin Simulation Statistics ----------
final_tick                               129063118000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 220573                       # Simulator instruction rate (inst/s)
host_mem_usage                                 690856                       # Number of bytes of host memory used
host_op_rate                                   220582                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   453.37                       # Real time elapsed on the host
host_tick_rate                              284677764                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100004337                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.129063                       # Number of seconds simulated
sim_ticks                                129063118000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.494406                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  597052                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               600086                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               923                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            600264                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                210                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             428                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              218                       # Number of indirect misses.
system.cpu.branchPred.lookups                  602710                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     762                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          163                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100004337                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.581262                       # CPI: cycles per instruction
system.cpu.discardedOps                          2883                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49412260                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36900755                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094350                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       143234238                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.387407                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        258126236                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50007633     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900693     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095902     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100004337                       # Class of committed instruction
system.cpu.tickCycles                       114891998                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    68                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       727679                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1472014                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           32                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       743613                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          271                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1488007                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            272                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 129063118000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                414                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       727551                       # Transaction distribution
system.membus.trans_dist::CleanEvict              128                       # Transaction distribution
system.membus.trans_dist::ReadExReq            743921                       # Transaction distribution
system.membus.trans_dist::ReadExResp           743921                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           414                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2216349                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2216349                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    188401408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               188401408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744335                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744335    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              744335                       # Request fanout histogram
system.membus.respLayer1.occupancy         6925236500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7515664000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 129063118000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               474                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1470976                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          103                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             484                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           743921                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          743921                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           374                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          100                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2231551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2232402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        61056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    190393088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              190454144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          727951                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93126528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1472346                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000208                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014462                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1472041     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    304      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1472346                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2231059500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1860053997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            935000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 129063118000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   39                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   18                       # number of demand (read+write) hits
system.l2.demand_hits::total                       57                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  39                       # number of overall hits
system.l2.overall_hits::.cpu.data                  18                       # number of overall hits
system.l2.overall_hits::total                      57                       # number of overall hits
system.l2.demand_misses::.cpu.inst                335                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             744003                       # number of demand (read+write) misses
system.l2.demand_misses::total                 744338                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               335                       # number of overall misses
system.l2.overall_misses::.cpu.data            744003                       # number of overall misses
system.l2.overall_misses::total                744338                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     27844000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  69959311500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      69987155500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     27844000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  69959311500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     69987155500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              374                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           744021                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               744395                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             374                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          744021                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              744395                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.895722                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999976                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999923                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.895722                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999976                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999923                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83116.417910                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94030.953504                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94026.041261                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83116.417910                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94030.953504                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94026.041261                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              727551                       # number of writebacks
system.l2.writebacks::total                    727551                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        744000                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            744335                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       744000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           744335                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24494000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  62519098000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  62543592000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24494000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  62519098000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  62543592000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.895722                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999972                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999919                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.895722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999972                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999919                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73116.417910                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84031.045699                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84026.133394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73116.417910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84031.045699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84026.133394                       # average overall mshr miss latency
system.l2.replacements                         727951                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       743425                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           743425                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       743425                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       743425                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           92                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               92                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           92                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           92                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          743921                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              743921                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  69952197000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   69952197000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        743921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            743921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94031.754716                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94031.754716                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       743921                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         743921                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  62512987000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  62512987000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84031.754716                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84031.754716                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             39                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 39                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     27844000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27844000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          374                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            374                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.895722                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.895722                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83116.417910                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83116.417910                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24494000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24494000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.895722                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.895722                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73116.417910                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73116.417910                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            18                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                18                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           82                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              82                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7114500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7114500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.820000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.820000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86762.195122                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86762.195122                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           79                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           79                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6111000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6111000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.790000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.790000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77354.430380                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77354.430380                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 129063118000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16220.333407                       # Cycle average of tags in use
system.l2.tags.total_refs                     1487972                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    744335                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999062                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         6.354052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16213.979354                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990011                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          518                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5184                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10625                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12648135                       # Number of tag accesses
system.l2.tags.data_accesses                 12648135                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 129063118000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95232000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95274880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     93126528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        93126528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          744000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              744335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       727551                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             727551                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            332241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         737871527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             738203768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       332241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           332241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      721558021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            721558021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      721558021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           332241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        737871527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1459761789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1455102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1488000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000356014500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        80853                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        80853                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2928884                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1375888                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      744335                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     727551                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488670                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1455102                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             92960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            92962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             90906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             90898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             90950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             91010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            90937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            90886                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  32071860250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7443350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             59984422750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21543.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40293.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1322455                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1293127                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488670                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1455102                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  744274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  744274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  79780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  80229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  80996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  80987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  80853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  80853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  80853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  80853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  80926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  81209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  81136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  80853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  80853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  80853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  80853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  80853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  80853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  80853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       328171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    574.088606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   380.837879                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   420.372043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5598      1.71%      1.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       131942     40.21%     41.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11450      3.49%     45.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8313      2.53%     47.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9282      2.83%     50.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8554      2.61%     53.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8019      2.44%     55.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8387      2.56%     58.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       136626     41.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       328171                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        80853                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.412032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.998950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    110.006844                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        80851    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         80853                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        80853                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.996673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.995920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.162009                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              351      0.43%      0.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            80212     99.21%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              147      0.18%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              143      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         80853                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95274880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                93125440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95274880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93126528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       738.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       721.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    738.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    721.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  129063050000                       # Total gap between requests
system.mem_ctrls.avgGap                      87685.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95232000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     93125440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 332240.539857405238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 737871527.325103044510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 721549590.952854514122                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          670                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1488000                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1455102                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19841500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  59964581250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2975267907000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29614.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40298.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2044714.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1171195620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            622497645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5313916440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3796813980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10187658000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30134406600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      24183895200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        75410383485                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        584.290730                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  61481569000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4309500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  63272049000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1171959600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            622911300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5315187360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3798729720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10187658000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30245604480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      24090254880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        75432305340                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        584.460584                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  61246527500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4309500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  63507090500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    129063118000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 129063118000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      4174250                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4174250                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4174250                       # number of overall hits
system.cpu.icache.overall_hits::total         4174250                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          374                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            374                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          374                       # number of overall misses
system.cpu.icache.overall_misses::total           374                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     29237500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29237500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     29237500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29237500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4174624                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4174624                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4174624                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4174624                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000090                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000090                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000090                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000090                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78175.133690                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78175.133690                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78175.133690                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78175.133690                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          103                       # number of writebacks
system.cpu.icache.writebacks::total               103                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          374                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          374                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          374                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          374                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     28863500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28863500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     28863500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28863500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000090                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000090                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000090                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000090                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77175.133690                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77175.133690                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77175.133690                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77175.133690                       # average overall mshr miss latency
system.cpu.icache.replacements                    103                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4174250                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4174250                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          374                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           374                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     29237500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29237500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4174624                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4174624                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000090                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000090                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78175.133690                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78175.133690                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          374                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          374                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     28863500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28863500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77175.133690                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77175.133690                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 129063118000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           270.958729                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4174624                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               374                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11162.096257                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   270.958729                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.529216                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.529216                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          271                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.529297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8349622                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8349622                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 129063118000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 129063118000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 129063118000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     47318764                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47318764                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47318802                       # number of overall hits
system.cpu.dcache.overall_hits::total        47318802                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1487921                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1487921                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1487935                       # number of overall misses
system.cpu.dcache.overall_misses::total       1487935                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 140430641500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 140430641500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 140430641500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 140430641500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806685                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806685                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806737                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806737                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030486                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030486                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030486                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030486                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 94380.441905                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94380.441905                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 94379.553878                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94379.553878                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       743425                       # number of writebacks
system.cpu.dcache.writebacks::total            743425                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       743909                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       743909                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       743909                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       743909                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       744012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       744012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       744021                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       744021                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  71074747500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  71074747500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  71075552000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  71075552000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015244                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015244                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015244                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015244                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 95529.033806                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 95529.033806                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 95528.959532                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95528.959532                       # average overall mshr miss latency
system.cpu.dcache.replacements                 743509                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35710796                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35710796                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           96                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            96                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7232500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7232500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35710892                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35710892                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75338.541667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75338.541667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           91                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           91                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6668000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6668000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73274.725275                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73274.725275                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11607968                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11607968                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1487825                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1487825                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 140423409000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 140423409000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095793                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095793                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.113611                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.113611                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 94381.670559                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94381.670559                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       743904                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       743904                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       743921                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       743921                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  71068079500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  71068079500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.056806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.056806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 95531.756060                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95531.756060                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           38                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            38                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.269231                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.269231                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       804500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       804500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.173077                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.173077                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 89388.888889                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89388.888889                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 129063118000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.721051                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48062851                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            744021                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.598783                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.721051                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999455                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999455                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          453                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          98357551                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         98357551                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 129063118000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 129063118000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
