

================================================================
== Vivado HLS Report for 'aes_process_2'
================================================================
* Date:           Sun Dec 12 23:30:50 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10336|  10882|  10336|  10882|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_aes_mix_columns841_fu_254    |aes_mix_columns841    |  497|  497|  497|  497|   none  |
        |grp_aes_shift_rows_fu_265        |aes_shift_rows        |   31|   70|   31|   70|   none  |
        |grp_aes_substitute_bytes_fu_272  |aes_substitute_bytes  |  185|  185|  185|  185|   none  |
        |grp_aes_get_round_key5_fu_282    |aes_get_round_key5    |   41|   41|   41|   41|   none  |
        |grp_aes_add_round_key_fu_292     |aes_add_round_key     |   41|   41|   41|   41|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+------+-------+-----------+-----------+-----------+------+----------+
        |             |    Latency   | Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max  |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+------+-------+-----------+-----------+-----------+------+----------+
        |- Loop 1     |    40|     40|         10|          -|          -|     4|    no    |
        | + Loop 1.1  |     8|      8|          2|          -|          -|     4|    no    |
        |- Loop 2     |  9906|  10413| 762 ~ 801 |          -|          -|    13|    no    |
        |- Loop 3     |    40|     40|         10|          -|          -|     4|    no    |
        | + Loop 3.1  |     8|      8|          2|          -|          -|     4|    no    |
        +-------------+------+-------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 16 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 8 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 21 
23 --> 22 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%multiplication_V_off = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %multiplication_V_offset)" [AES-XTS/main.cpp:225]   --->   Operation 24 'read' 'multiplication_V_off' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mix_column_constant_s = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %mix_column_constant_matrices_V_offset)" [AES-XTS/main.cpp:225]   --->   Operation 25 'read' 'mix_column_constant_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%s_boxes_V_offset_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %s_boxes_V_offset)" [AES-XTS/main.cpp:225]   --->   Operation 26 'read' 's_boxes_V_offset_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sequence_out_V_offse = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %sequence_out_V_offset)" [AES-XTS/main.cpp:225]   --->   Operation 27 'read' 'sequence_out_V_offse' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %sequence_out_V_offse, i4 0)" [AES-XTS/main.cpp:225]   --->   Operation 28 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln180_cast = zext i10 %tmp to i11" [AES-XTS/main.cpp:225]   --->   Operation 29 'zext' 'zext_ln180_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %multiplication_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str6, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %mix_column_constant_matrices_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %s_boxes_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str8, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.32ns)   --->   "%state_matrix_V = alloca [16 x i16], align 2" [AES-XTS/main.cpp:10]   --->   Operation 33 'alloca' 'state_matrix_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 34 [1/1] (2.32ns)   --->   "%round_key_V = alloca [16 x i16], align 2" [AES-XTS/main.cpp:13]   --->   Operation 34 'alloca' 'round_key_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "br label %.loopexit5" [AES-XTS/main.cpp:221]   --->   Operation 35 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%i_op_assign_2 = phi i3 [ 0, %0 ], [ %i_4, %.loopexit5.loopexit ]"   --->   Operation 36 'phi' 'i_op_assign_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.13ns)   --->   "%icmp_ln221 = icmp eq i3 %i_op_assign_2, -4" [AES-XTS/main.cpp:221]   --->   Operation 37 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.65ns)   --->   "%i_4 = add i3 %i_op_assign_2, 1" [AES-XTS/main.cpp:221]   --->   Operation 39 'add' 'i_4' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln221, label %aes_sequence_to_matrix.2.exit, label %.preheader.preheader.i" [AES-XTS/main.cpp:221]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_op_assign_2, i2 0)" [AES-XTS/main.cpp:225]   --->   Operation 41 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln223_3 = zext i5 %tmp_s to i6" [AES-XTS/main.cpp:223]   --->   Operation 42 'zext' 'zext_ln223_3' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i3 %i_op_assign_2 to i4" [AES-XTS/main.cpp:223]   --->   Operation 43 'zext' 'zext_ln223' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.76ns)   --->   "br label %.preheader.i" [AES-XTS/main.cpp:223]   --->   Operation 44 'br' <Predicate = (!icmp_ln221)> <Delay = 1.76>
ST_2 : Operation 45 [2/2] (1.81ns)   --->   "call fastcc void @aes_get_round_key5(i5 0, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:14]   --->   Operation 45 'call' <Predicate = (icmp_ln221)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%i_op_assign = phi i3 [ %j, %1 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 46 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.13ns)   --->   "%icmp_ln223 = icmp eq i3 %i_op_assign, -4" [AES-XTS/main.cpp:223]   --->   Operation 47 'icmp' 'icmp_ln223' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 48 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.65ns)   --->   "%j = add i3 %i_op_assign, 1" [AES-XTS/main.cpp:223]   --->   Operation 49 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln223, label %.loopexit5.loopexit, label %1" [AES-XTS/main.cpp:223]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i3 %i_op_assign to i6" [AES-XTS/main.cpp:225]   --->   Operation 51 'zext' 'zext_ln180' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.78ns)   --->   "%add_ln180 = add i6 %zext_ln180, %zext_ln223_3" [AES-XTS/main.cpp:225]   --->   Operation 52 'add' 'add_ln180' <Predicate = (!icmp_ln223)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln1352 = trunc i3 %i_op_assign to i2" [AES-XTS/main.cpp:225]   --->   Operation 53 'trunc' 'trunc_ln1352' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%ret_V = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln1352, i2 0)" [AES-XTS/main.cpp:225]   --->   Operation 54 'bitconcatenate' 'ret_V' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.73ns)   --->   "%ret_V_4 = add i4 %ret_V, %zext_ln223" [AES-XTS/main.cpp:225]   --->   Operation 55 'add' 'ret_V_4' <Predicate = (!icmp_ln223)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %sequence_out_V_offse, i4 %ret_V_4)" [AES-XTS/main.cpp:225]   --->   Operation 56 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln180_8 = zext i10 %tmp_2 to i64" [AES-XTS/main.cpp:225]   --->   Operation 57 'zext' 'zext_ln180_8' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sequence_out_V_addr = getelementptr [1024 x i16]* %text_V, i64 0, i64 %zext_ln180_8" [AES-XTS/main.cpp:225]   --->   Operation 58 'getelementptr' 'sequence_out_V_addr' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (3.25ns)   --->   "%sequence_out_V_load = load i16* %sequence_out_V_addr, align 2" [AES-XTS/main.cpp:225]   --->   Operation 59 'load' 'sequence_out_V_load' <Predicate = (!icmp_ln223)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %.loopexit5"   --->   Operation 60 'br' <Predicate = (icmp_ln223)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln180_14 = zext i6 %add_ln180 to i64" [AES-XTS/main.cpp:225]   --->   Operation 61 'zext' 'zext_ln180_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%state_matrix_V_addr = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_14" [AES-XTS/main.cpp:225]   --->   Operation 62 'getelementptr' 'state_matrix_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/2] (3.25ns)   --->   "%sequence_out_V_load = load i16* %sequence_out_V_addr, align 2" [AES-XTS/main.cpp:225]   --->   Operation 63 'load' 'sequence_out_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 64 [1/1] (2.32ns)   --->   "store i16 %sequence_out_V_load, i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:225]   --->   Operation 64 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br label %.preheader.i" [AES-XTS/main.cpp:223]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 66 [1/2] (0.00ns)   --->   "call fastcc void @aes_get_round_key5(i5 0, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:14]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 1.81>
ST_6 : Operation 67 [2/2] (1.81ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:15]   --->   Operation 67 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 1.76>
ST_7 : Operation 68 [1/2] (0.00ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:15]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 69 [1/1] (1.76ns)   --->   "br label %2" [AES-XTS/main.cpp:17]   --->   Operation 69 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 5> <Delay = 1.81>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%round = phi i4 [ 1, %aes_sequence_to_matrix.2.exit ], [ %add_ln17, %._crit_edge ]" [AES-XTS/main.cpp:17]   --->   Operation 70 'phi' 'round' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %aes_sequence_to_matrix.2.exit ], [ %i, %._crit_edge ]"   --->   Operation 71 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (1.30ns)   --->   "%icmp_ln17 = icmp eq i4 %i_0, -3" [AES-XTS/main.cpp:17]   --->   Operation 72 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 73 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [AES-XTS/main.cpp:17]   --->   Operation 74 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %3, label %._crit_edge" [AES-XTS/main.cpp:17]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [2/2] (1.76ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* nocapture %state_matrix_V, i8* %s_boxes_V, i32 %s_boxes_V_offset_rea, i2 1)" [AES-XTS/main.cpp:19]   --->   Operation 76 'call' <Predicate = (!icmp_ln17)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i4 %round to i5" [AES-XTS/main.cpp:22]   --->   Operation 77 'zext' 'zext_ln22' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 78 [2/2] (1.81ns)   --->   "call fastcc void @aes_get_round_key5(i5 %zext_ln22, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:22]   --->   Operation 78 'call' <Predicate = (!icmp_ln17)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 79 [1/1] (1.73ns)   --->   "%add_ln17 = add i4 %round, 1" [AES-XTS/main.cpp:17]   --->   Operation 79 'add' 'add_ln17' <Predicate = (!icmp_ln17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [2/2] (1.76ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* nocapture %state_matrix_V, i8* %s_boxes_V, i32 %s_boxes_V_offset_rea, i2 1)" [AES-XTS/main.cpp:32]   --->   Operation 80 'call' <Predicate = (icmp_ln17)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 81 [2/2] (1.81ns)   --->   "call fastcc void @aes_get_round_key5(i5 14, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:34]   --->   Operation 81 'call' <Predicate = (icmp_ln17)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 82 [1/2] (0.00ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* nocapture %state_matrix_V, i8* %s_boxes_V, i32 %s_boxes_V_offset_rea, i2 1)" [AES-XTS/main.cpp:19]   --->   Operation 82 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 83 [1/2] (0.00ns)   --->   "call fastcc void @aes_get_round_key5(i5 %zext_ln22, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:22]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 2.72>
ST_10 : Operation 84 [2/2] (2.72ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 1)" [AES-XTS/main.cpp:20]   --->   Operation 84 'call' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 85 [1/2] (0.00ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 1)" [AES-XTS/main.cpp:20]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 86 [2/2] (0.00ns)   --->   "call fastcc void @aes_mix_columns841([16 x i16]* %state_matrix_V, i16* %mix_column_constant_matrices_V, i31 %mix_column_constant_s, i16* %multiplication_V, i31 %multiplication_V_off)" [AES-XTS/main.cpp:225]   --->   Operation 86 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 0.00>
ST_13 : Operation 87 [1/2] (0.00ns)   --->   "call fastcc void @aes_mix_columns841([16 x i16]* %state_matrix_V, i16* %mix_column_constant_matrices_V, i31 %mix_column_constant_s, i16* %multiplication_V, i31 %multiplication_V_off)" [AES-XTS/main.cpp:225]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 11> <Delay = 1.81>
ST_14 : Operation 88 [2/2] (1.81ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:28]   --->   Operation 88 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 89 [1/2] (0.00ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:28]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "br label %2" [AES-XTS/main.cpp:17]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 6> <Delay = 0.00>
ST_16 : Operation 91 [1/2] (0.00ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* nocapture %state_matrix_V, i8* %s_boxes_V, i32 %s_boxes_V_offset_rea, i2 1)" [AES-XTS/main.cpp:32]   --->   Operation 91 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 92 [1/2] (0.00ns)   --->   "call fastcc void @aes_get_round_key5(i5 14, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:34]   --->   Operation 92 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 7> <Delay = 2.72>
ST_17 : Operation 93 [2/2] (2.72ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 1)" [AES-XTS/main.cpp:33]   --->   Operation 93 'call' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 8> <Delay = 0.00>
ST_18 : Operation 94 [1/2] (0.00ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 1)" [AES-XTS/main.cpp:33]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 9> <Delay = 1.81>
ST_19 : Operation 95 [2/2] (1.81ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:35]   --->   Operation 95 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 10> <Delay = 1.76>
ST_20 : Operation 96 [1/2] (0.00ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:35]   --->   Operation 96 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 97 [1/1] (1.76ns)   --->   "br label %.loopexit" [AES-XTS/main.cpp:235->AES-XTS/main.cpp:36]   --->   Operation 97 'br' <Predicate = true> <Delay = 1.76>

State 21 <SV = 11> <Delay = 1.78>
ST_21 : Operation 98 [1/1] (0.00ns)   --->   "%p_04_0_i = phi i5 [ 0, %3 ], [ %i_V, %.loopexit.loopexit ]"   --->   Operation 98 'phi' 'p_04_0_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 99 [1/1] (0.00ns)   --->   "%column_0_i = phi i3 [ 0, %3 ], [ %column, %.loopexit.loopexit ]"   --->   Operation 99 'phi' 'column_0_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 100 [1/1] (1.13ns)   --->   "%icmp_ln235 = icmp eq i3 %column_0_i, -4" [AES-XTS/main.cpp:235->AES-XTS/main.cpp:36]   --->   Operation 100 'icmp' 'icmp_ln235' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 101 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 101 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 102 [1/1] (1.65ns)   --->   "%column = add i3 %column_0_i, 1" [AES-XTS/main.cpp:235->AES-XTS/main.cpp:36]   --->   Operation 102 'add' 'column' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %icmp_ln235, label %aes_matrix_to_sequence.1.exit, label %4" [AES-XTS/main.cpp:235->AES-XTS/main.cpp:36]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 104 [1/1] (1.78ns)   --->   "%i_V = add i5 %p_04_0_i, 4" [AES-XTS/main.cpp:240->AES-XTS/main.cpp:36]   --->   Operation 104 'add' 'i_V' <Predicate = (!icmp_ln235)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i3 %column_0_i to i6" [AES-XTS/main.cpp:237->AES-XTS/main.cpp:36]   --->   Operation 105 'zext' 'zext_ln237' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_21 : Operation 106 [1/1] (1.76ns)   --->   "br label %5" [AES-XTS/main.cpp:237->AES-XTS/main.cpp:36]   --->   Operation 106 'br' <Predicate = (!icmp_ln235)> <Delay = 1.76>
ST_21 : Operation 107 [1/1] (0.00ns)   --->   "ret void" [AES-XTS/main.cpp:37]   --->   Operation 107 'ret' <Predicate = (icmp_ln235)> <Delay = 0.00>

State 22 <SV = 12> <Delay = 4.10>
ST_22 : Operation 108 [1/1] (0.00ns)   --->   "%p_04_1_i = phi i5 [ %p_04_0_i, %4 ], [ %add_ln700, %6 ]" [AES-XTS/main.cpp:240->AES-XTS/main.cpp:36]   --->   Operation 108 'phi' 'p_04_1_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 109 [1/1] (0.00ns)   --->   "%row_0_i = phi i3 [ 0, %4 ], [ %row, %6 ]"   --->   Operation 109 'phi' 'row_0_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 110 [1/1] (1.13ns)   --->   "%icmp_ln237 = icmp eq i3 %row_0_i, -4" [AES-XTS/main.cpp:237->AES-XTS/main.cpp:36]   --->   Operation 110 'icmp' 'icmp_ln237' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 111 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 111 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 112 [1/1] (1.65ns)   --->   "%row = add i3 %row_0_i, 1" [AES-XTS/main.cpp:237->AES-XTS/main.cpp:36]   --->   Operation 112 'add' 'row' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %icmp_ln237, label %.loopexit.loopexit, label %6" [AES-XTS/main.cpp:237->AES-XTS/main.cpp:36]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln180_15 = zext i5 %p_04_1_i to i11" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 114 'zext' 'zext_ln180_15' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_22 : Operation 115 [1/1] (1.73ns)   --->   "%add_ln180_7 = add i11 %zext_ln180_15, %zext_ln180_cast" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 115 'add' 'add_ln180_7' <Predicate = (!icmp_ln237)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %row_0_i, i2 0)" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 116 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_22 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln180_17 = zext i5 %tmp_3 to i6" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 117 'zext' 'zext_ln180_17' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_22 : Operation 118 [1/1] (1.78ns)   --->   "%add_ln180_8 = add i6 %zext_ln237, %zext_ln180_17" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 118 'add' 'add_ln180_8' <Predicate = (!icmp_ln237)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln180_18 = zext i6 %add_ln180_8 to i64" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 119 'zext' 'zext_ln180_18' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_22 : Operation 120 [1/1] (0.00ns)   --->   "%state_matrix_V_addr_6 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_18" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 120 'getelementptr' 'state_matrix_V_addr_6' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_22 : Operation 121 [2/2] (2.32ns)   --->   "%state_matrix_V_load = load i16* %state_matrix_V_addr_6, align 2" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 121 'load' 'state_matrix_V_load' <Predicate = (!icmp_ln237)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_22 : Operation 122 [1/1] (1.78ns)   --->   "%add_ln700 = add i5 %p_04_1_i, 1" [AES-XTS/main.cpp:240->AES-XTS/main.cpp:36]   --->   Operation 122 'add' 'add_ln700' <Predicate = (!icmp_ln237)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 123 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 123 'br' <Predicate = (icmp_ln237)> <Delay = 0.00>

State 23 <SV = 13> <Delay = 5.57>
ST_23 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln180_16 = zext i11 %add_ln180_7 to i64" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 124 'zext' 'zext_ln180_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 125 [1/1] (0.00ns)   --->   "%sequence_out_V_addr_1 = getelementptr [1024 x i16]* %text_V, i64 0, i64 %zext_ln180_16" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 125 'getelementptr' 'sequence_out_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 126 [1/2] (2.32ns)   --->   "%state_matrix_V_load = load i16* %state_matrix_V_addr_6, align 2" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 126 'load' 'state_matrix_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_23 : Operation 127 [1/1] (3.25ns)   --->   "store i16 %state_matrix_V_load, i16* %sequence_out_V_addr_1, align 2" [AES-XTS/main.cpp:239->AES-XTS/main.cpp:36]   --->   Operation 127 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_23 : Operation 128 [1/1] (0.00ns)   --->   "br label %5" [AES-XTS/main.cpp:237->AES-XTS/main.cpp:36]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ text_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sequence_out_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ expanded_key_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ s_boxes_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ s_boxes_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mix_column_constant_matrices_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mix_column_constant_matrices_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ multiplication_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ multiplication_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
multiplication_V_off  (read             ) [ 001111111111111100000000]
mix_column_constant_s (read             ) [ 001111111111111100000000]
s_boxes_V_offset_rea  (read             ) [ 001111111111111110000000]
sequence_out_V_offse  (read             ) [ 001110000000000000000000]
tmp                   (bitconcatenate   ) [ 000000000000000000000000]
zext_ln180_cast       (zext             ) [ 001111111111111111111111]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
state_matrix_V        (alloca           ) [ 001111111111111111111111]
round_key_V           (alloca           ) [ 001111111111111111111000]
br_ln221              (br               ) [ 011110000000000000000000]
i_op_assign_2         (phi              ) [ 001000000000000000000000]
icmp_ln221            (icmp             ) [ 001110000000000000000000]
empty                 (speclooptripcount) [ 000000000000000000000000]
i_4                   (add              ) [ 011110000000000000000000]
br_ln221              (br               ) [ 000000000000000000000000]
tmp_s                 (bitconcatenate   ) [ 000000000000000000000000]
zext_ln223_3          (zext             ) [ 000110000000000000000000]
zext_ln223            (zext             ) [ 000110000000000000000000]
br_ln223              (br               ) [ 001110000000000000000000]
i_op_assign           (phi              ) [ 000100000000000000000000]
icmp_ln223            (icmp             ) [ 001110000000000000000000]
empty_31              (speclooptripcount) [ 000000000000000000000000]
j                     (add              ) [ 001110000000000000000000]
br_ln223              (br               ) [ 000000000000000000000000]
zext_ln180            (zext             ) [ 000000000000000000000000]
add_ln180             (add              ) [ 000010000000000000000000]
trunc_ln1352          (trunc            ) [ 000000000000000000000000]
ret_V                 (bitconcatenate   ) [ 000000000000000000000000]
ret_V_4               (add              ) [ 000000000000000000000000]
tmp_2                 (bitconcatenate   ) [ 000000000000000000000000]
zext_ln180_8          (zext             ) [ 000000000000000000000000]
sequence_out_V_addr   (getelementptr    ) [ 000010000000000000000000]
br_ln0                (br               ) [ 011110000000000000000000]
zext_ln180_14         (zext             ) [ 000000000000000000000000]
state_matrix_V_addr   (getelementptr    ) [ 000000000000000000000000]
sequence_out_V_load   (load             ) [ 000000000000000000000000]
store_ln225           (store            ) [ 000000000000000000000000]
br_ln223              (br               ) [ 001110000000000000000000]
call_ln14             (call             ) [ 000000000000000000000000]
call_ln15             (call             ) [ 000000000000000000000000]
br_ln17               (br               ) [ 000000011111111100000000]
round                 (phi              ) [ 000000001000000000000000]
i_0                   (phi              ) [ 000000001000000000000000]
icmp_ln17             (icmp             ) [ 000000001111111100000000]
empty_32              (speclooptripcount) [ 000000000000000000000000]
i                     (add              ) [ 000000011111111100000000]
br_ln17               (br               ) [ 000000000000000000000000]
zext_ln22             (zext             ) [ 000000000100000000000000]
add_ln17              (add              ) [ 000000011111111100000000]
call_ln19             (call             ) [ 000000000000000000000000]
call_ln22             (call             ) [ 000000000000000000000000]
call_ln20             (call             ) [ 000000000000000000000000]
call_ln225            (call             ) [ 000000000000000000000000]
call_ln28             (call             ) [ 000000000000000000000000]
br_ln17               (br               ) [ 000000011111111100000000]
call_ln32             (call             ) [ 000000000000000000000000]
call_ln34             (call             ) [ 000000000000000000000000]
call_ln33             (call             ) [ 000000000000000000000000]
call_ln35             (call             ) [ 000000000000000000000000]
br_ln235              (br               ) [ 000000000000000000001111]
p_04_0_i              (phi              ) [ 000000000000000000000111]
column_0_i            (phi              ) [ 000000000000000000000100]
icmp_ln235            (icmp             ) [ 000000000000000000000111]
empty_33              (speclooptripcount) [ 000000000000000000000000]
column                (add              ) [ 000000000000000000001111]
br_ln235              (br               ) [ 000000000000000000000000]
i_V                   (add              ) [ 000000000000000000001111]
zext_ln237            (zext             ) [ 000000000000000000000011]
br_ln237              (br               ) [ 000000000000000000000111]
ret_ln37              (ret              ) [ 000000000000000000000000]
p_04_1_i              (phi              ) [ 000000000000000000000010]
row_0_i               (phi              ) [ 000000000000000000000010]
icmp_ln237            (icmp             ) [ 000000000000000000000111]
empty_34              (speclooptripcount) [ 000000000000000000000000]
row                   (add              ) [ 000000000000000000000111]
br_ln237              (br               ) [ 000000000000000000000000]
zext_ln180_15         (zext             ) [ 000000000000000000000000]
add_ln180_7           (add              ) [ 000000000000000000000001]
tmp_3                 (bitconcatenate   ) [ 000000000000000000000000]
zext_ln180_17         (zext             ) [ 000000000000000000000000]
add_ln180_8           (add              ) [ 000000000000000000000000]
zext_ln180_18         (zext             ) [ 000000000000000000000000]
state_matrix_V_addr_6 (getelementptr    ) [ 000000000000000000000001]
add_ln700             (add              ) [ 000000000000000000000111]
br_ln0                (br               ) [ 000000000000000000001111]
zext_ln180_16         (zext             ) [ 000000000000000000000000]
sequence_out_V_addr_1 (getelementptr    ) [ 000000000000000000000000]
state_matrix_V_load   (load             ) [ 000000000000000000000000]
store_ln239           (store            ) [ 000000000000000000000000]
br_ln237              (br               ) [ 000000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="text_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="text_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sequence_out_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sequence_out_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="expanded_key_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expanded_key_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_boxes_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_boxes_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_boxes_V_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_boxes_V_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mix_column_constant_matrices_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mix_column_constant_matrices_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mix_column_constant_matrices_V_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mix_column_constant_matrices_V_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="multiplication_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multiplication_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="multiplication_V_offset">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multiplication_V_offset"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_get_round_key5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_add_round_key"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_substitute_bytes"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_shift_rows"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_mix_columns841"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="state_matrix_V_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_matrix_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="round_key_V_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="round_key_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="multiplication_V_off_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="31" slack="0"/>
<pin id="102" dir="0" index="1" bw="31" slack="0"/>
<pin id="103" dir="1" index="2" bw="31" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="multiplication_V_off/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="mix_column_constant_s_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="31" slack="0"/>
<pin id="108" dir="0" index="1" bw="31" slack="0"/>
<pin id="109" dir="1" index="2" bw="31" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mix_column_constant_s/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="s_boxes_V_offset_rea_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_boxes_V_offset_rea/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sequence_out_V_offse_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="6" slack="0"/>
<pin id="121" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sequence_out_V_offse/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sequence_out_V_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="10" slack="0"/>
<pin id="128" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sequence_out_V_addr/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="0"/>
<pin id="133" dir="0" index="1" bw="16" slack="0"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sequence_out_V_load/3 store_ln239/23 "/>
</bind>
</comp>

<comp id="137" class="1004" name="state_matrix_V_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="6" slack="0"/>
<pin id="141" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_V_addr/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="16" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln225/4 state_matrix_V_load/22 "/>
</bind>
</comp>

<comp id="150" class="1004" name="state_matrix_V_addr_6_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="6" slack="0"/>
<pin id="154" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_V_addr_6/22 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sequence_out_V_addr_1_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="11" slack="0"/>
<pin id="161" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sequence_out_V_addr_1/23 "/>
</bind>
</comp>

<comp id="166" class="1005" name="i_op_assign_2_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="1"/>
<pin id="168" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_op_assign_2_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_2/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="i_op_assign_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="1"/>
<pin id="179" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_op_assign_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/3 "/>
</bind>
</comp>

<comp id="188" class="1005" name="round_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="1"/>
<pin id="190" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="round (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="round_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="4" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="round/8 "/>
</bind>
</comp>

<comp id="199" class="1005" name="i_0_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="1"/>
<pin id="201" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="i_0_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="4" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/8 "/>
</bind>
</comp>

<comp id="210" class="1005" name="p_04_0_i_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="1"/>
<pin id="212" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_04_0_i (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_04_0_i_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="5" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_04_0_i/21 "/>
</bind>
</comp>

<comp id="222" class="1005" name="column_0_i_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="1"/>
<pin id="224" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="column_0_i (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="column_0_i_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="3" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="column_0_i/21 "/>
</bind>
</comp>

<comp id="233" class="1005" name="p_04_1_i_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="235" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_04_1_i (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_04_1_i_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_04_1_i/22 "/>
</bind>
</comp>

<comp id="243" class="1005" name="row_0_i_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="1"/>
<pin id="245" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_0_i (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="row_0_i_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="3" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0_i/22 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_aes_mix_columns841_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="0" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="16" slack="0"/>
<pin id="258" dir="0" index="3" bw="31" slack="9"/>
<pin id="259" dir="0" index="4" bw="16" slack="0"/>
<pin id="260" dir="0" index="5" bw="31" slack="9"/>
<pin id="261" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln225/12 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_aes_shift_rows_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="0" slack="0"/>
<pin id="267" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln20/10 call_ln33/17 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_aes_substitute_bytes_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="8" slack="0"/>
<pin id="276" dir="0" index="3" bw="32" slack="5"/>
<pin id="277" dir="0" index="4" bw="1" slack="0"/>
<pin id="278" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/8 call_ln32/8 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_aes_get_round_key5_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="5" slack="0"/>
<pin id="285" dir="0" index="2" bw="16" slack="0"/>
<pin id="286" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln14/2 call_ln22/8 call_ln34/8 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_aes_add_round_key_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="0" slack="0"/>
<pin id="294" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln15/6 call_ln28/14 call_ln35/19 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="10" slack="0"/>
<pin id="300" dir="0" index="1" bw="6" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln180_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="0"/>
<pin id="308" dir="1" index="1" bw="11" slack="12"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_cast/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_ln221_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="0"/>
<pin id="312" dir="0" index="1" bw="3" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln221/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="i_4_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_s_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="0" index="1" bw="3" slack="0"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln223_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_3/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln223_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="3" slack="0"/>
<pin id="336" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln223_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="0"/>
<pin id="340" dir="0" index="1" bw="3" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln223/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="j_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln180_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="0"/>
<pin id="352" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln180_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="0"/>
<pin id="356" dir="0" index="1" bw="5" slack="1"/>
<pin id="357" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="trunc_ln1352_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="3" slack="0"/>
<pin id="361" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1352/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="ret_V_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="0" index="1" bw="2" slack="0"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="ret_V_4_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="0" index="1" bw="3" slack="1"/>
<pin id="374" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="0"/>
<pin id="378" dir="0" index="1" bw="6" slack="2"/>
<pin id="379" dir="0" index="2" bw="4" slack="0"/>
<pin id="380" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln180_8_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="0"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_8/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln180_14_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="6" slack="1"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_14/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln17_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="0" index="1" bw="3" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="i_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln22_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="0"/>
<pin id="406" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/8 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln17_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/8 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln235_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="3" slack="0"/>
<pin id="417" dir="0" index="1" bw="3" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln235/21 "/>
</bind>
</comp>

<comp id="421" class="1004" name="column_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="3" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="column/21 "/>
</bind>
</comp>

<comp id="427" class="1004" name="i_V_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="0"/>
<pin id="429" dir="0" index="1" bw="4" slack="0"/>
<pin id="430" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/21 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln237_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="3" slack="0"/>
<pin id="435" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln237/21 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp_ln237_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="3" slack="0"/>
<pin id="439" dir="0" index="1" bw="3" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237/22 "/>
</bind>
</comp>

<comp id="443" class="1004" name="row_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="3" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/22 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln180_15_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="0"/>
<pin id="451" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_15/22 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln180_7_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="0"/>
<pin id="455" dir="0" index="1" bw="10" slack="12"/>
<pin id="456" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_7/22 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_3_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="0" index="1" bw="3" slack="0"/>
<pin id="461" dir="0" index="2" bw="1" slack="0"/>
<pin id="462" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/22 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln180_17_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="0"/>
<pin id="468" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_17/22 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln180_8_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="3" slack="1"/>
<pin id="472" dir="0" index="1" bw="5" slack="0"/>
<pin id="473" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_8/22 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln180_18_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="0"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_18/22 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln700_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="5" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/22 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln180_16_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="11" slack="1"/>
<pin id="488" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_16/23 "/>
</bind>
</comp>

<comp id="490" class="1005" name="multiplication_V_off_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="31" slack="9"/>
<pin id="492" dir="1" index="1" bw="31" slack="9"/>
</pin_list>
<bind>
<opset="multiplication_V_off "/>
</bind>
</comp>

<comp id="495" class="1005" name="mix_column_constant_s_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="31" slack="9"/>
<pin id="497" dir="1" index="1" bw="31" slack="9"/>
</pin_list>
<bind>
<opset="mix_column_constant_s "/>
</bind>
</comp>

<comp id="500" class="1005" name="s_boxes_V_offset_rea_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="5"/>
<pin id="502" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="s_boxes_V_offset_rea "/>
</bind>
</comp>

<comp id="505" class="1005" name="sequence_out_V_offse_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="2"/>
<pin id="507" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="sequence_out_V_offse "/>
</bind>
</comp>

<comp id="510" class="1005" name="zext_ln180_cast_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="11" slack="12"/>
<pin id="512" dir="1" index="1" bw="11" slack="12"/>
</pin_list>
<bind>
<opset="zext_ln180_cast "/>
</bind>
</comp>

<comp id="518" class="1005" name="i_4_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="3" slack="0"/>
<pin id="520" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="523" class="1005" name="zext_ln223_3_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="6" slack="1"/>
<pin id="525" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln223_3 "/>
</bind>
</comp>

<comp id="528" class="1005" name="zext_ln223_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="1"/>
<pin id="530" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln223 "/>
</bind>
</comp>

<comp id="536" class="1005" name="j_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="0"/>
<pin id="538" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="541" class="1005" name="add_ln180_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="6" slack="1"/>
<pin id="543" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180 "/>
</bind>
</comp>

<comp id="546" class="1005" name="sequence_out_V_addr_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="10" slack="1"/>
<pin id="548" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sequence_out_V_addr "/>
</bind>
</comp>

<comp id="554" class="1005" name="i_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="0"/>
<pin id="556" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="559" class="1005" name="zext_ln22_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="5" slack="1"/>
<pin id="561" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="564" class="1005" name="add_ln17_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="4" slack="0"/>
<pin id="566" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="572" class="1005" name="column_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="3" slack="0"/>
<pin id="574" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="column "/>
</bind>
</comp>

<comp id="577" class="1005" name="i_V_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="0"/>
<pin id="579" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="582" class="1005" name="zext_ln237_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="6" slack="1"/>
<pin id="584" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln237 "/>
</bind>
</comp>

<comp id="590" class="1005" name="row_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="3" slack="0"/>
<pin id="592" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="595" class="1005" name="add_ln180_7_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="11" slack="1"/>
<pin id="597" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_7 "/>
</bind>
</comp>

<comp id="600" class="1005" name="state_matrix_V_addr_6_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="4" slack="1"/>
<pin id="602" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_matrix_V_addr_6 "/>
</bind>
</comp>

<comp id="605" class="1005" name="add_ln700_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="5" slack="0"/>
<pin id="607" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="46" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="46" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="68" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="68" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="131" pin="3"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="155"><net_src comp="68" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="150" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="68" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="143" pin="3"/><net_sink comp="131" pin=1"/></net>

<net id="165"><net_src comp="157" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="169"><net_src comp="48" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="48" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="191"><net_src comp="72" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="64" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="214" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="225"><net_src comp="48" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="242"><net_src comp="210" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="48" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="262"><net_src comp="86" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="10" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="264"><net_src comp="14" pin="0"/><net_sink comp="254" pin=4"/></net>

<net id="270"><net_src comp="84" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="80" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="279"><net_src comp="78" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="6" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="80" pin="0"/><net_sink comp="272" pin=4"/></net>

<net id="288"><net_src comp="62" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="64" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="4" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="82" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="297"><net_src comp="70" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="24" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="118" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="26" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="309"><net_src comp="298" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="170" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="50" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="170" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="56" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="58" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="170" pin="4"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="60" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="170" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="181" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="50" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="181" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="56" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="353"><net_src comp="181" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="181" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="66" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="60" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="375"><net_src comp="363" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="24" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="371" pin="2"/><net_sink comp="376" pin=2"/></net>

<net id="386"><net_src comp="376" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="391"><net_src comp="388" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="396"><net_src comp="203" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="74" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="203" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="72" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="192" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="413"><net_src comp="192" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="72" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="226" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="50" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="226" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="56" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="214" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="88" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="226" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="247" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="50" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="247" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="56" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="236" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="58" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="247" pin="4"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="60" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="469"><net_src comp="458" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="466" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="470" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="484"><net_src comp="236" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="90" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="486" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="493"><net_src comp="100" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="254" pin=5"/></net>

<net id="498"><net_src comp="106" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="254" pin=3"/></net>

<net id="503"><net_src comp="112" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="272" pin=3"/></net>

<net id="508"><net_src comp="118" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="513"><net_src comp="306" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="521"><net_src comp="316" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="526"><net_src comp="330" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="531"><net_src comp="334" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="539"><net_src comp="344" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="544"><net_src comp="354" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="549"><net_src comp="124" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="557"><net_src comp="398" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="562"><net_src comp="404" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="567"><net_src comp="409" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="575"><net_src comp="421" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="580"><net_src comp="427" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="585"><net_src comp="433" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="593"><net_src comp="443" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="598"><net_src comp="453" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="603"><net_src comp="150" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="608"><net_src comp="480" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="236" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: text_V | {23 }
 - Input state : 
	Port: aes_process.2 : text_V | {3 4 }
	Port: aes_process.2 : sequence_out_V_offset | {1 }
	Port: aes_process.2 : expanded_key_V | {2 5 8 9 16 }
	Port: aes_process.2 : s_boxes_V | {8 9 16 }
	Port: aes_process.2 : s_boxes_V_offset | {1 }
	Port: aes_process.2 : mix_column_constant_matrices_V | {12 13 }
	Port: aes_process.2 : mix_column_constant_matrices_V_offset | {1 }
	Port: aes_process.2 : multiplication_V | {12 13 }
	Port: aes_process.2 : multiplication_V_offset | {1 }
  - Chain level:
	State 1
		zext_ln180_cast : 1
	State 2
		icmp_ln221 : 1
		i_4 : 1
		br_ln221 : 2
		tmp_s : 1
		zext_ln223_3 : 2
		zext_ln223 : 1
	State 3
		icmp_ln223 : 1
		j : 1
		br_ln223 : 2
		zext_ln180 : 1
		add_ln180 : 2
		trunc_ln1352 : 1
		ret_V : 2
		ret_V_4 : 3
		tmp_2 : 4
		zext_ln180_8 : 5
		sequence_out_V_addr : 6
		sequence_out_V_load : 7
	State 4
		state_matrix_V_addr : 1
		store_ln225 : 2
	State 5
	State 6
	State 7
	State 8
		icmp_ln17 : 1
		i : 1
		br_ln17 : 2
		zext_ln22 : 1
		call_ln22 : 2
		add_ln17 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		icmp_ln235 : 1
		column : 1
		br_ln235 : 2
		i_V : 1
		zext_ln237 : 1
	State 22
		icmp_ln237 : 1
		row : 1
		br_ln237 : 2
		zext_ln180_15 : 1
		add_ln180_7 : 2
		tmp_3 : 1
		zext_ln180_17 : 2
		add_ln180_8 : 3
		zext_ln180_18 : 4
		state_matrix_V_addr_6 : 5
		state_matrix_V_load : 6
		add_ln700 : 1
	State 23
		sequence_out_V_addr_1 : 1
		store_ln239 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |   grp_aes_mix_columns841_fu_254   | 5.53575 |   590   |   900   |
|          |     grp_aes_shift_rows_fu_265     | 16.1781 |   607   |   360   |
|   call   |  grp_aes_substitute_bytes_fu_272  |  1.769  |    88   |   128   |
|          |   grp_aes_get_round_key5_fu_282   |  1.769  |    50   |    99   |
|          |    grp_aes_add_round_key_fu_292   |  3.538  |    26   |    91   |
|----------|-----------------------------------|---------|---------|---------|
|          |             i_4_fu_316            |    0    |    0    |    12   |
|          |              j_fu_344             |    0    |    0    |    12   |
|          |          add_ln180_fu_354         |    0    |    0    |    15   |
|          |           ret_V_4_fu_371          |    0    |    0    |    13   |
|          |              i_fu_398             |    0    |    0    |    13   |
|    add   |          add_ln17_fu_409          |    0    |    0    |    13   |
|          |           column_fu_421           |    0    |    0    |    12   |
|          |             i_V_fu_427            |    0    |    0    |    15   |
|          |             row_fu_443            |    0    |    0    |    12   |
|          |         add_ln180_7_fu_453        |    0    |    0    |    14   |
|          |         add_ln180_8_fu_470        |    0    |    0    |    15   |
|          |          add_ln700_fu_480         |    0    |    0    |    15   |
|----------|-----------------------------------|---------|---------|---------|
|          |         icmp_ln221_fu_310         |    0    |    0    |    9    |
|          |         icmp_ln223_fu_338         |    0    |    0    |    9    |
|   icmp   |          icmp_ln17_fu_392         |    0    |    0    |    9    |
|          |         icmp_ln235_fu_415         |    0    |    0    |    9    |
|          |         icmp_ln237_fu_437         |    0    |    0    |    9    |
|----------|-----------------------------------|---------|---------|---------|
|          |  multiplication_V_off_read_fu_100 |    0    |    0    |    0    |
|   read   | mix_column_constant_s_read_fu_106 |    0    |    0    |    0    |
|          |  s_boxes_V_offset_rea_read_fu_112 |    0    |    0    |    0    |
|          |  sequence_out_V_offse_read_fu_118 |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |             tmp_fu_298            |    0    |    0    |    0    |
|          |            tmp_s_fu_322           |    0    |    0    |    0    |
|bitconcatenate|            ret_V_fu_363           |    0    |    0    |    0    |
|          |            tmp_2_fu_376           |    0    |    0    |    0    |
|          |            tmp_3_fu_458           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |       zext_ln180_cast_fu_306      |    0    |    0    |    0    |
|          |        zext_ln223_3_fu_330        |    0    |    0    |    0    |
|          |         zext_ln223_fu_334         |    0    |    0    |    0    |
|          |         zext_ln180_fu_350         |    0    |    0    |    0    |
|          |        zext_ln180_8_fu_383        |    0    |    0    |    0    |
|   zext   |        zext_ln180_14_fu_388       |    0    |    0    |    0    |
|          |          zext_ln22_fu_404         |    0    |    0    |    0    |
|          |         zext_ln237_fu_433         |    0    |    0    |    0    |
|          |        zext_ln180_15_fu_449       |    0    |    0    |    0    |
|          |        zext_ln180_17_fu_466       |    0    |    0    |    0    |
|          |        zext_ln180_18_fu_475       |    0    |    0    |    0    |
|          |        zext_ln180_16_fu_486       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln1352_fu_359        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   | 28.7898 |   1361  |   1784  |
|----------|-----------------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
|  round_key_V |    0   |   32   |    4   |    0   |
|state_matrix_V|    0   |   32   |    4   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |    0   |   64   |    8   |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln17_reg_564      |    4   |
|     add_ln180_7_reg_595     |   11   |
|      add_ln180_reg_541      |    6   |
|      add_ln700_reg_605      |    5   |
|      column_0_i_reg_222     |    3   |
|        column_reg_572       |    3   |
|         i_0_reg_199         |    4   |
|         i_4_reg_518         |    3   |
|         i_V_reg_577         |    5   |
|    i_op_assign_2_reg_166    |    3   |
|     i_op_assign_reg_177     |    3   |
|          i_reg_554          |    4   |
|          j_reg_536          |    3   |
|mix_column_constant_s_reg_495|   31   |
| multiplication_V_off_reg_490|   31   |
|       p_04_0_i_reg_210      |    5   |
|       p_04_1_i_reg_233      |    5   |
|        round_reg_188        |    4   |
|       row_0_i_reg_243       |    3   |
|         row_reg_590         |    3   |
| s_boxes_V_offset_rea_reg_500|   32   |
| sequence_out_V_addr_reg_546 |   10   |
| sequence_out_V_offse_reg_505|    6   |
|state_matrix_V_addr_6_reg_600|    4   |
|   zext_ln180_cast_reg_510   |   11   |
|     zext_ln223_3_reg_523    |    6   |
|      zext_ln223_reg_528     |    4   |
|      zext_ln22_reg_559      |    5   |
|      zext_ln237_reg_582     |    6   |
+-----------------------------+--------+
|            Total            |   223  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_131       |  p0  |   3  |  10  |   30   ||    15   |
|       grp_access_fu_143       |  p0  |   3  |   4  |   12   ||    15   |
|        p_04_0_i_reg_210       |  p0  |   2  |   5  |   10   ||    9    |
| grp_aes_get_round_key5_fu_282 |  p1  |   4  |   5  |   20   ||    15   |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |   72   ||  7.259  ||    54   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   28   |  1361  |  1784  |    -   |
|   Memory  |    0   |    -   |   64   |    8   |    0   |
|Multiplexer|    -   |    7   |    -   |   54   |    -   |
|  Register |    -   |    -   |   223  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   36   |  1648  |  1846  |    0   |
+-----------+--------+--------+--------+--------+--------+
