<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>HEXIWEAR MK64 Firmware Reference Manual: UART Peripheral Access Layer</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="hexiweare_logo_main_black.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">HEXIWEAR MK64 Firmware Reference Manual
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___u_a_r_t___peripheral___access___layer.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">UART Peripheral Access Layer<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___u_a_r_t___register___accessor___macros"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html">UART - Register accessor macros</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___u_a_r_t___register___masks"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___masks.html">UART Register Masks</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html">UART_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga7a07348b4332ff6b88abf6092347deba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>&#160;&#160;&#160;(0x4006A000u)</td></tr>
<tr class="separator:ga7a07348b4332ff6b88abf6092347deba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0508661f121639ffdee7de2353a0def2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga0508661f121639ffdee7de2353a0def2">UART0</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>)</td></tr>
<tr class="separator:ga0508661f121639ffdee7de2353a0def2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga383bf0c4670c3a7fa72df80f66331a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>&#160;&#160;&#160;(0x4006B000u)</td></tr>
<tr class="separator:ga383bf0c4670c3a7fa72df80f66331a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d69bf04d07af4fbbab5a8bd291f65ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">UART1</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>)</td></tr>
<tr class="separator:ga8d69bf04d07af4fbbab5a8bd291f65ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9998d643534960b684d45a60b998421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>&#160;&#160;&#160;(0x4006C000u)</td></tr>
<tr class="separator:gac9998d643534960b684d45a60b998421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6bd6eb89ae2eeae97af4207ebe3cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>)</td></tr>
<tr class="separator:ga7f6bd6eb89ae2eeae97af4207ebe3cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eff3896840fdf741bd67d2d7fe99a34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>&#160;&#160;&#160;(0x4006D000u)</td></tr>
<tr class="separator:ga2eff3896840fdf741bd67d2d7fe99a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga961726a611b38bcaf61f3d598b0a59ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>)</td></tr>
<tr class="separator:ga961726a611b38bcaf61f3d598b0a59ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d92270bf587ccdc3a37a5bb5d20467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>&#160;&#160;&#160;(0x400EA000u)</td></tr>
<tr class="separator:ga94d92270bf587ccdc3a37a5bb5d20467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c035f6f443c999fc043b2b7fb598800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>)</td></tr>
<tr class="separator:ga7c035f6f443c999fc043b2b7fb598800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa155689c0e206e6994951dc3cf31052a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a>&#160;&#160;&#160;(0x400EB000u)</td></tr>
<tr class="separator:gaa155689c0e206e6994951dc3cf31052a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9274e37cf5e8a174fc5dd627b98ec0fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a>)</td></tr>
<tr class="separator:ga9274e37cf5e8a174fc5dd627b98ec0fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6561447356c229be264fa294e6cb79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gacc6561447356c229be264fa294e6cb79">UART_BASE_ADDRS</a>&#160;&#160;&#160;{ <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a> }</td></tr>
<tr class="separator:gacc6561447356c229be264fa294e6cb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b34a38b9492a1e1007b2f66383aef17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7b34a38b9492a1e1007b2f66383aef17">UART_BASE_PTRS</a>&#160;&#160;&#160;{ <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga0508661f121639ffdee7de2353a0def2">UART0</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">UART1</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a> }</td></tr>
<tr class="separator:ga7b34a38b9492a1e1007b2f66383aef17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84932f7830684ae87059a8343f90095b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga84932f7830684ae87059a8343f90095b">UART_RX_TX_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d">UART0_RX_TX_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c">UART1_RX_TX_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f">UART2_RX_TX_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864">UART3_RX_TX_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75">UART4_RX_TX_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120">UART5_RX_TX_IRQn</a> }</td></tr>
<tr class="separator:ga84932f7830684ae87059a8343f90095b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>end of group SPI_Peripheral_Access_Layer </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga0508661f121639ffdee7de2353a0def2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART0 base pointer </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l17173">17173</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a07348b4332ff6b88abf6092347deba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_BASE&#160;&#160;&#160;(0x4006A000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>end of group UART_Register_Masks UART - Peripheral instance base addresses Peripheral UART0 base address </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l17171">17171</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8d69bf04d07af4fbbab5a8bd291f65ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART1 base pointer </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l17178">17178</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga383bf0c4670c3a7fa72df80f66331a46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BASE&#160;&#160;&#160;(0x4006B000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART1 base address </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l17176">17176</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f6bd6eb89ae2eeae97af4207ebe3cde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART2 base pointer </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l17183">17183</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac9998d643534960b684d45a60b998421"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_BASE&#160;&#160;&#160;(0x4006C000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART2 base address </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l17181">17181</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga961726a611b38bcaf61f3d598b0a59ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART3 base pointer </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l17188">17188</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2eff3896840fdf741bd67d2d7fe99a34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_BASE&#160;&#160;&#160;(0x4006D000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART3 base address </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l17186">17186</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c035f6f443c999fc043b2b7fb598800"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART4 base pointer </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l17193">17193</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga94d92270bf587ccdc3a37a5bb5d20467"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_BASE&#160;&#160;&#160;(0x400EA000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART4 base address </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l17191">17191</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9274e37cf5e8a174fc5dd627b98ec0fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART5 base pointer </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l17198">17198</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa155689c0e206e6994951dc3cf31052a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_BASE&#160;&#160;&#160;(0x400EB000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART5 base address </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l17196">17196</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacc6561447356c229be264fa294e6cb79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BASE_ADDRS&#160;&#160;&#160;{ <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of UART peripheral base addresses </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l17201">17201</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b34a38b9492a1e1007b2f66383aef17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BASE_PTRS&#160;&#160;&#160;{ <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga0508661f121639ffdee7de2353a0def2">UART0</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">UART1</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of UART peripheral base pointers </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l17203">17203</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga84932f7830684ae87059a8343f90095b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RX_TX_IRQS&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d">UART0_RX_TX_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c">UART1_RX_TX_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f">UART2_RX_TX_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864">UART3_RX_TX_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75">UART4_RX_TX_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120">UART5_RX_TX_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt vectors for the UART peripheral type </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l17205">17205</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
