{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1620389602853 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SCC EP2C5Q208C8 " "Selected device EP2C5Q208C8 for design \"SCC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1620389602893 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620389602913 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620389602913 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1620389603003 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1620389603163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Device EP2C8Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1620389603163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1620389603163 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1620389603163 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "d:/quaturs/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quaturs/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 11794 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1620389603173 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "d:/quaturs/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quaturs/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 11795 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1620389603173 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "d:/quaturs/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quaturs/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 11796 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1620389603173 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1620389603173 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1620389603183 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 16 " "No exact pin location assignment(s) for 14 pins of 16 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ZF " "Pin ZF not assigned to an exact location on the device" {  } { { "d:/quaturs/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quaturs/quartus/bin64/pin_planner.ppl" { ZF } } } { "d:/quaturs/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quaturs/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ZF" } } } } { "top_final.bdf" "" { Schematic "D:/2spring/singlecycleCPU/top_final.bdf" { { 736 2328 2504 752 "ZF" "" } } } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ZF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620389603273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CF " "Pin CF not assigned to an exact location on the device" {  } { { "d:/quaturs/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quaturs/quartus/bin64/pin_planner.ppl" { CF } } } { "top_final.bdf" "" { Schematic "D:/2spring/singlecycleCPU/top_final.bdf" { { 776 2328 2504 792 "CF" "" } } } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620389603273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OF " "Pin OF not assigned to an exact location on the device" {  } { { "d:/quaturs/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quaturs/quartus/bin64/pin_planner.ppl" { OF } } } { "top_final.bdf" "" { Schematic "D:/2spring/singlecycleCPU/top_final.bdf" { { 816 2328 2504 832 "OF" "" } } } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620389603273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numberDecode\[6\] " "Pin numberDecode\[6\] not assigned to an exact location on the device" {  } { { "d:/quaturs/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quaturs/quartus/bin64/pin_planner.ppl" { numberDecode[6] } } } { "top_final.bdf" "" { Schematic "D:/2spring/singlecycleCPU/top_final.bdf" { { 888 2328 2504 904 "numberDecode" "" } } } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { numberDecode[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620389603273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numberDecode\[5\] " "Pin numberDecode\[5\] not assigned to an exact location on the device" {  } { { "d:/quaturs/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quaturs/quartus/bin64/pin_planner.ppl" { numberDecode[5] } } } { "top_final.bdf" "" { Schematic "D:/2spring/singlecycleCPU/top_final.bdf" { { 888 2328 2504 904 "numberDecode" "" } } } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { numberDecode[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620389603273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numberDecode\[4\] " "Pin numberDecode\[4\] not assigned to an exact location on the device" {  } { { "d:/quaturs/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quaturs/quartus/bin64/pin_planner.ppl" { numberDecode[4] } } } { "top_final.bdf" "" { Schematic "D:/2spring/singlecycleCPU/top_final.bdf" { { 888 2328 2504 904 "numberDecode" "" } } } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { numberDecode[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620389603273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numberDecode\[3\] " "Pin numberDecode\[3\] not assigned to an exact location on the device" {  } { { "d:/quaturs/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quaturs/quartus/bin64/pin_planner.ppl" { numberDecode[3] } } } { "top_final.bdf" "" { Schematic "D:/2spring/singlecycleCPU/top_final.bdf" { { 888 2328 2504 904 "numberDecode" "" } } } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { numberDecode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620389603273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numberDecode\[2\] " "Pin numberDecode\[2\] not assigned to an exact location on the device" {  } { { "d:/quaturs/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quaturs/quartus/bin64/pin_planner.ppl" { numberDecode[2] } } } { "top_final.bdf" "" { Schematic "D:/2spring/singlecycleCPU/top_final.bdf" { { 888 2328 2504 904 "numberDecode" "" } } } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { numberDecode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620389603273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numberDecode\[1\] " "Pin numberDecode\[1\] not assigned to an exact location on the device" {  } { { "d:/quaturs/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quaturs/quartus/bin64/pin_planner.ppl" { numberDecode[1] } } } { "top_final.bdf" "" { Schematic "D:/2spring/singlecycleCPU/top_final.bdf" { { 888 2328 2504 904 "numberDecode" "" } } } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { numberDecode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620389603273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "numberDecode\[0\] " "Pin numberDecode\[0\] not assigned to an exact location on the device" {  } { { "d:/quaturs/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quaturs/quartus/bin64/pin_planner.ppl" { numberDecode[0] } } } { "top_final.bdf" "" { Schematic "D:/2spring/singlecycleCPU/top_final.bdf" { { 888 2328 2504 904 "numberDecode" "" } } } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { numberDecode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620389603273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posDecode\[3\] " "Pin posDecode\[3\] not assigned to an exact location on the device" {  } { { "d:/quaturs/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quaturs/quartus/bin64/pin_planner.ppl" { posDecode[3] } } } { "top_final.bdf" "" { Schematic "D:/2spring/singlecycleCPU/top_final.bdf" { { 856 2328 2504 872 "posDecode" "" } } } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posDecode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620389603273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posDecode\[2\] " "Pin posDecode\[2\] not assigned to an exact location on the device" {  } { { "d:/quaturs/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quaturs/quartus/bin64/pin_planner.ppl" { posDecode[2] } } } { "top_final.bdf" "" { Schematic "D:/2spring/singlecycleCPU/top_final.bdf" { { 856 2328 2504 872 "posDecode" "" } } } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posDecode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620389603273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posDecode\[1\] " "Pin posDecode\[1\] not assigned to an exact location on the device" {  } { { "d:/quaturs/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quaturs/quartus/bin64/pin_planner.ppl" { posDecode[1] } } } { "top_final.bdf" "" { Schematic "D:/2spring/singlecycleCPU/top_final.bdf" { { 856 2328 2504 872 "posDecode" "" } } } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posDecode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620389603273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posDecode\[0\] " "Pin posDecode\[0\] not assigned to an exact location on the device" {  } { { "d:/quaturs/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quaturs/quartus/bin64/pin_planner.ppl" { posDecode[0] } } } { "top_final.bdf" "" { Schematic "D:/2spring/singlecycleCPU/top_final.bdf" { { 856 2328 2504 872 "posDecode" "" } } } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posDecode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620389603273 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1620389603273 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620389603605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620389603605 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1620389603605 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1620389603605 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SCC.sdc " "Synopsys Design Constraints File file not found: 'SCC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1620389603625 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "delay:instdelay\|waiting\[5\] " "Node: delay:instdelay\|waiting\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1620389603645 "|top_final|delay:instdelay|waiting[5]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1620389603645 "|top_final|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "divider:inst12\|out1 " "Node: divider:inst12\|out1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1620389603645 "|top_final|divider:inst12|out1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "divider:inst12\|out2 " "Node: divider:inst12\|out2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1620389603645 "|top_final|divider:inst12|out2"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1620389603685 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1620389603685 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1620389603685 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1620389603685 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1620389603685 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 132 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node clk (placed in PIN 132 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1620389603930 ""}  } { { "d:/quaturs/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quaturs/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/quaturs/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quaturs/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top_final.bdf" "" { Schematic "D:/2spring/singlecycleCPU/top_final.bdf" { { 848 824 1000 864 "clk" "" } } } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620389603930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divider:inst12\|out1  " "Automatically promoted node divider:inst12\|out1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1620389603930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divider:inst12\|out1~0 " "Destination node divider:inst12\|out1~0" {  } { { "divider.v" "" { Text "D:/2spring/singlecycleCPU/divider.v" 3 -1 0 } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divider:inst12|out1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 4373 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1620389603930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay:instdelay\|waiting\[0\] " "Destination node delay:instdelay\|waiting\[0\]" {  } { { "delay.v" "" { Text "D:/2spring/singlecycleCPU/delay.v" 15 -1 0 } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay:instdelay|waiting[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 512 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1620389603930 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1620389603930 ""}  } { { "divider.v" "" { Text "D:/2spring/singlecycleCPU/divider.v" 3 -1 0 } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divider:inst12|out1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 618 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620389603930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1620389603930 ""}  } { { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 5137 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620389603930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "delay:instdelay\|waiting\[5\]  " "Automatically promoted node delay:instdelay\|waiting\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1620389603930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[39\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[39\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/quaturs/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 7282 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1620389603930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[39\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[39\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/quaturs/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_data_in_reg[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 7423 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1620389603930 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1620389603930 ""}  } { { "delay.v" "" { Text "D:/2spring/singlecycleCPU/delay.v" 15 -1 0 } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay:instdelay|waiting[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 517 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620389603930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divider:inst12\|out2  " "Automatically promoted node divider:inst12\|out2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1620389603930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divider:inst12\|out2~0 " "Destination node divider:inst12\|out2~0" {  } { { "divider.v" "" { Text "D:/2spring/singlecycleCPU/divider.v" 4 -1 0 } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divider:inst12|out2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 4414 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1620389603930 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1620389603930 ""}  } { { "divider.v" "" { Text "D:/2spring/singlecycleCPU/divider.v" 4 -1 0 } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divider:inst12|out2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 616 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620389603930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1620389603930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~6 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~6" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/quaturs/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 8752 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1620389603930 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1620389603930 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/quaturs/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 7223 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620389603930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1620389603930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/quaturs/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 5455 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1620389603930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "d:/quaturs/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 8609 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1620389603930 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1620389603930 ""}  } { { "sld_jtag_hub.vhd" "" { Text "d:/quaturs/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "d:/quaturs/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quaturs/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 5252 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620389603930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1620389603930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/quaturs/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 5355 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1620389603930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/quaturs/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 5356 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1620389603930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/quaturs/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 5456 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1620389603930 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1620389603930 ""}  } { { "sld_jtag_hub.vhd" "" { Text "d:/quaturs/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quaturs/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 0 { 0 ""} 0 5161 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620389603930 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1620389604370 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620389604380 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620389604380 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620389604390 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620389604400 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1620389604410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1620389604410 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1620389604410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1620389604469 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1620389604479 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1620389604479 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 3.3V 0 14 0 " "Number of I/O pins in group: 14 (unused VREF, 3.3V VCCIO, 0 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1620389604479 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1620389604479 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1620389604479 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 7 31 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1620389604479 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1620389604479 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 35 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1620389604479 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1620389604479 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1620389604479 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1620389604479 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620389604559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1620389605078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620389606571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1620389606871 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1620389607774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620389607774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1620389608270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "27 " "Router estimated average interconnect usage is 27% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "D:/2spring/singlecycleCPU/" { { 1 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1620389610971 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1620389610971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620389611491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1620389611501 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1620389611501 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1620389611501 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.58 " "Total time spent on timing analysis during the Fitter is 0.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1620389611651 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620389611662 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "14 " "Found 14 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ZF 0 " "Pin \"ZF\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1620389611735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CF 0 " "Pin \"CF\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1620389611735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OF 0 " "Pin \"OF\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1620389611735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "numberDecode\[6\] 0 " "Pin \"numberDecode\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1620389611735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "numberDecode\[5\] 0 " "Pin \"numberDecode\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1620389611735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "numberDecode\[4\] 0 " "Pin \"numberDecode\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1620389611735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "numberDecode\[3\] 0 " "Pin \"numberDecode\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1620389611735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "numberDecode\[2\] 0 " "Pin \"numberDecode\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1620389611735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "numberDecode\[1\] 0 " "Pin \"numberDecode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1620389611735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "numberDecode\[0\] 0 " "Pin \"numberDecode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1620389611735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "posDecode\[3\] 0 " "Pin \"posDecode\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1620389611735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "posDecode\[2\] 0 " "Pin \"posDecode\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1620389611735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "posDecode\[1\] 0 " "Pin \"posDecode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1620389611735 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "posDecode\[0\] 0 " "Pin \"posDecode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1620389611735 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1620389611735 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620389612155 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620389612385 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620389612869 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620389613089 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1620389613148 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1620389613218 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2spring/singlecycleCPU/output_files/SCC.fit.smsg " "Generated suppressed messages file D:/2spring/singlecycleCPU/output_files/SCC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1620389613593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5270 " "Peak virtual memory: 5270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620389614469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 07 20:13:34 2021 " "Processing ended: Fri May 07 20:13:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620389614469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620389614469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620389614469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1620389614469 ""}
