STIL 1.0 { Design 2005; }
Header {
   Title "  TetraMAX(R)  O-2018.06-SP1-i20180719_204316 STIL output";
   Date "Thu Jan 27 08:09:11 2022";
   Source "Minimal STIL for design `async_fifo'";
   History {
      Ann {*  Incoming_Date "Mon Jan 24 06:00:42 2022"  *}
      Ann {*  Incoming_Src "DFT Compiler O-2018.06-SP1"  *}
      Ann {*      Collapsed Stuck Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault class                     code   #faults *}
      Ann {* ------------------------------  ----  --------- *}
      Ann {* Detected                         DT       4406 *}
      Ann {*   detected_by_simulation         DS      (2760) *}
      Ann {*   detected_by_implication        DI      (1646) *}
      Ann {* Possibly detected                PT          0 *}
      Ann {* Undetectable                     UD         17 *}
      Ann {*   undetectable-tied              UT         (9) *}
      Ann {*   undetectable-blocked           UB         (4) *}
      Ann {*   undetectable-redundant         UR         (4) *}
      Ann {* ATPG untestable                  AU        783 *}
      Ann {*   atpg_untestable-not_detected   AN       (783) *}
      Ann {* Not detected                     ND          3 *}
      Ann {*   not-controlled                 NC         (3) *}
      Ann {* ----------------------------------------------- *}
      Ann {* total faults                              5209 *}
      Ann {* test coverage                            84.86% *}
      Ann {* fault coverage                           84.58% *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {*            Pattern Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* #internal patterns                          44 *}
      Ann {*     #basic_scan patterns                    42 *}
      Ann {*     #fast_sequential patterns                2 *}
      Ann {*          # 2-cycle patterns                  2 *}
      Ann {*          # 1-load patterns                   2 *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {* rule  severity  #fails  description *}
      Ann {* ----  --------  ------  --------------------------------- *}
      Ann {* B7    warning       16  undriven module output pin *}
      Ann {* B8    warning       10  unconnected module input pin *}
      Ann {* B9    warning       12  undriven module internal net *}
      Ann {* B10   warning       34  unconnected module internal net *}
      Ann {* S19   warning       23  nonscan cell disturb *}
      Ann {* C3    warning        1  no latch transparency when clocks off *}
      Ann {* V14   warning        4  missing state *}
      Ann {*  *}
      Ann {* clock_name        off  usage *}
      Ann {* ----------------  ---  -------------------------- *}
      Ann {* wrst_n             1   master reset  *}
      Ann {* rrst_n             1   master set reset  *}
      Ann {* wclk               0   shift nonscan_DLAT nonscan_DFF  *}
      Ann {* rclk               0   shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_wclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_rclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {*  *}
      Ann {* port_name         constraint_value *}
      Ann {* ----------------  --------------- *}
      Ann {* wen                 1 *}
      Ann {* wptr_clr            0 *}
      Ann {* ren                 1 *}
      Ann {* rptr_clr            0 *}
      Ann {* atpg_mode           1 *}
      Ann {* test_mode           0 *}
      Ann {* occ_rst             0 *}
      Ann {* occ_mode            1 *}
      Ann {* pll_bypass          1 *}
      Ann {* test_mode1          0 *}
      Ann {*  *}
      Ann {* There are no equivalent pins *}
      Ann {* There are no net connections *}
      Ann {* top_module_name = async_fifo *}
      Ann {* Unified STIL Flow *}
      Ann {* serial_flag = 0 *}
   }
}
Signals {
   "wclk" In; "wrst_n" In; "wen" In; "wptr_clr" In; "wdata[7]" In; "wdata[6]" In;
   "wdata[5]" In; "wdata[4]" In; "wdata[3]" In; "wdata[2]" In; "wdata[1]" In; "wdata[0]" In;
   "rclk" In; "rrst_n" In; "ren" In; "rptr_clr" In; "near_full_mrgn[4]" In; "near_full_mrgn[3]" In;
   "near_full_mrgn[2]" In; "near_full_mrgn[1]" In; "near_full_mrgn[0]" In; "near_empty_mrgn[4]" In;
   "near_empty_mrgn[3]" In; "near_empty_mrgn[2]" In; "near_empty_mrgn[1]" In; 
   "near_empty_mrgn[0]" In; "test_si" In { ScanIn; } "test_se" In; "atpg_mode" In;
   "test_mode" In; "ate_wclk" In; "ate_rclk" In; "occ_rst" In; "occ_mode" In; "pll_bypass" In;
   "test_mode1" In; "test_si_1" In { ScanIn; } "test_si_2" In { ScanIn; } "test_si_3" In
   { ScanIn; } "rdata[7]" Out; "rdata[6]" Out; "rdata[5]" Out; "rdata[4]" Out; "rdata[3]" Out;
   "rdata[2]" Out; "rdata[1]" Out; "rdata[0]" Out; "full" Out; "empty" Out; "near_full" Out;
   "near_empty" Out; "over_flow" Out; "under_flow" Out; "test_so" Out { ScanOut; }
   "test_so_1" Out { ScanOut; } "test_so_2" Out { ScanOut; } "test_so_3" Out { ScanOut;
   }
}
SignalGroups {
   "_pi" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "_in" = '"wclk" + "wrst_n" + "wen" + "wptr_clr" + "wdata[7]" + "wdata[6]" +
   "wdata[5]" + "wdata[4]" + "wdata[3]" + "wdata[2]" + "wdata[1]" + "wdata[0]" +
   "rclk" + "rrst_n" + "ren" + "rptr_clr" + "near_full_mrgn[4]" +
   "near_full_mrgn[3]" + "near_full_mrgn[2]" + "near_full_mrgn[1]" +
   "near_full_mrgn[0]" + "near_empty_mrgn[4]" + "near_empty_mrgn[3]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[1]" + "near_empty_mrgn[0]" +
   "test_si" + "test_se" + "atpg_mode" + "test_mode" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "all_inputs" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "_po" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "_si" = '"test_si" + "test_si_1" + "test_si_2" + "test_si_3"' { ScanIn; } // #signals=4
   "all_outputs" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "all_ports" = '"all_inputs" + "all_outputs"'; // #signals=57
   "_clk" = '"rclk" + "rrst_n" + "wclk" + "wrst_n" + "ate_wclk" + "ate_rclk"'; // #signals=6
   "_so" = '"test_so" + "test_so_1" + "test_so_2" + "test_so_3"' { ScanOut; } // #signals=4
   "_out" = '"rdata[7]" + "rdata[6]" + "rdata[5]" + "rdata[4]" + "rdata[3]" +
   "rdata[2]" + "rdata[1]" + "rdata[0]" + "full" + "empty" + "near_full" +
   "near_empty" + "over_flow" + "under_flow" + "test_so" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
}
Timing {
   WaveformTable "_allclock_launch_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_multiclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_launch_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_default_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
      }
   }
}
ScanStructures {
   ScanChain "1" {
      ScanLength 8;
      ScanIn "test_si";
      ScanOut "test_so";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_0_q_reg.D" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "2" {
      ScanLength 8;
      ScanIn "test_si_1";
      ScanOut "test_so_1";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_0_q_reg.D" ;
      ScanMasterClock "ate_rclk" ;
   }
   ScanChain "3" {
      ScanLength 153;
      ScanIn "test_si_2";
      ScanOut "test_so_2";
      ScanInversion 0;
      ScanCells "async_fifo.sync_r2w.temp_reg_0_.SD" "async_fifo.sync_r2w.sync_out_reg_0_.D" 
      "async_fifo.sync_r2w.temp_reg_1_.SD" "async_fifo.sync_r2w.sync_out_reg_1_.D" 
      "async_fifo.sync_r2w.temp_reg_2_.SD" "async_fifo.sync_r2w.sync_out_reg_2_.D" 
      "async_fifo.R_0.SD" "async_fifo.R_1.SD" "async_fifo.R_2.SD" 
      "async_fifo.fifo_mem.mem_reg_0__0_.SD" "async_fifo.fifo_mem.mem_reg_0__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__2_.SD" "async_fifo.fifo_mem.mem_reg_0__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__4_.SD" "async_fifo.fifo_mem.mem_reg_0__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__6_.SD" "async_fifo.fifo_mem.mem_reg_0__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__0_.SD" "async_fifo.fifo_mem.mem_reg_1__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__2_.SD" "async_fifo.fifo_mem.mem_reg_1__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__4_.SD" "async_fifo.fifo_mem.mem_reg_1__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__6_.SD" "async_fifo.fifo_mem.mem_reg_1__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__0_.SD" "async_fifo.fifo_mem.mem_reg_2__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__2_.SD" "async_fifo.fifo_mem.mem_reg_2__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__4_.SD" "async_fifo.fifo_mem.mem_reg_2__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__6_.SD" "async_fifo.fifo_mem.mem_reg_2__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__0_.SD" "async_fifo.fifo_mem.mem_reg_3__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__2_.SD" "async_fifo.fifo_mem.mem_reg_3__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__4_.SD" "async_fifo.fifo_mem.mem_reg_3__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__6_.SD" "async_fifo.fifo_mem.mem_reg_3__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__0_.SD" "async_fifo.fifo_mem.mem_reg_4__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__2_.SD" "async_fifo.fifo_mem.mem_reg_4__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__4_.SD" "async_fifo.fifo_mem.mem_reg_4__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__6_.SD" "async_fifo.fifo_mem.mem_reg_4__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__0_.SD" "async_fifo.fifo_mem.mem_reg_5__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__2_.SD" "async_fifo.fifo_mem.mem_reg_5__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__4_.SD" "async_fifo.fifo_mem.mem_reg_5__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__6_.SD" "async_fifo.fifo_mem.mem_reg_5__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__0_.SD" "async_fifo.fifo_mem.mem_reg_6__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__2_.SD" "async_fifo.fifo_mem.mem_reg_6__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__4_.SD" "async_fifo.fifo_mem.mem_reg_6__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__6_.SD" "async_fifo.fifo_mem.mem_reg_6__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__0_.SD" "async_fifo.fifo_mem.mem_reg_7__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__2_.SD" "async_fifo.fifo_mem.mem_reg_7__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__4_.SD" "async_fifo.fifo_mem.mem_reg_7__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__6_.SD" "async_fifo.fifo_mem.mem_reg_7__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__0_.SD" "async_fifo.fifo_mem.mem_reg_8__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__2_.SD" "async_fifo.fifo_mem.mem_reg_8__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__4_.SD" "async_fifo.fifo_mem.mem_reg_8__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__6_.SD" "async_fifo.fifo_mem.mem_reg_8__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__0_.SD" "async_fifo.fifo_mem.mem_reg_9__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__2_.SD" "async_fifo.fifo_mem.mem_reg_9__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__4_.SD" "async_fifo.fifo_mem.mem_reg_9__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__6_.SD" "async_fifo.fifo_mem.mem_reg_9__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__0_.SD" "async_fifo.fifo_mem.mem_reg_10__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__2_.SD" "async_fifo.fifo_mem.mem_reg_10__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__4_.SD" "async_fifo.fifo_mem.mem_reg_10__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__6_.SD" "async_fifo.fifo_mem.mem_reg_10__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__0_.SD" "async_fifo.fifo_mem.mem_reg_11__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__2_.SD" "async_fifo.fifo_mem.mem_reg_11__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__4_.SD" "async_fifo.fifo_mem.mem_reg_11__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__6_.SD" "async_fifo.fifo_mem.mem_reg_11__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__0_.SD" "async_fifo.fifo_mem.mem_reg_12__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__2_.SD" "async_fifo.fifo_mem.mem_reg_12__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__4_.SD" "async_fifo.fifo_mem.mem_reg_12__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__6_.SD" "async_fifo.fifo_mem.mem_reg_12__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__0_.SD" "async_fifo.fifo_mem.mem_reg_13__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__2_.SD" "async_fifo.fifo_mem.mem_reg_13__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__4_.SD" "async_fifo.fifo_mem.mem_reg_13__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__6_.SD" "async_fifo.fifo_mem.mem_reg_13__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__0_.SD" "async_fifo.fifo_mem.mem_reg_14__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__2_.SD" "async_fifo.fifo_mem.mem_reg_14__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__4_.SD" "async_fifo.fifo_mem.mem_reg_14__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__6_.SD" "async_fifo.fifo_mem.mem_reg_14__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__0_.SD" "async_fifo.fifo_mem.mem_reg_15__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__2_.SD" "async_fifo.fifo_mem.mem_reg_15__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__4_.SD" "async_fifo.fifo_mem.mem_reg_15__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__6_.SD" "async_fifo.fifo_mem.mem_reg_15__7_.SD" 
      "async_fifo.sync_r2w.temp_reg_3_.SD" "async_fifo.sync_r2w.temp_reg_4_.SD" 
      "async_fifo.sync_rst_w.dff1_reg.SD" "async_fifo.sync_rst_w.dff2_reg.SD" 
      "async_fifo.wptr_full_full_reg.SD" "async_fifo.wptr_full_near_full_reg.SD" 
      "async_fifo.wptr_full_over_flow_reg.SD" "async_fifo.wptr_full_wbin_reg_0_.SD" 
      "async_fifo.wptr_full_wbin_reg_1_.SD" "async_fifo.wptr_full_wbin_reg_2_.SD" 
      "async_fifo.wptr_full_wbin_reg_3_.SD" "async_fifo.wptr_full_wbin_reg_4_.SD" 
      "async_fifo.wptr_full_wptr_reg_0_.SD" "async_fifo.wptr_full_wptr_reg_1_.SD" 
      "async_fifo.wptr_full_wptr_reg_2_.SD" "async_fifo.wptr_full_wptr_reg_3_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "4" {
      ScanLength 24;
      ScanIn "test_si_3";
      ScanOut "test_so_3";
      ScanInversion 0;
      ScanCells "async_fifo.sync_w2r.temp_reg_0_.SD" "async_fifo.sync_w2r.sync_out_reg_0_.D" 
      "async_fifo.sync_w2r.temp_reg_1_.SD" "async_fifo.sync_w2r.sync_out_reg_1_.D" 
      "async_fifo.sync_w2r.temp_reg_2_.SD" "async_fifo.sync_w2r.sync_out_reg_2_.D" 
      "async_fifo.sync_w2r.temp_reg_3_.SD" "async_fifo.sync_w2r.sync_out_reg_3_.D" 
      "async_fifo.sync_w2r.temp_reg_4_.SD" "async_fifo.sync_w2r.sync_out_reg_4_.D" 
      "async_fifo.rptr_empty_empty_reg.SD" "async_fifo.rptr_empty_near_empty_reg.SD" 
      "async_fifo.rptr_empty_rbin_reg_0_.SD" "async_fifo.rptr_empty_rbin_reg_1_.SD" 
      "async_fifo.rptr_empty_rbin_reg_2_.SD" "async_fifo.rptr_empty_rbin_reg_3_.SD" 
      "async_fifo.rptr_empty_rbin_reg_4_.SD" "async_fifo.rptr_empty_rptr_reg_0_.SD" 
      "async_fifo.rptr_empty_rptr_reg_1_.SD" "async_fifo.rptr_empty_rptr_reg_2_.SD" 
      "async_fifo.rptr_empty_rptr_reg_3_.SD" "async_fifo.rptr_empty_under_flow_reg.SD" 
      "async_fifo.sync_rst_r.dff1_reg.SD" "async_fifo.sync_rst_r.dff2_reg.SD" ;
      ScanMasterClock "ate_rclk" ;
   }
}
PatternBurst "TM1_occ_bypass" {
   MacroDefs "TM1_occ_bypass";
   Procedures "TM1_occ_bypass";
   PatList { "_pattern_" {
   }
}}
PatternExec "TM1_occ_bypass" {
   PatternBurst "TM1_occ_bypass";
}
Procedures "TM1_occ_bypass" {
   "multiclock_capture" {
      W "_multiclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; 
          "pll_bypass"=1; "test_mode1"=0; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_capture" {
      W "_allclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; 
          "pll_bypass"=1; "test_mode1"=0; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch" {
      W "_allclock_launch_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; 
          "pll_bypass"=1; "test_mode1"=0; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch_capture" {
      W "_allclock_launch_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; 
          "pll_bypass"=1; "test_mode1"=0; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "load_unload" {
      W "_default_WFT_";
      C { "atpg_mode"=1; "near_empty_mrgn[0]"=N; "near_empty_mrgn[1]"=N; "near_empty_mrgn[2]"=N; 
         "near_empty_mrgn[3]"=N; "near_empty_mrgn[4]"=N; "near_full_mrgn[0]"=N; "near_full_mrgn[1]"=N; 
         "near_full_mrgn[2]"=N; "near_full_mrgn[3]"=N; "near_full_mrgn[4]"=N; "rclk"=0; 
         "ren"=N; "rptr_clr"=N; "rrst_n"=1; "test_mode"=0; "test_se"=0; "test_si"=N; "wclk"=0; "wdata[0]"=N; 
         "wdata[1]"=N; "wdata[2]"=N; "wdata[3]"=N; "wdata[4]"=N; "wdata[5]"=N; "wdata[6]"=N; "wdata[7]"=N; 
         "wen"=N; "wptr_clr"=N; "wrst_n"=1; "empty"=X; "full"=X; "near_empty"=X; "near_full"=X; "over_flow"=X; 
         "rdata[0]"=X; "rdata[1]"=X; "rdata[2]"=X; "rdata[3]"=X; "rdata[4]"=X; "rdata[5]"=X; "rdata[6]"=X; 
         "rdata[7]"=X; "test_so"=X; "under_flow"=X; "ate_wclk"=0; "ate_rclk"=0; "occ_rst"=0; "occ_mode"=1; 
         "pll_bypass"=1; "test_mode1"=0; "test_si_1"=N; "test_so_1"=X; "test_si_2"=N; "test_so_2"=X; 
         "test_si_3"=N; "test_so_3"=X; }
      "TM1_occ_bypass_pre_shift": V { "test_se"=1; }
      Shift {          W "_default_WFT_";
         V { "_clk"=P1P1PP; "_si"=####; "_so"=####; }
      }
   }
}
MacroDefs "TM1_occ_bypass" {
   "test_setup" {
      W "_default_WFT_";
      C { "all_inputs"=\r39 N ; "all_outputs"=\r18 X ; }
      V { "atpg_mode"=1; "rclk"=0; "rrst_n"=1; "test_mode"=0; "wclk"=0; "wrst_n"=1; "ate_wclk"=0; "ate_rclk"=0; 
         "occ_mode"=1; "test_mode1"=0; }
      V { "test_se"=0; "occ_rst"=0; "pll_bypass"=1; "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; }
   }
}
Pattern "_pattern_" {
   W "_multiclock_capture_WFT_";
   "precondition all Signals": C { "_pi"=\r39 0 ; "_po"=\r18 X ; }
   Macro "test_setup";
   Ann {* chain_test *}
   "pattern 0": Call "load_unload" { 
      "test_si"=00110011; "test_si_1"=00110011; "test_si_2"=001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110; 
      "test_si_3"=001100110011001100110011; }
   Call "multiclock_capture" { 
      "_pi"=110001010000101010010101011101000110001; "_po"=LHLHLHHLLHHLLLHLLL; }
   "pattern 1": Call "load_unload" { 
      "test_so"=LLHHLLHH; "test_so_1"=LLHHLLHH; "test_so_2"=LLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHL; 
      "test_so_3"=LLHHLLHHLLHHLLHHLLHHLLHH; "test_si"=00010000; "test_si_1"=10101011; 
      "test_si_2"=111110001111111101111111111111111111111101111111111111111111111111111111011111111111111111111111111111110111111111111111111111111111100101111111111001111; 
      "test_si_3"=110010110001111011000111; }
   Call "multiclock_capture" { 
      "_pi"=100010100010101001P0101011110P0P0110000; "_po"=HHHHHHLLHHHHHLLHHH; }
   "pattern 2": Call "load_unload" { 
      "test_so"=LLLHLLLL; "test_so_1"=HLHLHLHH; "test_so_2"=LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL; 
      "test_so_3"=HHHHLLHHLLLHLHLXHXLXHXHX; "test_si"=10110101; "test_si_1"=01110110; 
      "test_si_2"=111011111110110011110110001010101100100100101110011011100011010100101101101001101001001010101010101011101010101010010101001001011010100110010101010100110; 
      "test_si_3"=010000111101110100100110; }
   Call "multiclock_capture" { 
      "_pi"=111100111000101000011110001101PP0110011; "_po"=HLHHHHLLHLLHHHLLHL; }
   "pattern 3": Call "load_unload" { 
      "test_so"=HLHHLHLH; "test_so_1"=LHHHLHHL; "test_so_2"=LLLLLLLLLLHLHHXXHLLLHHHHLLHLHLHLHHLLHLLHLLHLHHHLLHHLHHHLLLHHLHLHLLHLHHLHHLHLLHHLHLLHLLHLHLHLHLHLHLHLHHHLHLHLHLHLHLLHLHLHLLHLLHLHHLHLHLLHHLLHLHLHLLLLXHXLX; 
      "test_so_3"=HHHLLHHHHHLHLLHXLXLXHXLX; "test_si"=01011100; "test_si_1"=00001110; 
      "test_si_2"=000100110110011011111100011001100110101001110100101110100101000101111010001101101010110100110110111111111000010111110010011000000111110100110111000000110; 
      "test_si_3"=000100100101011011111100; }
   Call "multiclock_capture" { 
      "_pi"=111110100100101001000000101101PP0110000; "_po"=HLLHHHHHHHHHHLLLLL; }
   "pattern 4": Call "load_unload" { 
      "test_so"=LHLHHHLL; "test_so_1"=LLLLHHHL; "test_so_2"=LHLLLLHHHLLLHHXXHHHHHHLLLHHLLHHLLHHLHLHLLHHHLHLLHLHHHLHLLHLHLLLHLHHHHLHLLLHHLHHLHLHLHHLHHLHLLLLLHHHHHHHHHLLLLHLHHHHHLLHLLHHLLLLLLHHHHHLHLLHHLHHHLHHLXHXLX; 
      "test_so_3"=LHHLHHHLLHLHHLLXHXHXHXLX; "test_si"=00110010; "test_si_1"=01111100; 
      "test_si_2"=111001010110001111000011110001001000110001001000111010101110010100110111000010010110101011101101101010011010001111101110010111111011111111111001000111100; 
      "test_si_3"=111111110010101010100010; }
   Call "multiclock_capture" { 
      "_pi"=10001011010P10P001000000000101P00110101; "_po"=LLHHHHHHHHLHLLHLHH; }
   "pattern 5": Call "load_unload" { 
      "test_so"=LLHHLLHL; "test_so_1"=LHHHHHLL; "test_so_2"=HHHLLHLHHLHLLHXXHHLLLLHHHHLLLHLLHLLLHHLLLHLLHLLLHHHLHLHLLLLLLLLLLLHHLHHHLLLLHLLHLHHLHLHLHHHLHHLHHLHLHLLHHLHLLLHHHHHLHHHLLHLHHHHHHLHHHHHHHHHHHLLHHHLHXHXLX; 
      "test_so_3"=LLLLLLLLLLLLLHLLLLLLLLLL; "test_si"=11100100; "test_si_1"=01111010; 
      "test_si_2"=110101101100001111101001111110101101111011111100001001011110101011011011110111000111010101010010110001001001000111111111111010111100111101111100100110101; 
      "test_si_3"=101010001011100010001000; }
   Call "multiclock_capture" { 
      "_pi"=10010100111P101000000000000101P00110010; "_po"=LLHLHHLHLLHLLHHLHH; }
   "pattern 6": Call "load_unload" { 
      "test_so"=HHHLLHLL; "test_so_1"=LHHHHLHL; "test_so_2"=HLLHLHHHLLLLLHLLHHHLHLLHHHHHHLHLLLLLLLLLHHHHHHLLLLHLLHLHHHHLHLHLHHLHHLHHHHLHHHLLLHHHLHLHLHLHLLHLHHLLLHLLHLLHLLLHHHHHHHHHHHHLHLHHHHLLHHHHLHHHHHLLHHLHHHLHL; 
      "test_so_3"=HLHLHLLLHLHHHLLLHLLLHLLL; "test_si"=01000111; "test_si_1"=00010110; 
      "test_si_2"=011000000010100101101101110001101110101000100010100111011000010000000111100100100101111100011111001111110011100101000110111110101101111110011101100000010; 
      "test_si_3"=110111000011011000100101; }
   Call "multiclock_capture" { 
      "_pi"=111011000010101000010001010101PP0110100; "_po"=HLLHLLHHLLLHLLLLLH; }
   "pattern 7": Call "load_unload" { 
      "test_so"=LHLLLHHH; "test_so_1"=LLLHLHHL; "test_so_2"=LLLHLLLLHLHLLHXXLHHLHHLHHHLLLHHLHHHLHLHLLLHLLLHLHLLHHHLHHLLLLHLLLLLLLHHHHLLHLLHLLHLHHHHHLLLHHHHHLLHHHHHHLLHHHLLHLHLLLHHLHHHHHLHLHHLHHHHHLHLHLLLHHLHLXLXLX; 
      "test_so_3"=HHHLLHLLLLHHHLLXLXLXHXHX; "test_si"=10001110; "test_si_1"=00101101; 
      "test_si_2"=110000001010011010110111001001110011010111010011100101111100001110010011011010001110001101001011010111110011010000000010001010011010001111000111111110000; 
      "test_si_3"=110101111000100110101111; }
   Call "multiclock_capture" { 
      "_pi"=11011000010P101001000010000101P00110110; "_po"=LLHHLLLLHLHHLHLLHH; }
   "pattern 8": Call "load_unload" { 
      "test_so"=HLLLHHHL; "test_so_1"=LLHLHHLH; "test_so_2"=LLHHLLLHLLHLHHHHHLHHLHHHLLHLLHHHLLHHLHLHHHLHLLHHHLLHLHHHHHLLLLHHHLLHLLHHLHHLHLLLHHHLLLHHLHLLHLHHLHLHHHHHLLHHLHLLLLLLLLHLLLHLHLLHLLLLHLLLHHLLLHHHLHHHLLHLH; 
      "test_so_3"=HHLHLHHHHLLLHLLHHLHLHHHH; "test_si"=10010101; "test_si_1"=10111101; 
      "test_si_2"=010000010110010110100110100001100110011111011010001101000001010001101011110101000100110111011011011100101111101101111111111100110111011010100000011011001; 
      "test_si_3"=010001000000001111110100; }
   Call "multiclock_capture" { 
      "_pi"=11110000010P10P001000000000101P00110010; "_po"=LLLHHLLLLLHLHHLHLL; }
   "pattern 9": Call "load_unload" { 
      "test_so"=HLLHLHLH; "test_so_1"=HLHHHHLH; "test_so_2"=LLHLLLLHHLLLHHXXHLHLLHHLHLLLLHHLLHHLLHHHHHLHHLHLLLHHLHLLLLLHLHLLLHHLHLHHHHLHLHLLLHLLHHLHHHLHHLHHLHHHLLHLHHHHHLHHLHHHHHHHLLLLLLLLLHHHLHHLHLHLLLLLHLHHXLXHX; 
      "test_so_3"=LLLLLLLLLLLLLHLLLLLLLLLL; "test_si"=00101001; "test_si_1"=11111100; 
      "test_si_2"=100000011010100000010011110000111011001110101101010110100100101000110101100101111100011000101101111110010001110111011011001110010111100011000010111110110; 
      "test_si_3"=100010111000001011011101; }
   Call "multiclock_capture" { 
      "_pi"=11100110000P10P001000000000101P00110001; "_po"=LLLHLHHHLHLLHLLHHH; }
   "pattern 10": Call "load_unload" { 
      "test_so"=LLHLHLLH; "test_so_1"=HHHHHHLL; "test_so_2"=LHHLLLHLLLLLLHXXLLLHLLHHHHLLLLHHHLHHLLHHHLHLHHLHLHLHHLHLLHLLHLHLLLHHLHLHHLLHLHHHHHLLLHHLLLHLHHLHHHHHHLLHLLLHHHLHLLLLLLLLLLHHHLLHLHHHHLLLHHLLLLHLLLLHXHXLX; 
      "test_so_3"=LLLLLLLLLLLLLHLLLLLLLLLL; "test_si"=01010000; "test_si_1"=01111110; 
      "test_si_2"=000100100010011011001001011000010101100110010110100011010110010100011010001001011110001111010110011111001101111011101101100111001011110001011111011001101; 
      "test_si_3"=010001010000001000011111; }
   Call "multiclock_capture" { 
      "_pi"=111010010010101001000000000101PP0110100; "_po"=LLLHLHHHHHLHLLLLLL; }
   "pattern 11": Call "load_unload" { 
      "test_so"=LHLHLLLL; "test_so_1"=LHHHHHHL; "test_so_2"=LHHHLLHLHLLLHHXXHHLLHLLHLHHLLLLHLHLHHLLHHLLHLHHLHLLLHHLHLHHLLHLHLLLHHLHLLLHLLHLHHHHLLLHHHHLHLHHLLHHHHHLLLLLLLLLLHHHLHHLHHLLHHHLLHLHHHHLLLHLHHHHHLHHLXHXHX; 
      "test_so_3"=HHLHLLHHLLLHLLLXLXHXHXHX; "test_si"=00101110; "test_si_1"=00011110; 
      "test_si_2"=111000101110001100011001101001111101010110111001111100010100011111100111000000100100110100010101111000111100011001000001101000000011111111010010111010110; 
      "test_si_3"=011111110010100000011010; }
   Call "multiclock_capture" { 
      "_pi"=110110011000101001000000000101PP0110111; "_po"=LLHHHLLLLLHLHLHLHL; }
   "pattern 12": Call "load_unload" { 
      "test_so"=LLHLHHHL; "test_so_1"=LLLHHHHL; "test_so_2"=LHLHLLHHLLLLLHXXLLLHHLLHHLHLLHHHHHLHLHLHHLHHHLLHHHHHLLLHLHLLLHHHHHHLLHHHLLLLLLHLLHLLHHLHLLLHLHLHLLLLLLLLHHLLLHHLLHLLLLLHHLHLLLLLLLHHHHHHHHLHLLHLHHLHXHXLX; 
      "test_so_3"=HHLHLHLHLLHHLLLXLXHXLXLX; "test_si"=11010000; "test_si_1"=01011100; 
      "test_si_2"=000111100001111100110001000001001001001100101110010011110001011010011001000100010001101001110100011011001110011100010111011100110111111000001011100000010; 
      "test_si_3"=010010110100100000011011; }
   Call "multiclock_capture" { 
      "_pi"=11100110101P10P011010001110101P00110011; "_po"=LHHLLHHHLLHHHHLLLL; }
   "pattern 13": Call "load_unload" { 
      "test_so"=HLHLLLLH; "test_so_1"=LHLHHHLL; "test_so_2"=LLHHHHLLLLHHHHXXLHHLLLHLLLLLHLLHLLHLLHHLLHLHHHLLHLLHHHHLLLHLHHLHLLHHLLHLLLHLLLHLLLHHLHLLHHHLHLLLHHLHHLLHHHLLHHHLLLHLHHHLHHHLLHHLHHHHHHLLLLLHLHHHLLLLXLXLX; 
      "test_so_3"=LLLLLLLLLLLLLHLLLLLLLLLL; "test_si"=00100111; "test_si_1"=00111010; 
      "test_si_2"=001000111000110110011000010000100000100101010111001001110100101101001100100010001000110100011000001101100110010101001011001110011111111110000101111010000; 
      "test_si_3"=111101100110010000101110; }
   Call "multiclock_capture" { 
      "_pi"=110011001000101001000000000101PP0110001; "_po"=HLLLLLLLHHLLLLHLLH; }
   "pattern 14": Call "load_unload" { 
      "test_so"=LLHLLHHH; "test_so_1"=LLHHHLHL; "test_so_2"=HHLLLHLLLLLLHHXXHLLHHLLLLHLLLLHLLLLLHLLHLHLHLHHHLLHLLHHHLHLLHLHHLHLLHHLLHLLLHLLLLLLLLLLLLLLHHLLLLLHHLHHLLHHLLHLHLHLLHLHHLLHHHLLHHHHHHHHHHLLLLHLHHLHHXLXLX; 
      "test_so_3"=HHHLHLHLLHHLLLLXLXLXHXLX; "test_si"=11000100; "test_si_1"=00010000; 
      "test_si_2"=100101001010010011110001101101100011110110011001011001000000000010001100000101011111101010100011000001101101000110010010111110110001111000100000001100011; 
      "test_si_3"=001110111010110110110110; }
   Call "multiclock_capture" { 
      "_pi"=11011111110P101001001000000101P00110101; "_po"=HLHHLLLLLLLLLHHLHL; }
   "pattern 15": Call "load_unload" { 
      "test_so"=HHLLLHLL; "test_so_1"=LLLHLLLL; "test_so_2"=HHHHLHLHLLHLHHHHHHHHLLLHHLHHLHHLLLHHHHLHHLLHHLLHLHHLLHLLLLLLLLLLLLLLLLHLLLLHLHLHHHHHHLHLHLHLLLHHLLLLLHHLHHLHLLLHHLLHLLHLHHHHHLHHLLLHHHHLLLHLLLLLLLLLHLLHH; 
      "test_so_3"=LLHHHLHHHLHLHHLHHLHHLHHL; "test_si"=00001011; "test_si_1"=00100000; 
      "test_si_2"=001111010110100010111000110110111101111010001100001100101111111110000110100010100111110110010001110000110010100011001001101111010000111110010000001001010; 
      "test_si_3"=001101001010111111001101; }
   Call "multiclock_capture" { 
      "_pi"=10111111101P101001011111111101P00110010; "_po"=HLHHHHHHHHHHHLHLLL; }
   "pattern 16": Call "load_unload" { 
      "test_so"=LLLLHLHH; "test_so_1"=LLHLLLLL; "test_so_2"=LHHLHHLHHLLLLHLHHLHHHLLLHHLHHLHHHHLHHHHLHLLLHHLLLLHHLLHLHHHHHHHHHLLLLHHLHLLLHLHLLHHHHHLHHLLHLLLHHHLLLLHHLLHLHLLLHHLLHLLHHLHHHHLHLLLLHHHHHLLHLLLLLLLLLLHLL; 
      "test_so_3"=LLHHLHLLHLHLHHHHHHLLHHLH; "test_si"=10011000; "test_si_1"=00100001; 
      "test_si_2"=101001011010101010100001111110100101011001110100001011101110000111011010100101011000001001110110111111000111010100010011011110011110011011101010001111111; 
      "test_si_3"=100111101001111101101100; }
   Call "multiclock_capture" { 
      "_pi"=10111010010P10P000000000000101P00110100; "_po"=HLHHLLHLHHLHHHLLHH; }
   "pattern 17": Call "load_unload" { 
      "test_so"=HLLHHLLL; "test_so_1"=LLHLLLLH; "test_so_2"=HLHLLHHLLLLLLHXXHLHLLLLHHHHHHLHLLHLHLHHLLHHHLHLLLLLLLLLLHHHLLLLHHHLHHLHLHLLHLHLHHLLLLLHLLHHHLHHLHHHHHHLLLHHHLHLHLLLHLLHHLHHHHLLHHHHLLHHLHHHLHLHLLHHHXHXHX; 
      "test_so_3"=LLLLLLLLLLLLLHLLLLLLLLLL; "test_si"=00111101; "test_si_1"=10100101; 
      "test_si_2"=100001100110100101101101111010100101001001001000110110101000010101111110110110101111110110000101001000110101101110111110100110110101001001010111000111000; 
      "test_si_3"=100010011011100011101110; }
   Call "multiclock_capture" { 
      "_pi"=101100011010101000000000000101PP0110011; "_po"=LLHHHLHLHHLHHLLHHH; }
   "pattern 18": Call "load_unload" { 
      "test_so"=LLHHHHLH; "test_so_1"=HLHLLHLH; "test_so_2"=HLHHLHHLHLLLLHXXLHHLHHLHHHHLHLHLLHLHLLHLLLLLLLLLHHLHHLHLHLLLLHLHLHHHHHHLHHLHHLHLHHHHHHLHHLLLLHLHLLHLLLHHLHLHHLHHHLHHHHHLHLLHHLHHLHLHLLHLLHLHLHHHHLHHXLXLX; 
      "test_so_3"=LHLLLHLHHHLLLLLXHXLXHXLX; "test_si"=01111000; "test_si_1"=11001100; 
      "test_si_2"=000111101000001010110110001101010010100110100100011100000000001000100101011011011111111011000010110100010010110101011111100011010110100110101011001110100; 
      "test_si_3"=011100001001111110111001; }
   Call "multiclock_capture" { 
      "_pi"=11100011010P101000011111111101P00110101; "_po"=HLHLLHLHLLHLLLHHLL; }
   "pattern 19": Call "load_unload" { 
      "test_so"=LHHHHLLL; "test_so_1"=HHLLHHLL; "test_so_2"=LLLHHHHHLLHLLHLHHLHHLHHLLLHHLHLHHHHHHHHHHLHLLHLLLHHHLLLLLLLLLLHLLLHLLHLHLHHLHHLHHHHHHHHLHHLLLLHLHHLHLLLHLLHLHHLHLHLHHHHHHLLLHHLHLHHLHLLHHLHLHLHHLHHHLHLLL; 
      "test_so_3"=LHHHLLLLHLLHHHHHHLHHHLLH; "test_si"=01110010; "test_si_1"=00011010; 
      "test_si_2"=001111110110000101011011110110100001010011111111101110000100000101011111101101100011111111100001111010001101011011101111010001100111010011010101001000101; 
      "test_si_3"=101000101100101111100110; }
   Call "multiclock_capture" { 
      "_pi"=11000110101P101001000000000101P00110010; "_po"=LLHHHHHHHHHHHLHLLH; }
   "pattern 20": Call "load_unload" { 
      "test_so"=LHHHLLHL; "test_so_1"=LLLHHLHL; "test_so_2"=LLLLHHHHHLLLLHLLLHLHHLHHLLLLLLLLLLLHLHLLHHHHHHHHHLHHHLLLLHLLLLLHLHLHHHHHHLHHLHHLLLHHHHHHHHHLLLLHHHHLHLLLHHLHLHHLHHHLHHHHLHLLLHHLLHHHLHLLHHLHLHLHHLHLLHLHH; 
      "test_so_3"=HLHLLLHLHHLLHLHHHHHLLHHL; "test_si"=11100010; "test_si_1"=00110001; 
      "test_si_2"=011001111110001000010110011011011010101010001001110111001110000000101111010110111101111100110000101101001110101100110111101000110111101001101010001010011; 
      "test_si_3"=001001101111001011011001; }
   Call "multiclock_capture" { 
      "_pi"=100011010110101001000001110101PP0110001; "_po"=LLLHHLHHLHLLLHHLLL; }
   "pattern 21": Call "load_unload" { 
      "test_so"=HHHLLLHL; "test_so_1"=LLHHLLLH; "test_so_2"=HLLLHLLLLLLLLHXXLHHHLLLLLHHLHHLHHLHLHLHLHLLLHLLHHHLHHHLLHHHLLLLLLLHLHHHHLHLHHLHHHHLHHHHHLLHHLLLLHLHHLHLLHHHLHLHHLLHHLHHHHLHLLLHHLHHHHLHLLHHLHLHLLHHHXLXHX; 
      "test_so_3"=LHLHLLLHLLLLHLLXHXHXLXHX; "test_si"=11000011; "test_si_1"=11100000; 
      "test_si_2"=110110110110000111010110000000001100010100000100001011101111000011010111011011010010111110011000010110101111010111011011000100011011110111110101010001110; 
      "test_si_3"=000011001110011000110110; }
   Call "multiclock_capture" { 
      "_pi"=10011010111P101000011111010101P00110100; "_po"=HLLHHLLLLLLLLHLHHL; }
   "pattern 22": Call "load_unload" { 
      "test_so"=HHLLLLHH; "test_so_1"=HHHLLLLL; "test_so_2"=HHLLHLHHHLLLLHLLHHLHLHHLLLLLLLLLHHLLLHLHLLLLLHLLLLHLHHHLHHHHLLLLHHLHLHHHLHHLHHLHLLHLHHHHLHLHHHHHLHLHHLHLHHHHLHLHHHLHHLHHLLLHLLLHHLHHHHLHHHHHLHLHHLHLHHHLL; 
      "test_so_3"=LLLLHHLLHHHLLHHLLLHHLHHL; "test_si"=10001111; "test_si_1"=00100011; 
      "test_si_2"=011000000100101011010110111111111101101101110000001000001000110101000001101001100110101100110010101100001101101110011010011011111011111101011000111101110; 
      "test_si_3"=111011111110110110010010; }
   Call "multiclock_capture" { 
      "_pi"=11110000110P101000001110101101P00110111; "_po"=HLHLHHHHHHHHHHHLLH; }
   "pattern 23": Call "load_unload" { 
      "test_so"=HLLLHHHH; "test_so_1"=LLHLLLHH; "test_so_2"=LLLHLLLLHLHLLHHLHHLHLHHLHHHHHHHHHHLHHLHHLHHHLLLLLLHLLLLLHLLLHHLHLHLLLLLHHLHLLHHLLHHLHLHHLLHHLLHLHLHHLLLLHHLHHLHHHLLHHLHLLHHLHHHHHLHHHHHHHLHLHHHLLHHLHHHLH; 
      "test_so_3"=HHHLHHHHHHHLHHLHHLLHLLHL; "test_si"=10010101; "test_si_1"=10100000; 
      "test_si_2"=000101001010110111010110100110011101010000000000111001111011001100001010000000111100100100100111000001010000110010111010010100001111111000001110111111110; 
      "test_si_3"=000010001100101001010011; }
   Call "multiclock_capture" { 
      "_pi"=10100100101P101001010111111101P00110110; "_po"=LLHHLLLLLLLLLHLHLL; }
   "pattern 24": Call "load_unload" { 
      "test_so"=HLLHLHLH; "test_so_1"=HLHLLLLL; "test_so_2"=HHHHLHLHLLLLHHLLHHLHLHHLHLLHHLLHHHLHLHLLLLLLLLLLHHHLLHHHHLHHLLHHHHHHHHLHLLLLLLHHHHLLHLLHLLHLLHHHLLLLLHLHLLLLHHLLHLHHHLHLLHLHLLLLHHHHHHHLLLLLHHHLHLHHHHLLL; 
      "test_so_3"=LLLLHLLLHHLLHLHLLHLHLLHH; "test_si"=00100101; "test_si_1"=00100001; 
      "test_si_2"=111001100110011011101001110110110101001110010111110001000110110001101111100100010001100011101101010111111010011111101010000011111101111011100101100111010; 
      "test_si_3"=100001001111010000000001; }
   Call "multiclock_capture" { 
      "_pi"=100011000100101011P1000100010P0P0110010; "_po"=HLLHHHLLHLHHHLLLHH; }
   "pattern 25": Call "load_unload" { 
      "test_so"=LLHLLHLH; "test_so_1"=LHLLLLHL; "test_so_2"=LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL; 
      "test_so_3"=LLLLHLLHHHHLHLLXLXLXLXHX; "test_si"=01001100; "test_si_1"=11000100; 
      "test_si_2"=110011100000111101001011111011010011011010001011001000101111011001110111000010000100110001110110111011110001001101110101100001110110111100110010010101000; 
      "test_si_3"=000010011101100100000010; }
   Call "multiclock_capture" { 
      "_pi"=100110001010101000011111111101PP0110011; "_po"=LLHLLLHHLHHLLLLHHL; }
   "pattern 26": Call "load_unload" { 
      "test_so"=LHLLHHLL; "test_so_1"=HHLLLHLL; "test_so_2"=LLHHHHHLHLLLHHXXLHLLHLHHHHHLHHLHLLHHLHHLHHHHHHHHLLHLLLHLHHHHLHHLLHHHLHHHLLLLHLLLLHLLHHLLLHHHLHHLHHHLHHHHLLLHLLHHLHHHLHLHHLLLLHHHLHHLHHHHLLHHLLHLHHLLXLXLX; 
      "test_so_3"=LHLLLLHHHHHLHLHXLXLXLXLX; "test_si"=00010010; "test_si_1"=01101111; 
      "test_si_2"=010100010100001100011000001000010000110101110111101001101000111000010001010101000101101001000101001010100110100010111001111001001101011010111011111100111; 
      "test_si_3"=100001110011000001010111; }
   Call "multiclock_capture" { 
      "_pi"=11110100010P101000011111111101P00110000; "_po"=LLLLHHLLHHHLHLLLLH; }
   "pattern 27": Call "load_unload" { 
      "test_so"=LLLHLLHL; "test_so_1"=LHHLHHHH; "test_so_2"=LLHLLLLHHLHLLHHLLLLHHLLLLLHLLLLHLLLLHHLHLHHHLHHHHLHLLHHLHLLLHHHLLLLHLLLHLHLHLHLLLHLHHLHLLHLLLHLHLLHLHLHLLHHLHLLLHLHHHLLHHHHHHHHHHHLHLHHLHLHHHLHHHHLLLHHHH; 
      "test_so_3"=HLLLLHHHLLHHLLLLLHLHLHHH; "test_si"=10100100; "test_si_1"=11011011; 
      "test_si_2"=101010101010011101001100010100000100011000111011100100111100011110001000001010100110110100100010000101010111010000000110001100100000011010011101110011011; 
      "test_si_3"=000011010001010100011111; }
   Call "multiclock_capture" { 
      "_pi"=11101000101P101001011111111101P00110100; "_po"=HLLHLLHHLLLLLHLHHL; }
   "pattern 28": Call "load_unload" { 
      "test_so"=HLHLLHLL; "test_so_1"=HHLHHLHH; "test_so_2"=HHLHHLHHLLLLHHHLLHLLHHLLLHLHLLLLLHLLLHHLLLHHHLHHHLLHLLHHHHLLLHHHHLLLHLLLLLHLHLHLLHHLHHLHLLHLLLHLHHHHHHHHLHHHLHLLLLLLLHHLLLHHLLHLLLLLLHHLHLLHHHLHHHLHHLHHL; 
      "test_so_3"=LLLLHHLHLLLHLHLHLLLHHHHH; "test_si"=01000001; "test_si_1"=11010110; 
      "test_si_2"=100011110100011111011011011111110001101010101111011111100101011000101110100001010100101011100111010101111001101111110100111111100001010000101100111101001; 
      "test_si_3"=111011110110100101110000; }
   Call "multiclock_capture" { 
      "_pi"=10010100010P101001011111111101P00110011; "_po"=LLHLHHHHLLHHHLHHHH; }
   "pattern 29": Call "load_unload" { 
      "test_so"=LHLLLLLH; "test_so_1"=HHLHLHHL; "test_so_2"=LLLLHHHHHLLLHHHLHHLHHLHHHHHHHHHHLLLHHLHLHLHLHHHHLHHHHHHLLHLHLHHLLLHLHHHLHLLLLHLHLHLLHLHLHHHLLHHHLHLHLHHHHLLHHLHHHHHHLHLLHHHHHHHLLLLHLHLLLLHLHHLLHHLLHLHHH; 
      "test_so_3"=HHHLHHHHLHHLHLLHLHHHLLLL; "test_si"=00000010; "test_si_1"=00101111; 
      "test_si_2"=000100111110111111101101101111111100110100010111001111110010101101010111000000101110010101110111011010110001100010111010101111110000101010010110110110010; 
      "test_si_3"=101111110100010111010100; }
   Call "multiclock_capture" { 
      "_pi"=10101000101P101000011111111101P00110001; "_po"=HLLHHLLLHHLLLLHLLH; }
   "pattern 30": Call "load_unload" { 
      "test_so"=LLLLLLHL; "test_so_1"=LLHLHHHH; "test_so_2"=HHLLLHLLLLLLHHHHHHHLHHLHHLHHHHHHHHLLHHLHLLLHLHHHLLHHHHHHLLHLHLHHLHLHLHHHLLLLLLHLHHHHHHHHLHHHLHHHLHHLHLHHLLLHHLLLHLHHHLHLHLHHHHHHLLLLHLHLHLLHLHHLHHLHHLHLH; 
      "test_so_3"=HLHHHHHHLHLLLHLHHHLHLHLL; "test_si"=10000000; "test_si_1"=11011001; 
      "test_si_2"=001110110101111111110110110111110110011011001011110111110101010100101011010000010000000011111011011101010000011001011101100111111000010110001011101011100; 
      "test_si_3"=010111010111101101010101; }
   Call "multiclock_capture" { 
      "_pi"=110100010100101000P0010101010P0P0110100; "_po"=LHHLHLLLLLLLLHLHLL; }
   "pattern 31": Call "load_unload" { 
      "test_so"=HLLLLLLL; "test_so_1"=HHLHHLLH; "test_so_2"=LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL; 
      "test_so_3"=HHLLHLLHHLLLLLHXHXHXHXHX; "test_si"=00000101; "test_si_1"=10110010; 
      "test_si_2"=011001100011110101111011101011110111001111100101011011111110101001010101001000000111111101111101101110100100001101101110010011110100001001000101000110101; 
      "test_si_3"=111110110111100001010111; }
   Call "multiclock_capture" { 
      "_pi"=101000101000101010001010101101PP0110111; "_po"=LHHHLHHHHHHHLLHHLH; }
   "pattern 32": Call "load_unload" { 
      "test_so"=LLLLHLHL; "test_so_1"=LHHLLHLH; "test_so_2"=HHLLHHLLLHHHHLXXHHHHLHHHLHLHHHHLHHHLLHHHHHLLHLHLHHLHHHHHHHLHLHLLHLHLHLHLLHLLLLLLHHHHHHHLHHHHHLHHLHHHLHLLHLLLLHHLHHLHHHLLHLLHHHHLHLLLLHLLHLLLHLHLLLHHXHXHX; 
      "test_so_3"=HHHHLHHLHHHHLLLXHXHXHXHX; "test_si"=10101110; "test_si_1"=00011011; 
      "test_si_2"=000111101100101000100111001110011111100011001000000100001011110000000011010000000100101111000100000000001010111100010000111000100011110111110100111011111; 
      "test_si_3"=100100010101010000001010; }
   Call "multiclock_capture" { 
      "_pi"=11010010101P101010011111100101P00110100; "_po"=HLLLHLLLLLLLLHLLLH; }
   "pattern 33": Call "load_unload" { 
      "test_so"=LHLHHHLL; "test_so_1"=LLLHHLHH; "test_so_2"=LLHHHHLHHLLHLHLLLHLLHHHLLHHHLLHHHHHHLLLHHLLHLLLLLLHLLLLHLHHHHLLLLLLLLHHLHLLLLLLLHLLHLHHHHLLLHLLLLLLLLLLHLHLHHHHLLLHLLLLHHHLLLHLLLHHHHLHHHHHLHLLHHHLHHHHHL; 
      "test_so_3"=HLLHLLLHLHLHLHLLLLLLHLHL; "test_si"=11011001; "test_si_1"=10110001; 
      "test_si_2"=111111010011011111010011000111001011110000100100100010000101111010000001011000000010010101100010111100110001011110001000011100011001111010111010100101111; 
      "test_si_3"=010000111111101000000000; }
   Call "multiclock_capture" { 
      "_pi"=111111010110101001P111110001010P0110110; "_po"=LHHHLHHLLHLHHHLHHL; }
   "pattern 34": Call "load_unload" { 
      "test_so"=HHLHHLLH; "test_so_1"=HLHHLLLH; "test_so_2"=HHHHHHLHLLHHLHHHHHLHLLHHLLLHHHLLHLHHHHLLLLHLLHLLHLLLHLLLLHLHHHHLHLLLLLLHLHHLLLLLLLHLLHLHLHHLLLHLHHHHLLHHLLLHLHHHHLLLHLLLLHHHLLLHHLLHHHHLHLHHHLHLHLLHLHHHH; 
      "test_so_3"=HHLLLLLLLLLLHLLHLHLHLHLH; "test_si"=10011001; "test_si_1"=11111111; 
      "test_si_2"=000001001100011110001110101101111110011011011010100101000101001100000011101100001101100110110101000111100010010001010100010110101011001011101001101100100; 
      "test_si_3"=001101100111100110101010; }
   Call "multiclock_capture" { 
      "_pi"=100110000100101000P000011011010P0110101; "_po"=LLHLHHLLHHLHHHHHLL; }
   "pattern 35": Call "load_unload" { 
      "test_so"=HLLHHLLH; "test_so_1"=HHHHHHHH; "test_so_2"=LLLLLHLLHHLLLHHHHLLLHHHLHLHHLHHHHHHLLHHLHHLHHLHLHLLHLHLLLHLHLLHHLLLLLLHHHLHHLLLLHHLHHLLHHLHHLHLHLLLHHHHLLLHLLHLLLHLHLHLLLHLHHLHLHLHHLLHLHHHLHLLHHLHHLLHLL; 
      "test_so_3"=LHLHHLLLHLLLHLHLLLLLLLLL; "test_si"=10011011; "test_si_1"=11100100; 
      "test_si_2"=100001111011011101100000101000101100101101100101110110100101010100000010000110001010011111011110111010001011110110111010110011111110010011000000110001110; 
      "test_si_3"=101111000101011101100010; }
   Call "multiclock_capture" { 
      "_pi"=111000100010101011P111001101010P0110110; "_po"=HHLHLLLLHLHHHHHHHH; }
   "pattern 36": Call "load_unload" { 
      "test_so"=HLLHHLHH; "test_so_1"=HHLLHLLH; "test_so_2"=HLLLLHHHHLHHLHHHLHHLLLLLHLHLLLHLHHLLHLHHLHHLLHLHHHLHHLHLLHLHLHLHLLLLLLHLLLLHHLLLHLHLLHHHHHLHHHHLHHHLHLLLHLHHHHLHHLHHHLHLHHLLHHHHHHHLLHLLHHLLLLLLHHLLLHHHL; 
      "test_so_3"=LHHHHLLLHLHLHHHLHHLLLHLL; "test_si"=00011011; "test_si_1"=01010101; 
      "test_si_2"=000100001000010100010111011010000001110101111010111111010001011000000010000011000101100001101011100100110011000101001101010001011000111100010100010100110; 
      "test_si_3"=100010010110111011010010; }
   Call "multiclock_capture" { 
      "_pi"=10010110110P101001011101111101P00110000; "_po"=HLHLLHHLHLHHLLLLLH; }
   "pattern 37": Call "load_unload" { 
      "test_so"=LLLHHLHH; "test_so_1"=LHLHLHLH; "test_so_2"=LLHHLLLHLLHLHHHLLLLHLHHHLHHLHLLLLLLHHHLHLHHHHLHLHHHHHHLHLLLHLHHLLLLLLLHLLLLLHHLLLHLHHLLLLHHLHLHHHLLHLLHHLLHHLLLHLHLLHHLHLHLLLHLHHHHHLHHHLLLHLHLLHLHLHHLLL; 
      "test_so_3"=HLLLHLLHLHHLHHHLHHLHLLHL; "test_si"=10110100; "test_si_1"=10101110; 
      "test_si_2"=001000011000101010001011011101000000111001111101001111101000101100000001000001100110110001110101010010011101100001100110011000100000011101001010111011001; 
      "test_si_3"=001100000000111100011100; }
   Call "multiclock_capture" { 
      "_pi"=10101101100P101000011111111101P00110100; "_po"=HLHLLLHLHLLHLHHHLL; }
   "pattern 38": Call "load_unload" { 
      "test_so"=HLHHLHLL; "test_so_1"=HLHLHHHL; "test_so_2"=LHHLLLHLLLLLLHLHHLLLHLHHLHHHLHLLLLLLHHHLLHHHHHLHLLHHHHHLHLLLHLHHLLLLLLLHLLLLLHHLLHHLHHLLLHHHLHLHLHLLHLLHHHLHHLLLHHHHHHHHLHHLLLHLLLLLLHHHLHLLHLHLLHHHLLLHL; 
      "test_so_3"=LLHHLLLLLLLLHHHHLLLHHHLL; "test_si"=11000111; "test_si_1"=01000010; 
      "test_si_2"=010110100010111110100010100000110011111111110110010011111111100110000011010000110011110110111110010000111000001100100011100100110011111010010001011111001; 
      "test_si_3"=111100010101110001101111; }
   Call "multiclock_capture" { 
      "_pi"=10001001101P101000011111111101P00110000; "_po"=HLHHLHHLLLLHLHHLLH; }
   "pattern 39": Call "load_unload" { 
      "test_so"=HHLLLHHH; "test_so_1"=LHLLLLHL; "test_so_2"=HHHHHLHLHLHLHHHHHLHLLLHLHLLLLLHHLLHHHHHHHHHHLHHLLHLLHHHHHHHHHLLHHLLLLLHHLHLLLLHHLLHHHHLHHLHHHHHLLHLLLLHHHHHHHHHHLLHLLLHHHLLHLLHHLLHHHHHLHLLHLLLHHHLHLLLHL; 
      "test_so_3"=HHHHLLLHLHLHHHLLLHHLHHHH; "test_si"=10001011; "test_si_1"=00000111; 
      "test_si_2"=101001000110101101010001110000011001111111111011111001110111110011000001111000010001111001011111111000010100000111010001000010010101111110001000101110110; 
      "test_si_3"=111000101010110110111011; }
   Call "multiclock_capture" { 
      "_pi"=10010011010P101000000000000101P00110100; "_po"=HLHHHLLHHHHHLHHLHH; }
   "pattern 40": Call "load_unload" { 
      "test_so"=HLLLHLHH; "test_so_1"=LLLLLHHH; "test_so_2"=HHLHLHLLHLLLLHLLLHLHLLLHHHLLLLLHHLLHHHHHHHHHHLHHHHHLLHHHLHHHHHLLHHLLLLLHLLLLLLLLLLLHHHHLLHLHHHHHHHHLLLLHLHLLLLLHHHLHLLLHLLLLHLLHLHLHHHHHHLLLHLLLHHLHLHLLH; 
      "test_so_3"=HHHLLLHLHLHLHHLHHLHHHLHH; "test_si"=00111111; "test_si_1"=10010110; 
      "test_si_2"=010101000010110111001111010110011011011100110101101000110100001001100011111100001000010010101011000101110100111111111000001001101001001011110000101000010; 
      "test_si_3"=011101001001111111100100; }
   Call "multiclock_capture" { 
      "_pi"=11110100001P101000011111111101P00110100; "_po"=HLHHLHHLLLHHLLHHLL; }
   "pattern 41": Call "load_unload" { 
      "test_so"=LLHHHHHH; "test_so_1"=HLLHLHHL; "test_so_2"=HHLHLHLLHLHLHHLHHHLLHHHHLHLHHLLHHLHHLHHHLLHHLHLHHLHLLLHHLHLLLLHLLHHLLLHHHHHHHHHHHLLLLHLLHLHLHLHHLLLHLHHHLHLLHHHHHHHHHLLLLLHLLHHLHLLHLLHLHHHHLLLLHLHLLLHLL; 
      "test_so_3"=LHHHLHLLHLLHHHHHHHHLLHLL; "test_si"=11111100; "test_si_1"=00101101; 
      "test_si_2"=101011011110110011100111111011000101101101011010100100011110000100110001001110001100001011010101110010110010011100111100100100111000100101111000000011000; 
      "test_si_3"=111010011111101011010001; }
   Call "multiclock_capture" { 
      "_pi"=11101000010P101001011111111101P00110110; "_po"=LLHHHHHHLLHHHHHLHH; }
   Ann {* fast_sequential *}
   "pattern 42": Call "load_unload" { 
      "test_so"=HHHHHHLL; "test_so_1"=LLHLHHLH; "test_so_2"=LLHLHHHLLLHLHHHLHHHLLHHHHHHLHHLLLHLHHLHHLHLHHLHLHHHHHHHHHHHLLLLHLLHHLLLHLLHHHLLLHHLLLLHLHHLHLHLHHHLLHLHHLLHLLHHHLLHHHHLLHLLHLLHHHLLLHLLHLHHHHLLLLLLHHLLLL; 
      "test_so_3"=HHHLHLLHHHHHHLHLHHLHLLLH; "test_si"=00101000; "test_si_1"=00000001; 
      "test_si_2"=101101001010000010010100111111001100100110010001011001001110010010111011010001100000110111000110110011111100110100000011100100001011101100100010100100100; 
      "test_si_3"=110011011000101010001101; }
   Call "multiclock_capture" { 
      "_pi"=110001100010101001000011000101000110011; }
   Call "multiclock_capture" { 
      "_pi"=110001100010101001000011000101P00110011; "_po"=LLHHLLHHLLLHLLLLHH; }
   Ann {* fast_sequential *}
   "pattern 43": Call "load_unload" { 
      "test_so"=LLHLHLLL; "test_so_1"=LLLLLLLH; "test_so_2"=HHHHLHLHLLLLLHHLHLLHLHLLHHHHHHLLHHLLHLLHHLLHLLLHLHHLLHLLHHHLLHLLLLLHHLLLLHLLLHHLLLLLHHLHHHLLLHHLHHLLHHHHHHLLHHLHLLLLLLHHHLLHLLLLHLHHHLHHLLHLLLHLLLLLHHHLL; 
      "test_so_3"=HHLLHHLHHLLLHLHLHLLLHHLH; "test_si"=11101011; "test_si_1"=11001100; 
      "test_si_2"=011000100100000001000011111010110111101101010100000100110011000100010001010010010010101011000010000111001111111001110000001111000111101011011001001111000; 
      "test_si_3"=100011101010110000101101; }
   Call "multiclock_capture" { 
      "_pi"=1101110011101010100101011101010P0110001; }
   Call "multiclock_capture" { 
      "_pi"=100000101010101010010000010101P00110000; "_po"=LLHLHLLHHHLLLHLHLL; }
   Ann {* fast_sequential *}
   "end 43 unload": Call "load_unload" { 
      "test_so"=HHLHLHHL; "test_so_1"=HLLHHLLL; "test_so_2"=HHLLLHLLHLLLLLLLHLLLLHHHHHLHLHHLHHHHLHHLHLHLHLLLLLHLLHHLLHHLLLHLLLHLLLHLHLLHLLHLLHLHLHLHHLLLLHLLLLHHHLLHHHHHHHLLHHHLLLLLLHHHHLLLHHHHLHLHHLHHLLHLLHHHHLLLL; 
      "test_so_3"=LLLHHHLHLHLHHLLLLHLHHLHH; }
}

// Patterns reference 138 V statements, generating 6978 test cycles
