{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557085127353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557085127367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 14:38:47 2019 " "Processing started: Sun May 05 14:38:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557085127367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085127367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IlluminatiTop -c IlluminatiTop " "Command: quartus_map --read_settings_files=on --write_settings_files=off IlluminatiTop -c IlluminatiTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085127367 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557085128293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557085128293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/sim_toplevel/ssd_router.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/sim_toplevel/ssd_router.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSD_Router " "Found entity 1: SSD_Router" {  } { { "../sim_TopLevel/SSD_Router.v" "" { Text "D:/ADD/PROJECT/sim_TopLevel/SSD_Router.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142204 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "score_level2.v(20) " "Verilog HDL information at score_level2.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "../src/score_level2.v" "" { Text "D:/ADD/PROJECT/src/score_level2.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557085142208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/score_level2.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/score_level2.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_level2 " "Found entity 1: score_level2" {  } { { "../src/score_level2.v" "" { Text "D:/ADD/PROJECT/src/score_level2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/lab4_0502/src/timeronesecond_watchdog.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/lab4_0502/src/timeronesecond_watchdog.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerOneSecond_WatchDog " "Found entity 1: TimerOneSecond_WatchDog" {  } { { "../../LAB4_0502/src/TimerOneSecond_WatchDog.v" "" { Text "D:/ADD/LAB4_0502/src/TimerOneSecond_WatchDog.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/lab4_0502/src/timer100ms_watchdog.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/lab4_0502/src/timer100ms_watchdog.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer100ms_WatchDog " "Found entity 1: Timer100ms_WatchDog" {  } { { "../../LAB4_0502/src/Timer100ms_WatchDog.v" "" { Text "D:/ADD/LAB4_0502/src/Timer100ms_WatchDog.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/lab4_0502/src/timer1ms.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/lab4_0502/src/timer1ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer1ms " "Found entity 1: Timer1ms" {  } { { "../../LAB4_0502/src/Timer1ms.v" "" { Text "D:/ADD/LAB4_0502/src/Timer1ms.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/lab4_0502/src/countto100_watchdog.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/lab4_0502/src/countto100_watchdog.v" { { "Info" "ISGN_ENTITY_NAME" "1 CountTo100_WatchDog " "Found entity 1: CountTo100_WatchDog" {  } { { "../../LAB4_0502/src/CountTo100_WatchDog.v" "" { Text "D:/ADD/LAB4_0502/src/CountTo100_WatchDog.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/lab4_0502/src/countto10_watchdog.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/lab4_0502/src/countto10_watchdog.v" { { "Info" "ISGN_ENTITY_NAME" "1 CountTo10_WatchDog " "Found entity 1: CountTo10_WatchDog" {  } { { "../../LAB4_0502/src/CountTo10_WatchDog.v" "" { Text "D:/ADD/LAB4_0502/src/CountTo10_WatchDog.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../src/Counter.v" "" { Text "D:/ADD/PROJECT/src/Counter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/access_control_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/access_control_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Access_Control_Top " "Found entity 1: Access_Control_Top" {  } { { "../src/Access_Control_Top.v" "" { Text "D:/ADD/PROJECT/src/Access_Control_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/password_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/password_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 password_ROM " "Found entity 1: password_ROM" {  } { { "../src/password_ROM.v" "" { Text "D:/ADD/PROJECT/src/password_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142244 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "password_controller.v(32) " "Verilog HDL information at password_controller.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "../src/password_controller.v" "" { Text "D:/ADD/PROJECT/src/password_controller.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557085142247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/password_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/password_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 password_controller " "Found entity 1: password_controller" {  } { { "../src/password_controller.v" "" { Text "D:/ADD/PROJECT/src/password_controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/user_id_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/user_id_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 user_id_rom " "Found entity 1: user_id_rom" {  } { { "../src/user_id_rom.v" "" { Text "D:/ADD/PROJECT/src/user_id_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142251 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "user_id_rom_controller.v(35) " "Verilog HDL information at user_id_rom_controller.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "../src/user_id_rom_controller.v" "" { Text "D:/ADD/PROJECT/src/user_id_rom_controller.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557085142255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/user_id_rom_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/user_id_rom_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 user_id_rom_controller " "Found entity 1: user_id_rom_controller" {  } { { "../src/user_id_rom_controller.v" "" { Text "D:/ADD/PROJECT/src/user_id_rom_controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/random_number_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/random_number_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Random_Number_Generator " "Found entity 1: Random_Number_Generator" {  } { { "../src/Random_Number_Generator.v" "" { Text "D:/ADD/PROJECT/src/Random_Number_Generator.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/button_shaper.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/button_shaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Button_Shaper " "Found entity 1: Button_Shaper" {  } { { "../src/Button_Shaper.v" "" { Text "D:/ADD/PROJECT/src/Button_Shaper.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/loadregister_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/loadregister_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadRegister_4bit " "Found entity 1: LoadRegister_4bit" {  } { { "../src/LoadRegister_4bit.v" "" { Text "D:/ADD/PROJECT/src/LoadRegister_4bit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/digittimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/digittimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitTimer " "Found entity 1: digitTimer" {  } { { "../src/digitTimer.v" "" { Text "D:/ADD/PROJECT/src/digitTimer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/digit.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digit " "Found entity 1: Digit" {  } { { "../src/Digit.v" "" { Text "D:/ADD/PROJECT/src/Digit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/onesecond.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/onesecond.v" { { "Info" "ISGN_ENTITY_NAME" "1 OneSecond " "Found entity 1: OneSecond" {  } { { "../src/OneSecond.v" "" { Text "D:/ADD/PROJECT/src/OneSecond.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/onemillisec.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/onemillisec.v" { { "Info" "ISGN_ENTITY_NAME" "1 OneMilliSec " "Found entity 1: OneMilliSec" {  } { { "../src/OneMilliSec.v" "" { Text "D:/ADD/PROJECT/src/OneMilliSec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/verifier_level3.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/verifier_level3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Verifier_level3 " "Found entity 1: Verifier_level3" {  } { { "../src/verifier_level3.v" "" { Text "D:/ADD/PROJECT/src/verifier_level3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/seven_segment_symbol.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/seven_segment_symbol.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_segment_symbol " "Found entity 1: Seven_segment_symbol" {  } { { "../src/seven_segment_symbol.v" "" { Text "D:/ADD/PROJECT/src/seven_segment_symbol.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/count1000.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/count1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count1000 " "Found entity 1: Count1000" {  } { { "../src/Count1000.v" "" { Text "D:/ADD/PROJECT/src/Count1000.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142289 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Level3_Count LEVEL3_COUNT GameControl.v(9) " "Verilog HDL Declaration information at GameControl.v(9): object \"Level3_Count\" differs only in case from object \"LEVEL3_COUNT\" in the same scope" {  } { { "../src/GameControl.v" "" { Text "D:/ADD/PROJECT/src/GameControl.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557085142295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LogOut LOGOUT GameControl.v(9) " "Verilog HDL Declaration information at GameControl.v(9): object \"LogOut\" differs only in case from object \"LOGOUT\" in the same scope" {  } { { "../src/GameControl.v" "" { Text "D:/ADD/PROJECT/src/GameControl.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557085142295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/gamecontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/gamecontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 GameControl " "Found entity 1: GameControl" {  } { { "../src/GameControl.v" "" { Text "D:/ADD/PROJECT/src/GameControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/score_level3.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/score_level3.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_level3 " "Found entity 1: score_level3" {  } { { "../src/score_level3.v" "" { Text "D:/ADD/PROJECT/src/score_level3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/illuminatitop.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/illuminatitop.v" { { "Info" "ISGN_ENTITY_NAME" "1 IlluminatiTop " "Found entity 1: IlluminatiTop" {  } { { "../src/IlluminatiTop.v" "" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add/project/src/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /add/project/src/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../src/Adder.v" "" { Text "D:/ADD/PROJECT/src/Adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142301 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IlluminatiTop " "Elaborating entity \"IlluminatiTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557085142463 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Level3_Count IlluminatiTop.v(13) " "Output port \"Level3_Count\" at IlluminatiTop.v(13) has no driver" {  } { { "../src/IlluminatiTop.v" "" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557085142467 "|IlluminatiTop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Access_Control_Top Access_Control_Top:Access_Control_Module " "Elaborating entity \"Access_Control_Top\" for hierarchy \"Access_Control_Top:Access_Control_Module\"" {  } { { "../src/IlluminatiTop.v" "Access_Control_Module" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_id_rom_controller Access_Control_Top:Access_Control_Module\|user_id_rom_controller:user_id " "Elaborating entity \"user_id_rom_controller\" for hierarchy \"Access_Control_Top:Access_Control_Module\|user_id_rom_controller:user_id\"" {  } { { "../src/Access_Control_Top.v" "user_id" { Text "D:/ADD/PROJECT/src/Access_Control_Top.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142471 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 user_id_rom_controller.v(139) " "Verilog HDL assignment warning at user_id_rom_controller.v(139): truncated value with size 32 to match size of target (5)" {  } { { "../src/user_id_rom_controller.v" "" { Text "D:/ADD/PROJECT/src/user_id_rom_controller.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142474 "|IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 user_id_rom_controller.v(161) " "Verilog HDL assignment warning at user_id_rom_controller.v(161): truncated value with size 32 to match size of target (5)" {  } { { "../src/user_id_rom_controller.v" "" { Text "D:/ADD/PROJECT/src/user_id_rom_controller.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142474 "|IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 user_id_rom_controller.v(183) " "Verilog HDL assignment warning at user_id_rom_controller.v(183): truncated value with size 32 to match size of target (5)" {  } { { "../src/user_id_rom_controller.v" "" { Text "D:/ADD/PROJECT/src/user_id_rom_controller.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142474 "|IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 user_id_rom_controller.v(211) " "Verilog HDL assignment warning at user_id_rom_controller.v(211): truncated value with size 32 to match size of target (5)" {  } { { "../src/user_id_rom_controller.v" "" { Text "D:/ADD/PROJECT/src/user_id_rom_controller.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142475 "|IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 user_id_rom_controller.v(217) " "Verilog HDL assignment warning at user_id_rom_controller.v(217): truncated value with size 32 to match size of target (5)" {  } { { "../src/user_id_rom_controller.v" "" { Text "D:/ADD/PROJECT/src/user_id_rom_controller.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142475 "|IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 user_id_rom_controller.v(219) " "Verilog HDL assignment warning at user_id_rom_controller.v(219): truncated value with size 32 to match size of target (1)" {  } { { "../src/user_id_rom_controller.v" "" { Text "D:/ADD/PROJECT/src/user_id_rom_controller.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142475 "|IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_id_rom Access_Control_Top:Access_Control_Module\|user_id_rom_controller:user_id\|user_id_rom:mem " "Elaborating entity \"user_id_rom\" for hierarchy \"Access_Control_Top:Access_Control_Module\|user_id_rom_controller:user_id\|user_id_rom:mem\"" {  } { { "../src/user_id_rom_controller.v" "mem" { Text "D:/ADD/PROJECT/src/user_id_rom_controller.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Access_Control_Top:Access_Control_Module\|user_id_rom_controller:user_id\|user_id_rom:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Access_Control_Top:Access_Control_Module\|user_id_rom_controller:user_id\|user_id_rom:mem\|altsyncram:altsyncram_component\"" {  } { { "../src/user_id_rom.v" "altsyncram_component" { Text "D:/ADD/PROJECT/src/user_id_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Access_Control_Top:Access_Control_Module\|user_id_rom_controller:user_id\|user_id_rom:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Access_Control_Top:Access_Control_Module\|user_id_rom_controller:user_id\|user_id_rom:mem\|altsyncram:altsyncram_component\"" {  } { { "../src/user_id_rom.v" "" { Text "D:/ADD/PROJECT/src/user_id_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Access_Control_Top:Access_Control_Module\|user_id_rom_controller:user_id\|user_id_rom:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"Access_Control_Top:Access_Control_Module\|user_id_rom_controller:user_id\|user_id_rom:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file user_id_rom_test.mif " "Parameter \"init_file\" = \"user_id_rom_test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20 " "Parameter \"numwords_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142569 ""}  } { { "../src/user_id_rom.v" "" { Text "D:/ADD/PROJECT/src/user_id_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557085142569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l7a1 " "Found entity 1: altsyncram_l7a1" {  } { { "db/altsyncram_l7a1.tdf" "" { Text "D:/ADD/PROJECT/syn/db/altsyncram_l7a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l7a1 Access_Control_Top:Access_Control_Module\|user_id_rom_controller:user_id\|user_id_rom:mem\|altsyncram:altsyncram_component\|altsyncram_l7a1:auto_generated " "Elaborating entity \"altsyncram_l7a1\" for hierarchy \"Access_Control_Top:Access_Control_Module\|user_id_rom_controller:user_id\|user_id_rom:mem\|altsyncram:altsyncram_component\|altsyncram_l7a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "password_controller Access_Control_Top:Access_Control_Module\|password_controller:pwd " "Elaborating entity \"password_controller\" for hierarchy \"Access_Control_Top:Access_Control_Module\|password_controller:pwd\"" {  } { { "../src/Access_Control_Top.v" "pwd" { Text "D:/ADD/PROJECT/src/Access_Control_Top.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142663 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 password_controller.v(139) " "Verilog HDL assignment warning at password_controller.v(139): truncated value with size 32 to match size of target (5)" {  } { { "../src/password_controller.v" "" { Text "D:/ADD/PROJECT/src/password_controller.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142663 "|IlluminatiTop|Access_Control_Top:Access_Control_Module|password_controller:pwd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 password_controller.v(161) " "Verilog HDL assignment warning at password_controller.v(161): truncated value with size 32 to match size of target (5)" {  } { { "../src/password_controller.v" "" { Text "D:/ADD/PROJECT/src/password_controller.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142663 "|IlluminatiTop|Access_Control_Top:Access_Control_Module|password_controller:pwd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 password_controller.v(183) " "Verilog HDL assignment warning at password_controller.v(183): truncated value with size 32 to match size of target (5)" {  } { { "../src/password_controller.v" "" { Text "D:/ADD/PROJECT/src/password_controller.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142663 "|IlluminatiTop|Access_Control_Top:Access_Control_Module|password_controller:pwd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "password_ROM Access_Control_Top:Access_Control_Module\|password_controller:pwd\|password_ROM:mem1 " "Elaborating entity \"password_ROM\" for hierarchy \"Access_Control_Top:Access_Control_Module\|password_controller:pwd\|password_ROM:mem1\"" {  } { { "../src/password_controller.v" "mem1" { Text "D:/ADD/PROJECT/src/password_controller.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Access_Control_Top:Access_Control_Module\|password_controller:pwd\|password_ROM:mem1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Access_Control_Top:Access_Control_Module\|password_controller:pwd\|password_ROM:mem1\|altsyncram:altsyncram_component\"" {  } { { "../src/password_ROM.v" "altsyncram_component" { Text "D:/ADD/PROJECT/src/password_ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Access_Control_Top:Access_Control_Module\|password_controller:pwd\|password_ROM:mem1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Access_Control_Top:Access_Control_Module\|password_controller:pwd\|password_ROM:mem1\|altsyncram:altsyncram_component\"" {  } { { "../src/password_ROM.v" "" { Text "D:/ADD/PROJECT/src/password_ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Access_Control_Top:Access_Control_Module\|password_controller:pwd\|password_ROM:mem1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Access_Control_Top:Access_Control_Module\|password_controller:pwd\|password_ROM:mem1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file password_ROM_test.mif " "Parameter \"init_file\" = \"password_ROM_test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20 " "Parameter \"numwords_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085142699 ""}  } { { "../src/password_ROM.v" "" { Text "D:/ADD/PROJECT/src/password_ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557085142699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tba1 " "Found entity 1: altsyncram_tba1" {  } { { "db/altsyncram_tba1.tdf" "" { Text "D:/ADD/PROJECT/syn/db/altsyncram_tba1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085142764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085142764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tba1 Access_Control_Top:Access_Control_Module\|password_controller:pwd\|password_ROM:mem1\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated " "Elaborating entity \"altsyncram_tba1\" for hierarchy \"Access_Control_Top:Access_Control_Module\|password_controller:pwd\|password_ROM:mem1\|altsyncram:altsyncram_component\|altsyncram_tba1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameControl GameControl:Game_Control_Module " "Elaborating entity \"GameControl\" for hierarchy \"GameControl:Game_Control_Module\"" {  } { { "../src/IlluminatiTop.v" "Game_Control_Module" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142800 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 GameControl.v(21) " "Verilog HDL assignment warning at GameControl.v(21): truncated value with size 32 to match size of target (4)" {  } { { "../src/GameControl.v" "" { Text "D:/ADD/PROJECT/src/GameControl.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142800 "|IlluminatiTop|GameControl:Game_Control_Module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 GameControl.v(153) " "Verilog HDL assignment warning at GameControl.v(153): truncated value with size 32 to match size of target (4)" {  } { { "../src/GameControl.v" "" { Text "D:/ADD/PROJECT/src/GameControl.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142802 "|IlluminatiTop|GameControl:Game_Control_Module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GameControl.v(513) " "Verilog HDL assignment warning at GameControl.v(513): truncated value with size 32 to match size of target (8)" {  } { { "../src/GameControl.v" "" { Text "D:/ADD/PROJECT/src/GameControl.v" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142804 "|IlluminatiTop|GameControl:Game_Control_Module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GameControl.v(514) " "Verilog HDL assignment warning at GameControl.v(514): truncated value with size 32 to match size of target (8)" {  } { { "../src/GameControl.v" "" { Text "D:/ADD/PROJECT/src/GameControl.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142806 "|IlluminatiTop|GameControl:Game_Control_Module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GameControl.v(515) " "Verilog HDL assignment warning at GameControl.v(515): truncated value with size 32 to match size of target (8)" {  } { { "../src/GameControl.v" "" { Text "D:/ADD/PROJECT/src/GameControl.v" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142806 "|IlluminatiTop|GameControl:Game_Control_Module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GameControl.v(516) " "Verilog HDL assignment warning at GameControl.v(516): truncated value with size 32 to match size of target (8)" {  } { { "../src/GameControl.v" "" { Text "D:/ADD/PROJECT/src/GameControl.v" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142806 "|IlluminatiTop|GameControl:Game_Control_Module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GameControl.v(517) " "Verilog HDL assignment warning at GameControl.v(517): truncated value with size 32 to match size of target (8)" {  } { { "../src/GameControl.v" "" { Text "D:/ADD/PROJECT/src/GameControl.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142806 "|IlluminatiTop|GameControl:Game_Control_Module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerOneSecond_WatchDog TimerOneSecond_WatchDog:WatchDog_Timer " "Elaborating entity \"TimerOneSecond_WatchDog\" for hierarchy \"TimerOneSecond_WatchDog:WatchDog_Timer\"" {  } { { "../src/IlluminatiTop.v" "WatchDog_Timer" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer100ms_WatchDog TimerOneSecond_WatchDog:WatchDog_Timer\|Timer100ms_WatchDog:Timer100ms_module " "Elaborating entity \"Timer100ms_WatchDog\" for hierarchy \"TimerOneSecond_WatchDog:WatchDog_Timer\|Timer100ms_WatchDog:Timer100ms_module\"" {  } { { "../../LAB4_0502/src/TimerOneSecond_WatchDog.v" "Timer100ms_module" { Text "D:/ADD/LAB4_0502/src/TimerOneSecond_WatchDog.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer1ms TimerOneSecond_WatchDog:WatchDog_Timer\|Timer100ms_WatchDog:Timer100ms_module\|Timer1ms:Timer1ms_module " "Elaborating entity \"Timer1ms\" for hierarchy \"TimerOneSecond_WatchDog:WatchDog_Timer\|Timer100ms_WatchDog:Timer100ms_module\|Timer1ms:Timer1ms_module\"" {  } { { "../../LAB4_0502/src/Timer100ms_WatchDog.v" "Timer1ms_module" { Text "D:/ADD/LAB4_0502/src/Timer100ms_WatchDog.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Timer1ms.v(37) " "Verilog HDL assignment warning at Timer1ms.v(37): truncated value with size 32 to match size of target (16)" {  } { { "../../LAB4_0502/src/Timer1ms.v" "" { Text "D:/ADD/LAB4_0502/src/Timer1ms.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142881 "|IlluminatiTop|TimerOneSecond_WatchDog:WatchDog_Timer|Timer100ms_WatchDog:Timer100ms_module|Timer1ms:Timer1ms_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountTo100_WatchDog TimerOneSecond_WatchDog:WatchDog_Timer\|Timer100ms_WatchDog:Timer100ms_module\|CountTo100_WatchDog:CountTo100_WatchDog_module " "Elaborating entity \"CountTo100_WatchDog\" for hierarchy \"TimerOneSecond_WatchDog:WatchDog_Timer\|Timer100ms_WatchDog:Timer100ms_module\|CountTo100_WatchDog:CountTo100_WatchDog_module\"" {  } { { "../../LAB4_0502/src/Timer100ms_WatchDog.v" "CountTo100_WatchDog_module" { Text "D:/ADD/LAB4_0502/src/Timer100ms_WatchDog.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142882 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CountTo100_WatchDog.v(40) " "Verilog HDL assignment warning at CountTo100_WatchDog.v(40): truncated value with size 32 to match size of target (7)" {  } { { "../../LAB4_0502/src/CountTo100_WatchDog.v" "" { Text "D:/ADD/LAB4_0502/src/CountTo100_WatchDog.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142883 "|IlluminatiTop|TimerOneSecond_WatchDog:WatchDog_Timer|Timer100ms_WatchDog:Timer100ms_module|CountTo100_WatchDog:CountTo100_WatchDog_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountTo10_WatchDog TimerOneSecond_WatchDog:WatchDog_Timer\|CountTo10_WatchDog:CountTo10_WatchDog_module " "Elaborating entity \"CountTo10_WatchDog\" for hierarchy \"TimerOneSecond_WatchDog:WatchDog_Timer\|CountTo10_WatchDog:CountTo10_WatchDog_module\"" {  } { { "../../LAB4_0502/src/TimerOneSecond_WatchDog.v" "CountTo10_WatchDog_module" { Text "D:/ADD/LAB4_0502/src/TimerOneSecond_WatchDog.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142885 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CountTo10_WatchDog.v(40) " "Verilog HDL assignment warning at CountTo10_WatchDog.v(40): truncated value with size 32 to match size of target (4)" {  } { { "../../LAB4_0502/src/CountTo10_WatchDog.v" "" { Text "D:/ADD/LAB4_0502/src/CountTo10_WatchDog.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142887 "|IlluminatiTop|TimerOneSecond_WatchDog:WatchDog_Timer|CountTo10_WatchDog:CountTo10_WatchDog_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSD_Router SSD_Router:SSD_Routing_Module " "Elaborating entity \"SSD_Router\" for hierarchy \"SSD_Router:SSD_Routing_Module\"" {  } { { "../src/IlluminatiTop.v" "SSD_Routing_Module" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneSecond OneSecond:OneSecond_module " "Elaborating entity \"OneSecond\" for hierarchy \"OneSecond:OneSecond_module\"" {  } { { "../src/IlluminatiTop.v" "OneSecond_module" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneMilliSec OneSecond:OneSecond_module\|OneMilliSec:om1 " "Elaborating entity \"OneMilliSec\" for hierarchy \"OneSecond:OneSecond_module\|OneMilliSec:om1\"" {  } { { "../src/OneSecond.v" "om1" { Text "D:/ADD/PROJECT/src/OneSecond.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count1000 OneSecond:OneSecond_module\|Count1000:c1 " "Elaborating entity \"Count1000\" for hierarchy \"OneSecond:OneSecond_module\|Count1000:c1\"" {  } { { "../src/OneSecond.v" "c1" { Text "D:/ADD/PROJECT/src/OneSecond.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142923 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Count1000.v(29) " "Verilog HDL assignment warning at Count1000.v(29): truncated value with size 32 to match size of target (10)" {  } { { "../src/Count1000.v" "" { Text "D:/ADD/PROJECT/src/Count1000.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142924 "|IlluminatiTop|OneSecond:OneSecond_module|Count1000:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitTimer digitTimer:Timer_module " "Elaborating entity \"digitTimer\" for hierarchy \"digitTimer:Timer_module\"" {  } { { "../src/IlluminatiTop.v" "Timer_module" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Digit digitTimer:Timer_module\|Digit:Digit_Units " "Elaborating entity \"Digit\" for hierarchy \"digitTimer:Timer_module\|Digit:Digit_Units\"" {  } { { "../src/digitTimer.v" "Digit_Units" { Text "D:/ADD/PROJECT/src/digitTimer.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Digit.v(70) " "Verilog HDL assignment warning at Digit.v(70): truncated value with size 32 to match size of target (4)" {  } { { "../src/Digit.v" "" { Text "D:/ADD/PROJECT/src/Digit.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142931 "|IlluminatiTop|digitTimer:Timer_module|Digit:Digit_Units"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Digit.v(77) " "Verilog HDL assignment warning at Digit.v(77): truncated value with size 32 to match size of target (4)" {  } { { "../src/Digit.v" "" { Text "D:/ADD/PROJECT/src/Digit.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142931 "|IlluminatiTop|digitTimer:Timer_module|Digit:Digit_Units"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_level3 score_level3:score_level3_module " "Elaborating entity \"score_level3\" for hierarchy \"score_level3:score_level3_module\"" {  } { { "../src/IlluminatiTop.v" "score_level3_module" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_level3.v(44) " "Verilog HDL assignment warning at score_level3.v(44): truncated value with size 32 to match size of target (4)" {  } { { "../src/score_level3.v" "" { Text "D:/ADD/PROJECT/src/score_level3.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142933 "|IlluminatiTop|score_level3:score_level3_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_level3.v(48) " "Verilog HDL assignment warning at score_level3.v(48): truncated value with size 32 to match size of target (4)" {  } { { "../src/score_level3.v" "" { Text "D:/ADD/PROJECT/src/score_level3.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142933 "|IlluminatiTop|score_level3:score_level3_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Verifier_level3 Verifier_level3:Verifier_level3_module " "Elaborating entity \"Verifier_level3\" for hierarchy \"Verifier_level3:Verifier_level3_module\"" {  } { { "../src/IlluminatiTop.v" "Verifier_level3_module" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_level2 score_level2:score_level2_Module " "Elaborating entity \"score_level2\" for hierarchy \"score_level2:score_level2_Module\"" {  } { { "../src/IlluminatiTop.v" "score_level2_Module" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142940 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_level2.v(54) " "Verilog HDL assignment warning at score_level2.v(54): truncated value with size 32 to match size of target (4)" {  } { { "../src/score_level2.v" "" { Text "D:/ADD/PROJECT/src/score_level2.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142941 "|IlluminatiTop|score_level2:score_level2_Module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_level2.v(58) " "Verilog HDL assignment warning at score_level2.v(58): truncated value with size 32 to match size of target (4)" {  } { { "../src/score_level2.v" "" { Text "D:/ADD/PROJECT/src/score_level2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142941 "|IlluminatiTop|score_level2:score_level2_Module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:adder_module " "Elaborating entity \"Adder\" for hierarchy \"Adder:adder_module\"" {  } { { "../src/IlluminatiTop.v" "adder_module" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142942 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Adder.v(9) " "Verilog HDL assignment warning at Adder.v(9): truncated value with size 32 to match size of target (4)" {  } { { "../src/Adder.v" "" { Text "D:/ADD/PROJECT/src/Adder.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142943 "|IlluminatiTop|Adder:adder_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Adder.v(10) " "Verilog HDL assignment warning at Adder.v(10): truncated value with size 32 to match size of target (4)" {  } { { "../src/Adder.v" "" { Text "D:/ADD/PROJECT/src/Adder.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142944 "|IlluminatiTop|Adder:adder_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadRegister_4bit LoadRegister_4bit:Player_Tens_Load " "Elaborating entity \"LoadRegister_4bit\" for hierarchy \"LoadRegister_4bit:Player_Tens_Load\"" {  } { { "../src/IlluminatiTop.v" "Player_Tens_Load" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button_Shaper Button_Shaper:Game_Button " "Elaborating entity \"Button_Shaper\" for hierarchy \"Button_Shaper:Game_Button\"" {  } { { "../src/IlluminatiTop.v" "Game_Button" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Random_Number_Generator Random_Number_Generator:RNG1_Module " "Elaborating entity \"Random_Number_Generator\" for hierarchy \"Random_Number_Generator:RNG1_Module\"" {  } { { "../src/IlluminatiTop.v" "RNG1_Module" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Random_Number_Generator:RNG1_Module\|Counter:Counter_module1 " "Elaborating entity \"Counter\" for hierarchy \"Random_Number_Generator:RNG1_Module\|Counter:Counter_module1\"" {  } { { "../src/Random_Number_Generator.v" "Counter_module1" { Text "D:/ADD/PROJECT/src/Random_Number_Generator.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142954 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(29) " "Verilog HDL assignment warning at Counter.v(29): truncated value with size 32 to match size of target (4)" {  } { { "../src/Counter.v" "" { Text "D:/ADD/PROJECT/src/Counter.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557085142955 "|IlluminatiTop|Random_Number_Generator:RNG1_Module|Counter:Counter_module1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_segment_symbol Seven_segment_symbol:SSD1 " "Elaborating entity \"Seven_segment_symbol\" for hierarchy \"Seven_segment_symbol:SSD1\"" {  } { { "../src/IlluminatiTop.v" "SSD1" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085142956 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder:adder_module\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder:adder_module\|Mod0\"" {  } { { "../src/Adder.v" "Mod0" { Text "D:/ADD/PROJECT/src/Adder.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557085143877 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Adder:adder_module\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Adder:adder_module\|Div0\"" {  } { { "../src/Adder.v" "Div0" { Text "D:/ADD/PROJECT/src/Adder.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557085143877 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1557085143877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Adder:adder_module\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Adder:adder_module\|lpm_divide:Mod0\"" {  } { { "../src/Adder.v" "" { Text "D:/ADD/PROJECT/src/Adder.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085143965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Adder:adder_module\|lpm_divide:Mod0 " "Instantiated megafunction \"Adder:adder_module\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085143965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085143965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085143965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085143965 ""}  } { { "../src/Adder.v" "" { Text "D:/ADD/PROJECT/src/Adder.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557085143965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j9m " "Found entity 1: lpm_divide_j9m" {  } { { "db/lpm_divide_j9m.tdf" "" { Text "D:/ADD/PROJECT/syn/db/lpm_divide_j9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085144037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085144037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "D:/ADD/PROJECT/syn/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085144063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085144063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_44f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_44f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_44f " "Found entity 1: alt_u_div_44f" {  } { { "db/alt_u_div_44f.tdf" "" { Text "D:/ADD/PROJECT/syn/db/alt_u_div_44f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085144096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085144096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/ADD/PROJECT/syn/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085144161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085144161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/ADD/PROJECT/syn/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085144223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085144223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Adder:adder_module\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Adder:adder_module\|lpm_divide:Div0\"" {  } { { "../src/Adder.v" "" { Text "D:/ADD/PROJECT/src/Adder.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085144244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Adder:adder_module\|lpm_divide:Div0 " "Instantiated megafunction \"Adder:adder_module\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085144244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085144244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085144244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557085144244 ""}  } { { "../src/Adder.v" "" { Text "D:/ADD/PROJECT/src/Adder.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557085144244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ghm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ghm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ghm " "Found entity 1: lpm_divide_ghm" {  } { { "db/lpm_divide_ghm.tdf" "" { Text "D:/ADD/PROJECT/syn/db/lpm_divide_ghm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557085144303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085144303 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1557085144669 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Level3_Count GND " "Pin \"Level3_Count\" is stuck at GND" {  } { { "../src/IlluminatiTop.v" "" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557085145081 "|IlluminatiTop|Level3_Count"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557085145081 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557085145206 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557085146611 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ADD/PROJECT/syn/output_files/IlluminatiTop.map.smsg " "Generated suppressed messages file D:/ADD/PROJECT/syn/output_files/IlluminatiTop.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085146699 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557085146982 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557085146982 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1334 " "Implemented 1334 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557085147210 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557085147210 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1238 " "Implemented 1238 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557085147210 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1557085147210 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557085147210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557085147294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 14:39:07 2019 " "Processing ended: Sun May 05 14:39:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557085147294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557085147294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557085147294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557085147294 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1557085149056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557085149072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 14:39:08 2019 " "Processing started: Sun May 05 14:39:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557085149072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1557085149072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IlluminatiTop -c IlluminatiTop " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IlluminatiTop -c IlluminatiTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1557085149072 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1557085149377 ""}
{ "Info" "0" "" "Project  = IlluminatiTop" {  } {  } 0 0 "Project  = IlluminatiTop" 0 0 "Fitter" 0 0 1557085149378 ""}
{ "Info" "0" "" "Revision = IlluminatiTop" {  } {  } 0 0 "Revision = IlluminatiTop" 0 0 "Fitter" 0 0 1557085149378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1557085149528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1557085149529 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IlluminatiTop EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"IlluminatiTop\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557085149559 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557085149663 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557085149663 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557085150088 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1557085150104 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557085150643 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557085150643 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557085150643 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557085150643 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557085150643 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557085150643 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557085150643 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557085150643 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557085150643 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1557085150643 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/ADD/PROJECT/syn/" { { 0 { 0 ""} 0 2621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557085150643 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/ADD/PROJECT/syn/" { { 0 { 0 ""} 0 2623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557085150643 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/ADD/PROJECT/syn/" { { 0 { 0 ""} 0 2625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557085150643 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/ADD/PROJECT/syn/" { { 0 { 0 ""} 0 2627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557085150643 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/ADD/PROJECT/syn/" { { 0 { 0 ""} 0 2629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557085150643 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1557085150643 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1557085150656 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1557085150877 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IlluminatiTop.sdc " "Synopsys Design Constraints File file not found: 'IlluminatiTop.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1557085152103 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1557085152104 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1557085152118 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1557085152120 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1557085152120 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557085152246 ""}  } { { "../src/IlluminatiTop.v" "" { Text "D:/ADD/PROJECT/src/IlluminatiTop.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/ADD/PROJECT/syn/" { { 0 { 0 ""} 0 2595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557085152246 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1557085152619 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557085152620 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557085152620 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557085152622 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557085152625 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1557085152628 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1557085152628 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1557085152630 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1557085152693 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1557085152697 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557085152697 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test_led1 " "Node \"test_led1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "test_led1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557085152980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test_led2 " "Node \"test_led2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "test_led2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557085152980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test_led3 " "Node \"test_led3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "test_led3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557085152980 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1557085152980 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557085152980 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1557085152989 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557085156436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557085156828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557085156874 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557085162697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557085162697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557085163179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X92_Y24 X103_Y36 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X92_Y24 to location X103_Y36" {  } { { "loc" "" { Generic "D:/ADD/PROJECT/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X92_Y24 to location X103_Y36"} { { 12 { 0 ""} 92 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1557085166760 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557085166760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1557085168233 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1557085168233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557085168240 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.97 " "Total time spent on timing analysis during the Fitter is 0.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1557085168454 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557085168481 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557085168886 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557085168890 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557085169237 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557085169861 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1557085170450 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ADD/PROJECT/syn/output_files/IlluminatiTop.fit.smsg " "Generated suppressed messages file D:/ADD/PROJECT/syn/output_files/IlluminatiTop.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1557085170598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5756 " "Peak virtual memory: 5756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557085171391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 14:39:31 2019 " "Processing ended: Sun May 05 14:39:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557085171391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557085171391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557085171391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557085171391 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1557085172957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557085172970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 14:39:32 2019 " "Processing started: Sun May 05 14:39:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557085172970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1557085172970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IlluminatiTop -c IlluminatiTop " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IlluminatiTop -c IlluminatiTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1557085172970 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1557085173674 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1557085176763 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1557085176897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557085178806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 14:39:38 2019 " "Processing ended: Sun May 05 14:39:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557085178806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557085178806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557085178806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1557085178806 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1557085179659 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1557085180765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557085180779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 14:39:40 2019 " "Processing started: Sun May 05 14:39:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557085180779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1557085180779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IlluminatiTop -c IlluminatiTop " "Command: quartus_sta IlluminatiTop -c IlluminatiTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1557085180779 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1557085181125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1557085181960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1557085181960 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557085182057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557085182057 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IlluminatiTop.sdc " "Synopsys Design Constraints File file not found: 'IlluminatiTop.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1557085182746 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1557085182747 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557085182752 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557085182752 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1557085182761 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557085182761 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1557085182762 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1557085182780 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1557085182880 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1557085182880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.051 " "Worst-case setup slack is -7.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557085182890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557085182890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.051           -1242.926 clk  " "   -7.051           -1242.926 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557085182890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557085182890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557085182911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557085182911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 clk  " "    0.360               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557085182911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557085182911 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557085182923 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557085182952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557085182961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557085182961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -606.895 clk  " "   -3.000            -606.895 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557085182961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557085182961 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1557085183139 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1557085183177 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1557085183598 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557085183712 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1557085183745 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1557085183745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.283 " "Worst-case setup slack is -6.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557085183754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557085183754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.283           -1100.859 clk  " "   -6.283           -1100.859 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557085183754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557085183754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557085183768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557085183768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 clk  " "    0.338               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557085183768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557085183768 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557085183778 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557085183787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557085183803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557085183803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -606.455 clk  " "   -3.000            -606.455 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557085183803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557085183803 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1557085183890 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557085184021 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1557085184027 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1557085184027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.853 " "Worst-case setup slack is -2.853" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557085184037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557085184037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.853            -400.942 clk  " "   -2.853            -400.942 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557085184037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557085184037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557085184059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557085184059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 clk  " "    0.147               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557085184059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557085184059 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557085184069 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557085184081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557085184092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557085184092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -490.685 clk  " "   -3.000            -490.685 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557085184092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557085184092 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1557085184714 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1557085184722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557085184936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 14:39:44 2019 " "Processing ended: Sun May 05 14:39:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557085184936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557085184936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557085184936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1557085184936 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Quartus Prime Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1557085185858 ""}
