--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.766ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/rst (SLICE_X37Y48.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.818ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (1.527 - 1.440)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y116.DQ     Tcko                  0.381   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X23Y97.D2      net (fanout=2)        1.442   system/rst/d25
    SLICE_X23Y97.D       Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X37Y48.CE      net (fanout=2)        2.609   system/rst/d25_d25_d_AND_3_o
    SLICE_X37Y48.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      4.818ns (0.767ns logic, 4.051ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.822ns (Levels of Logic = 1)
  Clock Path Skew:      0.101ns (1.527 - 1.426)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y97.AQ      Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X23Y97.D3      net (fanout=1)        0.446   system/rst/d25_d
    SLICE_X23Y97.D       Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X37Y48.CE      net (fanout=2)        2.609   system/rst/d25_d25_d_AND_3_o
    SLICE_X37Y48.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.822ns (0.767ns logic, 3.055ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/nuke_d2 (SLICE_X26Y62.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.717ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (1.469 - 1.440)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y116.DQ     Tcko                  0.381   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X23Y97.D2      net (fanout=2)        1.442   system/rst/d25
    SLICE_X23Y97.D       Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X26Y62.CE      net (fanout=2)        1.542   system/rst/d25_d25_d_AND_3_o
    SLICE_X26Y62.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.717ns (0.733ns logic, 2.984ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.721ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (1.469 - 1.426)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y97.AQ      Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X23Y97.D3      net (fanout=1)        0.446   system/rst/d25_d
    SLICE_X23Y97.D       Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X26Y62.CE      net (fanout=2)        1.542   system/rst/d25_d25_d_AND_3_o
    SLICE_X26Y62.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      2.721ns (0.733ns logic, 1.988ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/Mshreg_nuke_d2 (SLICE_X26Y62.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/Mshreg_nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.526ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (1.469 - 1.440)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/Mshreg_nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y116.DQ     Tcko                  0.381   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X23Y97.D2      net (fanout=2)        1.442   system/rst/d25
    SLICE_X23Y97.D       Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X26Y62.CE      net (fanout=2)        1.542   system/rst/d25_d25_d_AND_3_o
    SLICE_X26Y62.CLK     Tceck                 0.093   system/rst/nuke_d2
                                                       system/rst/Mshreg_nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.526ns (0.542ns logic, 2.984ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/Mshreg_nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (1.469 - 1.426)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/Mshreg_nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y97.AQ      Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X23Y97.D3      net (fanout=1)        0.446   system/rst/d25_d
    SLICE_X23Y97.D       Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X26Y62.CE      net (fanout=2)        1.542   system/rst/d25_d25_d_AND_3_o
    SLICE_X26Y62.CLK     Tceck                 0.093   system/rst/nuke_d2
                                                       system/rst/Mshreg_nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      2.530ns (0.542ns logic, 1.988ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X96Y111.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y111.AQ     Tcko                  0.115   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X96Y111.A5     net (fanout=2)        0.073   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X96Y111.CLK    Tah         (-Th)     0.076   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.039ns logic, 0.073ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X102Y103.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y103.CQ    Tcko                  0.115   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X102Y103.C5    net (fanout=2)        0.073   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X102Y103.CLK   Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.039ns logic, 0.073ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X21Y115.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_0 (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_0 to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y115.AQ     Tcko                  0.098   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    SLICE_X21Y115.A5     net (fanout=1)        0.062   system/rst/clkdiv/cnt<0>
    SLICE_X21Y115.CLK    Tah         (-Th)     0.017   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       system/rst/clkdiv/Mcount_cnt_cy<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.081ns logic, 0.062ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13556 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.101ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X65Y151.A2), 200 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.967ns (Levels of Logic = 6)
  Clock Path Skew:      -0.099ns (0.860 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y116.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X82Y129.A1     net (fanout=140)      1.337   system/mac_rx_valid<2>
    SLICE_X82Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X63Y150.B5     net (fanout=538)      2.395   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X63Y150.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019061
    SLICE_X64Y149.C1     net (fanout=10)       0.891   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
    SLICE_X64Y149.COUT   Topcyc                0.340   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190631
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X64Y150.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X64Y150.COUT   Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X64Y151.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X64Y151.BMUX   Tcinb                 0.287   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X65Y151.A2     net (fanout=1)        0.965   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<9>
    SLICE_X65Y151.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.967ns (1.379ns logic, 5.588ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.884ns (Levels of Logic = 6)
  Clock Path Skew:      -0.099ns (0.860 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y116.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X82Y129.A1     net (fanout=140)      1.337   system/mac_rx_valid<2>
    SLICE_X82Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X63Y150.B5     net (fanout=538)      2.395   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X63Y150.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019061
    SLICE_X64Y149.B3     net (fanout=10)       0.742   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
    SLICE_X64Y149.COUT   Topcyb                0.406   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190532
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X64Y150.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X64Y150.COUT   Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X64Y151.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X64Y151.BMUX   Tcinb                 0.287   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X65Y151.A2     net (fanout=1)        0.965   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<9>
    SLICE_X65Y151.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.884ns (1.445ns logic, 5.439ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.835ns (Levels of Logic = 5)
  Clock Path Skew:      -0.099ns (0.860 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y116.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X82Y129.A1     net (fanout=140)      1.337   system/mac_rx_valid<2>
    SLICE_X82Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X63Y150.B5     net (fanout=538)      2.395   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X63Y150.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019061
    SLICE_X64Y150.A2     net (fanout=10)       0.767   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
    SLICE_X64Y150.COUT   Topcya                0.410   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190831
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X64Y151.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X64Y151.BMUX   Tcinb                 0.287   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X65Y151.A2     net (fanout=1)        0.965   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<9>
    SLICE_X65Y151.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.835ns (1.371ns logic, 5.464ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X65Y151.A6), 320 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.652ns (Levels of Logic = 6)
  Clock Path Skew:      -0.099ns (0.860 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y116.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X82Y129.A1     net (fanout=140)      1.337   system/mac_rx_valid<2>
    SLICE_X82Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X63Y150.B5     net (fanout=538)      2.395   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X63Y150.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019061
    SLICE_X64Y149.C1     net (fanout=10)       0.891   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
    SLICE_X64Y149.COUT   Topcyc                0.340   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190631
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X64Y150.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X64Y150.CMUX   Tcinc                 0.258   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X65Y151.B1     net (fanout=1)        0.579   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<6>
    SLICE_X65Y151.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X65Y151.A6     net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/udp_if/ping/N01
    SLICE_X65Y151.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.652ns (1.340ns logic, 5.312ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.569ns (Levels of Logic = 6)
  Clock Path Skew:      -0.099ns (0.860 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y116.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X82Y129.A1     net (fanout=140)      1.337   system/mac_rx_valid<2>
    SLICE_X82Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X63Y150.B5     net (fanout=538)      2.395   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X63Y150.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019061
    SLICE_X64Y149.B3     net (fanout=10)       0.742   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
    SLICE_X64Y149.COUT   Topcyb                0.406   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190532
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X64Y150.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X64Y150.CMUX   Tcinc                 0.258   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X65Y151.B1     net (fanout=1)        0.579   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<6>
    SLICE_X65Y151.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X65Y151.A6     net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/udp_if/ping/N01
    SLICE_X65Y151.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.569ns (1.406ns logic, 5.163ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.536ns (Levels of Logic = 6)
  Clock Path Skew:      -0.099ns (0.860 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y116.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X82Y129.A1     net (fanout=140)      1.337   system/mac_rx_valid<2>
    SLICE_X82Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X63Y150.B5     net (fanout=538)      2.395   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X63Y150.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019061
    SLICE_X64Y149.C1     net (fanout=10)       0.891   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
    SLICE_X64Y149.COUT   Topcyc                0.340   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190631
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X64Y150.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X64Y150.DMUX   Tcind                 0.329   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X65Y151.B4     net (fanout=1)        0.392   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<7>
    SLICE_X65Y151.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X65Y151.A6     net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/udp_if/ping/N01
    SLICE_X65Y151.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.536ns (1.411ns logic, 5.125ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_91 (SLICE_X93Y155.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_91 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.716ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.943 - 0.962)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_91
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y102.AQ     Tcko                  0.337   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X77Y139.A1     net (fanout=535)      3.052   system/rst_macclk<2>
    SLICE_X77Y139.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X76Y140.A4     net (fanout=1)        0.545   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X76Y140.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X77Y141.A4     net (fanout=9)        0.555   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X77Y141.AMUX   Tilo                  0.186   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X93Y155.CE     net (fanout=23)       1.587   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X93Y155.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<95>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_91
    -------------------------------------------------  ---------------------------
    Total                                      6.716ns (0.977ns logic, 5.739ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_91 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.305ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.943 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_91
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y116.BQ     Tcko                  0.337   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X69Y141.A5     net (fanout=2)        1.757   system/mac_rx_last<2>
    SLICE_X69Y141.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X77Y139.A4     net (fanout=42)       0.816   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X77Y139.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X76Y140.A4     net (fanout=1)        0.545   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X76Y140.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X77Y141.A4     net (fanout=9)        0.555   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X77Y141.AMUX   Tilo                  0.186   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X93Y155.CE     net (fanout=23)       1.587   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X93Y155.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<95>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_91
    -------------------------------------------------  ---------------------------
    Total                                      6.305ns (1.045ns logic, 5.260ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_91 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.220ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.943 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_91
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y116.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X82Y129.A1     net (fanout=140)      1.337   system/mac_rx_valid<2>
    SLICE_X82Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X76Y140.A2     net (fanout=538)      1.636   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X76Y140.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X77Y141.A4     net (fanout=9)        0.555   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X77Y141.AMUX   Tilo                  0.186   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X93Y155.CE     net (fanout=23)       1.587   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X93Y155.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<95>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_91
    -------------------------------------------------  ---------------------------
    Total                                      6.220ns (1.105ns logic, 5.115ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y29.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_6 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.158ns (0.471 - 0.313)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_6 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y143.CQ        Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/dia<7>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_6
    RAMB36_X5Y29.DIADI6     net (fanout=1)        0.262   system/phy_en.phy_ipb_ctrl/udp_if/dia<6>
    RAMB36_X5Y29.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.179ns (-0.083ns logic, 0.262ns route)
                                                          (-46.4% logic, 146.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (GTXE1_X0Y10.TXDATA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/mgt_tx_data_r_2 (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Clock Path Skew:      0.436ns (1.155 - 0.719)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/mgt_tx_data_r_2 to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y105.CQ     Tcko                  0.270   system/phy_en.phy_eth/sgmii/mgt_tx_data_r<3>
                                                       system/phy_en.phy_eth/sgmii/mgt_tx_data_r_2
    GTXE1_X0Y10.TXDATA2  net (fanout=1)        1.054   system/phy_en.phy_eth/sgmii/mgt_tx_data_r<2>
    GTXE1_X0Y10.TXUSRCLK2Tgtxckc_TXDATA(-Th)     0.865   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (-0.595ns logic, 1.054ns route)
                                                       (-129.6% logic, 229.6% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y29.DIADI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_4 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.182ns (Levels of Logic = 0)
  Clock Path Skew:      0.158ns (0.471 - 0.313)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_4 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y143.AQ        Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/dia<7>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_4
    RAMB36_X5Y29.DIADI4     net (fanout=1)        0.265   system/phy_en.phy_ipb_ctrl/udp_if/dia<4>
    RAMB36_X5Y29.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.182ns (-0.083ns logic, 0.265ns route)
                                                          (-45.6% logic, 145.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13563 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.618ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_36 (SLICE_X97Y45.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.555ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.945 - 0.973)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y90.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_sync_block/data_sync1
                                                       system/rst/rst_125_0
    SLICE_X83Y59.A3      net (fanout=534)      3.000   system/rst_macclk<0>
    SLICE_X83Y59.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X84Y60.A6      net (fanout=1)        0.389   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X84Y60.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X84Y60.B3      net (fanout=9)        0.367   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X84Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y45.SR      net (fanout=25)       1.745   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y45.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<40>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_36
    -------------------------------------------------  ---------------------------
    Total                                      6.555ns (1.054ns logic, 5.501ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.599ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.726 - 0.773)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y69.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X81Y56.A3      net (fanout=142)      1.284   system/mac_rx_valid<0>
    SLICE_X81Y56.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X84Y60.A1      net (fanout=539)      1.021   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X84Y60.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X84Y60.B3      net (fanout=9)        0.367   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X84Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y45.SR      net (fanout=25)       1.745   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y45.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<40>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_36
    -------------------------------------------------  ---------------------------
    Total                                      5.599ns (1.182ns logic, 4.417ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.537ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.945 - 0.973)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y90.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_sync_block/data_sync1
                                                       system/rst/rst_125_0
    SLICE_X84Y60.B5      net (fanout=534)      2.874   system/rst_macclk<0>
    SLICE_X84Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y45.SR      net (fanout=25)       1.745   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y45.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<40>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_36
    -------------------------------------------------  ---------------------------
    Total                                      5.537ns (0.918ns logic, 4.619ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_38 (SLICE_X97Y45.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.555ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.945 - 0.973)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y90.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_sync_block/data_sync1
                                                       system/rst/rst_125_0
    SLICE_X83Y59.A3      net (fanout=534)      3.000   system/rst_macclk<0>
    SLICE_X83Y59.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X84Y60.A6      net (fanout=1)        0.389   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X84Y60.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X84Y60.B3      net (fanout=9)        0.367   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X84Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y45.SR      net (fanout=25)       1.745   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y45.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<40>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_38
    -------------------------------------------------  ---------------------------
    Total                                      6.555ns (1.054ns logic, 5.501ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.599ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.726 - 0.773)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y69.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X81Y56.A3      net (fanout=142)      1.284   system/mac_rx_valid<0>
    SLICE_X81Y56.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X84Y60.A1      net (fanout=539)      1.021   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X84Y60.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X84Y60.B3      net (fanout=9)        0.367   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X84Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y45.SR      net (fanout=25)       1.745   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y45.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<40>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_38
    -------------------------------------------------  ---------------------------
    Total                                      5.599ns (1.182ns logic, 4.417ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.537ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.945 - 0.973)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y90.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_sync_block/data_sync1
                                                       system/rst/rst_125_0
    SLICE_X84Y60.B5      net (fanout=534)      2.874   system/rst_macclk<0>
    SLICE_X84Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y45.SR      net (fanout=25)       1.745   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y45.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<40>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_38
    -------------------------------------------------  ---------------------------
    Total                                      5.537ns (0.918ns logic, 4.619ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_39 (SLICE_X97Y45.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.555ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.945 - 0.973)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y90.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_sync_block/data_sync1
                                                       system/rst/rst_125_0
    SLICE_X83Y59.A3      net (fanout=534)      3.000   system/rst_macclk<0>
    SLICE_X83Y59.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X84Y60.A6      net (fanout=1)        0.389   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X84Y60.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X84Y60.B3      net (fanout=9)        0.367   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X84Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y45.SR      net (fanout=25)       1.745   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y45.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<40>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_39
    -------------------------------------------------  ---------------------------
    Total                                      6.555ns (1.054ns logic, 5.501ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.599ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.726 - 0.773)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y69.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X81Y56.A3      net (fanout=142)      1.284   system/mac_rx_valid<0>
    SLICE_X81Y56.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X84Y60.A1      net (fanout=539)      1.021   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X84Y60.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X84Y60.B3      net (fanout=9)        0.367   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X84Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y45.SR      net (fanout=25)       1.745   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y45.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<40>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_39
    -------------------------------------------------  ---------------------------
    Total                                      5.599ns (1.182ns logic, 4.417ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.537ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.945 - 0.973)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y90.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_sync_block/data_sync1
                                                       system/rst/rst_125_0
    SLICE_X84Y60.B5      net (fanout=534)      2.874   system/rst_macclk<0>
    SLICE_X84Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y45.SR      net (fanout=25)       1.745   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y45.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<40>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_39
    -------------------------------------------------  ---------------------------
    Total                                      5.537ns (0.918ns logic, 4.619ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y12.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_3 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.182ns (Levels of Logic = 0)
  Clock Path Skew:      0.157ns (0.465 - 0.308)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_3 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X82Y61.DQ         Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<3>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_3
    RAMB36_X5Y12.DIADI3     net (fanout=1)        0.265   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<3>
    RAMB36_X5Y12.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.182ns (-0.083ns logic, 0.265ns route)
                                                          (-45.6% logic, 145.6% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y12.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_2 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.183ns (Levels of Logic = 0)
  Clock Path Skew:      0.157ns (0.465 - 0.308)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_2 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X82Y61.CQ         Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<3>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_2
    RAMB36_X5Y12.DIADI2     net (fanout=1)        0.266   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<2>
    RAMB36_X5Y12.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.183ns (-0.083ns logic, 0.266ns route)
                                                          (-45.4% logic, 145.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y12.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.202ns (Levels of Logic = 0)
  Clock Path Skew:      0.157ns (0.465 - 0.308)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X82Y61.BQ         Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<3>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_1
    RAMB36_X5Y12.DIADI1     net (fanout=1)        0.285   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<1>
    RAMB36_X5Y12.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.202ns (-0.083ns logic, 0.285ns route)
                                                          (-41.1% logic, 141.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.506ns (Levels of Logic = 1)
  Clock Path Skew:      0.151ns (1.603 - 1.452)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y119.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y64.A1      net (fanout=23)       3.293   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y64.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.407   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.506ns (0.806ns logic, 4.700ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.910ns (Levels of Logic = 1)
  Clock Path Skew:      0.151ns (1.603 - 1.452)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y119.BQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y64.A3      net (fanout=22)       2.780   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y64.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.407   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.910ns (0.723ns logic, 4.187ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X31Y64.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.475ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (1.485 - 1.452)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y119.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y64.A1      net (fanout=23)       3.293   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y64.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y64.CE      net (fanout=2)        0.376   system/cdce_synch/_n0067_inv
    SLICE_X31Y64.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      4.475ns (0.806ns logic, 3.669ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.879ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (1.485 - 1.452)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y119.BQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y64.A3      net (fanout=22)       2.780   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y64.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y64.CE      net (fanout=2)        0.376   system/cdce_synch/_n0067_inv
    SLICE_X31Y64.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.879ns (0.723ns logic, 3.156ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.957ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (1.603 - 1.452)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y119.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       3.503   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.957ns (0.454ns logic, 3.503ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_2 (SLICE_X13Y116.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_2 to system/cdce_synch/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y116.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_2
    SLICE_X13Y116.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_2
    SLICE_X13Y116.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT131
                                                       system/cdce_synch/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X13Y118.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y118.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X13Y118.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_10
    SLICE_X13Y118.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_14 (SLICE_X13Y119.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y119.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X13Y119.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_14
    SLICE_X13Y119.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT61
                                                       system/cdce_synch/cdce_control.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk160MHz = PERIOD TIMEGRP "clk160MHz" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk160MHz = PERIOD TIMEGRP "clk160MHz" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/high_speed_inst/gtx0_high_speed_i/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/high_speed_inst/gtx0_high_speed_i/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.SOUTHREFCLKRX1
  Clock network: usr/clk160MHz
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/high_speed_inst/gtx0_high_speed_i/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/high_speed_inst/gtx0_high_speed_i/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y0.SOUTHREFCLKTX1
  Clock network: usr/clk160MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_txusrclk2 = PERIOD TIMEGRP "gtx0_txusrclk2" 6.25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_txusrclk2 = PERIOD TIMEGRP "gtx0_txusrclk2" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/high_speed_inst/gtx0_high_speed_i/gtxe1_i/RXUSRCLK2
  Logical resource: usr/high_speed_inst/gtx0_high_speed_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y0.RXUSRCLK2
  Clock network: usr/gtx0_txusrclk2
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/high_speed_inst/gtx0_high_speed_i/gtxe1_i/TXUSRCLK2
  Logical resource: usr/high_speed_inst/gtx0_high_speed_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y0.TXUSRCLK2
  Clock network: usr/gtx0_txusrclk2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X0Y97.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2/CLKARDCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2/CLKARDCLKL
  Location pin: RAMB36_X4Y27.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2/CLKARDCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2/CLKARDCLKL
  Location pin: RAMB36_X5Y17.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3/CLKARDCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3/CLKARDCLKL
  Location pin: RAMB36_X4Y26.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X36Y30.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.402ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/SRAM_DATA_O_10 (SLICE_X20Y110.A3), 522 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/sram2_if/sramInterface/SRAM_DATA_O_10 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.817ns (Levels of Logic = 6)
  Clock Path Skew:      -0.380ns (2.898 - 3.278)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 to system/sram2_if/sramInterface/SRAM_DATA_O_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y79.CQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6
    SLICE_X62Y88.A1      net (fanout=43)       1.401   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X62Y88.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X44Y47.A1      net (fanout=2)        2.780   system/ipb_from_masters[0]_ipb_write
    SLICE_X44Y47.A       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X14Y88.A2      net (fanout=17)       3.490   user_ipb_mosi[0]_ipb_write
    SLICE_X14Y88.A       Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X18Y93.A2      net (fanout=2)        0.887   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X18Y93.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X18Y97.A4      net (fanout=3)        0.669   system/sram2_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X18Y97.A       Tilo                  0.068   system/sram_w[2]_data<9>
                                                       system/sram2_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X20Y110.A3     net (fanout=70)       1.883   system/sram2_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X20Y110.CLK    Tas                   0.030   system/sram_w[2]_data<16>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1471
                                                       system/sram2_if/sramInterface/SRAM_DATA_O_10
    -------------------------------------------------  ---------------------------
    Total                                     11.817ns (0.707ns logic, 11.110ns route)
                                                       (6.0% logic, 94.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram2_if/sramInterface/SRAM_DATA_O_10 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.584ns (Levels of Logic = 6)
  Clock Path Skew:      -0.380ns (2.898 - 3.278)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 to system/sram2_if/sramInterface/SRAM_DATA_O_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y79.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7
    SLICE_X62Y88.A3      net (fanout=42)       1.168   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X62Y88.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X44Y47.A1      net (fanout=2)        2.780   system/ipb_from_masters[0]_ipb_write
    SLICE_X44Y47.A       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X14Y88.A2      net (fanout=17)       3.490   user_ipb_mosi[0]_ipb_write
    SLICE_X14Y88.A       Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X18Y93.A2      net (fanout=2)        0.887   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X18Y93.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X18Y97.A4      net (fanout=3)        0.669   system/sram2_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X18Y97.A       Tilo                  0.068   system/sram_w[2]_data<9>
                                                       system/sram2_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X20Y110.A3     net (fanout=70)       1.883   system/sram2_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X20Y110.CLK    Tas                   0.030   system/sram_w[2]_data<16>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1471
                                                       system/sram2_if/sramInterface/SRAM_DATA_O_10
    -------------------------------------------------  ---------------------------
    Total                                     11.584ns (0.707ns logic, 10.877ns route)
                                                       (6.1% logic, 93.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram2_if/sramInterface/SRAM_DATA_O_10 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.595ns (Levels of Logic = 6)
  Clock Path Skew:      -0.264ns (2.898 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 to system/sram2_if/sramInterface/SRAM_DATA_O_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y80.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5
    SLICE_X62Y88.A5      net (fanout=43)       1.179   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X62Y88.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X44Y47.A1      net (fanout=2)        2.780   system/ipb_from_masters[0]_ipb_write
    SLICE_X44Y47.A       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X14Y88.A2      net (fanout=17)       3.490   user_ipb_mosi[0]_ipb_write
    SLICE_X14Y88.A       Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X18Y93.A2      net (fanout=2)        0.887   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X18Y93.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X18Y97.A4      net (fanout=3)        0.669   system/sram2_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X18Y97.A       Tilo                  0.068   system/sram_w[2]_data<9>
                                                       system/sram2_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X20Y110.A3     net (fanout=70)       1.883   system/sram2_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X20Y110.CLK    Tas                   0.030   system/sram_w[2]_data<16>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1471
                                                       system/sram2_if/sramInterface/SRAM_DATA_O_10
    -------------------------------------------------  ---------------------------
    Total                                     11.595ns (0.707ns logic, 10.888ns route)
                                                       (6.1% logic, 93.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/SRAM_DATA_O_16 (SLICE_X20Y110.D3), 522 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/sram2_if/sramInterface/SRAM_DATA_O_16 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.807ns (Levels of Logic = 6)
  Clock Path Skew:      -0.380ns (2.898 - 3.278)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 to system/sram2_if/sramInterface/SRAM_DATA_O_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y79.CQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6
    SLICE_X62Y88.A1      net (fanout=43)       1.401   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X62Y88.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X44Y47.A1      net (fanout=2)        2.780   system/ipb_from_masters[0]_ipb_write
    SLICE_X44Y47.A       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X14Y88.A2      net (fanout=17)       3.490   user_ipb_mosi[0]_ipb_write
    SLICE_X14Y88.A       Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X18Y93.A2      net (fanout=2)        0.887   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X18Y93.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X18Y97.A4      net (fanout=3)        0.669   system/sram2_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X18Y97.A       Tilo                  0.068   system/sram_w[2]_data<9>
                                                       system/sram2_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X20Y110.D3     net (fanout=70)       1.875   system/sram2_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X20Y110.CLK    Tas                   0.028   system/sram_w[2]_data<16>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1531
                                                       system/sram2_if/sramInterface/SRAM_DATA_O_16
    -------------------------------------------------  ---------------------------
    Total                                     11.807ns (0.705ns logic, 11.102ns route)
                                                       (6.0% logic, 94.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram2_if/sramInterface/SRAM_DATA_O_16 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.574ns (Levels of Logic = 6)
  Clock Path Skew:      -0.380ns (2.898 - 3.278)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 to system/sram2_if/sramInterface/SRAM_DATA_O_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y79.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7
    SLICE_X62Y88.A3      net (fanout=42)       1.168   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X62Y88.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X44Y47.A1      net (fanout=2)        2.780   system/ipb_from_masters[0]_ipb_write
    SLICE_X44Y47.A       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X14Y88.A2      net (fanout=17)       3.490   user_ipb_mosi[0]_ipb_write
    SLICE_X14Y88.A       Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X18Y93.A2      net (fanout=2)        0.887   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X18Y93.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X18Y97.A4      net (fanout=3)        0.669   system/sram2_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X18Y97.A       Tilo                  0.068   system/sram_w[2]_data<9>
                                                       system/sram2_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X20Y110.D3     net (fanout=70)       1.875   system/sram2_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X20Y110.CLK    Tas                   0.028   system/sram_w[2]_data<16>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1531
                                                       system/sram2_if/sramInterface/SRAM_DATA_O_16
    -------------------------------------------------  ---------------------------
    Total                                     11.574ns (0.705ns logic, 10.869ns route)
                                                       (6.1% logic, 93.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram2_if/sramInterface/SRAM_DATA_O_16 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.585ns (Levels of Logic = 6)
  Clock Path Skew:      -0.264ns (2.898 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 to system/sram2_if/sramInterface/SRAM_DATA_O_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y80.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5
    SLICE_X62Y88.A5      net (fanout=43)       1.179   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X62Y88.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X44Y47.A1      net (fanout=2)        2.780   system/ipb_from_masters[0]_ipb_write
    SLICE_X44Y47.A       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X14Y88.A2      net (fanout=17)       3.490   user_ipb_mosi[0]_ipb_write
    SLICE_X14Y88.A       Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X18Y93.A2      net (fanout=2)        0.887   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X18Y93.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X18Y97.A4      net (fanout=3)        0.669   system/sram2_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X18Y97.A       Tilo                  0.068   system/sram_w[2]_data<9>
                                                       system/sram2_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X20Y110.D3     net (fanout=70)       1.875   system/sram2_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X20Y110.CLK    Tas                   0.028   system/sram_w[2]_data<16>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1531
                                                       system/sram2_if/sramInterface/SRAM_DATA_O_16
    -------------------------------------------------  ---------------------------
    Total                                     11.585ns (0.705ns logic, 10.880ns route)
                                                       (6.1% logic, 93.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/SRAM_DATA_O_0 (SLICE_X20Y110.A3), 522 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/sram2_if/sramInterface/SRAM_DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.787ns (Levels of Logic = 6)
  Clock Path Skew:      -0.380ns (2.898 - 3.278)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6 to system/sram2_if/sramInterface/SRAM_DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y79.CQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_6
    SLICE_X62Y88.A1      net (fanout=43)       1.401   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X62Y88.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X44Y47.A1      net (fanout=2)        2.780   system/ipb_from_masters[0]_ipb_write
    SLICE_X44Y47.A       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X14Y88.A2      net (fanout=17)       3.490   user_ipb_mosi[0]_ipb_write
    SLICE_X14Y88.A       Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X18Y93.A2      net (fanout=2)        0.887   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X18Y93.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X18Y97.A4      net (fanout=3)        0.669   system/sram2_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X18Y97.A       Tilo                  0.068   system/sram_w[2]_data<9>
                                                       system/sram2_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X20Y110.A3     net (fanout=70)       1.883   system/sram2_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X20Y110.CLK    Tas                   0.000   system/sram_w[2]_data<16>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1461
                                                       system/sram2_if/sramInterface/SRAM_DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     11.787ns (0.677ns logic, 11.110ns route)
                                                       (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram2_if/sramInterface/SRAM_DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.554ns (Levels of Logic = 6)
  Clock Path Skew:      -0.380ns (2.898 - 3.278)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7 to system/sram2_if/sramInterface/SRAM_DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y79.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_7
    SLICE_X62Y88.A3      net (fanout=42)       1.168   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X62Y88.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X44Y47.A1      net (fanout=2)        2.780   system/ipb_from_masters[0]_ipb_write
    SLICE_X44Y47.A       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X14Y88.A2      net (fanout=17)       3.490   user_ipb_mosi[0]_ipb_write
    SLICE_X14Y88.A       Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X18Y93.A2      net (fanout=2)        0.887   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X18Y93.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X18Y97.A4      net (fanout=3)        0.669   system/sram2_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X18Y97.A       Tilo                  0.068   system/sram_w[2]_data<9>
                                                       system/sram2_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X20Y110.A3     net (fanout=70)       1.883   system/sram2_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X20Y110.CLK    Tas                   0.000   system/sram_w[2]_data<16>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1461
                                                       system/sram2_if/sramInterface/SRAM_DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     11.554ns (0.677ns logic, 10.877ns route)
                                                       (5.9% logic, 94.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram2_if/sramInterface/SRAM_DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.565ns (Levels of Logic = 6)
  Clock Path Skew:      -0.264ns (2.898 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5 to system/sram2_if/sramInterface/SRAM_DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y80.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr_5
    SLICE_X62Y88.A5      net (fanout=43)       1.179   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X62Y88.A       Tilo                  0.068   system/ipb_from_masters[0]_ipb_write
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/write1
    SLICE_X44Y47.A1      net (fanout=2)        2.780   system/ipb_from_masters[0]_ipb_write
    SLICE_X44Y47.A       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X14Y88.A2      net (fanout=17)       3.490   user_ipb_mosi[0]_ipb_write
    SLICE_X14Y88.A       Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X18Y93.A2      net (fanout=2)        0.887   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X18Y93.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X18Y97.A4      net (fanout=3)        0.669   system/sram2_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X18Y97.A       Tilo                  0.068   system/sram_w[2]_data<9>
                                                       system/sram2_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X20Y110.A3     net (fanout=70)       1.883   system/sram2_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X20Y110.CLK    Tas                   0.000   system/sram_w[2]_data<16>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1461
                                                       system/sram2_if/sramInterface/SRAM_DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     11.565ns (0.677ns logic, 10.888ns route)
                                                       (5.9% logic, 94.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_17 (SLICE_X32Y88.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_16 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.331ns (Levels of Logic = 1)
  Clock Path Skew:      0.096ns (1.413 - 1.317)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_16 to system/sram2_if/sramInterface/ADDR_O_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y81.CQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_16
    SLICE_X32Y88.A6      net (fanout=75)       0.309   system/regs_from_ipbus<8><16>
    SLICE_X32Y88.CLK     Tah         (-Th)     0.076   system/sram_w[2]_addr<18>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O91
                                                       system/sram2_if/sramInterface/ADDR_O_17
    -------------------------------------------------  ---------------------------
    Total                                      0.331ns (0.022ns logic, 0.309ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/write_rr (SLICE_X7Y85.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/write_rrr (FF)
  Destination:          system/sram2_if/bist/write_rr (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.449 - 0.415)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/write_rrr to system/sram2_if/bist/write_rr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y85.AQ       Tcko                  0.098   system/sram2_if/bist/write_rrr
                                                       system/sram2_if/bist/write_rrr
    SLICE_X7Y85.AX       net (fanout=1)        0.101   system/sram2_if/bist/write_rrr
    SLICE_X7Y85.CLK      Tckdi       (-Th)     0.076   system/sram2_if/bist/write_rr
                                                       system/sram2_if/bist/write_rr
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.022ns logic, 0.101ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/control_process.startWrite (SLICE_X18Y93.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterface/control_process.done (FF)
  Destination:          system/sram2_if/sramInterface/control_process.startWrite (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.428 - 0.397)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterface/control_process.done to system/sram2_if/sramInterface/control_process.startWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y93.DQ      Tcko                  0.098   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/control_process.done
    SLICE_X18Y93.A6      net (fanout=3)        0.100   system/sram2_if/sramInterface/control_process.done
    SLICE_X18Y93.CLK     Tah         (-Th)     0.076   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
                                                       system/sram2_if/sramInterface/control_process.startWrite
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.022ns logic, 0.100ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X0Y97.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 337642 paths analyzed, 11499 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.660ns.
--------------------------------------------------------------------------------

Paths for end point system/flash_if/flashInterface/FLASH_O_data_9 (SLICE_X27Y110.CE), 523 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/flash_if/flashInterface/FLASH_O_data_9 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.515ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.886 - 0.946)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/flash_if/flashInterface/FLASH_O_data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y102.CQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X30Y89.B2      net (fanout=68)       1.336   system/ipb_arb/src<1>
    SLICE_X30Y89.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X34Y89.D1      net (fanout=4)        0.764   user_ipb_mosi[0]_ipb_addr<27>
    SLICE_X34Y89.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y89.B2      net (fanout=5)        0.603   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y89.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y89.C3      net (fanout=1)        0.465   system/ipb_fabric/N01
    SLICE_X30Y89.C       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.A4      net (fanout=37)       0.988   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.A       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X30Y93.C1      net (fanout=34)       0.672   system/ipb_fabric/sel<2>
    SLICE_X30Y93.C       Tilo                  0.068   system/ipb_fabric/N14
                                                       system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X34Y53.A4      net (fanout=17)       1.905   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X34Y53.AMUX    Tilo                  0.186   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X20Y93.C2      net (fanout=6)        2.433   system/ipb_to_slaves[3]_ipb_strobe
    SLICE_X20Y93.CMUX    Tilo                  0.198   system/flash_if/flashInterface/main_process.w_state_FSM_FFd2
                                                       system/flash_if/flashInterface/Mmux_main_process.startWrite_main_process.startWrite_MUX_2065_o11
    SLICE_X21Y95.D3      net (fanout=6)        0.728   system/flash_if/flashInterface/main_process.startWrite_main_process.startWrite_MUX_2065_o
    SLICE_X21Y95.D       Tilo                  0.068   system/flash_if/flashInterface/_n0196_inv
                                                       system/flash_if/flashInterface/_n0196_inv2
    SLICE_X27Y110.CE     net (fanout=2)        1.282   system/flash_if/flashInterface/_n0196_inv
    SLICE_X27Y110.CLK    Tceck                 0.318   system/flash_w_data<14>
                                                       system/flash_if/flashInterface/FLASH_O_data_9
    -------------------------------------------------  ---------------------------
    Total                                     13.515ns (1.583ns logic, 11.932ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/flash_if/flashInterface/FLASH_O_data_9 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.512ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.886 - 0.946)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/flash_if/flashInterface/FLASH_O_data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y102.AQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X30Y89.B1      net (fanout=69)       1.333   system/ipb_arb/src<0>
    SLICE_X30Y89.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X34Y89.D1      net (fanout=4)        0.764   user_ipb_mosi[0]_ipb_addr<27>
    SLICE_X34Y89.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y89.B2      net (fanout=5)        0.603   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y89.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y89.C3      net (fanout=1)        0.465   system/ipb_fabric/N01
    SLICE_X30Y89.C       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.A4      net (fanout=37)       0.988   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.A       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X30Y93.C1      net (fanout=34)       0.672   system/ipb_fabric/sel<2>
    SLICE_X30Y93.C       Tilo                  0.068   system/ipb_fabric/N14
                                                       system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X34Y53.A4      net (fanout=17)       1.905   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X34Y53.AMUX    Tilo                  0.186   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X20Y93.C2      net (fanout=6)        2.433   system/ipb_to_slaves[3]_ipb_strobe
    SLICE_X20Y93.CMUX    Tilo                  0.198   system/flash_if/flashInterface/main_process.w_state_FSM_FFd2
                                                       system/flash_if/flashInterface/Mmux_main_process.startWrite_main_process.startWrite_MUX_2065_o11
    SLICE_X21Y95.D3      net (fanout=6)        0.728   system/flash_if/flashInterface/main_process.startWrite_main_process.startWrite_MUX_2065_o
    SLICE_X21Y95.D       Tilo                  0.068   system/flash_if/flashInterface/_n0196_inv
                                                       system/flash_if/flashInterface/_n0196_inv2
    SLICE_X27Y110.CE     net (fanout=2)        1.282   system/flash_if/flashInterface/_n0196_inv
    SLICE_X27Y110.CLK    Tceck                 0.318   system/flash_w_data<14>
                                                       system/flash_if/flashInterface/FLASH_O_data_9
    -------------------------------------------------  ---------------------------
    Total                                     13.512ns (1.583ns logic, 11.929ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_27 (FF)
  Destination:          system/flash_if/flashInterface/FLASH_O_data_9 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.491ns (Levels of Logic = 10)
  Clock Path Skew:      -0.076ns (0.886 - 0.962)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_27 to system/flash_if/flashInterface/FLASH_O_data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y106.DQ     Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<27>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_27
    SLICE_X30Y89.B3      net (fanout=2)        1.268   system/ipb_from_masters[2]_ipb_addr<27>
    SLICE_X30Y89.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X34Y89.D1      net (fanout=4)        0.764   user_ipb_mosi[0]_ipb_addr<27>
    SLICE_X34Y89.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y89.B2      net (fanout=5)        0.603   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y89.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y89.C3      net (fanout=1)        0.465   system/ipb_fabric/N01
    SLICE_X30Y89.C       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.A4      net (fanout=37)       0.988   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.A       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X30Y93.C1      net (fanout=34)       0.672   system/ipb_fabric/sel<2>
    SLICE_X30Y93.C       Tilo                  0.068   system/ipb_fabric/N14
                                                       system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X34Y53.A4      net (fanout=17)       1.905   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X34Y53.AMUX    Tilo                  0.186   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X20Y93.C2      net (fanout=6)        2.433   system/ipb_to_slaves[3]_ipb_strobe
    SLICE_X20Y93.CMUX    Tilo                  0.198   system/flash_if/flashInterface/main_process.w_state_FSM_FFd2
                                                       system/flash_if/flashInterface/Mmux_main_process.startWrite_main_process.startWrite_MUX_2065_o11
    SLICE_X21Y95.D3      net (fanout=6)        0.728   system/flash_if/flashInterface/main_process.startWrite_main_process.startWrite_MUX_2065_o
    SLICE_X21Y95.D       Tilo                  0.068   system/flash_if/flashInterface/_n0196_inv
                                                       system/flash_if/flashInterface/_n0196_inv2
    SLICE_X27Y110.CE     net (fanout=2)        1.282   system/flash_if/flashInterface/_n0196_inv
    SLICE_X27Y110.CLK    Tceck                 0.318   system/flash_w_data<14>
                                                       system/flash_if/flashInterface/FLASH_O_data_9
    -------------------------------------------------  ---------------------------
    Total                                     13.491ns (1.627ns logic, 11.864ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point system/flash_if/flashInterface/FLASH_O_data_10 (SLICE_X27Y110.CE), 523 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/flash_if/flashInterface/FLASH_O_data_10 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.515ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.886 - 0.946)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/flash_if/flashInterface/FLASH_O_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y102.CQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X30Y89.B2      net (fanout=68)       1.336   system/ipb_arb/src<1>
    SLICE_X30Y89.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X34Y89.D1      net (fanout=4)        0.764   user_ipb_mosi[0]_ipb_addr<27>
    SLICE_X34Y89.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y89.B2      net (fanout=5)        0.603   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y89.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y89.C3      net (fanout=1)        0.465   system/ipb_fabric/N01
    SLICE_X30Y89.C       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.A4      net (fanout=37)       0.988   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.A       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X30Y93.C1      net (fanout=34)       0.672   system/ipb_fabric/sel<2>
    SLICE_X30Y93.C       Tilo                  0.068   system/ipb_fabric/N14
                                                       system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X34Y53.A4      net (fanout=17)       1.905   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X34Y53.AMUX    Tilo                  0.186   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X20Y93.C2      net (fanout=6)        2.433   system/ipb_to_slaves[3]_ipb_strobe
    SLICE_X20Y93.CMUX    Tilo                  0.198   system/flash_if/flashInterface/main_process.w_state_FSM_FFd2
                                                       system/flash_if/flashInterface/Mmux_main_process.startWrite_main_process.startWrite_MUX_2065_o11
    SLICE_X21Y95.D3      net (fanout=6)        0.728   system/flash_if/flashInterface/main_process.startWrite_main_process.startWrite_MUX_2065_o
    SLICE_X21Y95.D       Tilo                  0.068   system/flash_if/flashInterface/_n0196_inv
                                                       system/flash_if/flashInterface/_n0196_inv2
    SLICE_X27Y110.CE     net (fanout=2)        1.282   system/flash_if/flashInterface/_n0196_inv
    SLICE_X27Y110.CLK    Tceck                 0.318   system/flash_w_data<14>
                                                       system/flash_if/flashInterface/FLASH_O_data_10
    -------------------------------------------------  ---------------------------
    Total                                     13.515ns (1.583ns logic, 11.932ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/flash_if/flashInterface/FLASH_O_data_10 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.512ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.886 - 0.946)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/flash_if/flashInterface/FLASH_O_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y102.AQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X30Y89.B1      net (fanout=69)       1.333   system/ipb_arb/src<0>
    SLICE_X30Y89.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X34Y89.D1      net (fanout=4)        0.764   user_ipb_mosi[0]_ipb_addr<27>
    SLICE_X34Y89.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y89.B2      net (fanout=5)        0.603   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y89.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y89.C3      net (fanout=1)        0.465   system/ipb_fabric/N01
    SLICE_X30Y89.C       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.A4      net (fanout=37)       0.988   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.A       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X30Y93.C1      net (fanout=34)       0.672   system/ipb_fabric/sel<2>
    SLICE_X30Y93.C       Tilo                  0.068   system/ipb_fabric/N14
                                                       system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X34Y53.A4      net (fanout=17)       1.905   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X34Y53.AMUX    Tilo                  0.186   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X20Y93.C2      net (fanout=6)        2.433   system/ipb_to_slaves[3]_ipb_strobe
    SLICE_X20Y93.CMUX    Tilo                  0.198   system/flash_if/flashInterface/main_process.w_state_FSM_FFd2
                                                       system/flash_if/flashInterface/Mmux_main_process.startWrite_main_process.startWrite_MUX_2065_o11
    SLICE_X21Y95.D3      net (fanout=6)        0.728   system/flash_if/flashInterface/main_process.startWrite_main_process.startWrite_MUX_2065_o
    SLICE_X21Y95.D       Tilo                  0.068   system/flash_if/flashInterface/_n0196_inv
                                                       system/flash_if/flashInterface/_n0196_inv2
    SLICE_X27Y110.CE     net (fanout=2)        1.282   system/flash_if/flashInterface/_n0196_inv
    SLICE_X27Y110.CLK    Tceck                 0.318   system/flash_w_data<14>
                                                       system/flash_if/flashInterface/FLASH_O_data_10
    -------------------------------------------------  ---------------------------
    Total                                     13.512ns (1.583ns logic, 11.929ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_27 (FF)
  Destination:          system/flash_if/flashInterface/FLASH_O_data_10 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.491ns (Levels of Logic = 10)
  Clock Path Skew:      -0.076ns (0.886 - 0.962)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_27 to system/flash_if/flashInterface/FLASH_O_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y106.DQ     Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<27>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_27
    SLICE_X30Y89.B3      net (fanout=2)        1.268   system/ipb_from_masters[2]_ipb_addr<27>
    SLICE_X30Y89.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X34Y89.D1      net (fanout=4)        0.764   user_ipb_mosi[0]_ipb_addr<27>
    SLICE_X34Y89.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y89.B2      net (fanout=5)        0.603   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y89.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y89.C3      net (fanout=1)        0.465   system/ipb_fabric/N01
    SLICE_X30Y89.C       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.A4      net (fanout=37)       0.988   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.A       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X30Y93.C1      net (fanout=34)       0.672   system/ipb_fabric/sel<2>
    SLICE_X30Y93.C       Tilo                  0.068   system/ipb_fabric/N14
                                                       system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X34Y53.A4      net (fanout=17)       1.905   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X34Y53.AMUX    Tilo                  0.186   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X20Y93.C2      net (fanout=6)        2.433   system/ipb_to_slaves[3]_ipb_strobe
    SLICE_X20Y93.CMUX    Tilo                  0.198   system/flash_if/flashInterface/main_process.w_state_FSM_FFd2
                                                       system/flash_if/flashInterface/Mmux_main_process.startWrite_main_process.startWrite_MUX_2065_o11
    SLICE_X21Y95.D3      net (fanout=6)        0.728   system/flash_if/flashInterface/main_process.startWrite_main_process.startWrite_MUX_2065_o
    SLICE_X21Y95.D       Tilo                  0.068   system/flash_if/flashInterface/_n0196_inv
                                                       system/flash_if/flashInterface/_n0196_inv2
    SLICE_X27Y110.CE     net (fanout=2)        1.282   system/flash_if/flashInterface/_n0196_inv
    SLICE_X27Y110.CLK    Tceck                 0.318   system/flash_w_data<14>
                                                       system/flash_if/flashInterface/FLASH_O_data_10
    -------------------------------------------------  ---------------------------
    Total                                     13.491ns (1.627ns logic, 11.864ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point system/flash_if/flashInterface/FLASH_O_data_12 (SLICE_X27Y110.CE), 523 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/flash_if/flashInterface/FLASH_O_data_12 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.515ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.886 - 0.946)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/flash_if/flashInterface/FLASH_O_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y102.CQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X30Y89.B2      net (fanout=68)       1.336   system/ipb_arb/src<1>
    SLICE_X30Y89.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X34Y89.D1      net (fanout=4)        0.764   user_ipb_mosi[0]_ipb_addr<27>
    SLICE_X34Y89.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y89.B2      net (fanout=5)        0.603   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y89.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y89.C3      net (fanout=1)        0.465   system/ipb_fabric/N01
    SLICE_X30Y89.C       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.A4      net (fanout=37)       0.988   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.A       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X30Y93.C1      net (fanout=34)       0.672   system/ipb_fabric/sel<2>
    SLICE_X30Y93.C       Tilo                  0.068   system/ipb_fabric/N14
                                                       system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X34Y53.A4      net (fanout=17)       1.905   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X34Y53.AMUX    Tilo                  0.186   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X20Y93.C2      net (fanout=6)        2.433   system/ipb_to_slaves[3]_ipb_strobe
    SLICE_X20Y93.CMUX    Tilo                  0.198   system/flash_if/flashInterface/main_process.w_state_FSM_FFd2
                                                       system/flash_if/flashInterface/Mmux_main_process.startWrite_main_process.startWrite_MUX_2065_o11
    SLICE_X21Y95.D3      net (fanout=6)        0.728   system/flash_if/flashInterface/main_process.startWrite_main_process.startWrite_MUX_2065_o
    SLICE_X21Y95.D       Tilo                  0.068   system/flash_if/flashInterface/_n0196_inv
                                                       system/flash_if/flashInterface/_n0196_inv2
    SLICE_X27Y110.CE     net (fanout=2)        1.282   system/flash_if/flashInterface/_n0196_inv
    SLICE_X27Y110.CLK    Tceck                 0.318   system/flash_w_data<14>
                                                       system/flash_if/flashInterface/FLASH_O_data_12
    -------------------------------------------------  ---------------------------
    Total                                     13.515ns (1.583ns logic, 11.932ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/flash_if/flashInterface/FLASH_O_data_12 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.512ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.886 - 0.946)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/flash_if/flashInterface/FLASH_O_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y102.AQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X30Y89.B1      net (fanout=69)       1.333   system/ipb_arb/src<0>
    SLICE_X30Y89.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X34Y89.D1      net (fanout=4)        0.764   user_ipb_mosi[0]_ipb_addr<27>
    SLICE_X34Y89.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y89.B2      net (fanout=5)        0.603   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y89.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y89.C3      net (fanout=1)        0.465   system/ipb_fabric/N01
    SLICE_X30Y89.C       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.A4      net (fanout=37)       0.988   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.A       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X30Y93.C1      net (fanout=34)       0.672   system/ipb_fabric/sel<2>
    SLICE_X30Y93.C       Tilo                  0.068   system/ipb_fabric/N14
                                                       system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X34Y53.A4      net (fanout=17)       1.905   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X34Y53.AMUX    Tilo                  0.186   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X20Y93.C2      net (fanout=6)        2.433   system/ipb_to_slaves[3]_ipb_strobe
    SLICE_X20Y93.CMUX    Tilo                  0.198   system/flash_if/flashInterface/main_process.w_state_FSM_FFd2
                                                       system/flash_if/flashInterface/Mmux_main_process.startWrite_main_process.startWrite_MUX_2065_o11
    SLICE_X21Y95.D3      net (fanout=6)        0.728   system/flash_if/flashInterface/main_process.startWrite_main_process.startWrite_MUX_2065_o
    SLICE_X21Y95.D       Tilo                  0.068   system/flash_if/flashInterface/_n0196_inv
                                                       system/flash_if/flashInterface/_n0196_inv2
    SLICE_X27Y110.CE     net (fanout=2)        1.282   system/flash_if/flashInterface/_n0196_inv
    SLICE_X27Y110.CLK    Tceck                 0.318   system/flash_w_data<14>
                                                       system/flash_if/flashInterface/FLASH_O_data_12
    -------------------------------------------------  ---------------------------
    Total                                     13.512ns (1.583ns logic, 11.929ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_27 (FF)
  Destination:          system/flash_if/flashInterface/FLASH_O_data_12 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.491ns (Levels of Logic = 10)
  Clock Path Skew:      -0.076ns (0.886 - 0.962)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_27 to system/flash_if/flashInterface/FLASH_O_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y106.DQ     Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<27>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_27
    SLICE_X30Y89.B3      net (fanout=2)        1.268   system/ipb_from_masters[2]_ipb_addr<27>
    SLICE_X30Y89.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X34Y89.D1      net (fanout=4)        0.764   user_ipb_mosi[0]_ipb_addr<27>
    SLICE_X34Y89.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y89.B2      net (fanout=5)        0.603   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y89.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y89.C3      net (fanout=1)        0.465   system/ipb_fabric/N01
    SLICE_X30Y89.C       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.A4      net (fanout=37)       0.988   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.A       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X30Y93.C1      net (fanout=34)       0.672   system/ipb_fabric/sel<2>
    SLICE_X30Y93.C       Tilo                  0.068   system/ipb_fabric/N14
                                                       system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X34Y53.A4      net (fanout=17)       1.905   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X34Y53.AMUX    Tilo                  0.186   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X20Y93.C2      net (fanout=6)        2.433   system/ipb_to_slaves[3]_ipb_strobe
    SLICE_X20Y93.CMUX    Tilo                  0.198   system/flash_if/flashInterface/main_process.w_state_FSM_FFd2
                                                       system/flash_if/flashInterface/Mmux_main_process.startWrite_main_process.startWrite_MUX_2065_o11
    SLICE_X21Y95.D3      net (fanout=6)        0.728   system/flash_if/flashInterface/main_process.startWrite_main_process.startWrite_MUX_2065_o
    SLICE_X21Y95.D       Tilo                  0.068   system/flash_if/flashInterface/_n0196_inv
                                                       system/flash_if/flashInterface/_n0196_inv2
    SLICE_X27Y110.CE     net (fanout=2)        1.282   system/flash_if/flashInterface/_n0196_inv
    SLICE_X27Y110.CLK    Tceck                 0.318   system/flash_w_data<14>
                                                       system/flash_if/flashInterface/FLASH_O_data_12
    -------------------------------------------------  ---------------------------
    Total                                     13.491ns (1.627ns logic, 11.864ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/reply_0 (SLICE_X10Y38.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/mst.i2c_m/u2/wrdata_0 (FF)
  Destination:          system/mst.i2c_m/u2/reply_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.713 - 0.608)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/mst.i2c_m/u2/wrdata_0 to system/mst.i2c_m/u2/reply_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y40.AQ      Tcko                  0.098   system/mst.i2c_m/u2/wrdata<3>
                                                       system/mst.i2c_m/u2/wrdata_0
    SLICE_X10Y38.A5      net (fanout=2)        0.118   system/mst.i2c_m/u2/wrdata<0>
    SLICE_X10Y38.CLK     Tah         (-Th)     0.101   system/reg_i2c_reply<7>
                                                       system/mst.i2c_m/u2/Mmux_reply[31]_GND_417_o_mux_139_OUT11
                                                       system/mst.i2c_m/u2/reply_0
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (-0.003ns logic, 0.118ns route)
                                                       (-2.6% logic, 102.6% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (SLICE_X32Y80.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_16_4 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.064ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_16_4 to system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y80.AQ      Tcko                  0.098   system/regs_from_ipbus<16><7>
                                                       system/ipb_sys_regs/regs_16_4
    SLICE_X32Y80.AI      net (fanout=2)        0.053   system/regs_from_ipbus<16><4>
    SLICE_X32Y80.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.064ns (0.011ns logic, 0.053ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/shiftreg.rxdata_30 (SLICE_X10Y58.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/spi/shiftreg.rxdata_31 (FF)
  Destination:          system/spi/shiftreg.rxdata_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.052 - 0.043)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/spi/shiftreg.rxdata_31 to system/spi/shiftreg.rxdata_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y58.BQ      Tcko                  0.098   system/reg_spi_rxdata<31>
                                                       system/spi/shiftreg.rxdata_31
    SLICE_X10Y58.D6      net (fanout=3)        0.055   system/reg_spi_rxdata<31>
    SLICE_X10Y58.CLK     Tah         (-Th)     0.077   system/reg_spi_rxdata<30>
                                                       system/spi/Mmux_shiftreg.rxdata[31]_shiftreg.rxdata[31]_mux_45_OUT241
                                                       system/spi/shiftreg.rxdata_30
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (0.021ns logic, 0.055ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2/CLKARDCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2/CLKARDCLKL
  Location pin: RAMB36_X4Y27.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2/CLKARDCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2/CLKARDCLKL
  Location pin: RAMB36_X5Y17.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3/CLKARDCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3/CLKARDCLKL
  Location pin: RAMB36_X4Y26.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1639 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.334ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_22 (SLICE_X35Y78.B1), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_22 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.086ns (Levels of Logic = 11)
  Clock Path Skew:      -0.043ns (3.062 - 3.105)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y102.CQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X30Y89.B2      net (fanout=68)       1.336   system/ipb_arb/src<1>
    SLICE_X30Y89.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X34Y89.D1      net (fanout=4)        0.764   user_ipb_mosi[0]_ipb_addr<27>
    SLICE_X34Y89.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y89.B2      net (fanout=5)        0.603   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y89.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y89.C3      net (fanout=1)        0.465   system/ipb_fabric/N01
    SLICE_X30Y89.C       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y93.A1      net (fanout=37)       1.043   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y93.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<17>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.A5      net (fanout=33)       2.179   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.A       Tilo                  0.068   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X34Y53.B3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X34Y53.BMUX    Tilo                  0.186   system/sram1_if/addr_from_bist<7>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X44Y45.C1      net (fanout=7)        1.397   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X44Y45.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X43Y49.C2      net (fanout=3)        0.742   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X43Y49.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y78.B1      net (fanout=70)       3.245   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y78.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<23>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT151
                                                       system/sram1_if/sramInterface/data_i_r_22
    -------------------------------------------------  ---------------------------
    Total                                     14.086ns (1.205ns logic, 12.881ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_22 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.083ns (Levels of Logic = 11)
  Clock Path Skew:      -0.043ns (3.062 - 3.105)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y102.AQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X30Y89.B1      net (fanout=69)       1.333   system/ipb_arb/src<0>
    SLICE_X30Y89.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X34Y89.D1      net (fanout=4)        0.764   user_ipb_mosi[0]_ipb_addr<27>
    SLICE_X34Y89.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y89.B2      net (fanout=5)        0.603   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y89.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y89.C3      net (fanout=1)        0.465   system/ipb_fabric/N01
    SLICE_X30Y89.C       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y93.A1      net (fanout=37)       1.043   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y93.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<17>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.A5      net (fanout=33)       2.179   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.A       Tilo                  0.068   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X34Y53.B3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X34Y53.BMUX    Tilo                  0.186   system/sram1_if/addr_from_bist<7>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X44Y45.C1      net (fanout=7)        1.397   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X44Y45.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X43Y49.C2      net (fanout=3)        0.742   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X43Y49.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y78.B1      net (fanout=70)       3.245   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y78.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<23>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT151
                                                       system/sram1_if/sramInterface/data_i_r_22
    -------------------------------------------------  ---------------------------
    Total                                     14.083ns (1.205ns logic, 12.878ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_27 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_22 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.062ns (Levels of Logic = 11)
  Clock Path Skew:      -0.059ns (3.062 - 3.121)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_27 to system/sram1_if/sramInterface/data_i_r_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y106.DQ     Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<27>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_27
    SLICE_X30Y89.B3      net (fanout=2)        1.268   system/ipb_from_masters[2]_ipb_addr<27>
    SLICE_X30Y89.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X34Y89.D1      net (fanout=4)        0.764   user_ipb_mosi[0]_ipb_addr<27>
    SLICE_X34Y89.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y89.B2      net (fanout=5)        0.603   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y89.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y89.C3      net (fanout=1)        0.465   system/ipb_fabric/N01
    SLICE_X30Y89.C       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y93.A1      net (fanout=37)       1.043   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y93.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<17>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.A5      net (fanout=33)       2.179   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.A       Tilo                  0.068   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X34Y53.B3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X34Y53.BMUX    Tilo                  0.186   system/sram1_if/addr_from_bist<7>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X44Y45.C1      net (fanout=7)        1.397   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X44Y45.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X43Y49.C2      net (fanout=3)        0.742   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X43Y49.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y78.B1      net (fanout=70)       3.245   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y78.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<23>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT151
                                                       system/sram1_if/sramInterface/data_i_r_22
    -------------------------------------------------  ---------------------------
    Total                                     14.062ns (1.249ns logic, 12.813ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_26 (SLICE_X39Y81.B1), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.949ns (Levels of Logic = 11)
  Clock Path Skew:      -0.137ns (2.968 - 3.105)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y102.CQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X30Y89.B2      net (fanout=68)       1.336   system/ipb_arb/src<1>
    SLICE_X30Y89.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X34Y89.D1      net (fanout=4)        0.764   user_ipb_mosi[0]_ipb_addr<27>
    SLICE_X34Y89.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y89.B2      net (fanout=5)        0.603   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y89.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y89.C3      net (fanout=1)        0.465   system/ipb_fabric/N01
    SLICE_X30Y89.C       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y93.A1      net (fanout=37)       1.043   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y93.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<17>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.A5      net (fanout=33)       2.179   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.A       Tilo                  0.068   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X34Y53.B3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X34Y53.BMUX    Tilo                  0.186   system/sram1_if/addr_from_bist<7>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X44Y45.C1      net (fanout=7)        1.397   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X44Y45.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X43Y49.C2      net (fanout=3)        0.742   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X43Y49.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X39Y81.B1      net (fanout=70)       3.108   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X39Y81.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT191
                                                       system/sram1_if/sramInterface/data_i_r_26
    -------------------------------------------------  ---------------------------
    Total                                     13.949ns (1.205ns logic, 12.744ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.946ns (Levels of Logic = 11)
  Clock Path Skew:      -0.137ns (2.968 - 3.105)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y102.AQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X30Y89.B1      net (fanout=69)       1.333   system/ipb_arb/src<0>
    SLICE_X30Y89.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X34Y89.D1      net (fanout=4)        0.764   user_ipb_mosi[0]_ipb_addr<27>
    SLICE_X34Y89.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y89.B2      net (fanout=5)        0.603   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y89.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y89.C3      net (fanout=1)        0.465   system/ipb_fabric/N01
    SLICE_X30Y89.C       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y93.A1      net (fanout=37)       1.043   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y93.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<17>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.A5      net (fanout=33)       2.179   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.A       Tilo                  0.068   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X34Y53.B3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X34Y53.BMUX    Tilo                  0.186   system/sram1_if/addr_from_bist<7>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X44Y45.C1      net (fanout=7)        1.397   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X44Y45.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X43Y49.C2      net (fanout=3)        0.742   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X43Y49.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X39Y81.B1      net (fanout=70)       3.108   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X39Y81.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT191
                                                       system/sram1_if/sramInterface/data_i_r_26
    -------------------------------------------------  ---------------------------
    Total                                     13.946ns (1.205ns logic, 12.741ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_27 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.925ns (Levels of Logic = 11)
  Clock Path Skew:      -0.153ns (2.968 - 3.121)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_27 to system/sram1_if/sramInterface/data_i_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y106.DQ     Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<27>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_27
    SLICE_X30Y89.B3      net (fanout=2)        1.268   system/ipb_from_masters[2]_ipb_addr<27>
    SLICE_X30Y89.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X34Y89.D1      net (fanout=4)        0.764   user_ipb_mosi[0]_ipb_addr<27>
    SLICE_X34Y89.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y89.B2      net (fanout=5)        0.603   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y89.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y89.C3      net (fanout=1)        0.465   system/ipb_fabric/N01
    SLICE_X30Y89.C       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y93.A1      net (fanout=37)       1.043   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y93.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<17>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.A5      net (fanout=33)       2.179   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.A       Tilo                  0.068   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X34Y53.B3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X34Y53.BMUX    Tilo                  0.186   system/sram1_if/addr_from_bist<7>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X44Y45.C1      net (fanout=7)        1.397   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X44Y45.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X43Y49.C2      net (fanout=3)        0.742   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X43Y49.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X39Y81.B1      net (fanout=70)       3.108   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X39Y81.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT191
                                                       system/sram1_if/sramInterface/data_i_r_26
    -------------------------------------------------  ---------------------------
    Total                                     13.925ns (1.249ns logic, 12.676ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_23 (SLICE_X35Y78.D2), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_23 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.973ns (Levels of Logic = 11)
  Clock Path Skew:      -0.043ns (3.062 - 3.105)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y102.CQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X30Y89.B2      net (fanout=68)       1.336   system/ipb_arb/src<1>
    SLICE_X30Y89.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X34Y89.D1      net (fanout=4)        0.764   user_ipb_mosi[0]_ipb_addr<27>
    SLICE_X34Y89.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y89.B2      net (fanout=5)        0.603   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y89.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y89.C3      net (fanout=1)        0.465   system/ipb_fabric/N01
    SLICE_X30Y89.C       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y93.A1      net (fanout=37)       1.043   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y93.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<17>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.A5      net (fanout=33)       2.179   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.A       Tilo                  0.068   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X34Y53.B3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X34Y53.BMUX    Tilo                  0.186   system/sram1_if/addr_from_bist<7>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X44Y45.C1      net (fanout=7)        1.397   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X44Y45.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X43Y49.C2      net (fanout=3)        0.742   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X43Y49.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y78.D2      net (fanout=70)       3.132   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y78.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<23>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT161
                                                       system/sram1_if/sramInterface/data_i_r_23
    -------------------------------------------------  ---------------------------
    Total                                     13.973ns (1.205ns logic, 12.768ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_23 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.970ns (Levels of Logic = 11)
  Clock Path Skew:      -0.043ns (3.062 - 3.105)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y102.AQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X30Y89.B1      net (fanout=69)       1.333   system/ipb_arb/src<0>
    SLICE_X30Y89.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X34Y89.D1      net (fanout=4)        0.764   user_ipb_mosi[0]_ipb_addr<27>
    SLICE_X34Y89.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y89.B2      net (fanout=5)        0.603   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y89.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y89.C3      net (fanout=1)        0.465   system/ipb_fabric/N01
    SLICE_X30Y89.C       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y93.A1      net (fanout=37)       1.043   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y93.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<17>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.A5      net (fanout=33)       2.179   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.A       Tilo                  0.068   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X34Y53.B3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X34Y53.BMUX    Tilo                  0.186   system/sram1_if/addr_from_bist<7>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X44Y45.C1      net (fanout=7)        1.397   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X44Y45.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X43Y49.C2      net (fanout=3)        0.742   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X43Y49.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y78.D2      net (fanout=70)       3.132   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y78.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<23>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT161
                                                       system/sram1_if/sramInterface/data_i_r_23
    -------------------------------------------------  ---------------------------
    Total                                     13.970ns (1.205ns logic, 12.765ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_27 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_23 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.949ns (Levels of Logic = 11)
  Clock Path Skew:      -0.059ns (3.062 - 3.121)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_27 to system/sram1_if/sramInterface/data_i_r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y106.DQ     Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<27>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_27
    SLICE_X30Y89.B3      net (fanout=2)        1.268   system/ipb_from_masters[2]_ipb_addr<27>
    SLICE_X30Y89.B       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X34Y89.D1      net (fanout=4)        0.764   user_ipb_mosi[0]_ipb_addr<27>
    SLICE_X34Y89.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y90.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y89.B2      net (fanout=5)        0.603   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y89.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y89.C3      net (fanout=1)        0.465   system/ipb_fabric/N01
    SLICE_X30Y89.C       Tilo                  0.068   system/ipb_fabric/N66
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y93.A1      net (fanout=37)       1.043   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y93.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<17>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.A5      net (fanout=33)       2.179   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.A       Tilo                  0.068   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X34Y53.B3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X34Y53.BMUX    Tilo                  0.186   system/sram1_if/addr_from_bist<7>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X44Y45.C1      net (fanout=7)        1.397   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X44Y45.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X43Y49.C2      net (fanout=3)        0.742   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X43Y49.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y78.D2      net (fanout=70)       3.132   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y78.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<23>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT161
                                                       system/sram1_if/sramInterface/data_i_r_23
    -------------------------------------------------  ---------------------------
    Total                                     13.949ns (1.249ns logic, 12.700ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (SLICE_X35Y34.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.083ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state to system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y34.AQ      Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X35Y34.A5      net (fanout=58)       0.067   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X35Y34.CLK     Tah         (-Th)     0.082   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O_rstpot
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    -------------------------------------------------  ---------------------------
    Total                                      0.083ns (0.016ns logic, 0.067ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_3 (SLICE_X36Y69.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_3 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.062 - 0.049)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_3 to system/sram1_if/bist/prbsPatterGenerator/pdata_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y67.DQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<3>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_3
    SLICE_X36Y69.DX      net (fanout=1)        0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<3>
    SLICE_X36Y69.CLK     Tckdi       (-Th)     0.089   system/sram1_if/data_from_bist<3>
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_3
    -------------------------------------------------  ---------------------------
    Total                                      0.107ns (0.009ns logic, 0.098ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_4 (SLICE_X34Y64.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_1 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_1 to system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y64.BQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_3
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_1
    SLICE_X34Y64.A6      net (fanout=14)       0.069   system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_1
    SLICE_X34Y64.CLK     Tah         (-Th)     0.055   system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_6
                                                       system/sram1_if/bist/prbsPatterGenerator/Mmux_parallel.pattern[6]_parallel.pattern[5]_mux_3_OUT51
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_4
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.043ns logic, 0.069ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X36Y30.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.282ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X61Y86.A6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.177ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8
    SLICE_X61Y85.C2      net (fanout=1)        0.836   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<8>
    SLICE_X61Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y85.D4      net (fanout=1)        0.694   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X61Y85.DMUX    Tilo                  0.186   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X60Y85.B6      net (fanout=1)        0.377   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X60Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X61Y86.B6      net (fanout=2)        0.360   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o12
    SLICE_X61Y86.A6      net (fanout=1)        0.110   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o11
    SLICE_X61Y86.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.177ns (0.800ns logic, 2.377ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.903ns (Levels of Logic = 5)
  Clock Path Skew:      -0.062ns (0.908 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y83.BQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9
    SLICE_X61Y85.C5      net (fanout=4)        0.562   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<9>
    SLICE_X61Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y85.D4      net (fanout=1)        0.694   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X61Y85.DMUX    Tilo                  0.186   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X60Y85.B6      net (fanout=1)        0.377   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X60Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X61Y86.B6      net (fanout=2)        0.360   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o12
    SLICE_X61Y86.A6      net (fanout=1)        0.110   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o11
    SLICE_X61Y86.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.903ns (0.800ns logic, 2.103ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.932ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.CQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10
    SLICE_X61Y85.C1      net (fanout=1)        0.591   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<10>
    SLICE_X61Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y85.D4      net (fanout=1)        0.694   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X61Y85.DMUX    Tilo                  0.186   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X60Y85.B6      net (fanout=1)        0.377   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X60Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X61Y86.B6      net (fanout=2)        0.360   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o12
    SLICE_X61Y86.A6      net (fanout=1)        0.110   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o11
    SLICE_X61Y86.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.932ns (0.800ns logic, 2.132ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X61Y86.A5), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.126ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8
    SLICE_X61Y85.C2      net (fanout=1)        0.836   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<8>
    SLICE_X61Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y85.D4      net (fanout=1)        0.694   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X61Y85.DMUX    Tilo                  0.186   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X60Y85.B6      net (fanout=1)        0.377   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X60Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X60Y85.A6      net (fanout=2)        0.124   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o11
    SLICE_X61Y86.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o1
    SLICE_X61Y86.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.126ns (0.800ns logic, 2.326ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.852ns (Levels of Logic = 5)
  Clock Path Skew:      -0.062ns (0.908 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y83.BQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9
    SLICE_X61Y85.C5      net (fanout=4)        0.562   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<9>
    SLICE_X61Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y85.D4      net (fanout=1)        0.694   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X61Y85.DMUX    Tilo                  0.186   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X60Y85.B6      net (fanout=1)        0.377   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X60Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X60Y85.A6      net (fanout=2)        0.124   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o11
    SLICE_X61Y86.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o1
    SLICE_X61Y86.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.852ns (0.800ns logic, 2.052ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.881ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.CQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10
    SLICE_X61Y85.C1      net (fanout=1)        0.591   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<10>
    SLICE_X61Y85.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y85.D4      net (fanout=1)        0.694   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X61Y85.DMUX    Tilo                  0.186   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X60Y85.B6      net (fanout=1)        0.377   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X60Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X60Y85.A6      net (fanout=2)        0.124   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o11
    SLICE_X61Y86.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o1
    SLICE_X61Y86.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.881ns (0.800ns logic, 2.081ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X59Y80.A6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.030ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.910 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y84.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X58Y82.A2      net (fanout=4)        0.734   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X58Y82.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X58Y81.D5      net (fanout=1)        0.315   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X58Y81.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X58Y81.B2      net (fanout=1)        0.479   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X58Y81.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X59Y80.B1      net (fanout=2)        0.710   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X59Y80.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o12
    SLICE_X59Y80.A6      net (fanout=1)        0.110   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o11
    SLICE_X59Y80.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.030ns (0.682ns logic, 2.348ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.021ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.910 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y84.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9
    SLICE_X58Y82.A1      net (fanout=4)        0.725   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<9>
    SLICE_X58Y82.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X58Y81.D5      net (fanout=1)        0.315   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X58Y81.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X58Y81.B2      net (fanout=1)        0.479   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X58Y81.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X59Y80.B1      net (fanout=2)        0.710   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X59Y80.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o12
    SLICE_X59Y80.A6      net (fanout=1)        0.110   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o11
    SLICE_X59Y80.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.021ns (0.682ns logic, 2.339ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.837ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.910 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y84.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9
    SLICE_X58Y81.C4      net (fanout=4)        0.547   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<9>
    SLICE_X58Y81.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X58Y81.D4      net (fanout=1)        0.519   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X58Y81.DMUX    Tilo                  0.186   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X58Y80.B3      net (fanout=1)        0.579   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X58Y80.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/cfg_dout<20>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X59Y80.B4      net (fanout=2)        0.282   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X59Y80.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o12
    SLICE_X59Y80.A6      net (fanout=1)        0.110   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o11
    SLICE_X59Y80.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2503_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.837ns (0.800ns logic, 2.037ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X60Y81.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.455 - 0.421)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y81.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    SLICE_X60Y81.AI      net (fanout=2)        0.101   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<0>
    SLICE_X60Y81.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.011ns logic, 0.101ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB (SLICE_X60Y83.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.455 - 0.421)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y83.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X60Y83.BI      net (fanout=4)        0.109   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X60Y83.CLK     Tdh         (-Th)     0.086   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.012ns logic, 0.109ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB (SLICE_X56Y82.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.066 - 0.053)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y84.AQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X56Y82.BI      net (fanout=4)        0.104   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X56Y82.CLK     Tdh         (-Th)     0.086   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.012ns logic, 0.104ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.213ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X45Y59.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.787ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.213ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X45Y58.A5      net (fanout=3)        2.733   user_mac_addr<3>
    SLICE_X45Y58.AMUX    Tilo                  0.193   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X45Y59.SR      net (fanout=2)        0.230   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X45Y59.CLK     Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.213ns (1.250ns logic, 2.963ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X45Y59.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.970ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.030ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X45Y58.A5      net (fanout=3)        2.733   user_mac_addr<3>
    SLICE_X45Y58.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X45Y59.CLK     net (fanout=2)        0.469   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      4.030ns (0.828ns logic, 3.202ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X45Y59.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.900ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.900ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X45Y58.A5      net (fanout=3)        1.293   user_mac_addr<3>
    SLICE_X45Y58.AMUX    Tilo                  0.078   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X45Y59.SR      net (fanout=2)        0.088   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X45Y59.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.900ns (0.519ns logic, 1.381ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X45Y59.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.882ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.882ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X45Y58.A5      net (fanout=3)        1.293   user_mac_addr<3>
    SLICE_X45Y58.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X45Y59.CLK     net (fanout=2)        0.189   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      1.882ns (0.400ns logic, 1.482ns route)
                                                       (21.3% logic, 78.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.985ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X46Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.015ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.985ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X46Y60.A2      net (fanout=3)        3.417   user_mac_addr<2>
    SLICE_X46Y60.AMUX    Tilo                  0.194   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X46Y60.SR      net (fanout=2)        0.379   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X46Y60.CLK     Trck                  0.297   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.985ns (1.189ns logic, 3.796ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X46Y60.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.339ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.661ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X46Y60.A2      net (fanout=3)        3.417   user_mac_addr<2>
    SLICE_X46Y60.A       Tilo                  0.068   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X46Y60.CLK     net (fanout=2)        0.478   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      4.661ns (0.766ns logic, 3.895ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X46Y60.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.229ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      2.229ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X46Y60.A2      net (fanout=3)        1.620   user_mac_addr<2>
    SLICE_X46Y60.AMUX    Tilo                  0.075   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X46Y60.SR      net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X46Y60.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.229ns (0.462ns logic, 1.767ns route)
                                                       (20.7% logic, 79.3% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X46Y60.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.157ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      2.157ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X46Y60.A2      net (fanout=3)        1.620   user_mac_addr<2>
    SLICE_X46Y60.A       Tilo                  0.034   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X46Y60.CLK     net (fanout=2)        0.191   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      2.157ns (0.346ns logic, 1.811ns route)
                                                       (16.0% logic, 84.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.453ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X45Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.547ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.453ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X44Y60.D5      net (fanout=3)        3.030   user_mac_addr<1>
    SLICE_X44Y60.DMUX    Tilo                  0.191   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X45Y60.SR      net (fanout=2)        0.241   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X45Y60.CLK     Trck                  0.297   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.453ns (1.182ns logic, 3.271ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X45Y60.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.735ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.265ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X44Y60.D5      net (fanout=3)        3.030   user_mac_addr<1>
    SLICE_X44Y60.D       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X45Y60.CLK     net (fanout=2)        0.473   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      4.265ns (0.762ns logic, 3.503ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X45Y60.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.000ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      2.000ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X44Y60.D5      net (fanout=3)        1.446   user_mac_addr<1>
    SLICE_X44Y60.DMUX    Tilo                  0.078   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X45Y60.SR      net (fanout=2)        0.092   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X45Y60.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (0.462ns logic, 1.538ns route)
                                                       (23.1% logic, 76.9% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X45Y60.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.983ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.983ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X44Y60.D5      net (fanout=3)        1.446   user_mac_addr<1>
    SLICE_X44Y60.D       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X45Y60.CLK     net (fanout=2)        0.194   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      1.983ns (0.343ns logic, 1.640ns route)
                                                       (17.3% logic, 82.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.066ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X52Y61.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.934ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.066ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X52Y62.A4      net (fanout=3)        3.488   user_mac_addr<0>
    SLICE_X52Y62.AMUX    Tilo                  0.186   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X52Y61.SR      net (fanout=2)        0.354   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X52Y61.CLK     Trck                  0.297   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.066ns (1.224ns logic, 3.842ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X52Y61.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.478ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.522ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X52Y62.A4      net (fanout=3)        3.488   user_mac_addr<0>
    SLICE_X52Y62.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X52Y61.CLK     net (fanout=2)        0.225   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      4.522ns (0.809ns logic, 3.713ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X52Y61.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.294ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.294ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X52Y62.A4      net (fanout=3)        1.658   user_mac_addr<0>
    SLICE_X52Y62.AMUX    Tilo                  0.078   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X52Y61.SR      net (fanout=2)        0.134   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X52Y61.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.294ns (0.502ns logic, 1.792ns route)
                                                       (21.9% logic, 78.1% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X52Y61.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.135ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.135ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X52Y62.A4      net (fanout=3)        1.658   user_mac_addr<0>
    SLICE_X52Y62.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X52Y61.CLK     net (fanout=2)        0.094   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      2.135ns (0.383ns logic, 1.752ns route)
                                                       (17.9% logic, 82.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.981ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X23Y35.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    30.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.981ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_908_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X23Y35.D5      net (fanout=5)        0.873   system/regs_from_ipbus<11><12>
    SLICE_X23Y35.DMUX    Tilo                  0.191   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_909_o1
    SLICE_X23Y35.SR      net (fanout=2)        0.239   system/spi/reset_i_cpol_i_AND_909_o
    SLICE_X23Y35.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.981ns (0.869ns logic, 1.112ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X23Y35.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.315ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.685ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X23Y35.D5      net (fanout=5)        0.873   system/regs_from_ipbus<11><12>
    SLICE_X23Y35.D       Tilo                  0.068   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_908_o1
    SLICE_X23Y35.CLK     net (fanout=2)        0.363   system/spi/reset_i_cpol_i_AND_908_o
    -------------------------------------------------  ---------------------------
    Total                                      1.685ns (0.449ns logic, 1.236ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X23Y35.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.704ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.704ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_908_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X23Y35.D5      net (fanout=5)        0.346   system/regs_from_ipbus<11><12>
    SLICE_X23Y35.DMUX    Tilo                  0.078   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_909_o1
    SLICE_X23Y35.SR      net (fanout=2)        0.090   system/spi/reset_i_cpol_i_AND_909_o
    SLICE_X23Y35.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.704ns (0.268ns logic, 0.436ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X23Y35.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.641ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.641ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X23Y35.D5      net (fanout=5)        0.346   system/regs_from_ipbus<11><12>
    SLICE_X23Y35.D       Tilo                  0.034   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_908_o1
    SLICE_X23Y35.CLK     net (fanout=2)        0.146   system/spi/reset_i_cpol_i_AND_908_o
    -------------------------------------------------  ---------------------------
    Total                                      0.641ns (0.149ns logic, 0.492ns route)
                                                       (23.2% logic, 76.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.184ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X40Y55.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.816ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.184ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_745_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X40Y55.D4      net (fanout=3)        2.805   user_mac_addr<1>
    SLICE_X40Y55.DMUX    Tilo                  0.191   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_746_o1
    SLICE_X40Y55.SR      net (fanout=2)        0.240   system/i2c_s/reset_regs_i[6][1]_AND_746_o
    SLICE_X40Y55.CLK     Trck                  0.254   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.184ns (1.139ns logic, 3.045ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X40Y55.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.964ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.036ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X40Y55.D4      net (fanout=3)        2.805   user_mac_addr<1>
    SLICE_X40Y55.D       Tilo                  0.068   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_745_o1
    SLICE_X40Y55.CLK     net (fanout=2)        0.469   system/i2c_s/reset_regs_i[6][1]_AND_745_o
    -------------------------------------------------  ---------------------------
    Total                                      4.036ns (0.762ns logic, 3.274ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X40Y55.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.868ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.868ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_745_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X40Y55.D4      net (fanout=3)        1.334   user_mac_addr<1>
    SLICE_X40Y55.DMUX    Tilo                  0.080   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_746_o1
    SLICE_X40Y55.SR      net (fanout=2)        0.091   system/i2c_s/reset_regs_i[6][1]_AND_746_o
    SLICE_X40Y55.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.868ns (0.443ns logic, 1.425ns route)
                                                       (23.7% logic, 76.3% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X40Y55.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.867ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.867ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X40Y55.D4      net (fanout=3)        1.334   user_mac_addr<1>
    SLICE_X40Y55.D       Tilo                  0.034   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_745_o1
    SLICE_X40Y55.CLK     net (fanout=2)        0.190   system/i2c_s/reset_regs_i[6][1]_AND_745_o
    -------------------------------------------------  ---------------------------
    Total                                      1.867ns (0.343ns logic, 1.524ns route)
                                                       (18.4% logic, 81.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.073ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X41Y54.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.927ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.073ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_741_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X40Y55.A5      net (fanout=3)        2.464   user_mac_addr<3>
    SLICE_X40Y55.AMUX    Tilo                  0.196   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_742_o1
    SLICE_X41Y54.SR      net (fanout=2)        0.356   system/i2c_s/reset_regs_i[6][3]_AND_742_o
    SLICE_X41Y54.CLK     Trck                  0.297   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.073ns (1.253ns logic, 2.820ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X41Y54.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.485ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.515ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X40Y55.A5      net (fanout=3)        2.464   user_mac_addr<3>
    SLICE_X40Y55.A       Tilo                  0.068   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_741_o1
    SLICE_X41Y54.CLK     net (fanout=2)        0.223   system/i2c_s/reset_regs_i[6][3]_AND_741_o
    -------------------------------------------------  ---------------------------
    Total                                      3.515ns (0.828ns logic, 2.687ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X41Y54.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.842ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.842ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_741_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X40Y55.A5      net (fanout=3)        1.186   user_mac_addr<3>
    SLICE_X40Y55.AMUX    Tilo                  0.079   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_742_o1
    SLICE_X41Y54.SR      net (fanout=2)        0.136   system/i2c_s/reset_regs_i[6][3]_AND_742_o
    SLICE_X41Y54.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.842ns (0.520ns logic, 1.322ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X41Y54.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.678ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.678ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X40Y55.A5      net (fanout=3)        1.186   user_mac_addr<3>
    SLICE_X40Y55.A       Tilo                  0.034   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_741_o1
    SLICE_X41Y54.CLK     net (fanout=2)        0.092   system/i2c_s/reset_regs_i[6][3]_AND_741_o
    -------------------------------------------------  ---------------------------
    Total                                      1.678ns (0.400ns logic, 1.278ns route)
                                                       (23.8% logic, 76.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.430ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X41Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.570ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.430ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_743_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X40Y53.A2      net (fanout=3)        2.860   user_mac_addr<2>
    SLICE_X40Y53.AMUX    Tilo                  0.196   system/i2c_s/reset_regs_i[6][2]_AND_743_o
                                                       system/i2c_s/reset_regs_i[6][2]_AND_744_o1
    SLICE_X41Y53.SR      net (fanout=2)        0.379   system/i2c_s/reset_regs_i[6][2]_AND_744_o
    SLICE_X41Y53.CLK     Trck                  0.297   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.430ns (1.191ns logic, 3.239ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X41Y53.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.893ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.107ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X40Y53.A2      net (fanout=3)        2.860   user_mac_addr<2>
    SLICE_X40Y53.A       Tilo                  0.068   system/i2c_s/reset_regs_i[6][2]_AND_743_o
                                                       system/i2c_s/reset_regs_i[6][2]_AND_743_o1
    SLICE_X41Y53.CLK     net (fanout=2)        0.481   system/i2c_s/reset_regs_i[6][2]_AND_743_o
    -------------------------------------------------  ---------------------------
    Total                                      4.107ns (0.766ns logic, 3.341ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X41Y53.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.994ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.994ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_743_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X40Y53.A2      net (fanout=3)        1.385   user_mac_addr<2>
    SLICE_X40Y53.AMUX    Tilo                  0.075   system/i2c_s/reset_regs_i[6][2]_AND_743_o
                                                       system/i2c_s/reset_regs_i[6][2]_AND_744_o1
    SLICE_X41Y53.SR      net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][2]_AND_744_o
    SLICE_X41Y53.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.994ns (0.462ns logic, 1.532ns route)
                                                       (23.2% logic, 76.8% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X41Y53.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.927ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.927ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X40Y53.A2      net (fanout=3)        1.385   user_mac_addr<2>
    SLICE_X40Y53.A       Tilo                  0.034   system/i2c_s/reset_regs_i[6][2]_AND_743_o
                                                       system/i2c_s/reset_regs_i[6][2]_AND_743_o1
    SLICE_X41Y53.CLK     net (fanout=2)        0.196   system/i2c_s/reset_regs_i[6][2]_AND_743_o
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (0.346ns logic, 1.581ns route)
                                                       (18.0% logic, 82.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.265ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X43Y56.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.735ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.265ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_747_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X42Y56.D3      net (fanout=3)        2.805   user_mac_addr<0>
    SLICE_X42Y56.DMUX    Tilo                  0.181   system/i2c_s/regs_6_0_C_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_748_o1
    SLICE_X43Y56.SR      net (fanout=2)        0.241   system/i2c_s/reset_regs_i[6][0]_AND_748_o
    SLICE_X43Y56.CLK     Trck                  0.297   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.265ns (1.219ns logic, 3.046ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X43Y56.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.917ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.083ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X42Y56.D3      net (fanout=3)        2.805   user_mac_addr<0>
    SLICE_X42Y56.D       Tilo                  0.068   system/i2c_s/regs_6_0_C_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_747_o1
    SLICE_X43Y56.CLK     net (fanout=2)        0.469   system/i2c_s/reset_regs_i[6][0]_AND_747_o
    -------------------------------------------------  ---------------------------
    Total                                      4.083ns (0.809ns logic, 3.274ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X43Y56.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.957ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.957ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_747_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X42Y56.D3      net (fanout=3)        1.363   user_mac_addr<0>
    SLICE_X42Y56.DMUX    Tilo                  0.078   system/i2c_s/regs_6_0_C_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_748_o1
    SLICE_X43Y56.SR      net (fanout=2)        0.092   system/i2c_s/reset_regs_i[6][0]_AND_748_o
    SLICE_X43Y56.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.957ns (0.502ns logic, 1.455ns route)
                                                       (25.7% logic, 74.3% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X43Y56.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.936ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.936ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X42Y56.D3      net (fanout=3)        1.363   user_mac_addr<0>
    SLICE_X42Y56.D       Tilo                  0.034   system/i2c_s/regs_6_0_C_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_747_o1
    SLICE_X43Y56.CLK     net (fanout=2)        0.190   system/i2c_s/reset_regs_i[6][0]_AND_747_o
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (0.383ns logic, 1.553ns route)
                                                       (19.8% logic, 80.2% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      4.766ns|            0|            0|            0|       575962|
| TS_clk125_2_n                 |      8.000ns|      4.766ns|      3.583ns|            0|            0|         2456|       573488|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     12.402ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     13.660ns|          N/A|            0|            0|       337642|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     14.334ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      5.066ns|            0|            0|            0|           18|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      4.213ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      4.985ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      4.453ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      5.066ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      1.981ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      4.184ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      4.073ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      4.430ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      4.265ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     19.692ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     19.692ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.282ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   14.334|         |         |         |
clk125_2_p     |   14.334|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   14.334|         |         |         |
clk125_2_p     |   14.334|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    1.285|    1.285|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    0.893|    0.893|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    1.084|    1.084|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    1.103|    1.103|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.390|         |         |         |
xpoint1_clk1_p |    5.390|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.390|         |         |         |
xpoint1_clk1_p |    5.390|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 667600 paths, 0 nets, and 47149 connections

Design statistics:
   Minimum period:  14.334ns{1}   (Maximum frequency:  69.764MHz)
   Maximum path delay from/to any node:   5.066ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 30 10:49:54 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 706 MB



