{"vcs1":{"timestamp_begin":1742331681.542437231, "rt":5.03, "ut":4.76, "st":0.21}}
{"vcselab":{"timestamp_begin":1742331686.659022443, "rt":0.29, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1742331687.006470609, "rt":0.36, "ut":0.20, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742331681.198701809}
{"VCS_COMP_START_TIME": 1742331681.198701809}
{"VCS_COMP_END_TIME": 1742331687.437480847}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/10ps -full64 -f file.f -ntb_opts uvm -o simv"}
{"vcs1": {"peak_mem": 351316}}
{"vcselab": {"peak_mem": 174892}}
