

================================================================
== Vitis HLS Report for 'compute_connectivity_mask_Pipeline_1'
================================================================
* Date:           Sat Dec 11 19:30:44 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.299 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|        ?|  12.000 ns|         ?|    3|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        1|        ?|         1|          1|          1|  1 ~ ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       99|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|      127|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      127|      126|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |empty_96_fu_79_p2   |         +|   0|  0|  69|          62|           1|
    |exitcond7_fu_74_p2  |      icmp|   0|  0|  28|          62|          62|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  99|         125|          65|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |empty_fu_34              |   9|          2|   62|        124|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|   64|        128|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_fu_34              |  62|   0|   62|          0|
    |sext_ln413_cast_reg_102  |  62|   0|   62|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 127|   0|  127|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_1|  return value|
|sext_ln413                  |   in|   32|     ap_none|                            sext_ln413|        scalar|
|connectivity_mask_address1  |  out|   16|   ap_memory|                     connectivity_mask|         array|
|connectivity_mask_ce1       |  out|    1|   ap_memory|                     connectivity_mask|         array|
|connectivity_mask_we1       |  out|    1|   ap_memory|                     connectivity_mask|         array|
|connectivity_mask_d1        |  out|   32|   ap_memory|                     connectivity_mask|         array|
+----------------------------+-----+-----+------------+--------------------------------------+--------------+

