Source Block: oh/src/spi/hdl/spi_slave_io.v@40:50@HdlIdDef
   reg [7:0] 	    bit_count; 
   reg [7:0] 	    command_reg;   
   reg 		    access_out;
   reg 		    fetch_command;
   wire [7:0] 	    rx_data;
   wire [63:0] 	    tx_data;
   
   //#################################
   //# STATE MACHINE
   //#################################


Diff Content:
+ 45    wire 	    rx_shift;
+ 45    wire 	    tx_load;
+ 45    wire 	    tx_shift;
+ 45    wire 	    tx_wait;
+ 45    wire 	    ss_sync;
+ 45    wire 	    ss_pulse;
+ 45    wire 	    spi_fetch;
+ 45    wire 	    byte_done;

Clone Blocks:
Clone Blocks 1:
oh/src/spi/hdl/spi_slave_io.v@35:45

   //###############
   //# LOCAL WIRES
   //###############
   reg [1:0] 	    spi_state;   
   reg [7:0] 	    bit_count; 
   reg [7:0] 	    command_reg;   
   reg 		    access_out;
   reg 		    fetch_command;
   wire [7:0] 	    rx_data;
   wire [63:0] 	    tx_data;

Clone Blocks 2:
oh/src/spi/hdl/spi_slave_io.v@34:44
    );

   //###############
   //# LOCAL WIRES
   //###############
   reg [1:0] 	    spi_state;   
   reg [7:0] 	    bit_count; 
   reg [7:0] 	    command_reg;   
   reg 		    access_out;
   reg 		    fetch_command;
   wire [7:0] 	    rx_data;

Clone Blocks 3:
oh/src/spi/hdl/spi_slave_io.v@38:48
   //###############
   reg [1:0] 	    spi_state;   
   reg [7:0] 	    bit_count; 
   reg [7:0] 	    command_reg;   
   reg 		    access_out;
   reg 		    fetch_command;
   wire [7:0] 	    rx_data;
   wire [63:0] 	    tx_data;
   
   //#################################
   //# STATE MACHINE

Clone Blocks 4:
oh/src/spi/hdl/spi_slave_io.v@36:46
   //###############
   //# LOCAL WIRES
   //###############
   reg [1:0] 	    spi_state;   
   reg [7:0] 	    bit_count; 
   reg [7:0] 	    command_reg;   
   reg 		    access_out;
   reg 		    fetch_command;
   wire [7:0] 	    rx_data;
   wire [63:0] 	    tx_data;
   

Clone Blocks 5:
oh/src/spi/hdl/spi_slave_io.v@39:49
   reg [1:0] 	    spi_state;   
   reg [7:0] 	    bit_count; 
   reg [7:0] 	    command_reg;   
   reg 		    access_out;
   reg 		    fetch_command;
   wire [7:0] 	    rx_data;
   wire [63:0] 	    tx_data;
   
   //#################################
   //# STATE MACHINE
   //#################################

