/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire [18:0] _10_;
  wire [13:0] _11_;
  reg [13:0] _12_;
  wire [50:0] _13_;
  wire [8:0] _14_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [16:0] celloutsig_0_19z;
  wire [26:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [14:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [10:0] celloutsig_0_35z;
  wire [6:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [13:0] celloutsig_0_44z;
  wire celloutsig_0_48z;
  wire [10:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [16:0] celloutsig_0_53z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire [15:0] celloutsig_0_5z;
  wire [33:0] celloutsig_0_64z;
  wire [6:0] celloutsig_0_65z;
  wire [15:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [39:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [21:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [16:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_50z = ~(_00_ | _01_);
  assign celloutsig_1_5z = ~(celloutsig_1_0z[6] | celloutsig_1_1z[3]);
  assign celloutsig_0_31z = ~_02_;
  assign celloutsig_1_2z = ~celloutsig_1_0z[16];
  assign celloutsig_1_6z = ~celloutsig_1_1z[5];
  assign celloutsig_0_27z = ~celloutsig_0_21z[3];
  assign celloutsig_0_30z = ~celloutsig_0_6z[7];
  assign celloutsig_1_4z = ~((in_data[105] | celloutsig_1_0z[32]) & (celloutsig_1_2z | celloutsig_1_3z));
  assign celloutsig_0_48z = _06_ | celloutsig_0_39z[6];
  assign celloutsig_1_17z = celloutsig_1_13z | celloutsig_1_3z;
  assign celloutsig_0_32z = celloutsig_0_13z ^ celloutsig_0_30z;
  assign celloutsig_0_13z = celloutsig_0_4z ^ _07_;
  assign celloutsig_0_29z = celloutsig_0_6z[14] ^ celloutsig_0_15z;
  assign celloutsig_0_10z = ~(celloutsig_0_6z[15] ^ _08_);
  assign celloutsig_0_15z = ~(celloutsig_0_4z ^ _09_);
  assign celloutsig_0_17z = ~(celloutsig_0_6z[4] ^ celloutsig_0_14z);
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _12_ <= 14'h0000;
    else _12_ <= { celloutsig_0_1z[24:22], celloutsig_0_15z, _11_[9:2], _08_, _05_ };
  reg [50:0] _32_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _32_ <= 51'h0000000000000;
    else _32_ <= { in_data[60:11], celloutsig_0_2z };
  assign { _13_[50:37], _04_, _07_, _13_[34:1], _01_ } = _32_;
  reg [9:0] _33_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _33_ <= 10'h000;
    else _33_ <= { _13_[46:38], celloutsig_0_0z };
  assign { _11_[9:2], _08_, _05_ } = _33_;
  reg [8:0] _34_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _34_ <= 9'h000;
    else _34_ <= { celloutsig_0_6z[8:2], celloutsig_0_2z, celloutsig_0_2z };
  assign { _14_[8:6], _00_, _09_, _14_[3:2], _03_, _14_[0] } = _34_;
  reg [4:0] _35_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _35_ <= 5'h00;
    else _35_ <= celloutsig_0_6z[13:9];
  assign { _02_, _10_[3:2], _06_, _10_[0] } = _35_;
  assign celloutsig_0_39z = { in_data[65:63], celloutsig_0_26z } & { celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_34z };
  assign celloutsig_0_44z = in_data[33:20] & _13_[32:19];
  assign celloutsig_0_6z = { celloutsig_0_5z[15:2], celloutsig_0_0z, celloutsig_0_4z } & celloutsig_0_5z;
  assign celloutsig_1_19z = { celloutsig_1_0z[18:17], celloutsig_1_3z } & { celloutsig_1_17z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_18z = celloutsig_0_5z[10:8] & { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_1_1z = in_data[120:115] / { 1'h1, celloutsig_1_0z[25:21] };
  assign celloutsig_0_34z = celloutsig_0_19z[16:1] === { _13_[28:20], celloutsig_0_23z, _02_, _10_[3:2], _06_, _10_[0], celloutsig_0_0z };
  assign celloutsig_0_59z = celloutsig_0_35z[8:5] === { celloutsig_0_58z, celloutsig_0_18z };
  assign celloutsig_1_3z = { celloutsig_1_1z[1], celloutsig_1_2z } === celloutsig_1_0z[7:6];
  assign celloutsig_1_12z = { celloutsig_1_0z[4], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z } === celloutsig_1_9z[14:5];
  assign celloutsig_1_18z = celloutsig_1_14z[16:13] === { celloutsig_1_0z[36:34], celloutsig_1_2z };
  assign celloutsig_0_14z = { _14_[6], _00_, _09_, _14_[3:2] } === celloutsig_0_7z;
  assign celloutsig_0_23z = { _14_[8:6], _00_, _09_, _14_[3:2] } === { _11_[7], celloutsig_0_18z, celloutsig_0_20z };
  assign celloutsig_0_0z = in_data[52:44] > in_data[27:19];
  assign celloutsig_0_51z = { _13_[25:24], celloutsig_0_10z } > celloutsig_0_18z;
  assign celloutsig_0_2z = in_data[35:20] <= { celloutsig_0_1z[16:3], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_8z = { in_data[110:104], celloutsig_1_3z, celloutsig_1_7z } || { celloutsig_1_0z[21:15], celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_16z = { _13_[40:37], celloutsig_0_0z } || { _11_[4:2], _08_, _05_ };
  assign celloutsig_0_35z = { celloutsig_0_6z[11:3], celloutsig_0_14z, celloutsig_0_29z } % { 1'h1, celloutsig_0_6z[11], celloutsig_0_29z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_16z };
  assign celloutsig_0_64z = { _13_[4], celloutsig_0_31z, celloutsig_0_0z, celloutsig_0_58z, celloutsig_0_25z, celloutsig_0_50z, celloutsig_0_1z, celloutsig_0_29z } % { 1'h1, celloutsig_0_44z[11:6], celloutsig_0_32z, celloutsig_0_57z, celloutsig_0_35z, celloutsig_0_16z, celloutsig_0_35z, celloutsig_0_50z, celloutsig_0_15z };
  assign celloutsig_0_65z = celloutsig_0_53z[7:1] % { 1'h1, _11_[5:2], _08_, celloutsig_0_59z };
  assign celloutsig_1_0z = in_data[151:112] % { 1'h1, in_data[159:121] };
  assign celloutsig_1_14z = { in_data[152:141], celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_13z } % { 1'h1, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_8z };
  assign celloutsig_0_24z = { celloutsig_0_5z[11:0], celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_16z } % { 1'h1, celloutsig_0_5z[13:1], celloutsig_0_3z };
  assign celloutsig_0_49z = celloutsig_0_19z[15:5] % { 1'h1, celloutsig_0_1z[19:10] };
  assign celloutsig_0_19z = { in_data[93:78], celloutsig_0_2z } % { 1'h1, celloutsig_0_1z[6:2], celloutsig_0_2z, _14_[8:6], _00_, _09_, _14_[3:2], _03_, _14_[0], celloutsig_0_4z };
  assign celloutsig_0_21z = { celloutsig_0_19z[2:0], celloutsig_0_18z } % { 1'h1, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_2z };
  assign celloutsig_1_9z = celloutsig_1_0z[39:23] * { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_0_1z = - { in_data[42:19], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_20z = - celloutsig_0_18z;
  assign celloutsig_0_22z = | { celloutsig_0_21z, celloutsig_0_1z[17:6], celloutsig_0_0z };
  assign celloutsig_0_3z = | celloutsig_0_1z[9:5];
  assign celloutsig_0_53z = { celloutsig_0_5z[4:0], celloutsig_0_22z, celloutsig_0_49z } >> celloutsig_0_1z[22:6];
  assign celloutsig_0_7z = in_data[46:42] - { in_data[33:30], celloutsig_0_4z };
  assign celloutsig_0_5z = { celloutsig_0_1z[25:11], celloutsig_0_4z } ^ in_data[47:32];
  assign celloutsig_0_26z = in_data[59:56] ^ { _05_, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_4z = ~((in_data[84] & celloutsig_0_3z) | (celloutsig_0_1z[20] & celloutsig_0_1z[15]));
  assign celloutsig_0_57z = ~((_12_[5] & celloutsig_0_20z[1]) | (_02_ & celloutsig_0_48z));
  assign celloutsig_0_58z = ~((celloutsig_0_24z[13] & celloutsig_0_30z) | (celloutsig_0_51z & _06_));
  assign celloutsig_1_7z = ~((celloutsig_1_3z & celloutsig_1_5z) | (celloutsig_1_2z & celloutsig_1_5z));
  assign celloutsig_1_13z = ~((celloutsig_1_8z & celloutsig_1_2z) | (celloutsig_1_5z & celloutsig_1_7z));
  assign celloutsig_0_25z = ~((celloutsig_0_2z & celloutsig_0_2z) | (celloutsig_0_24z[0] & in_data[69]));
  assign { _10_[18:4], _10_[1] } = { celloutsig_0_6z[14:1], _02_, _06_ };
  assign { _11_[13:10], _11_[1:0] } = { celloutsig_0_1z[24:22], celloutsig_0_15z, _08_, _05_ };
  assign { _13_[36:35], _13_[0] } = { _04_, _07_, _01_ };
  assign { _14_[5:4], _14_[1] } = { _00_, _09_, _03_ };
  assign { out_data[128], out_data[98:96], out_data[63:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z[33:2], celloutsig_0_65z };
endmodule
