//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31294372
// Cuda compilation tools, release 11.7, V11.7.64
// Based on NVVM 7.0.1
//

.version 7.7
.target sm_60
.address_size 64

	// .globl	__closesthit__radiance__flat
.const .align 8 .b8 params[288];

.visible .entry __closesthit__radiance__flat()
{
	.reg .pred 	%p<18>;
	.reg .f32 	%f<256>;
	.reg .b32 	%r<28>;
	.reg .b64 	%rd<56>;


	// begin inline asm
	call (%rd21), _optix_get_sbt_data_ptr_64, ();
	// end inline asm
	ld.u32 	%r4, [%rd21+96];
	mov.u32 	%r3, 2;
	// begin inline asm
	call _optix_set_payload, (%r3, %r4);
	// end inline asm
	// begin inline asm
	call (%r5), _optix_read_primitive_idx, ();
	// end inline asm
	mov.u32 	%r6, 3;
	// begin inline asm
	call _optix_set_payload, (%r6, %r5);
	// end inline asm
	// begin inline asm
	call (%r8), _optix_get_attribute_0, ();
	// end inline asm
	mov.b32 	%f252, %r8;
	// begin inline asm
	call (%r9), _optix_get_attribute_1, ();
	// end inline asm
	mov.b32 	%f251, %r9;
	// begin inline asm
	call (%r10), _optix_get_attribute_2, ();
	// end inline asm
	mov.b32 	%f250, %r10;
	ld.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd21+112];
	ld.f32 	%f245, [%rd21+80];
	setp.lt.ftz.f32 	%p1, %f245, 0f00000000;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;

$L__BB0_2:
	cvt.u64.u32 	%rd2, %r5;
	ld.u64 	%rd22, [%rd21+8];
	mul.wide.u32 	%rd23, %r5, 12;
	add.s64 	%rd24, %rd22, %rd23;
	ld.f32 	%f245, [%rd24];
	ld.f32 	%f244, [%rd24+4];
	ld.f32 	%f243, [%rd24+8];
	ld.u32 	%r11, [%rd21+100];
	setp.ne.s32 	%p2, %r11, 5;
	@%p2 bra 	$L__BB0_4;

	// begin inline asm
	call (%r12), _optix_get_attribute_3, ();
	// end inline asm
	mov.b32 	%f53, %r12;
	ld.u64 	%rd25, [%rd21+16];
	mul.lo.s64 	%rd26, %rd2, 12;
	add.s64 	%rd27, %rd25, %rd26;
	ld.f32 	%f54, [%rd27];
	sub.ftz.f32 	%f55, %f54, %f245;
	ld.f32 	%f56, [%rd27+4];
	sub.ftz.f32 	%f57, %f56, %f244;
	ld.f32 	%f58, [%rd27+8];
	sub.ftz.f32 	%f59, %f58, %f243;
	fma.rn.ftz.f32 	%f245, %f55, %f53, %f245;
	fma.rn.ftz.f32 	%f244, %f57, %f53, %f244;
	fma.rn.ftz.f32 	%f243, %f59, %f53, %f243;
	bra.uni 	$L__BB0_4;

$L__BB0_1:
	ld.f32 	%f244, [%rd21+84];
	ld.f32 	%f243, [%rd21+88];

$L__BB0_4:
	mul.ftz.f32 	%f255, %f49, %f245;
	mul.ftz.f32 	%f254, %f50, %f244;
	mul.ftz.f32 	%f253, %f51, %f243;
	ld.u32 	%r2, [%rd21+224];
	setp.eq.s32 	%p3, %r2, 0;
	@%p3 bra 	$L__BB0_27;

	// begin inline asm
	call (%r13), _optix_get_attribute_5, ();
	// end inline asm
	rem.u32 	%r16, %r13, %r2;
	// begin inline asm
	call (%r14), _optix_get_attribute_3, ();
	// end inline asm
	mov.b32 	%f23, %r14;
	// begin inline asm
	call (%r15), _optix_get_attribute_4, ();
	// end inline asm
	mov.b32 	%f24, %r15;
	cvt.s64.s32 	%rd3, %r16;
	ld.u64 	%rd28, [%rd21+192];
	mul.wide.s32 	%rd29, %r16, 8;
	add.s64 	%rd30, %rd28, %rd29;
	ld.u64 	%rd4, [%rd30];
	setp.eq.s64 	%p4, %rd4, 0;
	@%p4 bra 	$L__BB0_7;

	tex.2d.v4.f32.f32 	{%f60, %f61, %f62, %f63}, [%rd4, {%f23, %f24}];
	mul.ftz.f32 	%f255, %f255, %f60;
	mul.ftz.f32 	%f254, %f254, %f61;
	mul.ftz.f32 	%f253, %f253, %f62;

$L__BB0_7:
	ld.u64 	%rd31, [%rd21+216];
	shl.b64 	%rd32, %rd3, 3;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u64 	%rd5, [%rd33];
	setp.eq.s64 	%p5, %rd5, 0;
	@%p5 bra 	$L__BB0_27;

	tex.2d.v4.f32.f32 	{%f31, %f32, %f64, %f65}, [%rd5, {%f23, %f24}];
	ld.u32 	%r17, [%rd21+100];
	setp.eq.s32 	%p6, %r17, 4;
	@%p6 bra 	$L__BB0_26;

	setp.eq.s32 	%p7, %r17, 7;
	@%p7 bra 	$L__BB0_25;

	setp.ne.s32 	%p8, %r17, 8;
	mov.f32 	%f249, 0f3F800000;
	@%p8 bra 	$L__BB0_27;

	// begin inline asm
	call (%r18), _optix_get_attribute_5, ();
	// end inline asm
	setp.gt.s32 	%p9, %r18, 2;
	@%p9 bra 	$L__BB0_15;

	setp.eq.s32 	%p13, %r18, 0;
	mov.f32 	%f242, 0fBF800000;
	@%p13 bra 	$L__BB0_23;

	setp.eq.s32 	%p14, %r18, 1;
	@%p14 bra 	$L__BB0_22;

	setp.eq.s32 	%p15, %r18, 2;
	@%p15 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_24;

$L__BB0_21:
	ld.u64 	%rd54, [%rd21+32];
	ld.u64 	%rd55, [%rd21+24];
	mov.f32 	%f249, %f242;
	bra.uni 	$L__BB0_24;

$L__BB0_26:
	ld.u64 	%rd49, [%rd21+16];
	mul.wide.u32 	%rd50, %r5, 12;
	add.s64 	%rd51, %rd49, %rd50;
	mul.ftz.f32 	%f151, %f251, %f251;
	fma.rn.ftz.f32 	%f152, %f252, %f252, %f151;
	fma.rn.ftz.f32 	%f153, %f250, %f250, %f152;
	rsqrt.approx.ftz.f32 	%f154, %f153;
	mul.ftz.f32 	%f155, %f154, %f252;
	mul.ftz.f32 	%f156, %f154, %f251;
	mul.ftz.f32 	%f157, %f154, %f250;
	ld.f32 	%f158, [%rd51+4];
	mul.ftz.f32 	%f159, %f158, %f157;
	ld.f32 	%f160, [%rd51+8];
	mul.ftz.f32 	%f161, %f160, %f156;
	sub.ftz.f32 	%f162, %f159, %f161;
	mul.ftz.f32 	%f163, %f160, %f155;
	ld.f32 	%f164, [%rd51];
	mul.ftz.f32 	%f165, %f164, %f157;
	sub.ftz.f32 	%f166, %f163, %f165;
	mul.ftz.f32 	%f167, %f164, %f156;
	mul.ftz.f32 	%f168, %f158, %f155;
	sub.ftz.f32 	%f169, %f167, %f168;
	mul.ftz.f32 	%f170, %f166, %f166;
	fma.rn.ftz.f32 	%f171, %f162, %f162, %f170;
	fma.rn.ftz.f32 	%f172, %f169, %f169, %f171;
	rsqrt.approx.ftz.f32 	%f173, %f172;
	mul.ftz.f32 	%f174, %f173, %f162;
	mul.ftz.f32 	%f175, %f173, %f166;
	mul.ftz.f32 	%f176, %f173, %f169;
	mul.ftz.f32 	%f177, %f156, %f176;
	mul.ftz.f32 	%f178, %f157, %f175;
	sub.ftz.f32 	%f179, %f177, %f178;
	mul.ftz.f32 	%f180, %f157, %f174;
	mul.ftz.f32 	%f181, %f155, %f176;
	sub.ftz.f32 	%f182, %f180, %f181;
	mul.ftz.f32 	%f183, %f155, %f175;
	mul.ftz.f32 	%f184, %f156, %f174;
	sub.ftz.f32 	%f185, %f183, %f184;
	fma.rn.ftz.f32 	%f186, %f31, %f174, %f155;
	fma.rn.ftz.f32 	%f187, %f31, %f175, %f156;
	fma.rn.ftz.f32 	%f188, %f31, %f176, %f157;
	fma.rn.ftz.f32 	%f252, %f32, %f179, %f186;
	fma.rn.ftz.f32 	%f251, %f32, %f182, %f187;
	fma.rn.ftz.f32 	%f250, %f32, %f185, %f188;
	bra.uni 	$L__BB0_27;

$L__BB0_25:
	ld.v2.u64 	{%rd42, %rd43}, [%rd21+16];
	mul.wide.u32 	%rd46, %r5, 12;
	add.s64 	%rd47, %rd42, %rd46;
	add.s64 	%rd48, %rd43, %rd46;
	ld.f32 	%f113, [%rd47];
	ld.f32 	%f114, [%rd47+4];
	mul.ftz.f32 	%f115, %f114, %f114;
	fma.rn.ftz.f32 	%f116, %f113, %f113, %f115;
	ld.f32 	%f117, [%rd47+8];
	fma.rn.ftz.f32 	%f118, %f117, %f117, %f116;
	sqrt.approx.ftz.f32 	%f119, %f118;
	ld.f32 	%f120, [%rd48];
	ld.f32 	%f121, [%rd48+4];
	mul.ftz.f32 	%f122, %f121, %f121;
	fma.rn.ftz.f32 	%f123, %f120, %f120, %f122;
	ld.f32 	%f124, [%rd48+8];
	fma.rn.ftz.f32 	%f125, %f124, %f124, %f123;
	rsqrt.approx.ftz.f32 	%f126, %f118;
	rsqrt.approx.ftz.f32 	%f127, %f125;
	mul.ftz.f32 	%f128, %f113, %f126;
	mul.ftz.f32 	%f129, %f114, %f126;
	mul.ftz.f32 	%f130, %f117, %f126;
	mul.ftz.f32 	%f131, %f120, %f127;
	mul.ftz.f32 	%f132, %f121, %f127;
	mul.ftz.f32 	%f133, %f124, %f127;
	mul.ftz.f32 	%f134, %f119, %f127;
	ld.f32 	%f135, [%rd21+184];
	mul.ftz.f32 	%f136, %f135, %f134;
	mul.ftz.f32 	%f137, %f32, %f136;
	mul.ftz.f32 	%f138, %f251, %f251;
	fma.rn.ftz.f32 	%f139, %f252, %f252, %f138;
	fma.rn.ftz.f32 	%f140, %f250, %f250, %f139;
	rsqrt.approx.ftz.f32 	%f141, %f140;
	mul.ftz.f32 	%f142, %f31, %f128;
	mul.ftz.f32 	%f143, %f31, %f129;
	mul.ftz.f32 	%f144, %f31, %f130;
	fma.rn.ftz.f32 	%f145, %f141, %f252, %f142;
	fma.rn.ftz.f32 	%f146, %f141, %f251, %f143;
	fma.rn.ftz.f32 	%f147, %f141, %f250, %f144;
	mul.ftz.f32 	%f148, %f137, %f131;
	mul.ftz.f32 	%f149, %f137, %f132;
	mul.ftz.f32 	%f150, %f137, %f133;
	sub.ftz.f32 	%f252, %f145, %f148;
	sub.ftz.f32 	%f251, %f146, %f149;
	sub.ftz.f32 	%f250, %f147, %f150;
	bra.uni 	$L__BB0_27;

$L__BB0_15:
	setp.eq.s32 	%p10, %r18, 3;
	@%p10 bra 	$L__BB0_20;

	setp.eq.s32 	%p11, %r18, 4;
	@%p11 bra 	$L__BB0_19;

	setp.ne.s32 	%p12, %r18, 5;
	@%p12 bra 	$L__BB0_24;

	ld.u64 	%rd54, [%rd21+24];
	ld.u64 	%rd55, [%rd21+32];
	bra.uni 	$L__BB0_24;

$L__BB0_23:
	ld.v2.u64 	{%rd55, %rd54}, [%rd21+16];
	mov.f32 	%f249, %f242;
	bra.uni 	$L__BB0_24;

$L__BB0_22:
	ld.u64 	%rd54, [%rd21+16];
	ld.u64 	%rd55, [%rd21+32];
	mov.f32 	%f249, %f242;
	bra.uni 	$L__BB0_24;

$L__BB0_20:
	ld.v2.u64 	{%rd54, %rd55}, [%rd21+16];
	bra.uni 	$L__BB0_24;

$L__BB0_19:
	ld.u64 	%rd54, [%rd21+32];
	ld.u64 	%rd55, [%rd21+16];

$L__BB0_24:
	mul.wide.u32 	%rd39, %r5, 12;
	add.s64 	%rd40, %rd54, %rd39;
	add.s64 	%rd41, %rd55, %rd39;
	ld.f32 	%f73, [%rd40];
	ld.f32 	%f74, [%rd40+4];
	mul.ftz.f32 	%f75, %f74, %f74;
	fma.rn.ftz.f32 	%f76, %f73, %f73, %f75;
	ld.f32 	%f77, [%rd40+8];
	fma.rn.ftz.f32 	%f78, %f77, %f77, %f76;
	sqrt.approx.ftz.f32 	%f79, %f78;
	ld.f32 	%f80, [%rd41];
	ld.f32 	%f81, [%rd41+4];
	mul.ftz.f32 	%f82, %f81, %f81;
	fma.rn.ftz.f32 	%f83, %f80, %f80, %f82;
	ld.f32 	%f84, [%rd41+8];
	fma.rn.ftz.f32 	%f85, %f84, %f84, %f83;
	rsqrt.approx.ftz.f32 	%f86, %f78;
	rsqrt.approx.ftz.f32 	%f87, %f85;
	mul.ftz.f32 	%f88, %f73, %f86;
	mul.ftz.f32 	%f89, %f74, %f86;
	mul.ftz.f32 	%f90, %f77, %f86;
	mul.ftz.f32 	%f91, %f80, %f87;
	mul.ftz.f32 	%f92, %f81, %f87;
	mul.ftz.f32 	%f93, %f84, %f87;
	mul.ftz.f32 	%f94, %f79, %f87;
	ld.f32 	%f95, [%rd21+184];
	mul.ftz.f32 	%f96, %f95, %f94;
	mul.ftz.f32 	%f97, %f32, %f96;
	mul.ftz.f32 	%f98, %f251, %f251;
	fma.rn.ftz.f32 	%f99, %f252, %f252, %f98;
	fma.rn.ftz.f32 	%f100, %f250, %f250, %f99;
	rsqrt.approx.ftz.f32 	%f101, %f100;
	mul.ftz.f32 	%f102, %f31, %f249;
	mul.ftz.f32 	%f103, %f102, %f88;
	mul.ftz.f32 	%f104, %f102, %f89;
	mul.ftz.f32 	%f105, %f102, %f90;
	fma.rn.ftz.f32 	%f106, %f101, %f252, %f103;
	fma.rn.ftz.f32 	%f107, %f101, %f251, %f104;
	fma.rn.ftz.f32 	%f108, %f101, %f250, %f105;
	mul.ftz.f32 	%f109, %f249, %f97;
	mul.ftz.f32 	%f110, %f109, %f91;
	mul.ftz.f32 	%f111, %f109, %f92;
	mul.ftz.f32 	%f112, %f109, %f93;
	sub.ftz.f32 	%f252, %f106, %f110;
	sub.ftz.f32 	%f251, %f107, %f111;
	sub.ftz.f32 	%f250, %f108, %f112;

$L__BB0_27:
	mov.u32 	%r21, 0;
	// begin inline asm
	call (%r20), _optix_get_payload, (%r21);
	// end inline asm
	mov.u32 	%r23, 1;
	// begin inline asm
	call (%r22), _optix_get_payload, (%r23);
	// end inline asm
	cvt.u64.u32 	%rd52, %r20;
	cvt.u64.u32 	%rd53, %r22;
	bfi.b64 	%rd20, %rd52, %rd53, 32, 32;
	// begin inline asm
	call (%f189), _optix_get_ray_tmax, ();
	// end inline asm
	st.f32 	[%rd20+108], %f189;
	st.v2.f32 	[%rd20], {%f255, %f254};
	st.f32 	[%rd20+8], %f253;
	// begin inline asm
	call (%f190), _optix_get_world_ray_origin_x, ();
	// end inline asm
	// begin inline asm
	call (%f191), _optix_get_world_ray_origin_y, ();
	// end inline asm
	// begin inline asm
	call (%f192), _optix_get_world_ray_origin_z, ();
	// end inline asm
	// begin inline asm
	call (%f193), _optix_get_ray_tmax, ();
	// end inline asm
	// begin inline asm
	call (%f194), _optix_get_world_ray_direction_x, ();
	// end inline asm
	// begin inline asm
	call (%f195), _optix_get_world_ray_direction_y, ();
	// end inline asm
	// begin inline asm
	call (%f196), _optix_get_world_ray_direction_z, ();
	// end inline asm
	fma.rn.ftz.f32 	%f197, %f193, %f196, %f192;
	fma.rn.ftz.f32 	%f198, %f193, %f195, %f191;
	fma.rn.ftz.f32 	%f199, %f193, %f194, %f190;
	st.v2.f32 	[%rd20+96], {%f199, %f198};
	st.f32 	[%rd20+104], %f197;
	ld.u32 	%r24, [%rd20+12];
	or.b32  	%r25, %r24, -2147483648;
	st.u32 	[%rd20+12], %r25;
	and.b32  	%r26, %r24, 16777216;
	setp.eq.s32 	%p16, %r26, 0;
	@%p16 bra 	$L__BB0_29;

	ld.f32 	%f200, [%rd20+16];
	ld.f32 	%f201, [%rd20];
	mul.ftz.f32 	%f202, %f201, %f200;
	st.f32 	[%rd20+16], %f202;
	ld.f32 	%f203, [%rd20+20];
	ld.f32 	%f204, [%rd20+4];
	mul.ftz.f32 	%f205, %f204, %f203;
	st.f32 	[%rd20+20], %f205;
	ld.f32 	%f206, [%rd20+24];
	ld.f32 	%f207, [%rd20+8];
	mul.ftz.f32 	%f208, %f207, %f206;
	st.f32 	[%rd20+24], %f208;

$L__BB0_29:
	ld.u32 	%r27, [%rd20+44];
	setp.ne.s32 	%p17, %r27, 0;
	@%p17 bra 	$L__BB0_31;

	mul.ftz.f32 	%f209, %f252, %f252;
	fma.rn.ftz.f32 	%f210, %f251, %f251, %f209;
	fma.rn.ftz.f32 	%f211, %f250, %f250, %f210;
	rsqrt.approx.ftz.f32 	%f212, %f211;
	mul.ftz.f32 	%f213, %f252, %f212;
	mul.ftz.f32 	%f214, %f251, %f212;
	mul.ftz.f32 	%f215, %f250, %f212;
	ld.const.v2.f32 	{%f216, %f217}, [params+144];
	mul.ftz.f32 	%f220, %f217, %f214;
	fma.rn.ftz.f32 	%f221, %f216, %f213, %f220;
	ld.const.f32 	%f222, [params+152];
	ld.const.v2.f32 	{%f223, %f224}, [params+160];
	mul.ftz.f32 	%f227, %f224, %f214;
	fma.rn.ftz.f32 	%f228, %f223, %f213, %f227;
	ld.const.f32 	%f229, [params+168];
	ld.const.v2.f32 	{%f230, %f231}, [params+176];
	mul.ftz.f32 	%f234, %f214, %f231;
	fma.rn.ftz.f32 	%f235, %f213, %f230, %f234;
	ld.const.f32 	%f236, [params+184];
	fma.rn.ftz.f32 	%f237, %f215, %f236, %f235;
	fma.rn.ftz.f32 	%f238, %f215, %f229, %f228;
	fma.rn.ftz.f32 	%f239, %f222, %f215, %f221;
	st.v2.f32 	[%rd20+32], {%f239, %f238};
	st.f32 	[%rd20+40], %f237;

$L__BB0_31:
	mov.f32 	%f240, 0f3F800000;
	st.v4.f32 	[%rd20+48], {%f240, %f240, %f240, %f240};
	ret;

}

