<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">


<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    
    <title>rhea.system.memmap.regfile &mdash; rhea 0.1pre documentation</title>
    
    <link rel="stylesheet" href="../../../../_static/classic.css" type="text/css" />
    <link rel="stylesheet" href="../../../../_static/pygments.css" type="text/css" />
    
    <script type="text/javascript">
      var DOCUMENTATION_OPTIONS = {
        URL_ROOT:    '../../../../',
        VERSION:     '0.1pre',
        COLLAPSE_INDEX: false,
        FILE_SUFFIX: '.html',
        HAS_SOURCE:  true
      };
    </script>
    <script type="text/javascript" src="../../../../_static/jquery.js"></script>
    <script type="text/javascript" src="../../../../_static/underscore.js"></script>
    <script type="text/javascript" src="../../../../_static/doctools.js"></script>
    <script type="text/javascript" src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
    <link rel="top" title="rhea 0.1pre documentation" href="../../../../index.html" />
    <link rel="up" title="Module code" href="../../../index.html" /> 
  </head>
  <body role="document">
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../../genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="nav-item nav-item-0"><a href="../../../../index.html">rhea 0.1pre documentation</a> &raquo;</li>
          <li class="nav-item nav-item-1"><a href="../../../index.html" accesskey="U">Module code</a> &raquo;</li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <h1>Source code for rhea.system.memmap.regfile</h1><div class="highlight"><pre>
<span class="c">#</span>
<span class="c"># Copyright (c) 2006-2013 Christopher L. Felton</span>
<span class="c">#</span>

<span class="kn">from</span> <span class="nn">copy</span> <span class="kn">import</span> <span class="n">deepcopy</span>

<span class="kn">from</span> <span class="nn">myhdl</span> <span class="kn">import</span> <span class="o">*</span>
<span class="kn">from</span> <span class="nn">myhdl._Signal</span> <span class="kn">import</span> <span class="n">_Signal</span>
<span class="kn">from</span> <span class="nn">myhdl</span> <span class="kn">import</span> <span class="n">SignalType</span>

<span class="kn">from</span> <span class="nn">.</span> <span class="kn">import</span> <span class="n">MemorySpace</span>


<span class="k">class</span> <span class="nc">RegisterBits</span><span class="p">(</span><span class="nb">object</span><span class="p">):</span>
    <span class="k">def</span> <span class="nf">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">slc</span><span class="p">,</span> <span class="n">comment</span><span class="o">=</span><span class="s">&quot;&quot;</span><span class="p">):</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">name</span>     <span class="c"># name of the bits</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">b</span> <span class="o">=</span> <span class="n">slc</span>         <span class="c">#</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">comment</span> <span class="o">=</span> <span class="n">comment</span>

    <span class="k">def</span> <span class="nf">__getitem__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">k</span><span class="p">):</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">__dict__</span><span class="p">[</span><span class="n">k</span><span class="p">]</span>


<span class="k">class</span> <span class="nc">Register</span><span class="p">(</span><span class="n">_Signal</span><span class="p">):</span>
    <span class="k">def</span> <span class="nf">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">width</span><span class="p">,</span> <span class="n">access</span><span class="o">=</span><span class="s">&#39;rw&#39;</span><span class="p">,</span> <span class="n">default</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span>
                 <span class="n">addr</span><span class="o">=</span><span class="bp">None</span><span class="p">,</span> <span class="n">comment</span><span class="o">=</span><span class="s">&quot;&quot;</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        This class contains all the information about a register in a </span>
<span class="sd">        register file.  There are two types are registers: read-write</span>
<span class="sd">        &#39;rw&#39; and read-only &#39;ro&#39;.  The &#39;rw&#39; registers can only be modified</span>
<span class="sd">        by the memory-map (memmap) interface and can have read named bits.</span>
<span class="sd">        The &#39;ro&#39; registers can only be modified by the peripheral.</span>
<span class="sd">        &quot;&quot;&quot;</span>

        <span class="nb">super</span><span class="p">(</span><span class="n">Register</span><span class="p">,</span> <span class="bp">self</span><span class="p">)</span><span class="o">.</span><span class="n">__init__</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="n">default</span><span class="p">)[</span><span class="n">width</span><span class="p">:])</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_nmb</span> <span class="o">=</span> <span class="p">[</span><span class="bp">None</span> <span class="k">for</span> <span class="n">_</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="n">width</span><span class="p">)]</span>  <span class="c"># hold the named-bits</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">name</span>            <span class="c"># the name of the register</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">addr</span>            <span class="c"># address of the register</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">width</span> <span class="o">=</span> <span class="n">width</span>          <span class="c"># width of the register </span>
        <span class="bp">self</span><span class="o">.</span><span class="n">access</span> <span class="o">=</span> <span class="n">access</span>        <span class="c"># access type, &#39;rw&#39; or &#39;ro&#39;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">default</span> <span class="o">=</span> <span class="n">default</span>      <span class="c"># default value for this register</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">comment</span> <span class="o">=</span> <span class="n">comment</span>      <span class="c"># a comment for this register</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">bits</span> <span class="o">=</span> <span class="p">{}</span>              <span class="c"># dict with namedbits Signals</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">rfidx</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span>             <span class="c"># index in the regfile list</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">has_namedbits</span> <span class="o">=</span> <span class="bp">False</span>  <span class="c"># this register has named bits</span>

        <span class="c"># @todo: are these used ?</span>
        <span class="c"># the register read and write strobes to the peripheral        </span>
        <span class="bp">self</span><span class="o">.</span><span class="n">wr</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="nb">bool</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">rd</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="nb">bool</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span>

    <span class="k">def</span> <span class="nf">__copy__</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="n">reg</span> <span class="o">=</span> <span class="n">Register</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">width</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">access</span><span class="p">,</span>
                       <span class="bp">self</span><span class="o">.</span><span class="n">default</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">addr</span><span class="p">,</span>  <span class="bp">self</span><span class="o">.</span><span class="n">comment</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">bits</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
            <span class="n">reg</span><span class="o">.</span><span class="n">add_namedbits</span><span class="p">(</span><span class="n">k</span><span class="p">,</span> <span class="n">v</span><span class="o">.</span><span class="n">b</span><span class="p">,</span> <span class="n">v</span><span class="o">.</span><span class="n">comment</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">reg</span>

    <span class="k">def</span> <span class="nf">__deepcopy__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">memo</span><span class="p">):</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">__copy__</span><span class="p">()</span>

    <span class="k">def</span> <span class="nf">add_namedbits</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">bits</span><span class="p">,</span> <span class="n">comment</span><span class="o">=</span><span class="s">&quot;&quot;</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot; Add a named bit</span>
<span class="sd">        A named bit allows named access to a bit</span>

<span class="sd">            reg = Regsiter()</span>
<span class="sd">            #...</span>
<span class="sd">            if reg.enable</span>
<span class="sd">            # ...</span>

<span class="sd">        Where `reg.enable` might be bit reg[0].  For read-write (rw)</span>
<span class="sd">        registers (read-write from the controllers perspective) named bits</span>
<span class="sd">        are read-only on the peripheral side and read-only (ro) registers</span>
<span class="sd">        named bits are read-write.  For the read-only register (rw nmb)</span>
<span class="sd">        a copy of the signals is created.</span>

<span class="sd">        :param name:</span>
<span class="sd">        :param bits:</span>
<span class="sd">        :param comment:</span>
<span class="sd">        :return:</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">bits</span><span class="p">,</span> <span class="nb">int</span><span class="p">):</span>
            <span class="n">slc</span> <span class="o">=</span> <span class="nb">slice</span><span class="p">(</span><span class="n">bits</span><span class="o">+</span><span class="mi">1</span><span class="p">,</span> <span class="n">bits</span><span class="p">)</span>
        <span class="k">elif</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">bits</span><span class="p">,</span> <span class="nb">tuple</span><span class="p">):</span>
            <span class="n">slc</span> <span class="o">=</span> <span class="nb">slice</span><span class="p">(</span><span class="n">bits</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">bits</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
        <span class="k">elif</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">bits</span><span class="p">,</span> <span class="nb">slice</span><span class="p">):</span>
            <span class="n">slc</span> <span class="o">=</span> <span class="n">bits</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">ValueError</span><span class="p">(</span><span class="s">&quot;Incorrect bits argument: {} {}&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span>
                <span class="nb">type</span><span class="p">(</span><span class="n">bits</span><span class="p">),</span> <span class="n">bits</span><span class="p">))</span>

        <span class="n">bits</span> <span class="o">=</span> <span class="n">RegisterBits</span><span class="p">(</span><span class="n">name</span><span class="p">,</span> <span class="n">slc</span><span class="p">,</span> <span class="n">comment</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">bits</span><span class="p">[</span><span class="n">bits</span><span class="o">.</span><span class="n">name</span><span class="p">]</span> <span class="o">=</span> <span class="n">bits</span>

        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">access</span> <span class="o">==</span> <span class="s">&#39;rw&#39;</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__dict__</span><span class="p">[</span><span class="n">bits</span><span class="o">.</span><span class="n">name</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="p">(</span><span class="n">slc</span><span class="p">)</span>
        <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">access</span> <span class="o">==</span> <span class="s">&#39;ro&#39;</span><span class="p">:</span>
            <span class="n">w</span> <span class="o">=</span> <span class="n">slc</span><span class="o">.</span><span class="n">start</span><span class="o">-</span><span class="n">slc</span><span class="o">.</span><span class="n">stop</span>
            <span class="n">ival</span> <span class="o">=</span> <span class="bp">self</span><span class="p">[</span><span class="n">slc</span><span class="o">.</span><span class="n">start</span><span class="p">:</span><span class="n">slc</span><span class="o">.</span><span class="n">stop</span><span class="p">]</span>
            <span class="n">nmb</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="n">ival</span><span class="p">)[</span><span class="n">w</span><span class="p">:])</span> 
            <span class="bp">self</span><span class="o">.</span><span class="n">__dict__</span><span class="p">[</span><span class="n">bits</span><span class="o">.</span><span class="n">name</span><span class="p">]</span> <span class="o">=</span> <span class="n">nmb</span>
            
            <span class="c"># _nmb (named-bits) is a one for one list of Signals,</span>
            <span class="c"># each signal in the _nmb will be assigned to the register.</span>
            <span class="k">for</span> <span class="n">idx</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="n">slc</span><span class="o">.</span><span class="n">stop</span><span class="p">,</span> <span class="n">slc</span><span class="o">.</span><span class="n">start</span><span class="p">):</span>   
                <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">_nmb</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="ow">is</span> <span class="ow">not</span> <span class="bp">None</span><span class="p">:</span>
                    <span class="k">print</span><span class="p">(</span><span class="s">&quot;@W: overwritting namedbit </span><span class="si">%d</span><span class="s">&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">idx</span><span class="p">,))</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_nmb</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">nmb</span><span class="p">(</span><span class="n">idx</span><span class="o">-</span><span class="n">slc</span><span class="o">.</span><span class="n">stop</span><span class="p">)</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">TypeError</span>

    <span class="k">def</span> <span class="nf">assign_namedbits</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot; assign the named &#39;ro&#39; bits to the register &quot;&quot;&quot;</span>

        <span class="c"># check for any missing bits and add a stub</span>
        <span class="c"># @todo: ? create warning for missing bits, these will </span>
        <span class="c"># @todo: be dangling ?</span>
        <span class="k">for</span> <span class="n">ii</span><span class="p">,</span> <span class="n">namedbits</span> <span class="ow">in</span> <span class="nb">enumerate</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_nmb</span><span class="p">):</span>
            <span class="c"># if a namedbit does not exist stub it out</span>
            <span class="k">if</span> <span class="ow">not</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">namedbits</span><span class="p">,</span> <span class="n">SignalType</span><span class="p">):</span>                
                <span class="bp">self</span><span class="o">.</span><span class="n">_nmb</span><span class="p">[</span><span class="n">ii</span><span class="p">]</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="nb">bool</span><span class="p">(</span><span class="bp">self</span><span class="p">[</span><span class="n">ii</span><span class="p">]))</span>

        <span class="c"># local references (sane names for generator)</span>
        <span class="n">wbits</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_nmb</span>
        <span class="n">nbits</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">width</span>

        <span class="nd">@always_comb</span>
        <span class="k">def</span> <span class="nf">rtl_assign</span><span class="p">():</span>
            <span class="k">for</span> <span class="n">ii</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="n">nbits</span><span class="p">):</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">next</span><span class="p">[</span><span class="n">ii</span><span class="p">]</span> <span class="o">=</span> <span class="n">wbits</span><span class="p">[</span><span class="n">ii</span><span class="p">]</span>

        <span class="k">return</span> <span class="n">rtl_assign</span>


<div class="viewcode-block" id="RegisterFile"><a class="viewcode-back" href="../../../../system/memmap.html#rhea.system.RegisterFile">[docs]</a><span class="k">class</span> <span class="nc">RegisterFile</span><span class="p">(</span><span class="n">MemorySpace</span><span class="p">):</span>
    <span class="k">def</span> <span class="nf">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">regdef</span><span class="o">=</span><span class="bp">None</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        </span>
<span class="sd">        Arguments</span>
<span class="sd">        ---------</span>
<span class="sd">        regdef : register file dictionary definition        </span>
<span class="sd">        </span>
<span class="sd">        </span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="nb">super</span><span class="p">(</span><span class="n">RegisterFile</span><span class="p">,</span> <span class="bp">self</span><span class="p">)</span><span class="o">.</span><span class="n">__init__</span><span class="p">()</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_offset</span> <span class="o">=</span> <span class="mi">0</span>           <span class="c"># current register offset`</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_rwregs</span> <span class="o">=</span> <span class="p">[]</span>          <span class="c"># read-write registers</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_roregs</span> <span class="o">=</span> <span class="p">[]</span>          <span class="c"># read-only registers</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">registers</span> <span class="o">=</span> <span class="p">{}</span>        <span class="c"># collection of all registers added</span>
        
        <span class="c"># @todo: if the regdef is dict-of-dict definition, first</span>
        <span class="c"># @todo: build the registers</span>
        
        <span class="c"># register is a name, register dictionary</span>
        <span class="k">if</span> <span class="n">regdef</span> <span class="ow">is</span> <span class="ow">not</span> <span class="bp">None</span><span class="p">:</span>
            <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="n">regdef</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
                <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">Register</span><span class="p">):</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">registers</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="n">v</span>
            
        <span class="bp">self</span><span class="o">.</span><span class="n">_allregs</span> <span class="o">=</span> <span class="bp">None</span>
        
        <span class="c">#@todo: sort the regdef by lowest address to highest address.</span>
        
        <span class="c"># The registers can be defined in two methods, a dict defintion</span>
        <span class="c"># that conforms to a particular structure or using the Register</span>
        <span class="c"># object (the dict method is not implemented yet).</span>
        <span class="k">if</span> <span class="n">regdef</span> <span class="ow">is</span> <span class="ow">not</span> <span class="bp">None</span><span class="p">:</span>
            <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="n">regdef</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_append_register</span><span class="p">(</span><span class="n">k</span><span class="p">,</span> <span class="n">v</span><span class="p">)</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">roregs</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_roregs</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">rwregs</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_rwregs</span>

    <span class="k">def</span> <span class="nf">get_regdef</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="n">regdef</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">__dict__</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
            <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">Register</span><span class="p">):</span>
                <span class="n">regdef</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="n">deepcopy</span><span class="p">(</span><span class="n">v</span><span class="p">)</span>

        <span class="k">return</span> <span class="n">regdef</span>

    <span class="k">def</span> <span class="nf">_append_register</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">reg</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot; append a register to the list </span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="c"># if an address is given generate one, this will be adjusted</span>
        <span class="c"># when all the register files are combined on a bus</span>
        <span class="k">if</span> <span class="n">reg</span><span class="o">.</span><span class="n">addr</span> <span class="ow">is</span> <span class="bp">None</span><span class="p">:</span>
            <span class="n">reg</span><span class="o">.</span><span class="n">addr</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_offset</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_offset</span> <span class="o">+=</span> <span class="mi">4</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_offset</span> <span class="o">=</span> <span class="n">reg</span><span class="o">.</span><span class="n">addr</span> <span class="o">+</span> <span class="mi">4</span>

        <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="nb">dict</span><span class="p">):</span>
            <span class="c"># @todo: _check_register_def</span>
            <span class="c"># reg = Register(reg[&#39;name&#39;],...)</span>
            <span class="k">raise</span> <span class="ne">NotImplementedError</span><span class="p">(</span><span class="s">&quot;dict description TBC&quot;</span><span class="p">);</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">Register</span><span class="p">):</span>
            <span class="k">raise</span> <span class="ne">ValueError</span><span class="p">(</span><span class="s">&quot;Invalid type in regdef {}&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="nb">type</span><span class="p">(</span><span class="n">reg</span><span class="p">)))</span>
                             
        <span class="bp">self</span><span class="o">.</span><span class="n">__dict__</span><span class="p">[</span><span class="n">name</span><span class="p">]</span> <span class="o">=</span> <span class="n">reg</span>
        <span class="k">if</span> <span class="n">reg</span><span class="o">.</span><span class="n">access</span> <span class="o">==</span> <span class="s">&#39;rw&#39;</span><span class="p">:</span>  <span class="c"># @todo: remove or reg[&#39;access&#39;] == &#39;wt&#39;:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_rwregs</span><span class="o">.</span><span class="n">append</span><span class="p">((</span><span class="n">reg</span><span class="o">.</span><span class="n">addr</span><span class="p">,</span> <span class="n">reg</span><span class="p">,))</span>
        <span class="k">elif</span> <span class="n">reg</span><span class="o">.</span><span class="n">access</span> <span class="o">==</span> <span class="s">&#39;ro&#39;</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_roregs</span><span class="o">.</span><span class="n">append</span><span class="p">((</span><span class="n">reg</span><span class="o">.</span><span class="n">addr</span><span class="p">,</span> <span class="n">reg</span><span class="p">,))</span>

        <span class="c"># create a reference to the named bits, all named bits </span>
        <span class="c"># will be accessible from the regfile</span>
        <span class="k">for</span> <span class="n">kb</span><span class="p">,</span> <span class="n">vb</span> <span class="ow">in</span> <span class="n">reg</span><span class="o">.</span><span class="n">bits</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
            <span class="k">if</span> <span class="n">kb</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">__dict__</span><span class="p">:</span>
                <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span><span class="s">&quot;bit(s) name, {}, already exists&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">kb</span><span class="p">))</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__dict__</span><span class="p">[</span><span class="n">kb</span><span class="p">]</span> <span class="o">=</span> <span class="n">reg</span><span class="o">.</span><span class="n">__dict__</span><span class="p">[</span><span class="n">kb</span><span class="p">]</span>

    <span class="k">def</span> <span class="nf">add_register</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">reg</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot; add a register to the register file &quot;&quot;&quot;</span>
        <span class="k">assert</span> <span class="n">reg</span><span class="o">.</span><span class="n">name</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">registers</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">registers</span><span class="p">[</span><span class="n">reg</span><span class="o">.</span><span class="n">name</span><span class="p">]</span> <span class="o">=</span> <span class="n">reg</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_append_register</span><span class="p">(</span><span class="n">reg</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">reg</span><span class="p">)</span>

    <span class="k">def</span> <span class="nf">get_reglist</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot; return a list of addresses and a list of registers.        </span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">rwa</span> <span class="o">=</span> <span class="p">[</span><span class="n">aa</span> <span class="k">for</span> <span class="n">aa</span><span class="p">,</span> <span class="n">rr</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">_rwregs</span><span class="p">]</span>       <span class="c"># rw address</span>
        <span class="n">rwr</span> <span class="o">=</span> <span class="p">[</span><span class="n">rr</span> <span class="k">for</span> <span class="n">aa</span><span class="p">,</span> <span class="n">rr</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">_rwregs</span><span class="p">]</span>       <span class="c"># rw register</span>
        <span class="n">_rrw</span> <span class="o">=</span> <span class="p">[</span><span class="bp">False</span> <span class="k">for</span> <span class="n">aa</span><span class="p">,</span> <span class="n">rr</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">_rwregs</span><span class="p">]</span>
        <span class="n">roa</span> <span class="o">=</span> <span class="p">[</span><span class="n">aa</span> <span class="k">for</span> <span class="n">aa</span><span class="p">,</span> <span class="n">rr</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">_roregs</span><span class="p">]</span>       <span class="c"># ro address</span>
        <span class="n">ror</span> <span class="o">=</span> <span class="p">[</span><span class="n">rr</span> <span class="k">for</span> <span class="n">aa</span><span class="p">,</span> <span class="n">rr</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">_roregs</span><span class="p">]</span>       <span class="c"># ro register</span>
        <span class="n">_rro</span> <span class="o">=</span> <span class="p">[</span><span class="bp">True</span> <span class="k">for</span> <span class="n">aa</span><span class="p">,</span> <span class="n">rr</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">_rwregs</span><span class="p">]</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_allregs</span> <span class="o">=</span> <span class="n">rwr</span><span class="o">+</span><span class="n">ror</span>
        <span class="n">dl</span> <span class="o">=</span> <span class="p">[</span><span class="n">rr</span><span class="o">.</span><span class="n">default</span> <span class="k">for</span> <span class="n">aa</span><span class="p">,</span><span class="n">rr</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">_rwregs</span><span class="o">+</span><span class="bp">self</span><span class="o">.</span><span class="n">_roregs</span><span class="p">]</span>
        <span class="c"># @todo: order the list from low address to high address</span>
        <span class="c"># @todo: set flag if addresses are contiguous</span>
        <span class="k">return</span> <span class="nb">tuple</span><span class="p">(</span><span class="n">rwa</span><span class="o">+</span><span class="n">roa</span><span class="p">),</span> <span class="n">rwr</span><span class="o">+</span><span class="n">ror</span><span class="p">,</span> <span class="nb">tuple</span><span class="p">(</span><span class="n">_rrw</span><span class="o">+</span><span class="n">_rro</span><span class="p">),</span> <span class="nb">tuple</span><span class="p">(</span><span class="n">dl</span><span class="p">)</span>

    <span class="k">def</span> <span class="nf">get_strobelist</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="k">assert</span> <span class="bp">self</span><span class="o">.</span><span class="n">_allregs</span> <span class="ow">is</span> <span class="ow">not</span> <span class="bp">None</span>
        <span class="n">wr</span> <span class="o">=</span> <span class="p">[</span><span class="n">rr</span><span class="o">.</span><span class="n">wr</span> <span class="k">for</span> <span class="n">rr</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">_allregs</span><span class="p">]</span>
        <span class="n">rd</span> <span class="o">=</span> <span class="p">[</span><span class="n">rr</span><span class="o">.</span><span class="n">rd</span> <span class="k">for</span> <span class="n">rr</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">_allregs</span><span class="p">]</span>
        <span class="k">return</span> <span class="n">wr</span><span class="p">,</span> <span class="n">rd</span>

    <span class="k">def</span> <span class="nf">get_assigns</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="n">assign_inst</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">for</span> <span class="n">aa</span><span class="p">,</span> <span class="n">rr</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">_roregs</span><span class="p">:</span>
            <span class="n">assign_inst</span> <span class="o">+=</span> <span class="p">[</span><span class="n">rr</span><span class="o">.</span><span class="n">assign_namedbits</span><span class="p">()]</span>
        <span class="k">return</span> <span class="n">assign_inst</span></div>
</pre></div>

          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<div id="searchbox" style="display: none" role="search">
  <h3>Quick search</h3>
    <form class="search" action="../../../../search.html" method="get">
      <input type="text" name="q" />
      <input type="submit" value="Go" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
    <p class="searchtip" style="font-size: 90%">
    Enter search terms or a module, class or function name.
    </p>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../../genindex.html" title="General Index"
             >index</a></li>
        <li class="nav-item nav-item-0"><a href="../../../../index.html">rhea 0.1pre documentation</a> &raquo;</li>
          <li class="nav-item nav-item-1"><a href="../../../index.html" >Module code</a> &raquo;</li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
        &copy; Copyright 2015, Christopher L. Felton.
      Created using <a href="http://sphinx-doc.org/">Sphinx</a> 1.3.1.
    </div>
  </body>
</html>