;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	ADD @3, 0
	JMN -1, @-20
	SLT 130, 9
	MOV -1, <-20
	MOV -1, <-20
	ADD 210, 30
	SPL @300, -94
	SUB @124, 106
	SPL 0, <-2
	JMZ 900, -40
	MOV -4, <-20
	SUB 0, -2
	SUB @121, 106
	SUB 330, 9
	SUB 0, 0
	SLT 20, @32
	SPL 0, <-402
	JMZ -1, @-20
	ADD 330, 9
	JMZ 270, @1
	JMN -1, @-20
	SUB @121, 106
	SPL 0, #2
	JMZ 10, #570
	SUB 0, 0
	CMP @121, 106
	SUB @121, 106
	JMN -1, @-20
	JMN -1, @-20
	SUB 0, 0
	JMN -1, @-20
	JMZ 270, @1
	SUB 0, -2
	SUB 0, -2
	JMZ 270, @1
	JMZ 270, @1
	JMN 3, 222
	ADD 210, 30
	JMZ <93, <-0
	SPL 0, <-402
	JMZ -1, @-20
	JMN -1, @-20
	SPL 0, <-2
	MOV -4, <-20
	MOV -1, <-20
	MOV -4, <-20
