{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715804250017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715804250018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 17:17:29 2024 " "Processing started: Wed May 15 17:17:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715804250018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715804250018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715804250018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715804250123 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715804250123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715804255137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715804255137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FFD.v 1 1 " "Found 1 design units, including 1 entities, in source file FFD.v" { { "Info" "ISGN_ENTITY_NAME" "1 dFlipFlop " "Found entity 1: dFlipFlop" {  } { { "FFD.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/FFD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715804255137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715804255137 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(16) " "Verilog HDL Module Instantiation warning at delay.v(16): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804255138 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(26) " "Verilog HDL Module Instantiation warning at delay.v(26): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804255138 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(36) " "Verilog HDL Module Instantiation warning at delay.v(36): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 36 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804255138 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(46) " "Verilog HDL Module Instantiation warning at delay.v(46): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 46 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804255138 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(56) " "Verilog HDL Module Instantiation warning at delay.v(56): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 56 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804255138 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(66) " "Verilog HDL Module Instantiation warning at delay.v(66): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 66 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804255138 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(76) " "Verilog HDL Module Instantiation warning at delay.v(76): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 76 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804255138 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(86) " "Verilog HDL Module Instantiation warning at delay.v(86): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 86 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804255138 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(96) " "Verilog HDL Module Instantiation warning at delay.v(96): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 96 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804255138 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(106) " "Verilog HDL Module Instantiation warning at delay.v(106): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 106 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804255138 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(116) " "Verilog HDL Module Instantiation warning at delay.v(116): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 116 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804255138 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(126) " "Verilog HDL Module Instantiation warning at delay.v(126): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 126 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804255138 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(136) " "Verilog HDL Module Instantiation warning at delay.v(136): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 136 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804255138 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(146) " "Verilog HDL Module Instantiation warning at delay.v(146): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 146 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804255138 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(156) " "Verilog HDL Module Instantiation warning at delay.v(156): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 156 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804255138 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(166) " "Verilog HDL Module Instantiation warning at delay.v(166): ignored dangling comma in List of Port Connections" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 166 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715804255138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715804255138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715804255138 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q1_d main.v(8) " "Verilog HDL Implicit Net warning at main.v(8): created implicit net for \"Q1_d\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/main.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715804255138 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(8) " "Verilog HDL Instantiation warning at main.v(8): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/main.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1715804255138 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(10) " "Verilog HDL Instantiation warning at main.v(10): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/main.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1715804255138 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(12) " "Verilog HDL Instantiation warning at main.v(12): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/main.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1715804255138 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(14) " "Verilog HDL Instantiation warning at main.v(14): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/main.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1715804255138 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715804255171 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "L1 main.v(4) " "Output port \"L1\" at main.v(4) has no driver" {  } { { "main.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/main.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715804255171 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "L7 main.v(4) " "Output port \"L7\" at main.v(4) has no driver" {  } { { "main.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/main.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715804255171 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:comb_3 " "Elaborating entity \"delay\" for hierarchy \"delay:comb_3\"" {  } { { "main.v" "comb_3" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/main.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715804255175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dFlipFlop delay:comb_3\|dFlipFlop:F0 " "Elaborating entity \"dFlipFlop\" for hierarchy \"delay:comb_3\|dFlipFlop:F0\"" {  } { { "delay.v" "F0" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/delay.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715804255175 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "19 " "19 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1715804255337 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "L1 GND " "Pin \"L1\" is stuck at GND" {  } { { "main.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715804255345 "|main|L1"} { "Warning" "WMLS_MLS_STUCK_PIN" "L7 GND " "Pin \"L7\" is stuck at GND" {  } { { "main.v" "" { Text "/home/aluno/Downloads/APRIMORAMENTO_PBL-main/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715804255345 "|main|L7"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715804255345 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715804255352 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715804255352 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715804255352 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715804255352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715804255374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 17:17:35 2024 " "Processing ended: Wed May 15 17:17:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715804255374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715804255374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715804255374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715804255374 ""}
