{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731486510029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731486510041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 03:28:29 2024 " "Processing started: Wed Nov 13 03:28:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731486510041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486510041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi -c spi " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi -c spi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486510041 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731486510695 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731486510695 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi.v(26) " "Verilog HDL information at spi.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731486521106 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi.v(91) " "Verilog HDL information at spi.v(91): always construct contains both blocking and non-blocking assignments" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731486521108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.v 1 1 " "Found 1 design units, including 1 entities, in source file spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731486521112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_master_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master_tb " "Found entity 1: spi_master_tb" {  } { { "spi_master_tb.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi_master_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731486521125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521125 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi " "Elaborating entity \"spi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731486521159 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_outR spi.v(36) " "Verilog HDL Always Construct warning at spi.v(36): variable \"data_outR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1731486521160 "|spi"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_outR spi.v(41) " "Verilog HDL Always Construct warning at spi.v(41): variable \"data_outR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1731486521160 "|spi"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "misoR spi.v(50) " "Verilog HDL Always Construct warning at spi.v(50): variable \"misoR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1731486521160 "|spi"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_outR spi.v(26) " "Verilog HDL Always Construct warning at spi.v(26): inferring latch(es) for variable \"data_outR\", which holds its previous value in one or more paths through the always construct" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731486521161 "|spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi.v(138) " "Verilog HDL assignment warning at spi.v(138): truncated value with size 32 to match size of target (4)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731486521164 "|spi"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "misoR spi.v(91) " "Verilog HDL Always Construct warning at spi.v(91): inferring latch(es) for variable \"misoR\", which holds its previous value in one or more paths through the always construct" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731486521164 "|spi"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mosiR spi.v(91) " "Verilog HDL Always Construct warning at spi.v(91): inferring latch(es) for variable \"mosiR\", which holds its previous value in one or more paths through the always construct" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731486521165 "|spi"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count spi.v(91) " "Verilog HDL Always Construct warning at spi.v(91): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731486521165 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] spi.v(91) " "Inferred latch for \"count\[0\]\" at spi.v(91)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521167 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] spi.v(91) " "Inferred latch for \"count\[1\]\" at spi.v(91)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521168 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] spi.v(91) " "Inferred latch for \"count\[2\]\" at spi.v(91)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521168 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] spi.v(91) " "Inferred latch for \"count\[3\]\" at spi.v(91)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521168 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mosiR\[0\] spi.v(91) " "Inferred latch for \"mosiR\[0\]\" at spi.v(91)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521168 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mosiR\[1\] spi.v(91) " "Inferred latch for \"mosiR\[1\]\" at spi.v(91)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521168 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mosiR\[2\] spi.v(91) " "Inferred latch for \"mosiR\[2\]\" at spi.v(91)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521169 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mosiR\[3\] spi.v(91) " "Inferred latch for \"mosiR\[3\]\" at spi.v(91)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521169 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mosiR\[4\] spi.v(91) " "Inferred latch for \"mosiR\[4\]\" at spi.v(91)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521169 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mosiR\[5\] spi.v(91) " "Inferred latch for \"mosiR\[5\]\" at spi.v(91)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521169 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mosiR\[6\] spi.v(91) " "Inferred latch for \"mosiR\[6\]\" at spi.v(91)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521169 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mosiR\[7\] spi.v(91) " "Inferred latch for \"mosiR\[7\]\" at spi.v(91)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521170 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "misoR\[0\] spi.v(91) " "Inferred latch for \"misoR\[0\]\" at spi.v(91)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521170 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "misoR\[1\] spi.v(91) " "Inferred latch for \"misoR\[1\]\" at spi.v(91)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521170 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "misoR\[2\] spi.v(91) " "Inferred latch for \"misoR\[2\]\" at spi.v(91)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521170 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "misoR\[3\] spi.v(91) " "Inferred latch for \"misoR\[3\]\" at spi.v(91)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521170 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "misoR\[4\] spi.v(91) " "Inferred latch for \"misoR\[4\]\" at spi.v(91)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521170 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "misoR\[5\] spi.v(91) " "Inferred latch for \"misoR\[5\]\" at spi.v(91)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521171 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "misoR\[6\] spi.v(91) " "Inferred latch for \"misoR\[6\]\" at spi.v(91)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521171 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "misoR\[7\] spi.v(91) " "Inferred latch for \"misoR\[7\]\" at spi.v(91)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521171 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_outR\[0\] spi.v(26) " "Inferred latch for \"data_outR\[0\]\" at spi.v(26)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521172 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_outR\[1\] spi.v(26) " "Inferred latch for \"data_outR\[1\]\" at spi.v(26)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521172 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_outR\[2\] spi.v(26) " "Inferred latch for \"data_outR\[2\]\" at spi.v(26)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521172 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_outR\[3\] spi.v(26) " "Inferred latch for \"data_outR\[3\]\" at spi.v(26)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521172 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_outR\[4\] spi.v(26) " "Inferred latch for \"data_outR\[4\]\" at spi.v(26)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521172 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_outR\[5\] spi.v(26) " "Inferred latch for \"data_outR\[5\]\" at spi.v(26)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521172 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_outR\[6\] spi.v(26) " "Inferred latch for \"data_outR\[6\]\" at spi.v(26)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521172 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_outR\[7\] spi.v(26) " "Inferred latch for \"data_outR\[7\]\" at spi.v(26)" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521173 "|spi"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_outR\[0\]\$latch " "Latch data_outR\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.unload " "Ports D and ENA on the latch are fed by the same signal state.unload" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731486521643 ""}  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731486521643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_outR\[1\]\$latch " "Latch data_outR\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.unload " "Ports D and ENA on the latch are fed by the same signal state.unload" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731486521643 ""}  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731486521643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_outR\[2\]\$latch " "Latch data_outR\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.unload " "Ports D and ENA on the latch are fed by the same signal state.unload" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731486521643 ""}  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731486521643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_outR\[3\]\$latch " "Latch data_outR\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.unload " "Ports D and ENA on the latch are fed by the same signal state.unload" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731486521643 ""}  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731486521643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_outR\[4\]\$latch " "Latch data_outR\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.unload " "Ports D and ENA on the latch are fed by the same signal state.unload" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731486521643 ""}  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731486521643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_outR\[5\]\$latch " "Latch data_outR\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.unload " "Ports D and ENA on the latch are fed by the same signal state.unload" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731486521643 ""}  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731486521643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_outR\[6\]\$latch " "Latch data_outR\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.unload " "Ports D and ENA on the latch are fed by the same signal state.unload" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731486521643 ""}  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731486521643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_outR\[7\]\$latch " "Latch data_outR\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.unload " "Ports D and ENA on the latch are fed by the same signal state.unload" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731486521644 ""}  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731486521644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[2\] " "Latch count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk_system " "Ports D and ENA on the latch are fed by the same signal clk_system" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731486521644 ""}  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731486521644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[1\] " "Latch count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk_system " "Ports D and ENA on the latch are fed by the same signal clk_system" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731486521644 ""}  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731486521644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[0\] " "Latch count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk_system " "Ports D and ENA on the latch are fed by the same signal clk_system" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731486521644 ""}  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731486521644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[3\] " "Latch count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk_system " "Ports D and ENA on the latch are fed by the same signal clk_system" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731486521644 ""}  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/spi/spi.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731486521644 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731486521749 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731486521935 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Github/FPGAEntryBurglarAlarmSystem/spi/output_files/spi.map.smsg " "Generated suppressed messages file C:/Github/FPGAEntryBurglarAlarmSystem/spi/output_files/spi.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486521976 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731486522098 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731486522098 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731486522150 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731486522150 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731486522150 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731486522150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731486522171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 03:28:42 2024 " "Processing ended: Wed Nov 13 03:28:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731486522171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731486522171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731486522171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731486522171 ""}
