[INF:CM0023] Creating log file ../../build/regression/ModPortRange/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1:1: No timescale set for "MyInterface".

[WRN:PA0205] dut.sv:9:1: No timescale set for "range_itf_port".

[WRN:PA0205] dut.sv:17:1: No timescale set for "mem_if".

[WRN:PA0205] dut.sv:25:1: No timescale set for "memory_ctrl1".

[WRN:PA0205] dut.sv:32:1: No timescale set for "ConnectTB".

[WRN:PA0205] dut.sv:35:1: No timescale set for "middle".

[WRN:PA0205] dut.sv:39:1: No timescale set for "range_itf_port2".

[INF:CP0300] Compilation...

[INF:CP0304] dut.sv:32:1: Compile interface "work@ConnectTB".

[INF:CP0304] dut.sv:1:1: Compile interface "work@MyInterface".

[INF:CP0304] dut.sv:17:1: Compile interface "work@mem_if".

[INF:CP0303] dut.sv:25:1: Compile module "work@memory_ctrl1".

[INF:CP0303] dut.sv:35:1: Compile module "work@middle".

[INF:CP0303] dut.sv:9:1: Compile module "work@range_itf_port".

[INF:CP0303] dut.sv:39:1: Compile module "work@range_itf_port2".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:9:1: Top level module "work@range_itf_port".

[NTE:EL0503] dut.sv:25:1: Top level module "work@memory_ctrl1".

[NTE:EL0503] dut.sv:35:1: Top level module "work@middle".

[NTE:EL0503] dut.sv:39:1: Top level module "work@range_itf_port2".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 4.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 4.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ModPortRange/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ModPortRange/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ModPortRange/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@range_itf_port), id:117
|vpiElaborated:1
|vpiName:work@range_itf_port
|uhdmallInterfaces:
\_interface: work@ConnectTB (work@ConnectTB), id:118 dut.sv:32:1: , endln:33:13, parent:work@range_itf_port, parID:117
  |vpiFullName:work@ConnectTB
  |vpiDefName:work@ConnectTB
  |vpiNet:
  \_logic_net: (work@ConnectTB.con_i), id:120, line:32:40, endln:32:45, parent:work@ConnectTB, parID:118
    |vpiName:con_i
    |vpiFullName:work@ConnectTB.con_i
    |vpiNetType:1
    |vpiParent:
    \_interface: work@ConnectTB (work@ConnectTB), id:118 dut.sv:32:1: , endln:33:13, parent:work@range_itf_port, parID:117
  |vpiParent:
  \_design: (work@range_itf_port), id:117
  |vpiPort:
  \_port: (con_i), id:119, line:32:40, endln:32:45, parent:work@ConnectTB, parID:118
    |vpiName:con_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:121
      |vpiActual:
      \_logic_net: (work@ConnectTB.con_i), id:120, line:32:40, endln:32:45, parent:work@ConnectTB, parID:118
    |vpiParent:
    \_interface: work@ConnectTB (work@ConnectTB), id:118 dut.sv:32:1: , endln:33:13, parent:work@range_itf_port, parID:117
|uhdmallInterfaces:
\_interface: work@MyInterface (work@MyInterface), id:122 dut.sv:1:1: , endln:7:13, parent:work@range_itf_port, parID:117
  |vpiFullName:work@MyInterface
  |vpiDefName:work@MyInterface
  |vpiNet:
  \_logic_net: (work@MyInterface.my_logic), id:123, line:2:10, endln:2:18, parent:work@MyInterface, parID:122
    |vpiName:my_logic
    |vpiFullName:work@MyInterface.my_logic
    |vpiNetType:36
    |vpiParent:
    \_interface: work@MyInterface (work@MyInterface), id:122 dut.sv:1:1: , endln:7:13, parent:work@range_itf_port, parID:117
  |vpiParent:
  \_design: (work@range_itf_port), id:117
  |vpiModport:
  \_modport: (MyModPort), id:124, line:3:12, endln:3:21, parent:work@MyInterface, parID:122
    |vpiParent:
    \_interface: work@MyInterface (work@MyInterface), id:122 dut.sv:1:1: , endln:7:13, parent:work@range_itf_port, parID:117
    |vpiName:MyModPort
    |vpiIODecl:
    \_io_decl: (my_logic), id:125, line:5:19, endln:5:27
      |vpiDirection:2
      |vpiName:my_logic
|uhdmallInterfaces:
\_interface: work@mem_if (work@mem_if), id:126 dut.sv:17:1: , endln:22:13, parent:work@range_itf_port, parID:117
  |vpiFullName:work@mem_if
  |vpiDefName:work@mem_if
  |vpiNet:
  \_logic_net: (work@mem_if.clk), id:128, line:17:30, endln:17:33, parent:work@mem_if, parID:126
    |vpiName:clk
    |vpiFullName:work@mem_if.clk
    |vpiNetType:1
    |vpiParent:
    \_interface: work@mem_if (work@mem_if), id:126 dut.sv:17:1: , endln:22:13, parent:work@range_itf_port, parID:117
  |vpiParent:
  \_design: (work@range_itf_port), id:117
  |vpiModport:
  \_modport: (memory), id:130, line:20:12, endln:20:18, parent:work@mem_if, parID:126
    |vpiParent:
    \_interface: work@mem_if (work@mem_if), id:126 dut.sv:17:1: , endln:22:13, parent:work@range_itf_port, parID:117
    |vpiName:memory
    |vpiIODecl:
    \_io_decl: (clk), id:131, line:20:27, endln:20:30
      |vpiDirection:2
      |vpiName:clk
  |vpiModport:
  \_modport: (system), id:132, line:19:12, endln:19:18, parent:work@mem_if, parID:126
    |vpiParent:
    \_interface: work@mem_if (work@mem_if), id:126 dut.sv:17:1: , endln:22:13, parent:work@range_itf_port, parID:117
    |vpiName:system
    |vpiIODecl:
    \_io_decl: (clk), id:133, line:19:26, endln:19:29
      |vpiDirection:1
      |vpiName:clk
  |vpiPort:
  \_port: (clk), id:127, line:17:30, endln:17:33, parent:work@mem_if, parID:126
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:129
      |vpiActual:
      \_logic_net: (work@mem_if.clk), id:128, line:17:30, endln:17:33, parent:work@mem_if, parID:126
    |vpiParent:
    \_interface: work@mem_if (work@mem_if), id:126 dut.sv:17:1: , endln:22:13, parent:work@range_itf_port, parID:117
|uhdmallModules:
\_module: work@memory_ctrl1 (work@memory_ctrl1), id:134 dut.sv:25:1: , endln:28:10, parent:work@range_itf_port, parID:117
  |vpiFullName:work@memory_ctrl1
  |vpiDefName:work@memory_ctrl1
  |vpiNet:
  \_logic_net: (work@memory_ctrl1.sif1), id:139, line:25:29, endln:25:33, parent:work@memory_ctrl1, parID:134
    |vpiName:sif1
    |vpiFullName:work@memory_ctrl1.sif1
    |vpiParent:
    \_module: work@memory_ctrl1 (work@memory_ctrl1), id:134 dut.sv:25:1: , endln:28:10, parent:work@range_itf_port, parID:117
  |vpiNet:
  \_logic_net: (work@memory_ctrl1.sif2), id:140, line:25:49, endln:25:53, parent:work@memory_ctrl1, parID:134
    |vpiName:sif2
    |vpiFullName:work@memory_ctrl1.sif2
    |vpiParent:
    \_module: work@memory_ctrl1 (work@memory_ctrl1), id:134 dut.sv:25:1: , endln:28:10, parent:work@range_itf_port, parID:117
  |vpiParent:
  \_design: (work@range_itf_port), id:117
  |vpiPort:
  \_port: (sif1), id:135, line:25:29, endln:25:33, parent:work@memory_ctrl1, parID:134
    |vpiName:sif1
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: , id:136
      |vpiActual:
      \_interface: work@mem_if (work@mem_if), id:126 dut.sv:17:1: , endln:22:13, parent:work@range_itf_port, parID:117
    |vpiParent:
    \_module: work@memory_ctrl1 (work@memory_ctrl1), id:134 dut.sv:25:1: , endln:28:10, parent:work@range_itf_port, parID:117
  |vpiPort:
  \_port: (sif2), id:137, line:25:49, endln:25:53, parent:work@memory_ctrl1, parID:134
    |vpiName:sif2
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: , id:138
      |vpiActual:
      \_modport: (system), id:132, line:19:12, endln:19:18, parent:work@mem_if, parID:126
    |vpiParent:
    \_module: work@memory_ctrl1 (work@memory_ctrl1), id:134 dut.sv:25:1: , endln:28:10, parent:work@range_itf_port, parID:117
|uhdmallModules:
\_module: work@middle (work@middle), id:141 dut.sv:35:1: , endln:36:10, parent:work@range_itf_port, parID:117
  |vpiFullName:work@middle
  |vpiDefName:work@middle
  |vpiNet:
  \_logic_net: (work@middle.conn1), id:144, line:35:26, endln:35:31, parent:work@middle, parID:141
    |vpiName:conn1
    |vpiFullName:work@middle.conn1
    |vpiParent:
    \_module: work@middle (work@middle), id:141 dut.sv:35:1: , endln:36:10, parent:work@range_itf_port, parID:117
  |vpiParent:
  \_design: (work@range_itf_port), id:117
  |vpiPort:
  \_port: (conn1), id:142, line:35:26, endln:35:31, parent:work@middle, parID:141
    |vpiName:conn1
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: , id:143
      |vpiActual:
      \_interface: work@ConnectTB (work@ConnectTB), id:118 dut.sv:32:1: , endln:33:13, parent:work@range_itf_port, parID:117
    |vpiParent:
    \_module: work@middle (work@middle), id:141 dut.sv:35:1: , endln:36:10, parent:work@range_itf_port, parID:117
|uhdmallModules:
\_module: work@range_itf_port (work@range_itf_port), id:145 dut.sv:9:1: , endln:13:10, parent:work@range_itf_port, parID:117
  |vpiFullName:work@range_itf_port
  |vpiDefName:work@range_itf_port
  |vpiNet:
  \_logic_net: (work@range_itf_port.my_port2), id:149, line:11:17, endln:11:25, parent:work@range_itf_port, parID:145
    |vpiName:my_port2
    |vpiFullName:work@range_itf_port.my_port2
    |vpiNetType:36
    |vpiParent:
    \_module: work@range_itf_port (work@range_itf_port), id:145 dut.sv:9:1: , endln:13:10, parent:work@range_itf_port, parID:117
  |vpiNet:
  \_logic_net: (work@range_itf_port.my_port1), id:151, line:10:27, endln:10:35, parent:work@range_itf_port, parID:145
    |vpiName:my_port1
    |vpiFullName:work@range_itf_port.my_port1
    |vpiParent:
    \_module: work@range_itf_port (work@range_itf_port), id:145 dut.sv:9:1: , endln:13:10, parent:work@range_itf_port, parID:117
  |vpiParent:
  \_design: (work@range_itf_port), id:117
  |vpiPort:
  \_port: (my_port1), id:146, line:10:27, endln:10:35, parent:work@range_itf_port, parID:145
    |vpiName:my_port1
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: , id:147
      |vpiActual:
      \_modport: (MyModPort), id:124, line:3:12, endln:3:21, parent:work@MyInterface, parID:122
    |vpiParent:
    \_module: work@range_itf_port (work@range_itf_port), id:145 dut.sv:9:1: , endln:13:10, parent:work@range_itf_port, parID:117
  |vpiPort:
  \_port: (my_port2), id:148, line:11:17, endln:11:25, parent:work@range_itf_port, parID:145
    |vpiName:my_port2
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:150
      |vpiActual:
      \_logic_net: (work@range_itf_port.my_port2), id:149, line:11:17, endln:11:25, parent:work@range_itf_port, parID:145
    |vpiParent:
    \_module: work@range_itf_port (work@range_itf_port), id:145 dut.sv:9:1: , endln:13:10, parent:work@range_itf_port, parID:117
|uhdmallModules:
\_module: work@range_itf_port2 (work@range_itf_port2), id:152 dut.sv:39:1: , endln:46:10, parent:work@range_itf_port, parID:117
  |vpiFullName:work@range_itf_port2
  |vpiDefName:work@range_itf_port2
  |vpiNet:
  \_logic_net: (work@range_itf_port2.my_port1), id:161, line:40:27, endln:40:35, parent:work@range_itf_port2, parID:152
    |vpiName:my_port1
    |vpiFullName:work@range_itf_port2.my_port1
    |vpiParent:
    \_module: work@range_itf_port2 (work@range_itf_port2), id:152 dut.sv:39:1: , endln:46:10, parent:work@range_itf_port, parID:117
  |vpiNet:
  \_logic_net: (work@range_itf_port2.my_port2), id:162, line:41:27, endln:41:35, parent:work@range_itf_port2, parID:152
    |vpiName:my_port2
    |vpiFullName:work@range_itf_port2.my_port2
    |vpiParent:
    \_module: work@range_itf_port2 (work@range_itf_port2), id:152 dut.sv:39:1: , endln:46:10, parent:work@range_itf_port, parID:117
  |vpiNet:
  \_logic_net: (work@range_itf_port2.my_port3), id:163, line:42:18, endln:42:26, parent:work@range_itf_port2, parID:152
    |vpiName:my_port3
    |vpiFullName:work@range_itf_port2.my_port3
    |vpiParent:
    \_module: work@range_itf_port2 (work@range_itf_port2), id:152 dut.sv:39:1: , endln:46:10, parent:work@range_itf_port, parID:117
  |vpiNet:
  \_logic_net: (work@range_itf_port2.my_port4), id:164, line:43:18, endln:43:26, parent:work@range_itf_port2, parID:152
    |vpiName:my_port4
    |vpiFullName:work@range_itf_port2.my_port4
    |vpiParent:
    \_module: work@range_itf_port2 (work@range_itf_port2), id:152 dut.sv:39:1: , endln:46:10, parent:work@range_itf_port, parID:117
  |vpiParent:
  \_design: (work@range_itf_port), id:117
  |vpiPort:
  \_port: (my_port1), id:153, line:40:27, endln:40:35, parent:work@range_itf_port2, parID:152
    |vpiName:my_port1
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: , id:154
      |vpiActual:
      \_modport: (MyModPort), id:124, line:3:12, endln:3:21, parent:work@MyInterface, parID:122
    |vpiParent:
    \_module: work@range_itf_port2 (work@range_itf_port2), id:152 dut.sv:39:1: , endln:46:10, parent:work@range_itf_port, parID:117
  |vpiPort:
  \_port: (my_port2), id:155, line:41:27, endln:41:35, parent:work@range_itf_port2, parID:152
    |vpiName:my_port2
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: , id:156
      |vpiActual:
      \_modport: (MyModPort), id:124, line:3:12, endln:3:21, parent:work@MyInterface, parID:122
    |vpiParent:
    \_module: work@range_itf_port2 (work@range_itf_port2), id:152 dut.sv:39:1: , endln:46:10, parent:work@range_itf_port, parID:117
  |vpiPort:
  \_port: (my_port3), id:157, line:42:18, endln:42:26, parent:work@range_itf_port2, parID:152
    |vpiName:my_port3
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: , id:158
      |vpiActual:
      \_interface: work@MyInterface (work@MyInterface), id:122 dut.sv:1:1: , endln:7:13, parent:work@range_itf_port, parID:117
    |vpiParent:
    \_module: work@range_itf_port2 (work@range_itf_port2), id:152 dut.sv:39:1: , endln:46:10, parent:work@range_itf_port, parID:117
  |vpiPort:
  \_port: (my_port4), id:159, line:43:18, endln:43:26, parent:work@range_itf_port2, parID:152
    |vpiName:my_port4
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: , id:160
      |vpiActual:
      \_interface: work@MyInterface (work@MyInterface), id:122 dut.sv:1:1: , endln:7:13, parent:work@range_itf_port, parID:117
    |vpiParent:
    \_module: work@range_itf_port2 (work@range_itf_port2), id:152 dut.sv:39:1: , endln:46:10, parent:work@range_itf_port, parID:117
|uhdmtopModules:
\_module: work@range_itf_port (work@range_itf_port), id:165 dut.sv:9:1: , endln:13:10
  |vpiName:work@range_itf_port
  |vpiDefName:work@range_itf_port
  |vpiTop:1
  |vpiArrayNet:
  \_array_net: (work@range_itf_port.my_port2), id:22, line:11:17, endln:11:25, parent:work@range_itf_port, parID:165
    |vpiSize:2
    |vpiName:my_port2
    |vpiFullName:work@range_itf_port.my_port2
    |vpiParent:
    \_module: work@range_itf_port (work@range_itf_port), id:165 dut.sv:9:1: , endln:13:10
    |vpiRange:
    \_range: , id:18, line:11:26, endln:11:29
      |vpiLeftRange:
      \_constant: , id:19, line:11:26, endln:11:27, parID:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiParent:
        \_range: , id:18, line:11:26, endln:11:29
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , id:20, line:11:28, endln:11:29, parID:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , id:18, line:11:26, endln:11:29
        |vpiConstType:9
    |vpiNet:
    \_logic_net: (work@range_itf_port.my_port2), id:21, line:11:17, endln:11:25, parent:work@range_itf_port.my_port2, parID:22
      |vpiTypespec:
      \_logic_typespec: , id:17, line:11:11, endln:11:16
      |vpiFullName:work@range_itf_port.my_port2
      |vpiNetType:36
      |vpiParent:
      \_array_net: (work@range_itf_port.my_port2), id:22, line:11:17, endln:11:25, parent:work@range_itf_port, parID:165
  |vpiTopModule:1
  |vpiPort:
  \_port: (my_port1), id:169, line:10:27, endln:10:35, parent:work@range_itf_port, parID:165
    |vpiName:my_port1
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@range_itf_port.my_port1), id:170, line:10:27, endln:10:35, parent:my_port1, parID:169
      |vpiParent:
      \_port: (my_port1), id:169, line:10:27, endln:10:35, parent:work@range_itf_port, parID:165
      |vpiFullName:work@range_itf_port.my_port1
      |vpiActual:
      \_interface_array: (my_port1), id:6
        |vpiName:my_port1
        |vpiSize:2
        |vpiRange:
        \_range: , id:1, line:10:36, endln:10:39
          |vpiLeftRange:
          \_constant: , id:2, line:10:36, endln:10:37, parID:1
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiParent:
            \_range: , id:1, line:10:36, endln:10:39
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , id:4, line:10:38, endln:10:39, parID:1
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , id:1, line:10:36, endln:10:39
            |vpiConstType:9
        |vpiInstance:
        \_interface: work@MyInterface (my_port1), id:7 dut.sv:9: 
          |vpiName:my_port1
          |vpiDefName:work@MyInterface
          |vpiModport:
          \_modport: (MyModPort), id:10, line:3:12, endln:3:21, parent:my_port1, parID:7
            |vpiParent:
            \_interface: work@MyInterface (my_port1), id:7 dut.sv:9: 
            |vpiName:MyModPort
            |vpiIODecl:
            \_io_decl: (my_logic), id:11, line:5:19, endln:5:27
              |vpiDirection:2
              |vpiName:my_logic
              |vpiExpr:
              \_logic_var: (my_logic), id:9, line:2:10, endln:2:18
                |vpiTypespec:
                \_logic_typespec: , id:8, line:2:4, endln:2:9
                |vpiName:my_logic
                |vpiVisibility:1
            |vpiInterface:
            \_interface: work@MyInterface (my_port1), id:7 dut.sv:9: 
    |vpiInstance:
    \_module: work@range_itf_port (work@range_itf_port), id:165 dut.sv:9:1: , endln:13:10
    |vpiParent:
    \_module: work@range_itf_port (work@range_itf_port), id:165 dut.sv:9:1: , endln:13:10
  |vpiPort:
  \_port: (my_port2), id:171, line:11:17, endln:11:25, parent:work@range_itf_port, parID:165
    |vpiName:my_port2
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@range_itf_port.my_port2), id:172, line:11:17, endln:11:25, parent:my_port2, parID:171
      |vpiParent:
      \_port: (my_port2), id:171, line:11:17, endln:11:25, parent:work@range_itf_port, parID:165
      |vpiName:my_port2
      |vpiFullName:work@range_itf_port.my_port2
      |vpiActual:
      \_array_net: (work@range_itf_port.my_port2), id:22, line:11:17, endln:11:25, parent:work@range_itf_port, parID:165
    |vpiTypedef:
    \_logic_typespec: , id:16, line:11:11, endln:11:16
    |vpiInstance:
    \_module: work@range_itf_port (work@range_itf_port), id:165 dut.sv:9:1: , endln:13:10
    |vpiParent:
    \_module: work@range_itf_port (work@range_itf_port), id:165 dut.sv:9:1: , endln:13:10
|uhdmtopModules:
\_module: work@memory_ctrl1 (work@memory_ctrl1), id:166 dut.sv:25:1: , endln:28:10
  |vpiName:work@memory_ctrl1
  |vpiDefName:work@memory_ctrl1
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (sif1), id:173, line:25:29, endln:25:33, parent:work@memory_ctrl1, parID:166
    |vpiName:sif1
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@memory_ctrl1.sif1), id:174, line:25:29, endln:25:33, parent:sif1, parID:173
      |vpiParent:
      \_port: (sif1), id:173, line:25:29, endln:25:33, parent:work@memory_ctrl1, parID:166
      |vpiFullName:work@memory_ctrl1.sif1
      |vpiActual:
      \_interface: work@mem_if (sif1), id:28 dut.sv:25: 
        |vpiName:sif1
        |vpiDefName:work@mem_if
        |vpiModport:
        \_modport: (memory), id:34, line:20:12, endln:20:18, parent:sif1, parID:28
          |vpiParent:
          \_interface: work@mem_if (sif1), id:28 dut.sv:25: 
          |vpiName:memory
          |vpiIODecl:
          \_io_decl: (clk), id:35, line:20:27, endln:20:30
            |vpiDirection:2
            |vpiName:clk
            |vpiExpr:
            \_logic_net: (clk), id:32, line:17:30, endln:17:33
              |vpiTypespec:
              \_logic_typespec: , id:31, line:17:25, endln:17:29
              |vpiName:clk
              |vpiNetType:1
          |vpiInterface:
          \_interface: work@mem_if (sif1), id:28 dut.sv:25: 
        |vpiModport:
        \_modport: (system), id:36, line:19:12, endln:19:18, parent:sif1, parID:28
          |vpiParent:
          \_interface: work@mem_if (sif1), id:28 dut.sv:25: 
          |vpiName:system
          |vpiIODecl:
          \_io_decl: (clk), id:37, line:19:26, endln:19:29
            |vpiDirection:1
            |vpiName:clk
            |vpiExpr:
            \_logic_net: (clk), id:32, line:17:30, endln:17:33
          |vpiInterface:
          \_interface: work@mem_if (sif1), id:28 dut.sv:25: 
    |vpiInstance:
    \_module: work@memory_ctrl1 (work@memory_ctrl1), id:166 dut.sv:25:1: , endln:28:10
    |vpiParent:
    \_module: work@memory_ctrl1 (work@memory_ctrl1), id:166 dut.sv:25:1: , endln:28:10
  |vpiPort:
  \_port: (sif2), id:175, line:25:49, endln:25:53, parent:work@memory_ctrl1, parID:166
    |vpiName:sif2
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@memory_ctrl1.sif2), id:176, line:25:49, endln:25:53, parent:sif2, parID:175
      |vpiParent:
      \_port: (sif2), id:175, line:25:49, endln:25:53, parent:work@memory_ctrl1, parID:166
      |vpiFullName:work@memory_ctrl1.sif2
      |vpiActual:
      \_modport: (system), id:46, line:19:12, endln:19:18, parent:sif2, parID:40
        |vpiParent:
        \_interface: work@mem_if (sif2), id:40 dut.sv:25: 
        |vpiName:system
        |vpiIODecl:
        \_io_decl: (clk), id:47, line:19:26, endln:19:29
          |vpiDirection:1
          |vpiName:clk
          |vpiExpr:
          \_logic_net: (clk), id:44, line:17:30, endln:17:33
            |vpiTypespec:
            \_logic_typespec: , id:43, line:17:25, endln:17:29
            |vpiName:clk
            |vpiNetType:1
        |vpiInterface:
        \_interface: work@mem_if (sif2), id:40 dut.sv:25: 
    |vpiInstance:
    \_module: work@memory_ctrl1 (work@memory_ctrl1), id:166 dut.sv:25:1: , endln:28:10
    |vpiParent:
    \_module: work@memory_ctrl1 (work@memory_ctrl1), id:166 dut.sv:25:1: , endln:28:10
|uhdmtopModules:
\_module: work@middle (work@middle), id:167 dut.sv:35:1: , endln:36:10
  |vpiName:work@middle
  |vpiDefName:work@middle
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (conn1), id:177, line:35:26, endln:35:31, parent:work@middle, parID:167
    |vpiName:conn1
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@middle.conn1), id:178, line:35:26, endln:35:31, parent:conn1, parID:177
      |vpiParent:
      \_port: (conn1), id:177, line:35:26, endln:35:31, parent:work@middle, parID:167
      |vpiFullName:work@middle.conn1
      |vpiActual:
      \_interface_array: (conn1), id:57
        |vpiName:conn1
        |vpiSize:2
        |vpiRange:
        \_range: , id:52, line:35:33, endln:35:36
          |vpiLeftRange:
          \_constant: , id:53, line:35:33, endln:35:34, parID:52
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiParent:
            \_range: , id:52, line:35:33, endln:35:36
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , id:55, line:35:35, endln:35:36, parID:52
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , id:52, line:35:33, endln:35:36
            |vpiConstType:9
        |vpiInstance:
        \_interface: work@ConnectTB (conn1), id:58 dut.sv:35: 
          |vpiName:conn1
          |vpiDefName:work@ConnectTB
    |vpiInstance:
    \_module: work@middle (work@middle), id:167 dut.sv:35:1: , endln:36:10
    |vpiParent:
    \_module: work@middle (work@middle), id:167 dut.sv:35:1: , endln:36:10
|uhdmtopModules:
\_module: work@range_itf_port2 (work@range_itf_port2), id:168 dut.sv:39:1: , endln:46:10
  |vpiName:work@range_itf_port2
  |vpiDefName:work@range_itf_port2
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (my_port1), id:179, line:40:27, endln:40:35, parent:work@range_itf_port2, parID:168
    |vpiName:my_port1
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@range_itf_port2.my_port1), id:180, line:40:27, endln:40:35, parent:my_port1, parID:179
      |vpiParent:
      \_port: (my_port1), id:179, line:40:27, endln:40:35, parent:work@range_itf_port2, parID:168
      |vpiFullName:work@range_itf_port2.my_port1
      |vpiActual:
      \_modport: (MyModPort), id:79, line:3:12, endln:3:21, parent:my_port1, parID:76
        |vpiParent:
        \_interface: work@MyInterface (my_port1), id:76 dut.sv:39: 
        |vpiName:MyModPort
        |vpiIODecl:
        \_io_decl: (my_logic), id:80, line:5:19, endln:5:27
          |vpiDirection:2
          |vpiName:my_logic
          |vpiExpr:
          \_logic_var: (my_logic), id:78, line:2:10, endln:2:18
            |vpiTypespec:
            \_logic_typespec: , id:77, line:2:4, endln:2:9
            |vpiName:my_logic
            |vpiVisibility:1
        |vpiInterface:
        \_interface: work@MyInterface (my_port1), id:76 dut.sv:39: 
    |vpiInstance:
    \_module: work@range_itf_port2 (work@range_itf_port2), id:168 dut.sv:39:1: , endln:46:10
    |vpiParent:
    \_module: work@range_itf_port2 (work@range_itf_port2), id:168 dut.sv:39:1: , endln:46:10
  |vpiPort:
  \_port: (my_port2), id:181, line:41:27, endln:41:35, parent:work@range_itf_port2, parID:168
    |vpiName:my_port2
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@range_itf_port2.my_port2), id:182, line:41:27, endln:41:35, parent:my_port2, parID:181
      |vpiParent:
      \_port: (my_port2), id:181, line:41:27, endln:41:35, parent:work@range_itf_port2, parID:168
      |vpiFullName:work@range_itf_port2.my_port2
      |vpiActual:
      \_interface_array: (my_port2), id:87
        |vpiName:my_port2
        |vpiSize:2
        |vpiRange:
        \_range: , id:82, line:41:36, endln:41:39
          |vpiLeftRange:
          \_constant: , id:83, line:41:36, endln:41:37, parID:82
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiParent:
            \_range: , id:82, line:41:36, endln:41:39
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , id:85, line:41:38, endln:41:39, parID:82
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , id:82, line:41:36, endln:41:39
            |vpiConstType:9
        |vpiInstance:
        \_interface: work@MyInterface (my_port2), id:88 dut.sv:39: 
          |vpiName:my_port2
          |vpiDefName:work@MyInterface
          |vpiModport:
          \_modport: (MyModPort), id:91, line:3:12, endln:3:21, parent:my_port2, parID:88
            |vpiParent:
            \_interface: work@MyInterface (my_port2), id:88 dut.sv:39: 
            |vpiName:MyModPort
            |vpiIODecl:
            \_io_decl: (my_logic), id:92, line:5:19, endln:5:27
              |vpiDirection:2
              |vpiName:my_logic
              |vpiExpr:
              \_logic_var: (my_logic), id:90, line:2:10, endln:2:18
                |vpiTypespec:
                \_logic_typespec: , id:89, line:2:4, endln:2:9
                |vpiName:my_logic
                |vpiVisibility:1
            |vpiInterface:
            \_interface: work@MyInterface (my_port2), id:88 dut.sv:39: 
    |vpiInstance:
    \_module: work@range_itf_port2 (work@range_itf_port2), id:168 dut.sv:39:1: , endln:46:10
    |vpiParent:
    \_module: work@range_itf_port2 (work@range_itf_port2), id:168 dut.sv:39:1: , endln:46:10
  |vpiPort:
  \_port: (my_port3), id:183, line:42:18, endln:42:26, parent:work@range_itf_port2, parID:168
    |vpiName:my_port3
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@range_itf_port2.my_port3), id:184, line:42:18, endln:42:26, parent:my_port3, parID:183
      |vpiParent:
      \_port: (my_port3), id:183, line:42:18, endln:42:26, parent:work@range_itf_port2, parID:168
      |vpiFullName:work@range_itf_port2.my_port3
      |vpiActual:
      \_interface: work@MyInterface (my_port3), id:95 dut.sv:39: 
        |vpiName:my_port3
        |vpiDefName:work@MyInterface
        |vpiModport:
        \_modport: (MyModPort), id:98, line:3:12, endln:3:21, parent:my_port3, parID:95
          |vpiParent:
          \_interface: work@MyInterface (my_port3), id:95 dut.sv:39: 
          |vpiName:MyModPort
          |vpiIODecl:
          \_io_decl: (my_logic), id:99, line:5:19, endln:5:27
            |vpiDirection:2
            |vpiName:my_logic
            |vpiExpr:
            \_logic_var: (my_logic), id:97, line:2:10, endln:2:18
              |vpiTypespec:
              \_logic_typespec: , id:96, line:2:4, endln:2:9
              |vpiName:my_logic
              |vpiVisibility:1
          |vpiInterface:
          \_interface: work@MyInterface (my_port3), id:95 dut.sv:39: 
    |vpiInstance:
    \_module: work@range_itf_port2 (work@range_itf_port2), id:168 dut.sv:39:1: , endln:46:10
    |vpiParent:
    \_module: work@range_itf_port2 (work@range_itf_port2), id:168 dut.sv:39:1: , endln:46:10
  |vpiPort:
  \_port: (my_port4), id:185, line:43:18, endln:43:26, parent:work@range_itf_port2, parID:168
    |vpiName:my_port4
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@range_itf_port2.my_port4), id:186, line:43:18, endln:43:26, parent:my_port4, parID:185
      |vpiParent:
      \_port: (my_port4), id:185, line:43:18, endln:43:26, parent:work@range_itf_port2, parID:168
      |vpiFullName:work@range_itf_port2.my_port4
      |vpiActual:
      \_interface_array: (my_port4), id:105
        |vpiName:my_port4
        |vpiSize:2
        |vpiRange:
        \_range: , id:101, line:43:27, endln:43:30
          |vpiLeftRange:
          \_constant: , id:102, line:43:27, endln:43:28, parID:101
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiParent:
            \_range: , id:101, line:43:27, endln:43:30
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , id:103, line:43:29, endln:43:30, parID:101
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , id:101, line:43:27, endln:43:30
            |vpiConstType:9
        |vpiInstance:
        \_interface: work@MyInterface (my_port4), id:106 dut.sv:39: 
          |vpiName:my_port4
          |vpiDefName:work@MyInterface
          |vpiModport:
          \_modport: (MyModPort), id:109, line:3:12, endln:3:21, parent:my_port4, parID:106
            |vpiParent:
            \_interface: work@MyInterface (my_port4), id:106 dut.sv:39: 
            |vpiName:MyModPort
            |vpiIODecl:
            \_io_decl: (my_logic), id:110, line:5:19, endln:5:27
              |vpiDirection:2
              |vpiName:my_logic
              |vpiExpr:
              \_logic_var: (my_logic), id:108, line:2:10, endln:2:18
                |vpiTypespec:
                \_logic_typespec: , id:107, line:2:4, endln:2:9
                |vpiName:my_logic
                |vpiVisibility:1
            |vpiInterface:
            \_interface: work@MyInterface (my_port4), id:106 dut.sv:39: 
    |vpiInstance:
    \_module: work@range_itf_port2 (work@range_itf_port2), id:168 dut.sv:39:1: , endln:46:10
    |vpiParent:
    \_module: work@range_itf_port2 (work@range_itf_port2), id:168 dut.sv:39:1: , endln:46:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 9


[roundtrip]: ${SURELOG_DIR}/tests/ModPortRange/dut.sv | ${SURELOG_DIR}/build/regression/ModPortRange/roundtrip/dut_000.sv | 17 | 46 | 

