0.6
2018.2
Jun 14 2018
20:41:02
D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.sim/sim_1/behav/xsim/glbl.v,1529033256,verilog,,,,glbl,,,,,,,,
D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sim_1/new/Main_tb.v,1715294384,verilog,,,,Main_Design_tb,,,,,,,,
D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/3x8decoder.v,1713649540,verilog,,D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/ALU.v,,decoder3x8,,,,,,,,
D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/ALU.v,1714933206,verilog,,D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/Eflag.v,,ALU,,,,,,,,
D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/Eflag.v,1715188366,verilog,,D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/RAM.v,,flags,,,,,,,,
D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/RAM.v,1715257834,verilog,,D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/SC.v,,RAM,,,,,,,,
D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/SC.v,1715174152,verilog,,D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/SP.v,,SC,,,,,,,,
D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/SP.v,1715193336,verilog,,D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/common_bus_control.v,,SP,,,,,,,,
D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/common_bus_control.v,1715207882,verilog,,D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/common_bus_selection.v,,common_bus_control,,,,,,,,
D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/common_bus_selection.v,1715145818,verilog,,D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/control.v,,common_bus_selection,,,,,,,,
D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/control.v,1715274945,verilog,,D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/decoder4x16.v,,control,,,,,,,,
D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/decoder4x16.v,1713701612,verilog,,D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/encoder.v,,decoder4x16,,,,,,,,
D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/encoder.v,1715014116,verilog,,D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/mux.v,,encoder8x3,,,,,,,,
D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/mux.v,1714853506,verilog,,D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/register_12bit.v,,mux3x1,,,,,,,,
D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/register_12bit.v,1715193328,verilog,,D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/register_16bit.v,,register_12bit,,,,,,,,
D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/register_16bit.v,1715193320,verilog,,D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/register_8bit.v,,register_16bit,,,,,,,,
D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sources_1/new/register_8bit.v,1715193382,verilog,,D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/Micro/Micro.srcs/sim_1/new/Main_tb.v,,register_8bit,,,,,,,,
E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/RAM_tb.v,1715246329,verilog,,,,RAM_tb,,,,,,,,
