//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_86
.address_size 64

	// .globl	triton_mm               // -- Begin function triton_mm
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_mm
.visible .entry triton_mm(
	.param .u64 .ptr .global .align 1 triton_mm_param_0,
	.param .u64 .ptr .global .align 1 triton_mm_param_1,
	.param .u64 .ptr .global .align 1 triton_mm_param_2,
	.param .u64 .ptr .global .align 1 triton_mm_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<30>;
	.reg .b16 	%rs<39>;
	.reg .b32 	%r<338>;
	.reg .f32 	%f<226>;
	.reg .b64 	%rd<66>;
	.loc	1 17 0                          // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:17:0
$L__func_begin0:
	.loc	1 17 0                          // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:17:0

// %bb.0:
	ld.param.u64 	%rd12, [triton_mm_param_2];
	ld.param.u64 	%rd23, [triton_mm_param_0];
	ld.param.u64 	%rd24, [triton_mm_param_1];
$L__tmp0:
	.loc	1 40 24                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:40:24
	mov.u32 	%r39, %ctaid.x;
	.loc	1 46 22                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:46:22
	shr.s32 	%r40, %r39, 31;
	shr.u32 	%r41, %r40, 23;
	add.s32 	%r42, %r39, %r41;
	shr.s32 	%r43, %r42, 9;
	.loc	1 47 41                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:47:41
	shl.b32 	%r44, %r43, 3;
	.loc	1 47 30                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:47:30
	sub.s32 	%r45, 4, %r44;
	.loc	1 47 50                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:47:50
	min.s32 	%r46, %r45, 8;
	.loc	1 48 40                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:48:40
	rem.s32 	%r47, %r39, %r46;
	.loc	1 48 34                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:48:34
	add.s32 	%r48, %r47, %r44;
	.loc	1 49 19                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:49:19
	and.b32  	%r49, %r42, -512;
	sub.s32 	%r50, %r39, %r49;
	.loc	1 49 30                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:49:30
	div.s32 	%r51, %r50, %r46;
	.loc	1 51 17                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:51:17
	shl.b32 	%r1, %r48, 7;
	.loc	1 51 40                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:51:40
	mov.u32 	%r2, %tid.x;
	shr.u32 	%r52, %r2, 2;
	and.b32  	%r3, %r52, 8;
	and.b32  	%r53, %r52, 16;
	and.b32  	%r4, %r2, 128;
	shr.u32 	%r54, %r4, 2;
	bfe.u32 	%r55, %r2, 2, 5;
	or.b32  	%r56, %r55, %r54;
	.loc	1 51 27                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:51:27
	or.b32  	%r57, %r1, %r56;
	or.b32  	%r58, %r57, 64;
	.loc	1 52 17                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:52:17
	shl.b32 	%r5, %r51, 6;
	.loc	1 52 40                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:52:40
	shl.b32 	%r6, %r2, 3;
	and.b32  	%r59, %r6, 24;
	.loc	1 52 27                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:52:27
	or.b32  	%r60, %r5, %r56;
	.loc	1 54 57                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:54:57
	bfe.s32 	%r61, %r48, 24, 1;
	shr.u32 	%r62, %r61, 23;
	add.s32 	%r63, %r57, %r62;
	and.b32  	%r64, %r63, 1048064;
	sub.s32 	%r65, %r57, %r64;
	add.s32 	%r66, %r58, %r62;
	and.b32  	%r67, %r66, 1048064;
	sub.s32 	%r68, %r58, %r67;
	.loc	1 58 57                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:58:57
	cvt.u16.u32 	%rs1, %r60;
	shr.s16 	%rs2, %rs1, 15;
	shr.u16 	%rs3, %rs2, 4;
	add.s16 	%rs4, %rs1, %rs3;
	and.b16  	%rs5, %rs4, -4096;
	sub.s16 	%rs6, %rs1, %rs5;
	.loc	1 71 30                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:71:30
	shl.b32 	%r69, %r65, 12;
	shl.b32 	%r70, %r68, 12;
	.loc	1 77 55                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:77:55
	mul.wide.s16 	%r71, %rs6, 4096;
	.loc	1 71 25                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:71:25
	or.b32  	%r72, %r69, %r59;
	or.b32  	%r73, %r70, %r59;
	.loc	1 72 25                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:72:25
	mul.wide.s32 	%rd25, %r72, 2;
	add.s64 	%rd13, %rd23, %rd25;
	mul.wide.s32 	%rd26, %r73, 2;
	add.s64 	%rd14, %rd23, %rd26;
	.loc	1 72 20                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:72:20
	xor.b32  	%r74, %r6, %r2;
	and.b32  	%r75, %r74, 24;
	shl.b32 	%r76, %r56, 5;
	or.b32  	%r7, %r76, %r75;
	shl.b32 	%r77, %r7, 1;
	mov.u32 	%r78, global_smem;
	add.s32 	%r19, %r78, %r77;
	add.s32 	%r21, %r19, 4096;
	mov.b32 	%r20, 16;
	// begin inline asm
	cp.async.cg.shared.global [ %r19 + 0 ], [ %rd13 + 0 ], 0x10, %r20;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r21 + 0 ], [ %rd14 + 0 ], 0x10, %r20;
	// end inline asm
	cp.async.commit_group;
	.loc	1 77 50                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:77:50
	or.b32  	%r79, %r71, %r59;
	.loc	1 77 25                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:77:25
	mul.wide.s32 	%rd27, %r79, 2;
	add.s64 	%rd15, %rd24, %rd27;
	.loc	1 77 20                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:77:20
	add.s32 	%r23, %r19, 24576;
	// begin inline asm
	cp.async.cg.shared.global [ %r23 + 0 ], [ %rd15 + 0 ], 0x10, %r20;
	// end inline asm
	cp.async.commit_group;
	.loc	1 72 25                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:72:25
	cvt.s64.s32 	%rd28, %r69;
	cvt.u64.u32 	%rd29, %r59;
	or.b64  	%rd30, %rd28, %rd29;
	shl.b64 	%rd31, %rd30, 1;
	add.s64 	%rd32, %rd23, %rd31;
	add.s64 	%rd16, %rd32, 64;
	cvt.s64.s32 	%rd33, %r70;
	or.b64  	%rd34, %rd33, %rd29;
	shl.b64 	%rd35, %rd34, 1;
	add.s64 	%rd36, %rd23, %rd35;
	add.s64 	%rd17, %rd36, 64;
	.loc	1 72 20                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:72:20
	bar.sync 	0;
	add.s32 	%r25, %r19, 8192;
	add.s32 	%r27, %r19, 12288;
	// begin inline asm
	cp.async.cg.shared.global [ %r25 + 0 ], [ %rd16 + 0 ], 0x10, %r20;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r27 + 0 ], [ %rd17 + 0 ], 0x10, %r20;
	// end inline asm
	cp.async.commit_group;
	.loc	1 77 25                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:77:25
	cvt.s64.s32 	%rd37, %r71;
	or.b64  	%rd38, %rd37, %rd29;
	shl.b64 	%rd39, %rd38, 1;
	add.s64 	%rd40, %rd24, %rd39;
	add.s64 	%rd18, %rd40, 64;
	.loc	1 77 20                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:77:20
	add.s32 	%r29, %r19, 28672;
	// begin inline asm
	cp.async.cg.shared.global [ %r29 + 0 ], [ %rd18 + 0 ], 0x10, %r20;
	// end inline asm
	cp.async.commit_group;
	.loc	1 72 25                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:72:25
	add.s64 	%rd19, %rd32, 128;
	add.s64 	%rd20, %rd36, 128;
	.loc	1 72 20                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:72:20
	bar.sync 	0;
	add.s32 	%r31, %r19, 16384;
	add.s32 	%r33, %r19, 20480;
	// begin inline asm
	cp.async.cg.shared.global [ %r31 + 0 ], [ %rd19 + 0 ], 0x10, %r20;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r33 + 0 ], [ %rd20 + 0 ], 0x10, %r20;
	// end inline asm
	cp.async.commit_group;
	.loc	1 77 25                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:77:25
	add.s64 	%rd21, %rd40, 128;
	.loc	1 77 20                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:77:20
	add.s32 	%r35, %r19, 32768;
	// begin inline asm
	cp.async.cg.shared.global [ %r35 + 0 ], [ %rd21 + 0 ], 0x10, %r20;
	// end inline asm
	cp.async.commit_group;
	shl.b32 	%r80, %r2, 2;
	and.b32  	%r81, %r80, 8;
	and.b32  	%r82, %r80, 16;
	and.b32  	%r83, %r80, 24;
	and.b32  	%r84, %r2, 7;
	and.b32  	%r85, %r2, 15;
	shr.u32 	%r86, %r2, 1;
	and.b32  	%r87, %r86, 8;
	xor.b32  	%r9, %r83, %r87;
	or.b32  	%r88, %r53, %r85;
	or.b32  	%r89, %r88, %r54;
	shl.b32 	%r10, %r89, 5;
	or.b32  	%r11, %r10, %r9;
	or.b32  	%r90, %r81, 16;
	or.b32  	%r91, %r87, %r82;
	xor.b32  	%r12, %r91, %r90;
	or.b32  	%r13, %r12, %r10;
	xor.b32  	%r92, %r80, %r2;
	and.b32  	%r93, %r92, 24;
	or.b32  	%r94, %r3, %r84;
	shl.b32 	%r95, %r94, 5;
	or.b32  	%r14, %r93, %r95;
	.loc	1 64 26                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:64:26
	and.b32  	%r96, %r2, 3;
	mul.wide.u32 	%rd41, %r96, 16;
	mul.wide.s32 	%rd42, %r71, 2;
	or.b64  	%rd43, %rd41, %rd42;
	add.s64 	%rd44, %rd43, %rd24;
	add.s64 	%rd64, %rd44, 192;
	mul.wide.s32 	%rd45, %r70, 2;
	or.b64  	%rd46, %rd41, %rd45;
	add.s64 	%rd47, %rd46, %rd23;
	add.s64 	%rd63, %rd47, 192;
	mul.wide.s32 	%rd48, %r69, 2;
	or.b64  	%rd49, %rd41, %rd48;
	add.s64 	%rd50, %rd49, %rd23;
	add.s64 	%rd62, %rd50, 192;
	mov.f32 	%f194, 0f00000000;
	mov.b32 	%r337, 2;
	mov.b32 	%r336, -1;
	mov.b64 	%rd65, 0;
	shl.b32 	%r243, %r11, 1;
	shl.b32 	%r244, %r13, 1;
	shl.b32 	%r253, %r14, 1;
	mov.f32 	%f195, %f194;
	mov.f32 	%f196, %f194;
	mov.f32 	%f197, %f194;
	mov.f32 	%f198, %f194;
	mov.f32 	%f199, %f194;
	mov.f32 	%f200, %f194;
	mov.f32 	%f201, %f194;
	mov.f32 	%f202, %f194;
	mov.f32 	%f203, %f194;
	mov.f32 	%f204, %f194;
	mov.f32 	%f205, %f194;
	mov.f32 	%f206, %f194;
	mov.f32 	%f207, %f194;
	mov.f32 	%f208, %f194;
	mov.f32 	%f209, %f194;
	mov.f32 	%f210, %f194;
	mov.f32 	%f211, %f194;
	mov.f32 	%f212, %f194;
	mov.f32 	%f213, %f194;
	mov.f32 	%f214, %f194;
	mov.f32 	%f215, %f194;
	mov.f32 	%f216, %f194;
	mov.f32 	%f217, %f194;
	mov.f32 	%f218, %f194;
	mov.f32 	%f219, %f194;
	mov.f32 	%f220, %f194;
	mov.f32 	%f221, %f194;
	mov.f32 	%f222, %f194;
	mov.f32 	%f223, %f194;
	mov.f32 	%f224, %f194;
	mov.f32 	%f225, %f194;
$L__BB0_1:                              // =>This Inner Loop Header: Depth=1
	setp.lt.u64 	%p1, %rd65, 125;
	add.s32 	%r239, %r336, 1;
	setp.lt.s32 	%p2, %r239, 3;
	selp.b32 	%r336, %r239, 0, %p2;
	.loc	1 72 20                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:72:20
	cp.async.wait_group 4;
	bar.sync 	0;
	shl.b32 	%r240, %r336, 13;
	add.s32 	%r242, %r78, %r240;
	add.s32 	%r101, %r242, %r243;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r137, %r138, %r139, %r140}, [%r101];
	// end inline asm
	add.s32 	%r106, %r242, %r244;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r185, %r186, %r187, %r188}, [%r106];
	// end inline asm
	add.s32 	%r245, %r10, %r9;
	shl.b32 	%r246, %r245, 1;
	add.s32 	%r247, %r242, %r246;
	add.s32 	%r111, %r247, 4096;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r161, %r162, %r163, %r164}, [%r111];
	// end inline asm
	add.s32 	%r248, %r10, %r12;
	shl.b32 	%r249, %r248, 1;
	add.s32 	%r250, %r242, %r249;
	add.s32 	%r116, %r250, 4096;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r209, %r210, %r211, %r212}, [%r116];
	// end inline asm
	.loc	1 77 20                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:77:20
	shl.b32 	%r251, %r336, 12;
	add.s32 	%r252, %r78, %r251;
	add.s32 	%r254, %r252, %r253;
	add.s32 	%r121, %r254, 24576;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r141, %r142, %r189, %r190}, [%r121];
	// end inline asm
	add.s32 	%r126, %r254, 25600;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r147, %r148, %r195, %r196}, [%r126];
	// end inline asm
	add.s32 	%r131, %r254, 26624;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r153, %r154, %r201, %r202}, [%r131];
	// end inline asm
	add.s32 	%r136, %r254, 27648;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r159, %r160, %r207, %r208}, [%r136];
	// end inline asm
	.loc	1 78 25                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:78:25
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f194, %f195, %f196, %f197 }, { %r137, %r138, %r139, %r140 }, { %r141, %r142 }, { %f194, %f195, %f196, %f197 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f198, %f199, %f200, %f201 }, { %r137, %r138, %r139, %r140 }, { %r147, %r148 }, { %f198, %f199, %f200, %f201 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f202, %f203, %f204, %f205 }, { %r137, %r138, %r139, %r140 }, { %r153, %r154 }, { %f202, %f203, %f204, %f205 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f206, %f207, %f208, %f209 }, { %r137, %r138, %r139, %r140 }, { %r159, %r160 }, { %f206, %f207, %f208, %f209 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f210, %f211, %f212, %f213 }, { %r161, %r162, %r163, %r164 }, { %r141, %r142 }, { %f210, %f211, %f212, %f213 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f214, %f215, %f216, %f217 }, { %r161, %r162, %r163, %r164 }, { %r147, %r148 }, { %f214, %f215, %f216, %f217 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f218, %f219, %f220, %f221 }, { %r161, %r162, %r163, %r164 }, { %r153, %r154 }, { %f218, %f219, %f220, %f221 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f222, %f223, %f224, %f225 }, { %r161, %r162, %r163, %r164 }, { %r159, %r160 }, { %f222, %f223, %f224, %f225 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f194, %f195, %f196, %f197 }, { %r185, %r186, %r187, %r188 }, { %r189, %r190 }, { %f194, %f195, %f196, %f197 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f198, %f199, %f200, %f201 }, { %r185, %r186, %r187, %r188 }, { %r195, %r196 }, { %f198, %f199, %f200, %f201 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f202, %f203, %f204, %f205 }, { %r185, %r186, %r187, %r188 }, { %r201, %r202 }, { %f202, %f203, %f204, %f205 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f206, %f207, %f208, %f209 }, { %r185, %r186, %r187, %r188 }, { %r207, %r208 }, { %f206, %f207, %f208, %f209 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f210, %f211, %f212, %f213 }, { %r209, %r210, %r211, %r212 }, { %r189, %r190 }, { %f210, %f211, %f212, %f213 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f214, %f215, %f216, %f217 }, { %r209, %r210, %r211, %r212 }, { %r195, %r196 }, { %f214, %f215, %f216, %f217 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f218, %f219, %f220, %f221 }, { %r209, %r210, %r211, %r212 }, { %r201, %r202 }, { %f218, %f219, %f220, %f221 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f222, %f223, %f224, %f225 }, { %r209, %r210, %r211, %r212 }, { %r207, %r208 }, { %f222, %f223, %f224, %f225 };
	// end inline asm
	.loc	1 64 26                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:64:26
	add.s32 	%r255, %r337, 1;
	setp.lt.s32 	%p3, %r255, 3;
	selp.b32 	%r337, %r255, 0, %p3;
	.loc	1 72 20                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:72:20
	shl.b32 	%r256, %r337, 13;
	add.s32 	%r257, %r78, %r256;
	bar.sync 	0;
	add.s32 	%r233, %r257, %r77;
	add.s32 	%r235, %r233, 4096;
	selp.b32 	%r234, 16, 0, %p1;
	// begin inline asm
	cp.async.cg.shared.global [ %r233 + 0 ], [ %rd62 + 0 ], 0x10, %r234;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r235 + 0 ], [ %rd63 + 0 ], 0x10, %r234;
	// end inline asm
	cp.async.commit_group;
	.loc	1 77 20                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:77:20
	shl.b32 	%r259, %r337, 12;
	add.s32 	%r237, %r23, %r259;
	// begin inline asm
	cp.async.cg.shared.global [ %r237 + 0 ], [ %rd64 + 0 ], 0x10, %r234;
	// end inline asm
	cp.async.commit_group;
	.loc	1 64 26                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:64:26
	add.s64 	%rd65, %rd65, 1;
	add.s64 	%rd64, %rd64, 64;
	add.s64 	%rd63, %rd63, 64;
	add.s64 	%rd62, %rd62, 64;
	setp.ne.s64 	%p4, %rd65, 128;
	@%p4 bra 	$L__BB0_1;
// %bb.2:
	.loc	1 52 40                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:52:40
	and.b32  	%r292, %r6, 56;
	.loc	1 52 27                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:52:27
	or.b32  	%r293, %r5, %r292;
	.loc	1 51 40                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:51:40
	bfe.u32 	%r294, %r2, 3, 5;
	.loc	1 51 27                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:51:27
	or.b32  	%r295, %r294, %r1;
	or.b32  	%r296, %r295, 96;
	or.b32  	%r297, %r295, 64;
	or.b32  	%r298, %r295, 32;
	.loc	1 64 26                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:64:26
	cp.async.wait_group 0;
	bar.sync 	0;
	.loc	1 85 20                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:85:20
	setp.lt.s32 	%p25, %r295, 512;
	setp.lt.s32 	%p26, %r298, 512;
	setp.lt.s32 	%p27, %r297, 512;
	setp.lt.s32 	%p28, %r296, 512;
	.loc	1 85 34                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:85:34
	setp.lt.s32 	%p29, %r293, 4096;
	.loc	1 85 26                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:85:26
	and.pred  	%p21, %p25, %p29;
	and.pred  	%p22, %p26, %p29;
	and.pred  	%p23, %p27, %p29;
	and.pred  	%p24, %p28, %p29;
	.loc	1 88 26                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:88:26
	shl.b32 	%r299, %r295, 12;
	shl.b32 	%r300, %r298, 12;
	shl.b32 	%r301, %r297, 12;
	shl.b32 	%r302, %r296, 12;
	.loc	1 88 21                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:88:21
	add.s32 	%r303, %r299, %r293;
	add.s32 	%r304, %r300, %r293;
	add.s32 	%r305, %r301, %r293;
	add.s32 	%r306, %r302, %r293;
	.loc	1 89 25                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:89:25
	mul.wide.s32 	%rd58, %r303, 2;
	add.s64 	%rd54, %rd12, %rd58;
	mul.wide.s32 	%rd59, %r304, 2;
	add.s64 	%rd55, %rd12, %rd59;
	mul.wide.s32 	%rd60, %r305, 2;
	add.s64 	%rd56, %rd12, %rd60;
	mul.wide.s32 	%rd61, %r306, 2;
	add.s64 	%rd57, %rd12, %rd61;
	.loc	1 89 67                         // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:89:67
	cvt.rn.bf16.f32 	%rs7, %f194;
	cvt.rn.bf16.f32 	%rs8, %f195;
	cvt.rn.bf16.f32 	%rs9, %f196;
	cvt.rn.bf16.f32 	%rs10, %f197;
	cvt.rn.bf16.f32 	%rs11, %f198;
	cvt.rn.bf16.f32 	%rs12, %f199;
	cvt.rn.bf16.f32 	%rs13, %f200;
	cvt.rn.bf16.f32 	%rs14, %f201;
	cvt.rn.bf16.f32 	%rs15, %f202;
	cvt.rn.bf16.f32 	%rs16, %f203;
	cvt.rn.bf16.f32 	%rs17, %f204;
	cvt.rn.bf16.f32 	%rs18, %f205;
	cvt.rn.bf16.f32 	%rs19, %f206;
	cvt.rn.bf16.f32 	%rs20, %f207;
	cvt.rn.bf16.f32 	%rs21, %f208;
	cvt.rn.bf16.f32 	%rs22, %f209;
	cvt.rn.bf16.f32 	%rs23, %f210;
	cvt.rn.bf16.f32 	%rs24, %f211;
	cvt.rn.bf16.f32 	%rs25, %f212;
	cvt.rn.bf16.f32 	%rs26, %f213;
	cvt.rn.bf16.f32 	%rs27, %f214;
	cvt.rn.bf16.f32 	%rs28, %f215;
	cvt.rn.bf16.f32 	%rs29, %f216;
	cvt.rn.bf16.f32 	%rs30, %f217;
	cvt.rn.bf16.f32 	%rs31, %f218;
	cvt.rn.bf16.f32 	%rs32, %f219;
	cvt.rn.bf16.f32 	%rs33, %f220;
	cvt.rn.bf16.f32 	%rs34, %f221;
	cvt.rn.bf16.f32 	%rs35, %f222;
	cvt.rn.bf16.f32 	%rs36, %f223;
	cvt.rn.bf16.f32 	%rs37, %f224;
	cvt.rn.bf16.f32 	%rs38, %f225;
	shl.b32 	%r307, %r2, 1;
	and.b32  	%r308, %r307, 6;
	shl.b32 	%r309, %r2, 4;
	and.b32  	%r310, %r309, 1472;
	or.b32  	%r311, %r310, %r308;
	shl.b32 	%r312, %r4, 4;
	or.b32  	%r313, %r311, %r312;
	or.b32  	%r314, %r313, %r3;
	and.b32  	%r315, %r6, 2040;
	shr.u32 	%r316, %r313, 2;
	and.b32  	%r317, %r316, 1020;
	add.s32 	%r319, %r78, %r317;
	shl.b32 	%r320, %r314, 1;
	add.s32 	%r260, %r319, %r320;
	mov.pred 	%p5, -1;
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r260 + 0 ], { %rs7, %rs8 };
	// end inline asm
	or.b32  	%r321, %r313, 512;
	shr.u32 	%r322, %r321, 2;
	and.b32  	%r323, %r322, 1008;
	add.s32 	%r324, %r78, %r323;
	add.s32 	%r325, %r324, %r320;
	add.s32 	%r261, %r325, 1024;
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r261 + 0 ], { %rs9, %rs10 };
	// end inline asm
	add.s32 	%r262, %r260, 32;
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r262 + 0 ], { %rs11, %rs12 };
	// end inline asm
	add.s32 	%r263, %r325, 1056;
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r263 + 0 ], { %rs13, %rs14 };
	// end inline asm
	add.s32 	%r264, %r260, 64;
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r264 + 0 ], { %rs15, %rs16 };
	// end inline asm
	add.s32 	%r265, %r325, 1088;
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r265 + 0 ], { %rs17, %rs18 };
	// end inline asm
	add.s32 	%r266, %r260, 96;
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r266 + 0 ], { %rs19, %rs20 };
	// end inline asm
	add.s32 	%r267, %r325, 1120;
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r267 + 0 ], { %rs21, %rs22 };
	// end inline asm
	bar.sync 	0;
	and.b32  	%r326, %r2, 248;
	shl.b32 	%r327, %r326, 1;
	add.s32 	%r328, %r78, %r327;
	shl.b32 	%r329, %r315, 1;
	add.s32 	%r330, %r328, %r329;
	ld.shared.v4.u32 	{%r276, %r277, %r278, %r279}, [%r330];
	or.b32  	%r331, %r315, 2048;
	shr.u32 	%r332, %r331, 2;
	and.b32  	%r333, %r332, 1008;
	add.s32 	%r334, %r78, %r333;
	add.s32 	%r335, %r334, %r329;
	ld.shared.v4.u32 	{%r280, %r281, %r282, %r283}, [%r335+4096];
	bar.sync 	0;
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r260 + 0 ], { %rs23, %rs24 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r261 + 0 ], { %rs25, %rs26 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r262 + 0 ], { %rs27, %rs28 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r263 + 0 ], { %rs29, %rs30 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r264 + 0 ], { %rs31, %rs32 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r265 + 0 ], { %rs33, %rs34 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r266 + 0 ], { %rs35, %rs36 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b16 [ %r267 + 0 ], { %rs37, %rs38 };
	// end inline asm
	bar.sync 	0;
	ld.shared.v4.u32 	{%r284, %r285, %r286, %r287}, [%r330];
	ld.shared.v4.u32 	{%r288, %r289, %r290, %r291}, [%r335+4096];
	// begin inline asm
	@%p21 st.global.v4.b32 [ %rd54 + 0 ], { %r276, %r277, %r278, %r279 };
	// end inline asm
	// begin inline asm
	@%p22 st.global.v4.b32 [ %rd55 + 0 ], { %r280, %r281, %r282, %r283 };
	// end inline asm
	// begin inline asm
	@%p23 st.global.v4.b32 [ %rd56 + 0 ], { %r284, %r285, %r286, %r287 };
	// end inline asm
	// begin inline asm
	@%p24 st.global.v4.b32 [ %rd57 + 0 ], { %r288, %r289, %r290, %r291 };
	// end inline asm
	.loc	1 89 4                          // cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py:89:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "/tmp/torchinductor_root/yf/cyfzjohy7sjjf2wz5x5fychst5jfbqv5tnjacuh5emcs3wvz3ddd.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 104                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x61 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 121
.b8 102
.b8 122
.b8 106
.b8 111
.b8 104
.b8 121
.b8 55
.b8 115
.b8 106
.b8 106
.b8 102
.b8 50
.b8 119
.b8 122
.b8 53
.b8 120
.b8 53
.b8 102
.b8 121
.b8 99
.b8 104
.b8 115
.b8 116
.b8 53
.b8 106
.b8 102
.b8 98
.b8 113
.b8 118
.b8 53
.b8 116
.b8 110
.b8 106
.b8 97
.b8 99
.b8 117
.b8 104
.b8 53
.b8 101
.b8 109
.b8 99
.b8 115
.b8 51
.b8 119
.b8 118
.b8 122
.b8 51
.b8 100
.b8 100
.b8 100
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 47                                  // DW_AT_comp_dir
.b8 116
.b8 109
.b8 112
.b8 47
.b8 116
.b8 111
.b8 114
.b8 99
.b8 104
.b8 105
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 114
.b8 111
.b8 111
.b8 116
.b8 47
.b8 121
.b8 102
.b8 0
	}
	.section	.debug_macinfo	{	}
