Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\COUNTER0_9.vhf" into library work
Parsing entity <FJKC_HXILINX_COUNTER0_9>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_counter0_9>.
Parsing entity <COUNTER0_9>.
Parsing architecture <BEHAVIORAL> of entity <counter0_9>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\Div1k.vhf" into library work
Parsing entity <Div1k>.
Parsing architecture <BEHAVIORAL> of entity <div1k>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\HEX_decoder.vhf" into library work
Parsing entity <OR6_HXILINX_HEX_decoder>.
Parsing architecture <OR6_HXILINX_HEX_decoder_V> of entity <or6_hxilinx_hex_decoder>.
Parsing entity <HEX_decoder>.
Parsing architecture <BEHAVIORAL> of entity <hex_decoder>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\decoder.vhf" into library work
Parsing entity <decoder>.
Parsing architecture <BEHAVIORAL> of entity <decoder>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\mod10nn.vhf" into library work
Parsing entity <FJKC_HXILINX_mod10nn>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_mod10nn>.
Parsing entity <mod10nn>.
Parsing architecture <BEHAVIORAL> of entity <mod10nn>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\MUX4_1_4.vhf" into library work
Parsing entity <MUX4_1_4>.
Parsing architecture <BEHAVIORAL> of entity <mux4_1_4>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\Div4M.vhf" into library work
Parsing entity <FTC_HXILINX_Div4M>.
Parsing architecture <Behavioral> of entity <ftc_hxilinx_div4m>.
Parsing entity <Div1k_MUSER_Div4M>.
Parsing architecture <BEHAVIORAL> of entity <div1k_muser_div4m>.
Parsing entity <Div4M>.
Parsing architecture <BEHAVIORAL> of entity <div4m>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\Div20K.vhf" into library work
Parsing entity <FJKC_HXILINX_Div20K>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_div20k>.
Parsing entity <Div1k_MUSER_Div20K>.
Parsing architecture <BEHAVIORAL> of entity <div1k_muser_div20k>.
Parsing entity <Div20K>.
Parsing architecture <BEHAVIORAL> of entity <div20k>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\Div16K.vhf" into library work
Parsing entity <CB4CE_HXILINX_Div16K>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_div16k>.
Parsing entity <Div1k_MUSER_Div16K>.
Parsing architecture <BEHAVIORAL> of entity <div1k_muser_div16k>.
Parsing entity <Div16K>.
Parsing architecture <BEHAVIORAL> of entity <div16k>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\XOR_8.vhf" into library work
Parsing entity <XOR_8>.
Parsing architecture <BEHAVIORAL> of entity <xor_8>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\MUX4_1_8.vhf" into library work
Parsing entity <MUX4_1_8>.
Parsing architecture <BEHAVIORAL> of entity <mux4_1_8>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\deMUX1_4_8.vhf" into library work
Parsing entity <deMUX1_4_8>.
Parsing architecture <BEHAVIORAL> of entity <demux1_4_8>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\Div100knn.vhf" into library work
Parsing entity <FJKC_HXILINX_Div100knn>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_div100knn>.
Parsing entity <mod10nn_MUSER_Div100knn>.
Parsing architecture <BEHAVIORAL> of entity <mod10nn_muser_div100knn>.
Parsing entity <Div100knn>.
Parsing architecture <BEHAVIORAL> of entity <div100knn>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\encoder.vhf" into library work
Parsing entity <encoder>.
Parsing architecture <BEHAVIORAL> of entity <encoder>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\DIsplay.vhf" into library work
Parsing entity <D2_4E_HXILINX_DIsplay>.
Parsing architecture <D2_4E_HXILINX_DIsplay_V> of entity <d2_4e_hxilinx_display>.
Parsing entity <CB2CE_HXILINX_DIsplay>.
Parsing architecture <Behavioral> of entity <cb2ce_hxilinx_display>.
Parsing entity <DIsplay>.
Parsing architecture <BEHAVIORAL> of entity <display>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\Div200.vhf" into library work
Parsing entity <FTC_HXILINX_Div200>.
Parsing architecture <Behavioral> of entity <ftc_hxilinx_div200>.
Parsing entity <FJKC_HXILINX_Div200>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_div200>.
Parsing entity <COUNTER0_9_MUSER_Div200>.
Parsing architecture <BEHAVIORAL> of entity <counter0_9_muser_div200>.
Parsing entity <Div200>.
Parsing architecture <BEHAVIORAL> of entity <div200>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\Div1M.vhf" into library work
Parsing entity <FTC_HXILINX_Div1M>.
Parsing architecture <Behavioral> of entity <ftc_hxilinx_div1m>.
Parsing entity <Div1k_MUSER_Div1M>.
Parsing architecture <BEHAVIORAL> of entity <div1k_muser_div1m>.
Parsing entity <Div1M>.
Parsing architecture <BEHAVIORAL> of entity <div1m>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\DisplayRandomCir.vhf" into library work
Parsing entity <MUX4_1_4_MUSER_DisplayRandomCir>.
Parsing architecture <BEHAVIORAL> of entity <mux4_1_4_muser_displayrandomcir>.
Parsing entity <DisplayRandomCir>.
Parsing architecture <BEHAVIORAL> of entity <displayrandomcir>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\counterRandomCir.vhf" into library work
Parsing entity <CB4CE_HXILINX_counterRandomCir>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_counterrandomcir>.
Parsing entity <FTC_HXILINX_counterRandomCir>.
Parsing architecture <Behavioral> of entity <ftc_hxilinx_counterrandomcir>.
Parsing entity <FJKC_HXILINX_counterRandomCir>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_counterrandomcir>.
Parsing entity <Div1k_MUSER_counterRandomCir>.
Parsing architecture <BEHAVIORAL> of entity <div1k_muser_counterrandomcir>.
Parsing entity <Div4M_MUSER_counterRandomCir>.
Parsing architecture <BEHAVIORAL> of entity <div4m_muser_counterrandomcir>.
Parsing entity <Div16K_MUSER_counterRandomCir>.
Parsing architecture <BEHAVIORAL> of entity <div16k_muser_counterrandomcir>.
Parsing entity <Div20K_MUSER_counterRandomCir>.
Parsing architecture <BEHAVIORAL> of entity <div20k_muser_counterrandomcir>.
Parsing entity <counterRandomCir>.
Parsing architecture <BEHAVIORAL> of entity <counterrandomcir>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\Comparator.vhf" into library work
Parsing entity <COMP4_HXILINX_Comparator>.
Parsing architecture <COMP4_HXILINX_Comparator_V> of entity <comp4_hxilinx_comparator>.
Parsing entity <Comparator>.
Parsing architecture <BEHAVIORAL> of entity <comparator>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\mod10.vhf" into library work
Parsing entity <CB4CE_HXILINX_mod10>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_mod10>.
Parsing entity <mod10>.
Parsing architecture <BEHAVIORAL> of entity <mod10>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\encoder8DEC_BIN.vhf" into library work
Parsing entity <encoder8DEC_BIN>.
Parsing architecture <BEHAVIORAL> of entity <encoder8dec_bin>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\lab9.vhf" into library work
Parsing entity <FTC_HXILINX_lab9>.
Parsing architecture <Behavioral> of entity <ftc_hxilinx_lab9>.
Parsing entity <ADD8_HXILINX_lab9>.
Parsing architecture <ADD8_HXILINX_lab9_V> of entity <add8_hxilinx_lab9>.
Parsing entity <ADSU8_HXILINX_lab9>.
Parsing architecture <ADSU8_HXILINX_lab9_V> of entity <adsu8_hxilinx_lab9>.
Parsing entity <encoder_MUSER_lab9>.
Parsing architecture <BEHAVIORAL> of entity <encoder_muser_lab9>.
Parsing entity <lab9>.
Parsing architecture <BEHAVIORAL> of entity <lab9>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf" into library work
Parsing entity <CB4CE_HXILINX_LAB6>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_lab6>.
Parsing entity <FTC_HXILINX_LAB6>.
Parsing architecture <Behavioral> of entity <ftc_hxilinx_lab6>.
Parsing entity <COMP4_HXILINX_LAB6>.
Parsing architecture <COMP4_HXILINX_LAB6_V> of entity <comp4_hxilinx_lab6>.
Parsing entity <FJKC_HXILINX_LAB6>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_lab6>.
Parsing entity <MUX4_1_4_MUSER_LAB6>.
Parsing architecture <BEHAVIORAL> of entity <mux4_1_4_muser_lab6>.
Parsing entity <DisplayRandomCir_MUSER_LAB6>.
Parsing architecture <BEHAVIORAL> of entity <displayrandomcir_muser_lab6>.
Parsing entity <Div1k_MUSER_LAB6>.
Parsing architecture <BEHAVIORAL> of entity <div1k_muser_lab6>.
Parsing entity <Div4M_MUSER_LAB6>.
Parsing architecture <BEHAVIORAL> of entity <div4m_muser_lab6>.
Parsing entity <Div16K_MUSER_LAB6>.
Parsing architecture <BEHAVIORAL> of entity <div16k_muser_lab6>.
Parsing entity <Div20K_MUSER_LAB6>.
Parsing architecture <BEHAVIORAL> of entity <div20k_muser_lab6>.
Parsing entity <counterRandomCir_MUSER_LAB6>.
Parsing architecture <BEHAVIORAL> of entity <counterrandomcir_muser_lab6>.
Parsing entity <Comparator_MUSER_LAB6>.
Parsing architecture <BEHAVIORAL> of entity <comparator_muser_lab6>.
Parsing entity <Div1M_MUSER_LAB6>.
Parsing architecture <BEHAVIORAL> of entity <div1m_muser_lab6>.
Parsing entity <LAB6>.
Parsing architecture <BEHAVIORAL> of entity <lab6>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\Lab05_no2.vhf" into library work
Parsing entity <FJKC_HXILINX_Lab05_no2>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_lab05_no2>.
Parsing entity <Lab05_no2>.
Parsing architecture <BEHAVIORAL> of entity <lab05_no2>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\Lab_04.vhf" into library work
Parsing entity <Lab_04>.
Parsing architecture <BEHAVIORAL> of entity <lab_04>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\ADJCLK.vhf" into library work
Parsing entity <CB4CE_HXILINX_ADJCLK>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_adjclk>.
Parsing entity <FJKC_HXILINX_ADJCLK>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_adjclk>.
Parsing entity <mod10_MUSER_ADJCLK>.
Parsing architecture <BEHAVIORAL> of entity <mod10_muser_adjclk>.
Parsing entity <ADJCLK>.
Parsing architecture <BEHAVIORAL> of entity <adjclk>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\OutputSelect_LEDCommon.vhd" into library work
Parsing entity <OutputSelect_LEDCommon>.
Parsing architecture <Behavioral> of entity <outputselect_ledcommon>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\OutputSelect_Buzzer.vhd" into library work
Parsing entity <OutputSelect_Buzzer>.
Parsing architecture <Behavioral> of entity <outputselect_buzzer>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\OutputSelect_7Segment.vhd" into library work
Parsing entity <OutputSelect_7Segment>.
Parsing architecture <Behavioral> of entity <outputselect_7segment>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\moduleLab08_09.vhf" into library work
Parsing entity <moduleLab08_09>.
Parsing architecture <BEHAVIORAL> of entity <modulelab08_09>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\moduleLab06.vhf" into library work
Parsing entity <FTC_HXILINX_moduleLab06>.
Parsing architecture <Behavioral> of entity <ftc_hxilinx_modulelab06>.
Parsing entity <moduleLab06>.
Parsing architecture <BEHAVIORAL> of entity <modulelab06>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\moduleLab05.vhf" into library work
Parsing entity <moduleLab05>.
Parsing architecture <BEHAVIORAL> of entity <modulelab05>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\moduleLab04.vhf" into library work
Parsing entity <moduleLab04>.
Parsing architecture <BEHAVIORAL> of entity <modulelab04>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\moduleLab03.vhf" into library work
Parsing entity <moduleLab03>.
Parsing architecture <BEHAVIORAL> of entity <modulelab03>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\moduleLab02.vhf" into library work
Parsing entity <INV4_HXILINX_moduleLab02>.
Parsing architecture <INV4_HXILINX_moduleLab02_V> of entity <inv4_hxilinx_modulelab02>.
Parsing entity <OR8_HXILINX_moduleLab02>.
Parsing architecture <OR8_HXILINX_moduleLab02_V> of entity <or8_hxilinx_modulelab02>.
Parsing entity <AND6_HXILINX_moduleLab02>.
Parsing architecture <AND6_HXILINX_moduleLab02_V> of entity <and6_hxilinx_modulelab02>.
Parsing entity <AND7_HXILINX_moduleLab02>.
Parsing architecture <AND7_HXILINX_moduleLab02_V> of entity <and7_hxilinx_modulelab02>.
Parsing entity <AND8_HXILINX_moduleLab02>.
Parsing architecture <AND8_HXILINX_moduleLab02_V> of entity <and8_hxilinx_modulelab02>.
Parsing entity <moduleLab02>.
Parsing architecture <BEHAVIORAL> of entity <modulelab02>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\BasicLogicGate.vhf" into library work
Parsing entity <FTC_HXILINX_BasicLogicGate>.
Parsing architecture <Behavioral> of entity <ftc_hxilinx_basiclogicgate>.
Parsing entity <INV4_HXILINX_BasicLogicGate>.
Parsing architecture <INV4_HXILINX_BasicLogicGate_V> of entity <inv4_hxilinx_basiclogicgate>.
Parsing entity <OR8_HXILINX_BasicLogicGate>.
Parsing architecture <OR8_HXILINX_BasicLogicGate_V> of entity <or8_hxilinx_basiclogicgate>.
Parsing entity <AND6_HXILINX_BasicLogicGate>.
Parsing architecture <AND6_HXILINX_BasicLogicGate_V> of entity <and6_hxilinx_basiclogicgate>.
Parsing entity <AND7_HXILINX_BasicLogicGate>.
Parsing architecture <AND7_HXILINX_BasicLogicGate_V> of entity <and7_hxilinx_basiclogicgate>.
Parsing entity <AND8_HXILINX_BasicLogicGate>.
Parsing architecture <AND8_HXILINX_BasicLogicGate_V> of entity <and8_hxilinx_basiclogicgate>.
Parsing entity <BasicLogicGate>.
Parsing architecture <BEHAVIORAL> of entity <basiclogicgate>.
Parsing VHDL file "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\main.vhf" into library work
Parsing entity <FTC_HXILINX_main>.
Parsing architecture <Behavioral> of entity <ftc_hxilinx_main>.
Parsing entity <INV4_HXILINX_main>.
Parsing architecture <INV4_HXILINX_main_V> of entity <inv4_hxilinx_main>.
Parsing entity <OR8_HXILINX_main>.
Parsing architecture <OR8_HXILINX_main_V> of entity <or8_hxilinx_main>.
Parsing entity <AND6_HXILINX_main>.
Parsing architecture <AND6_HXILINX_main_V> of entity <and6_hxilinx_main>.
Parsing entity <AND7_HXILINX_main>.
Parsing architecture <AND7_HXILINX_main_V> of entity <and7_hxilinx_main>.
Parsing entity <AND8_HXILINX_main>.
Parsing architecture <AND8_HXILINX_main_V> of entity <and8_hxilinx_main>.
Parsing entity <moduleLab08_09_MUSER_main>.
Parsing architecture <BEHAVIORAL> of entity <modulelab08_09_muser_main>.
Parsing entity <moduleLab06_MUSER_main>.
Parsing architecture <BEHAVIORAL> of entity <modulelab06_muser_main>.
Parsing entity <moduleLab05_MUSER_main>.
Parsing architecture <BEHAVIORAL> of entity <modulelab05_muser_main>.
Parsing entity <moduleLab03_MUSER_main>.
Parsing architecture <BEHAVIORAL> of entity <modulelab03_muser_main>.
Parsing entity <moduleLab04_MUSER_main>.
Parsing architecture <BEHAVIORAL> of entity <modulelab04_muser_main>.
Parsing entity <moduleLab02_MUSER_main>.
Parsing architecture <BEHAVIORAL> of entity <modulelab02_muser_main>.
Parsing entity <BasicLogicGate_MUSER_main>.
Parsing architecture <BEHAVIORAL> of entity <basiclogicgate_muser_main>.
Parsing entity <main>.
Parsing architecture <BEHAVIORAL> of entity <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <main> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <BasicLogicGate_MUSER_main> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <AND6_HXILINX_main> (architecture <AND6_HXILINX_main_V>) from library <work>.

Elaborating entity <AND7_HXILINX_main> (architecture <AND7_HXILINX_main_V>) from library <work>.

Elaborating entity <INV4_HXILINX_main> (architecture <INV4_HXILINX_main_V>) from library <work>.

Elaborating entity <AND8_HXILINX_main> (architecture <AND8_HXILINX_main_V>) from library <work>.

Elaborating entity <decoder> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <OR8_HXILINX_main> (architecture <OR8_HXILINX_main_V>) from library <work>.

Elaborating entity <encoder8DEC_BIN> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <MUX4_1_8> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <MUX4_1_4> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FTC_HXILINX_main> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <moduleLab02_MUSER_main> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <ADJCLK> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <mod10_MUSER_ADJCLK> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CB4CE_HXILINX_ADJCLK> (architecture <Behavioral>) from library <work>.

Elaborating entity <FJKC_HXILINX_ADJCLK> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <COUNTER0_9> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FJKC_HXILINX_COUNTER0_9> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DIsplay> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CB2CE_HXILINX_DIsplay> (architecture <Behavioral>) from library <work>.

Elaborating entity <HEX_decoder> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <OR6_HXILINX_HEX_decoder> (architecture <OR6_HXILINX_HEX_decoder_V>) from library <work>.

Elaborating entity <D2_4E_HXILINX_DIsplay> (architecture <D2_4E_HXILINX_DIsplay_V>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\DIsplay.vhf" Line 55. Case statement is complete. others clause is never selected

Elaborating entity <moduleLab03_MUSER_main> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <moduleLab04_MUSER_main> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Lab_04> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <moduleLab05_MUSER_main> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Lab05_no2> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FJKC_HXILINX_Lab05_no2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Div200> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <COUNTER0_9_MUSER_Div200> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FJKC_HXILINX_Div200> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <FTC_HXILINX_Div200> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Div100knn> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <mod10nn_MUSER_Div100knn> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FJKC_HXILINX_Div100knn> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <moduleLab06_MUSER_main> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <LAB6> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Div1M_MUSER_LAB6> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Div1k_MUSER_LAB6> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FTC_HXILINX_LAB6> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Comparator_MUSER_LAB6> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <COMP4_HXILINX_LAB6> (architecture <COMP4_HXILINX_LAB6_V>) from library <work>.

Elaborating entity <counterRandomCir_MUSER_LAB6> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Div16K_MUSER_LAB6> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CB4CE_HXILINX_LAB6> (architecture <Behavioral>) from library <work>.

Elaborating entity <Div20K_MUSER_LAB6> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FJKC_HXILINX_LAB6> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Div4M_MUSER_LAB6> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <DisplayRandomCir_MUSER_LAB6> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <MUX4_1_4_MUSER_LAB6> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <moduleLab08_09_MUSER_main> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <lab9> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FTC_HXILINX_lab9> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <deMUX1_4_8> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <ADD8_HXILINX_lab9> (architecture <ADD8_HXILINX_lab9_V>) from library <work>.

Elaborating entity <XOR_8> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <ADSU8_HXILINX_lab9> (architecture <ADSU8_HXILINX_lab9_V>) from library <work>.

Elaborating entity <encoder_MUSER_lab9> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <OutputSelect_7Segment> (architecture <Behavioral>) from library <work>.

Elaborating entity <OutputSelect_LEDCommon> (architecture <Behavioral>) from library <work>.

Elaborating entity <OutputSelect_Buzzer> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\main.vhf".
    Set property "HU_SET = XLXI_170_16" for instance <XLXI_170>.
    Set property "HU_SET = XLXI_173_17" for instance <XLXI_173>.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <BasicLogicGate_MUSER_main>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\main.vhf".
    Set property "HU_SET = XLXI_5_8" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_6_9" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_26_10" for instance <XLXI_26>.
    Set property "HU_SET = XLXI_27_11" for instance <XLXI_27>.
    Set property "HU_SET = XLXI_33_12" for instance <XLXI_33>.
    Set property "HU_SET = XLXI_34_13" for instance <XLXI_34>.
    Set property "HU_SET = XLXI_92_14" for instance <XLXI_92>.
    Set property "HU_SET = XLXI_98_15" for instance <XLXI_98>.
    Summary:
	no macro.
Unit <BasicLogicGate_MUSER_main> synthesized.

Synthesizing Unit <AND6_HXILINX_main>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\main.vhf".
    Summary:
	no macro.
Unit <AND6_HXILINX_main> synthesized.

Synthesizing Unit <AND7_HXILINX_main>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\main.vhf".
    Summary:
	no macro.
Unit <AND7_HXILINX_main> synthesized.

Synthesizing Unit <INV4_HXILINX_main>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\main.vhf".
    Summary:
	no macro.
Unit <INV4_HXILINX_main> synthesized.

Synthesizing Unit <AND8_HXILINX_main>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\main.vhf".
    Summary:
	no macro.
Unit <AND8_HXILINX_main> synthesized.

Synthesizing Unit <decoder>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\decoder.vhf".
    Summary:
	no macro.
Unit <decoder> synthesized.

Synthesizing Unit <OR8_HXILINX_main>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\main.vhf".
    Summary:
	no macro.
Unit <OR8_HXILINX_main> synthesized.

Synthesizing Unit <encoder8DEC_BIN>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\encoder8DEC_BIN.vhf".
    Summary:
	no macro.
Unit <encoder8DEC_BIN> synthesized.

Synthesizing Unit <MUX4_1_8>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\MUX4_1_8.vhf".
    Summary:
	no macro.
Unit <MUX4_1_8> synthesized.

Synthesizing Unit <MUX4_1_4>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\MUX4_1_4.vhf".
    Summary:
	no macro.
Unit <MUX4_1_4> synthesized.

Synthesizing Unit <FTC_HXILINX_main>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\main.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTC_HXILINX_main> synthesized.

Synthesizing Unit <moduleLab02_MUSER_main>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\main.vhf".
    Set property "HU_SET = XLXI_3_1" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_2" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_26_3" for instance <XLXI_26>.
    Set property "HU_SET = XLXI_27_4" for instance <XLXI_27>.
    Set property "HU_SET = XLXI_33_5" for instance <XLXI_33>.
    Set property "HU_SET = XLXI_34_6" for instance <XLXI_34>.
    Set property "HU_SET = XLXI_47_7" for instance <XLXI_47>.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\main.vhf" line 1144: Output port <TC> of the instance <XLXI_51> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <moduleLab02_MUSER_main> synthesized.

Synthesizing Unit <ADJCLK>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\ADJCLK.vhf".
    Set property "HU_SET = XLXI_21_25" for instance <XLXI_21>.
    Set property "HU_SET = XLXI_35_26" for instance <XLXI_35>.
    Set property "HU_SET = XLXI_38_27" for instance <XLXI_38>.
    Set property "HU_SET = XLXI_41_29" for instance <XLXI_41>.
    Set property "HU_SET = XLXI_44_28" for instance <XLXI_44>.
    Summary:
	no macro.
Unit <ADJCLK> synthesized.

Synthesizing Unit <mod10_MUSER_ADJCLK>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\ADJCLK.vhf".
    Set property "HU_SET = XLXI_1_24" for instance <XLXI_1>.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\ADJCLK.vhf" line 178: Output port <CEO> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\ADJCLK.vhf" line 178: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mod10_MUSER_ADJCLK> synthesized.

Synthesizing Unit <CB4CE_HXILINX_ADJCLK>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\ADJCLK.vhf".
    Found 4-bit register for signal <COUNT>.
    Found 4-bit adder for signal <COUNT[3]_GND_22_o_add_0_OUT> created at line 57.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <CB4CE_HXILINX_ADJCLK> synthesized.

Synthesizing Unit <FJKC_HXILINX_ADJCLK>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\ADJCLK.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_ADJCLK> synthesized.

Synthesizing Unit <COUNTER0_9>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\COUNTER0_9.vhf".
    Set property "HU_SET = XLXI_1_20" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_4_21" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_22" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_9_23" for instance <XLXI_9>.
    Summary:
	no macro.
Unit <COUNTER0_9> synthesized.

Synthesizing Unit <FJKC_HXILINX_COUNTER0_9>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\COUNTER0_9.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_COUNTER0_9> synthesized.

Synthesizing Unit <DIsplay>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\DIsplay.vhf".
    Set property "HU_SET = XLXI_3_1" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_9_2" for instance <XLXI_9>.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\DIsplay.vhf" line 209: Output port <CEO> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\DIsplay.vhf" line 209: Output port <TC> of the instance <XLXI_3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DIsplay> synthesized.

Synthesizing Unit <CB2CE_HXILINX_DIsplay>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\DIsplay.vhf".
    Found 2-bit register for signal <COUNT>.
    Found 2-bit adder for signal <COUNT[1]_GND_27_o_add_0_OUT> created at line 100.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2CE_HXILINX_DIsplay> synthesized.

Synthesizing Unit <HEX_decoder>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\HEX_decoder.vhf".
    Set property "HU_SET = XLXI_23_0" for instance <XLXI_23>.
    Summary:
	no macro.
Unit <HEX_decoder> synthesized.

Synthesizing Unit <OR6_HXILINX_HEX_decoder>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\HEX_decoder.vhf".
    Summary:
	no macro.
Unit <OR6_HXILINX_HEX_decoder> synthesized.

Synthesizing Unit <D2_4E_HXILINX_DIsplay>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\DIsplay.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D2_4E_HXILINX_DIsplay> synthesized.

Synthesizing Unit <moduleLab03_MUSER_main>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\main.vhf".
    Summary:
	no macro.
Unit <moduleLab03_MUSER_main> synthesized.

Synthesizing Unit <moduleLab04_MUSER_main>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\main.vhf".
    Summary:
	no macro.
Unit <moduleLab04_MUSER_main> synthesized.

Synthesizing Unit <Lab_04>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\Lab_04.vhf".
    Summary:
	no macro.
Unit <Lab_04> synthesized.

Synthesizing Unit <moduleLab05_MUSER_main>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\main.vhf".
    Summary:
	no macro.
Unit <moduleLab05_MUSER_main> synthesized.

Synthesizing Unit <Lab05_no2>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\Lab05_no2.vhf".
    Set property "HU_SET = XLXI_513_37" for instance <XLXI_513>.
    Set property "HU_SET = XLXI_514_38" for instance <XLXI_514>.
    Set property "HU_SET = XLXI_515_39" for instance <XLXI_515>.
    Summary:
	no macro.
Unit <Lab05_no2> synthesized.

Synthesizing Unit <FJKC_HXILINX_Lab05_no2>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\Lab05_no2.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_Lab05_no2> synthesized.

Synthesizing Unit <Div200>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\Div200.vhf".
    Set property "HU_SET = XLXI_3_34" for instance <XLXI_3>.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\Div200.vhf" line 295: Output port <bit> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\Div200.vhf" line 301: Output port <bit> of the instance <XLXI_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Div200> synthesized.

Synthesizing Unit <COUNTER0_9_MUSER_Div200>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\Div200.vhf".
    Set property "HU_SET = XLXI_1_30" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_4_31" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_32" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_9_33" for instance <XLXI_9>.
    Summary:
	no macro.
Unit <COUNTER0_9_MUSER_Div200> synthesized.

Synthesizing Unit <FJKC_HXILINX_Div200>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\Div200.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_Div200> synthesized.

Synthesizing Unit <FTC_HXILINX_Div200>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\Div200.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTC_HXILINX_Div200> synthesized.

Synthesizing Unit <Div100knn>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\Div100knn.vhf".
    Summary:
	no macro.
Unit <Div100knn> synthesized.

Synthesizing Unit <mod10nn_MUSER_Div100knn>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\Div100knn.vhf".
    Set property "HU_SET = XLXI_1_77" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_3_78" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_79" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_80" for instance <XLXI_5>.
    Summary:
	no macro.
Unit <mod10nn_MUSER_Div100knn> synthesized.

Synthesizing Unit <FJKC_HXILINX_Div100knn>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\Div100knn.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_Div100knn> synthesized.

Synthesizing Unit <moduleLab06_MUSER_main>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\main.vhf".
    Set property "HU_SET = XLXI_4_0" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <moduleLab06_MUSER_main> synthesized.

Synthesizing Unit <LAB6>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf".
    Summary:
	no macro.
Unit <LAB6> synthesized.

Synthesizing Unit <Div1M_MUSER_LAB6>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf".
    Set property "HU_SET = XLXI_3_46" for instance <XLXI_3>.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf" line 1106: Output port <bit> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf" line 1112: Output port <bit> of the instance <XLXI_6> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Div1M_MUSER_LAB6> synthesized.

Synthesizing Unit <Div1k_MUSER_LAB6>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf".
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf" line 616: Output port <bit> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf" line 625: Output port <bit> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf" line 631: Output port <bit> of the instance <XLXI_9> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Div1k_MUSER_LAB6> synthesized.

Synthesizing Unit <FTC_HXILINX_LAB6>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTC_HXILINX_LAB6> synthesized.

Synthesizing Unit <Comparator_MUSER_LAB6>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf".
    Set property "HU_SET = XLXI_1_45" for instance <XLXI_1>.
    Summary:
	no macro.
Unit <Comparator_MUSER_LAB6> synthesized.

Synthesizing Unit <COMP4_HXILINX_LAB6>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf".
    Summary:
Unit <COMP4_HXILINX_LAB6> synthesized.

Synthesizing Unit <counterRandomCir_MUSER_LAB6>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf".
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf" line 960: Output port <TC> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf" line 966: Output port <TC> of the instance <XLXI_18> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf" line 972: Output port <TC> of the instance <XLXI_19> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <counterRandomCir_MUSER_LAB6> synthesized.

Synthesizing Unit <Div16K_MUSER_LAB6>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf".
    Set property "HU_SET = XLXI_2_43" for instance <XLXI_2>.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf" line 769: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf" line 769: Output port <Q0> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf" line 769: Output port <Q1> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf" line 769: Output port <Q2> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf" line 769: Output port <Q3> of the instance <XLXI_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Div16K_MUSER_LAB6> synthesized.

Synthesizing Unit <CB4CE_HXILINX_LAB6>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf".
    Found 4-bit register for signal <COUNT>.
    Found 4-bit adder for signal <COUNT[3]_GND_53_o_add_0_OUT> created at line 57.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <CB4CE_HXILINX_LAB6> synthesized.

Synthesizing Unit <Div20K_MUSER_LAB6>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf".
    Set property "HU_SET = XLXI_5_44" for instance <XLXI_5>.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf" line 844: Output port <bit> of the instance <XLXI_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Div20K_MUSER_LAB6> synthesized.

Synthesizing Unit <FJKC_HXILINX_LAB6>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_LAB6> synthesized.

Synthesizing Unit <Div4M_MUSER_LAB6>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf".
    Set property "HU_SET = XLXI_6_41" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_7_42" for instance <XLXI_7>.
    Summary:
	no macro.
Unit <Div4M_MUSER_LAB6> synthesized.

Synthesizing Unit <DisplayRandomCir_MUSER_LAB6>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf".
    Summary:
	no macro.
Unit <DisplayRandomCir_MUSER_LAB6> synthesized.

Synthesizing Unit <MUX4_1_4_MUSER_LAB6>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\LAB6.vhf".
    Summary:
	no macro.
Unit <MUX4_1_4_MUSER_LAB6> synthesized.

Synthesizing Unit <moduleLab08_09_MUSER_main>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\main.vhf".
    Summary:
	no macro.
Unit <moduleLab08_09_MUSER_main> synthesized.

Synthesizing Unit <lab9>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\lab9.vhf".
    Set property "HU_SET = XLXI_5_3" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_6_4" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_9_5" for instance <XLXI_9>.
    Set property "HU_SET = XLXI_12_6" for instance <XLXI_12>.
    Set property "HU_SET = XLXI_82_7" for instance <XLXI_82>.
    Set property "HU_SET = XLXI_84_8" for instance <XLXI_84>.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\lab9.vhf" line 427: Output port <Q3> of the instance <XLXI_62> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\lab9.vhf" line 445: Output port <OFL> of the instance <XLXI_82> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\lab9.vhf" line 458: Output port <CO> of the instance <XLXI_84> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\lab9.vhf" line 458: Output port <OFL> of the instance <XLXI_84> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <lab9> synthesized.

Synthesizing Unit <FTC_HXILINX_lab9>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\lab9.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTC_HXILINX_lab9> synthesized.

Synthesizing Unit <deMUX1_4_8>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\deMUX1_4_8.vhf".
    Summary:
	no macro.
Unit <deMUX1_4_8> synthesized.

Synthesizing Unit <ADD8_HXILINX_lab9>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\lab9.vhf".
    Found 9-bit adder for signal <n0022> created at line 80.
    Found 9-bit adder for signal <adder_tmp> created at line 80.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ADD8_HXILINX_lab9> synthesized.

Synthesizing Unit <XOR_8>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\XOR_8.vhf".
    Summary:
	no macro.
Unit <XOR_8> synthesized.

Synthesizing Unit <ADSU8_HXILINX_lab9>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\lab9.vhf".
    Found 9-bit subtractor for signal <GND_65_o_GND_65_o_sub_3_OUT> created at line 114.
    Found 9-bit adder for signal <n0040> created at line 112.
    Found 9-bit adder for signal <BUS_0001_GND_65_o_add_1_OUT> created at line 112.
    Found 9-bit subtractor for signal <GND_65_o_GND_65_o_sub_4_OUT<8:0>> created at line 114.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <ADSU8_HXILINX_lab9> synthesized.

Synthesizing Unit <encoder_MUSER_lab9>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\lab9.vhf".
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\lab9.vhf" line 168: Output port <O> of the instance <XLXI_9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\lab9.vhf" line 182: Output port <G> of the instance <XLXI_14> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <encoder_MUSER_lab9> synthesized.

Synthesizing Unit <OutputSelect_7Segment>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\OutputSelect_7Segment.vhd".
    Summary:
	inferred  11 Multiplexer(s).
Unit <OutputSelect_7Segment> synthesized.

Synthesizing Unit <OutputSelect_LEDCommon>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\OutputSelect_LEDCommon.vhd".
    Summary:
	inferred  11 Multiplexer(s).
Unit <OutputSelect_LEDCommon> synthesized.

Synthesizing Unit <OutputSelect_Buzzer>.
    Related source file is "C:\Users\Peqch\Desktop\Digital system Fundamental\ISE\DSF_Project\ProjectDSF_BasicNLab_FPGA2\OutputSelect_Buzzer.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <OutputSelect_Buzzer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 14
 2-bit adder                                           : 2
 4-bit adder                                           : 8
 9-bit adder                                           : 2
 9-bit addsub                                          : 2
# Registers                                            : 183
 1-bit register                                        : 173
 2-bit register                                        : 2
 4-bit register                                        : 8
# Multiplexers                                         : 352
 1-bit 2-to-1 multiplexer                              : 326
 4-bit 2-to-1 multiplexer                              : 13
 7-bit 2-to-1 multiplexer                              : 11
 9-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CB2CE_HXILINX_DIsplay>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB2CE_HXILINX_DIsplay> synthesized (advanced).

Synthesizing (advanced) Unit <CB4CE_HXILINX_ADJCLK>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB4CE_HXILINX_ADJCLK> synthesized (advanced).

Synthesizing (advanced) Unit <CB4CE_HXILINX_LAB6>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB4CE_HXILINX_LAB6> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 9-bit adder carry in                                  : 1
 9-bit addsub                                          : 2
# Counters                                             : 10
 2-bit up counter                                      : 2
 4-bit up counter                                      : 8
# Registers                                            : 175
 Flip-Flops                                            : 175
# Multiplexers                                         : 352
 1-bit 2-to-1 multiplexer                              : 326
 4-bit 2-to-1 multiplexer                              : 13
 7-bit 2-to-1 multiplexer                              : 11
 9-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <moduleLab02_MUSER_main> ...

Optimizing unit <ADJCLK> ...

Optimizing unit <DIsplay> ...

Optimizing unit <MUX4_1_4> ...

Optimizing unit <HEX_decoder> ...

Optimizing unit <COUNTER0_9> ...

Optimizing unit <mod10nn_MUSER_Div100knn> ...

Optimizing unit <moduleLab08_09_MUSER_main> ...

Optimizing unit <lab9> ...

Optimizing unit <deMUX1_4_8> ...

Optimizing unit <XOR_8> ...

Optimizing unit <BasicLogicGate_MUSER_main> ...

Optimizing unit <decoder> ...

Optimizing unit <Lab05_no2> ...

Optimizing unit <COUNTER0_9_MUSER_Div200> ...

Optimizing unit <LAB6> ...

Optimizing unit <counterRandomCir_MUSER_LAB6> ...

Optimizing unit <DisplayRandomCir_MUSER_LAB6> ...

Optimizing unit <MUX4_1_4_MUSER_LAB6> ...

Optimizing unit <Lab_04> ...

Optimizing unit <moduleLab03_MUSER_main> ...

Optimizing unit <main> ...

Optimizing unit <CB4CE_HXILINX_ADJCLK> ...

Optimizing unit <FJKC_HXILINX_ADJCLK> ...

Optimizing unit <CB2CE_HXILINX_DIsplay> ...

Optimizing unit <OR6_HXILINX_HEX_decoder> ...

Optimizing unit <D2_4E_HXILINX_DIsplay> ...

Optimizing unit <AND8_HXILINX_main> ...

Optimizing unit <AND7_HXILINX_main> ...

Optimizing unit <AND6_HXILINX_main> ...

Optimizing unit <INV4_HXILINX_main> ...

Optimizing unit <OR8_HXILINX_main> ...

Optimizing unit <FJKC_HXILINX_COUNTER0_9> ...

Optimizing unit <FJKC_HXILINX_Div100knn> ...

Optimizing unit <FTC_HXILINX_main> ...

Optimizing unit <ADD8_HXILINX_lab9> ...

Optimizing unit <ADSU8_HXILINX_lab9> ...

Optimizing unit <FTC_HXILINX_lab9> ...

Optimizing unit <FJKC_HXILINX_Div200> ...

Optimizing unit <FTC_HXILINX_Div200> ...

Optimizing unit <FJKC_HXILINX_Lab05_no2> ...

Optimizing unit <CB4CE_HXILINX_LAB6> ...

Optimizing unit <FJKC_HXILINX_LAB6> ...

Optimizing unit <FTC_HXILINX_LAB6> ...

Optimizing unit <COMP4_HXILINX_LAB6> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 211
 Flip-Flops                                            : 211

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1566
#      AND2                        : 369
#      AND2B1                      : 45
#      AND2B2                      : 2
#      AND3                        : 68
#      AND3B2                      : 2
#      AND4                        : 7
#      AND4B2                      : 2
#      AND4B3                      : 3
#      AND5B4                      : 2
#      BUF                         : 226
#      GND                         : 1
#      INV                         : 250
#      LUT2                        : 143
#      LUT3                        : 137
#      LUT4                        : 10
#      LUT5                        : 9
#      LUT6                        : 32
#      MUXCY                       : 22
#      MUXF7                       : 2
#      OR2                         : 130
#      OR3                         : 14
#      OR4                         : 43
#      OR5                         : 12
#      VCC                         : 2
#      XOR2                        : 9
#      XORCY                       : 24
# FlipFlops/Latches                : 211
#      FD                          : 2
#      FDC                         : 46
#      FDCE                        : 163
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 37
#      IBUF                        : 25
#      OBUF                        : 12
# Logical                          : 12
#      NAND2                       : 11
#      NOR2                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             211  out of  11440     1%  
 Number of Slice LUTs:                  581  out of   5720    10%  
    Number used as Logic:               581  out of   5720    10%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    792
   Number with an unused Flip Flop:     581  out of    792    73%  
   Number with an unused LUT:           211  out of    792    26%  
   Number of fully used LUT-FF pairs:     0  out of    792     0%  
   Number of unique control sets:       184

IO Utilization: 
 Number of IOs:                          37
 Number of bonded IOBs:                  37  out of    102    36%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------+
Clock Signal                                                                                                | Clock buffer(FF name)                                             | Load  |
------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------+
XLXI_170/q_tmp                                                                                              | NONE(XLXI_11/XLXI_43)                                             | 3     |
OSC                                                                                                         | IBUF+BUFG                                                         | 9     |
XLXI_2/XLXI_38/XLXN_5(XLXI_2/XLXI_38/XLXI_13/XLXI_4:O)                                                      | NONE(*)(XLXI_2/XLXI_38/XLXI_8/XLXI_1/COUNT_0)                     | 4     |
XLXI_2/XLXI_38/XLXN_60(XLXI_2/XLXI_38/XLXI_8/XLXI_4:O)                                                      | NONE(*)(XLXI_2/XLXI_38/XLXI_9/XLXI_1/COUNT_0)                     | 4     |
XLXI_2/XLXI_38/XLXN_2(XLXI_2/XLXI_38/XLXI_9/XLXI_4:O)                                                       | NONE(*)(XLXI_2/XLXI_38/XLXI_10/XLXI_1/COUNT_0)                    | 4     |
XLXI_2/XLXI_38/XLXN_3(XLXI_2/XLXI_38/XLXI_10/XLXI_4:O)                                                      | NONE(*)(XLXI_2/XLXI_38/XLXI_11/XLXI_1/COUNT_0)                    | 4     |
XLXI_2/XLXI_38/XLXN_20(XLXI_2/XLXI_38/XLXI_11/XLXI_4:O)                                                     | NONE(*)(XLXI_2/XLXI_38/XLXI_48/XLXI_1/COUNT_0)                    | 5     |
XLXI_2/XLXN_106(XLXI_2/XLXI_38/XLXI_48/XLXI_4:O)                                                            | NONE(*)(XLXI_2/XLXI_38/XLXI_20/XLXI_1/COUNT_0)                    | 5     |
XLXI_2/XLXI_38/XLXI_38/q_tmp                                                                                | NONE(XLXI_2/XLXI_38/XLXI_41/q_tmp)                                | 1     |
XLXI_2/XLXN_104(XLXI_2/XLXI_38/XLXI_20/XLXI_4:O)                                                            | NONE(*)(XLXI_2/XLXI_38/XLXI_38/q_tmp)                             | 1     |
XLXI_2/XLXI_38/XLXI_21/q_tmp                                                                                | NONE(XLXI_2/XLXI_38/XLXI_35/q_tmp)                                | 1     |
XLXI_173/q_tmp                                                                                              | NONE(XLXI_2/XLXI_53/XLXI_3/COUNT_0)                               | 5     |
XLXI_2/XLXI_47/O(XLXI_2/XLXI_47/O:O)                                                                        | NONE(*)(XLXI_2/XLXI_48/XLXI_9/q_tmp)                              | 4     |
XLXI_2/XLXI_48/XLXN_93(XLXI_2/XLXI_48/XLXI_55:O)                                                            | NONE(*)(XLXI_2/XLXI_49/XLXI_9/q_tmp)                              | 4     |
XLXI_2/XLXI_49/XLXN_93(XLXI_2/XLXI_49/XLXI_55:O)                                                            | NONE(*)(XLXI_2/XLXI_50/XLXI_9/q_tmp)                              | 4     |
XLXI_2/XLXI_50/XLXN_93(XLXI_2/XLXI_50/XLXI_55:O)                                                            | NONE(*)(XLXI_2/XLXI_51/XLXI_9/q_tmp)                              | 4     |
XLXI_165/XLXI_6/XLXN_72(XLXI_165/XLXI_6/XLXI_45:O)                                                          | NONE(*)(XLXI_165/XLXI_7/XLXI_5/q_tmp)                             | 4     |
XLXI_165/XLXI_7/XLXN_72(XLXI_165/XLXI_7/XLXI_45:O)                                                          | NONE(*)(XLXI_165/XLXI_8/XLXI_5/q_tmp)                             | 4     |
XLXI_165/XLXI_8/XLXN_72(XLXI_165/XLXI_8/XLXI_45:O)                                                          | NONE(*)(XLXI_165/XLXI_9/XLXI_5/q_tmp)                             | 4     |
XLXI_165/XLXI_9/XLXN_72(XLXI_165/XLXI_9/XLXI_45:O)                                                          | NONE(*)(XLXI_165/XLXI_10/XLXI_5/q_tmp)                            | 4     |
XLXI_165/XLXI_10/XLXN_72(XLXI_165/XLXI_10/XLXI_45:O)                                                        | NONE(*)(XLXI_173/q_tmp)                                           | 1     |
XLXI_13/XLXN_23(XLXI_13/XLXI_36:O)                                                                          | NONE(*)(XLXI_13/XLXI_1/XLXI_9/q_tmp)                              | 1     |
XLXI_13/XLXN_13(XLXI_13/XLXI_34:O)                                                                          | NONE(*)(XLXI_13/XLXI_1/XLXI_5/q_tmp)                              | 1     |
XLXI_13/XLXN_14(XLXI_13/XLXI_35:O)                                                                          | NONE(*)(XLXI_13/XLXI_1/XLXI_6/q_tmp)                              | 1     |
XLXI_13/XLXN_24(XLXI_13/XLXI_33:O)                                                                          | NONE(*)(XLXI_13/XLXI_1/XLXI_12/q_tmp)                             | 1     |
XLXI_5/XLXI_1/XLXI_677/XLXI_9/XLXN_72(XLXI_5/XLXI_1/XLXI_677/XLXI_9/XLXI_45:O)                              | NONE(*)(XLXI_5/XLXI_1/XLXI_677/XLXI_10/XLXI_1/q_tmp)              | 4     |
XLXI_5/XLXI_1/XLXI_677/XLXI_8/XLXN_72(XLXI_5/XLXI_1/XLXI_677/XLXI_8/XLXI_45:O)                              | NONE(*)(XLXI_5/XLXI_1/XLXI_677/XLXI_9/XLXI_1/q_tmp)               | 4     |
XLXI_5/XLXI_1/XLXI_677/XLXI_7/XLXN_72(XLXI_5/XLXI_1/XLXI_677/XLXI_7/XLXI_45:O)                              | NONE(*)(XLXI_5/XLXI_1/XLXI_677/XLXI_8/XLXI_1/q_tmp)               | 4     |
XLXI_5/XLXI_1/XLXI_677/XLXI_6/XLXN_72(XLXI_5/XLXI_1/XLXI_677/XLXI_6/XLXI_45:O)                              | NONE(*)(XLXI_5/XLXI_1/XLXI_677/XLXI_7/XLXI_1/q_tmp)               | 4     |
XLXI_5/XLXI_1/XLXN_1063(XLXI_5/XLXI_1/XLXI_667:O)                                                           | NONE(*)(XLXI_5/XLXI_1/XLXI_677/XLXI_6/XLXI_1/q_tmp)               | 4     |
XLXI_5/XLXI_1/XLXI_671/XLXI_1/XLXN_93(XLXI_5/XLXI_1/XLXI_671/XLXI_1/XLXI_55:O)                              | NONE(*)(XLXI_5/XLXI_1/XLXI_671/XLXI_2/XLXI_9/q_tmp)               | 4     |
XLXI_5/XLXI_1/XLXI_677/XLXI_10/XLXN_72(XLXI_5/XLXI_1/XLXI_677/XLXI_10/XLXI_45:O)                            | NONE(*)(XLXI_5/XLXI_1/XLXI_671/XLXI_1/XLXI_9/q_tmp)               | 4     |
XLXI_5/XLXI_1/XLXI_671/XLXI_2/XLXN_93(XLXI_5/XLXI_1/XLXI_671/XLXI_2/XLXI_55:O)                              | NONE(*)(XLXI_5/XLXI_1/XLXI_671/XLXI_3/q_tmp)                      | 1     |
XLXI_5/XLXI_1/XLXN_1060(XLXI_5/XLXI_1/XLXI_638:O)                                                           | NONE(*)(XLXI_5/XLXI_1/XLXI_515/q_tmp)                             | 3     |
XLXI_11/XLXN_112                                                                                            | NONE(XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_4/XLXI_1/q_tmp)          | 16    |
XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_4/XLXN_93(XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_4/XLXI_55:O)              | NONE(*)(XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_8/XLXI_1/q_tmp)       | 4     |
XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_8/XLXN_93(XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_8/XLXI_55:O)              | NONE(*)(XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_9/XLXI_1/q_tmp)       | 4     |
XLXI_11/XLXI_35/XLXI_55/XLXI_5/XLXN_93(XLXI_11/XLXI_35/XLXI_55/XLXI_5/XLXI_55:O)                            | NONE(*)(XLXI_11/XLXI_35/XLXI_55/XLXI_6/XLXI_1/q_tmp)              | 4     |
XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_9/XLXN_93(XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_9/XLXI_55:O)              | NONE(*)(XLXI_11/XLXI_35/XLXI_55/XLXI_5/XLXI_1/q_tmp)              | 4     |
XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_4/XLXN_93(XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_4/XLXI_55:O)| NONE(*)(XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_8/XLXI_1/q_tmp)| 4     |
XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_8/XLXN_93(XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_8/XLXI_55:O)| NONE(*)(XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_9/XLXI_1/q_tmp)| 4     |
XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_9/XLXN_93(XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_9/XLXI_55:O)| NONE(*)(XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_4/XLXI_1/q_tmp)| 4     |
XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_4/XLXN_93(XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_4/XLXI_55:O)| NONE(*)(XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_8/XLXI_1/q_tmp)| 4     |
XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_8/XLXN_93(XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_8/XLXI_55:O)| NONE(*)(XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_9/XLXI_1/q_tmp)| 4     |
XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_4/XLXN_93(XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_4/XLXI_55:O)| NONE(*)(XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_8/XLXI_1/q_tmp)| 4     |
XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_8/XLXN_93(XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_8/XLXI_55:O)| NONE(*)(XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_9/XLXI_1/q_tmp)| 4     |
XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_9/XLXN_93(XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_9/XLXI_55:O)| NONE(*)(XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_2/XLXI_1/q_tmp)       | 4     |
XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_8/XLXN_93(XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_8/XLXI_55:O)| NONE(*)(XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_9/XLXI_1/q_tmp)| 4     |
XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_4/XLXN_93(XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_4/XLXI_55:O)| NONE(*)(XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_8/XLXI_1/q_tmp)| 4     |
XLXI_11/XLXI_35/XLXI_65/XLXI_16/XLXN_93(XLXI_11/XLXI_35/XLXI_65/XLXI_16/XLXI_55:O)                          | NONE(*)(XLXI_11/XLXI_35/XLXI_65/XLXI_17/XLXI_1/q_tmp)             | 4     |
XLXI_11/XLXI_35/XLXI_65/XLXN_15(XLXI_11/XLXI_35/XLXI_65/XLXI_15:O)                                          | NONE(*)(XLXI_11/XLXI_35/XLXI_65/XLXI_19/XLXI_1/q_tmp)             | 4     |
XLXI_11/XLXI_35/XLXI_65/XLXN_14(XLXI_11/XLXI_35/XLXI_65/XLXI_14:O)                                          | NONE(*)(XLXI_11/XLXI_35/XLXI_65/XLXI_18/XLXI_1/q_tmp)             | 4     |
XLXI_11/XLXI_35/XLXI_65/XLXN_13(XLXI_11/XLXI_35/XLXI_65/XLXI_13:O)                                          | NONE(*)(XLXI_11/XLXI_35/XLXI_65/XLXI_16/XLXI_1/q_tmp)             | 4     |
XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_9/XLXN_93(XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_9/XLXI_55:O)| NONE(*)(XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_2/COUNT_0)            | 4     |
XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_2/XLXN_93(XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_2/XLXI_55:O)              | NONE(*)(XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_5/q_tmp)              | 1     |
XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_9/XLXN_93(XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_9/XLXI_55:O)| NONE(*)(XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_6/q_tmp)              | 1     |
XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_6/q_tmp                                                                 | NONE(XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_7/q_tmp)                 | 1     |
XLXI_11/XLXI_35/XLXI_55/XLXI_6/XLXN_93(XLXI_11/XLXI_35/XLXI_55/XLXI_6/XLXI_55:O)                            | NONE(*)(XLXI_11/XLXI_35/XLXI_55/XLXI_3/q_tmp)                     | 1     |
------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------+
(*) These 51 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.407ns (Maximum Frequency: 156.089MHz)
   Minimum input arrival time before clock: 7.191ns
   Maximum output required time after clock: 22.009ns
   Maximum combinational path delay: 23.419ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_170/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_11/XLXI_4/q_tmp (FF)
  Destination:       XLXI_11/XLXI_4/q_tmp (FF)
  Source Clock:      XLXI_170/q_tmp rising
  Destination Clock: XLXI_170/q_tmp rising

  Data Path: XLXI_11/XLXI_4/q_tmp to XLXI_11/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_5_o1_INV_0 (q_tmp_INV_5_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'OSC'
  Clock period: 4.107ns (frequency: 243.463MHz)
  Total number of paths / destination ports: 53 / 16
-------------------------------------------------------------------------
Delay:               4.107ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_38/XLXI_13/XLXI_1/COUNT_0 (FF)
  Destination:       XLXI_2/XLXI_38/XLXI_13/XLXI_1/COUNT_0 (FF)
  Source Clock:      OSC rising
  Destination Clock: OSC rising

  Data Path: XLXI_2/XLXI_38/XLXI_13/XLXI_1/COUNT_0 to XLXI_2/XLXI_38/XLXI_13/XLXI_1/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  COUNT_0 (COUNT_0)
     end scope: 'XLXI_2/XLXI_38/XLXI_13/XLXI_1:Q0'
     INV:I->O              1   0.568   0.808  XLXI_2/XLXI_38/XLXI_13/XLXI_2 (XLXI_2/XLXI_38/XLXI_13/XLXN_10)
     AND4:I3->O            8   0.339   0.802  XLXI_2/XLXI_38/XLXI_13/XLXI_4 (XLXI_2/XLXI_38/XLXN_5)
     begin scope: 'XLXI_2/XLXI_38/XLXI_13/XLXI_1:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      4.107ns (1.784ns logic, 2.323ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_38/XLXN_5'
  Clock period: 4.107ns (frequency: 243.463MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               4.107ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_38/XLXI_8/XLXI_1/COUNT_0 (FF)
  Destination:       XLXI_2/XLXI_38/XLXI_8/XLXI_1/COUNT_0 (FF)
  Source Clock:      XLXI_2/XLXI_38/XLXN_5 rising
  Destination Clock: XLXI_2/XLXI_38/XLXN_5 rising

  Data Path: XLXI_2/XLXI_38/XLXI_8/XLXI_1/COUNT_0 to XLXI_2/XLXI_38/XLXI_8/XLXI_1/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  COUNT_0 (COUNT_0)
     end scope: 'XLXI_2/XLXI_38/XLXI_8/XLXI_1:Q0'
     INV:I->O              1   0.568   0.808  XLXI_2/XLXI_38/XLXI_8/XLXI_2 (XLXI_2/XLXI_38/XLXI_8/XLXN_10)
     AND4:I3->O            8   0.339   0.802  XLXI_2/XLXI_38/XLXI_8/XLXI_4 (XLXI_2/XLXI_38/XLXN_60)
     begin scope: 'XLXI_2/XLXI_38/XLXI_8/XLXI_1:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      4.107ns (1.784ns logic, 2.323ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_38/XLXN_60'
  Clock period: 4.107ns (frequency: 243.463MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               4.107ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_38/XLXI_9/XLXI_1/COUNT_0 (FF)
  Destination:       XLXI_2/XLXI_38/XLXI_9/XLXI_1/COUNT_0 (FF)
  Source Clock:      XLXI_2/XLXI_38/XLXN_60 rising
  Destination Clock: XLXI_2/XLXI_38/XLXN_60 rising

  Data Path: XLXI_2/XLXI_38/XLXI_9/XLXI_1/COUNT_0 to XLXI_2/XLXI_38/XLXI_9/XLXI_1/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  COUNT_0 (COUNT_0)
     end scope: 'XLXI_2/XLXI_38/XLXI_9/XLXI_1:Q0'
     INV:I->O              1   0.568   0.808  XLXI_2/XLXI_38/XLXI_9/XLXI_2 (XLXI_2/XLXI_38/XLXI_9/XLXN_10)
     AND4:I3->O            8   0.339   0.802  XLXI_2/XLXI_38/XLXI_9/XLXI_4 (XLXI_2/XLXI_38/XLXN_2)
     begin scope: 'XLXI_2/XLXI_38/XLXI_9/XLXI_1:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      4.107ns (1.784ns logic, 2.323ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_38/XLXN_2'
  Clock period: 4.107ns (frequency: 243.463MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               4.107ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_38/XLXI_10/XLXI_1/COUNT_0 (FF)
  Destination:       XLXI_2/XLXI_38/XLXI_10/XLXI_1/COUNT_0 (FF)
  Source Clock:      XLXI_2/XLXI_38/XLXN_2 rising
  Destination Clock: XLXI_2/XLXI_38/XLXN_2 rising

  Data Path: XLXI_2/XLXI_38/XLXI_10/XLXI_1/COUNT_0 to XLXI_2/XLXI_38/XLXI_10/XLXI_1/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  COUNT_0 (COUNT_0)
     end scope: 'XLXI_2/XLXI_38/XLXI_10/XLXI_1:Q0'
     INV:I->O              1   0.568   0.808  XLXI_2/XLXI_38/XLXI_10/XLXI_2 (XLXI_2/XLXI_38/XLXI_10/XLXN_10)
     AND4:I3->O            8   0.339   0.802  XLXI_2/XLXI_38/XLXI_10/XLXI_4 (XLXI_2/XLXI_38/XLXN_3)
     begin scope: 'XLXI_2/XLXI_38/XLXI_10/XLXI_1:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      4.107ns (1.784ns logic, 2.323ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_38/XLXN_3'
  Clock period: 4.135ns (frequency: 241.861MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               4.135ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_38/XLXI_11/XLXI_1/COUNT_0 (FF)
  Destination:       XLXI_2/XLXI_38/XLXI_11/XLXI_1/COUNT_0 (FF)
  Source Clock:      XLXI_2/XLXI_38/XLXN_3 rising
  Destination Clock: XLXI_2/XLXI_38/XLXN_3 rising

  Data Path: XLXI_2/XLXI_38/XLXI_11/XLXI_1/COUNT_0 to XLXI_2/XLXI_38/XLXI_11/XLXI_1/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  COUNT_0 (COUNT_0)
     end scope: 'XLXI_2/XLXI_38/XLXI_11/XLXI_1:Q0'
     INV:I->O              1   0.568   0.808  XLXI_2/XLXI_38/XLXI_11/XLXI_2 (XLXI_2/XLXI_38/XLXI_11/XLXN_10)
     AND4:I3->O            9   0.339   0.829  XLXI_2/XLXI_38/XLXI_11/XLXI_4 (XLXI_2/XLXI_38/XLXN_20)
     begin scope: 'XLXI_2/XLXI_38/XLXI_11/XLXI_1:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      4.135ns (1.784ns logic, 2.351ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_38/XLXN_20'
  Clock period: 4.162ns (frequency: 240.281MHz)
  Total number of paths / destination ports: 27 / 9
-------------------------------------------------------------------------
Delay:               4.162ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_38/XLXI_48/XLXI_1/COUNT_0 (FF)
  Destination:       XLXI_2/XLXI_38/XLXI_48/XLXI_1/COUNT_0 (FF)
  Source Clock:      XLXI_2/XLXI_38/XLXN_20 rising
  Destination Clock: XLXI_2/XLXI_38/XLXN_20 rising

  Data Path: XLXI_2/XLXI_38/XLXI_48/XLXI_1/COUNT_0 to XLXI_2/XLXI_38/XLXI_48/XLXI_1/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  COUNT_0 (COUNT_0)
     end scope: 'XLXI_2/XLXI_38/XLXI_48/XLXI_1:Q0'
     INV:I->O              1   0.568   0.808  XLXI_2/XLXI_38/XLXI_48/XLXI_2 (XLXI_2/XLXI_38/XLXI_48/XLXN_10)
     AND4:I3->O           10   0.339   0.856  XLXI_2/XLXI_38/XLXI_48/XLXI_4 (XLXI_2/XLXN_106)
     begin scope: 'XLXI_2/XLXI_38/XLXI_48/XLXI_1:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      4.162ns (1.784ns logic, 2.378ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXN_106'
  Clock period: 4.050ns (frequency: 246.938MHz)
  Total number of paths / destination ports: 27 / 9
-------------------------------------------------------------------------
Delay:               4.050ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_38/XLXI_20/XLXI_1/COUNT_0 (FF)
  Destination:       XLXI_2/XLXI_38/XLXI_20/XLXI_1/COUNT_0 (FF)
  Source Clock:      XLXI_2/XLXN_106 rising
  Destination Clock: XLXI_2/XLXN_106 rising

  Data Path: XLXI_2/XLXI_38/XLXI_20/XLXI_1/COUNT_0 to XLXI_2/XLXI_38/XLXI_20/XLXI_1/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  COUNT_0 (COUNT_0)
     end scope: 'XLXI_2/XLXI_38/XLXI_20/XLXI_1:Q0'
     INV:I->O              1   0.568   0.808  XLXI_2/XLXI_38/XLXI_20/XLXI_2 (XLXI_2/XLXI_38/XLXI_20/XLXN_10)
     AND4:I3->O            6   0.339   0.744  XLXI_2/XLXI_38/XLXI_20/XLXI_4 (XLXI_2/XLXN_104)
     begin scope: 'XLXI_2/XLXI_38/XLXI_20/XLXI_1:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      4.050ns (1.784ns logic, 2.266ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_38/XLXI_38/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_38/XLXI_41/q_tmp (FF)
  Destination:       XLXI_2/XLXI_38/XLXI_41/q_tmp (FF)
  Source Clock:      XLXI_2/XLXI_38/XLXI_38/q_tmp rising
  Destination Clock: XLXI_2/XLXI_38/XLXI_38/q_tmp rising

  Data Path: XLXI_2/XLXI_38/XLXI_41/q_tmp to XLXI_2/XLXI_38/XLXI_41/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_8_o11_INV_0 (q_tmp_q_tmp_MUX_8_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXN_104'
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_38/XLXI_38/q_tmp (FF)
  Destination:       XLXI_2/XLXI_38/XLXI_38/q_tmp (FF)
  Source Clock:      XLXI_2/XLXN_104 rising
  Destination Clock: XLXI_2/XLXN_104 rising

  Data Path: XLXI_2/XLXI_38/XLXI_38/q_tmp to XLXI_2/XLXI_38/XLXI_38/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_8_o11_INV_0 (q_tmp_q_tmp_MUX_8_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_38/XLXI_21/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_38/XLXI_35/q_tmp (FF)
  Destination:       XLXI_2/XLXI_38/XLXI_35/q_tmp (FF)
  Source Clock:      XLXI_2/XLXI_38/XLXI_21/q_tmp rising
  Destination Clock: XLXI_2/XLXI_38/XLXI_21/q_tmp rising

  Data Path: XLXI_2/XLXI_38/XLXI_35/q_tmp to XLXI_2/XLXI_38/XLXI_35/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_8_o11_INV_0 (q_tmp_q_tmp_MUX_8_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_173/q_tmp'
  Clock period: 2.216ns (frequency: 451.233MHz)
  Total number of paths / destination ports: 7 / 5
-------------------------------------------------------------------------
Delay:               2.216ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_98/q_tmp (FF)
  Destination:       XLXI_1/XLXI_98/q_tmp (FF)
  Source Clock:      XLXI_173/q_tmp rising
  Destination Clock: XLXI_173/q_tmp rising

  Data Path: XLXI_1/XLXI_98/q_tmp to XLXI_1/XLXI_98/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   0.882  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_5_o1_INV_0 (q_tmp_INV_5_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      2.216ns (0.755ns logic, 1.461ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_47/O'
  Clock period: 3.762ns (frequency: 265.791MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.762ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_48/XLXI_1/q_tmp (FF)
  Destination:       XLXI_2/XLXI_48/XLXI_5/q_tmp (FF)
  Source Clock:      XLXI_2/XLXI_47/O rising
  Destination Clock: XLXI_2/XLXI_47/O rising

  Data Path: XLXI_2/XLXI_48/XLXI_1/q_tmp to XLXI_2/XLXI_48/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   1.201  q_tmp (q_tmp)
     end scope: 'XLXI_2/XLXI_48/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_2/XLXI_48/XLXI_38 (XLXI_2/XLXI_48/XLXN_63)
     begin scope: 'XLXI_2/XLXI_48/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.762ns (1.195ns logic, 2.567ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_48/XLXN_93'
  Clock period: 3.762ns (frequency: 265.791MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.762ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_49/XLXI_1/q_tmp (FF)
  Destination:       XLXI_2/XLXI_49/XLXI_5/q_tmp (FF)
  Source Clock:      XLXI_2/XLXI_48/XLXN_93 falling
  Destination Clock: XLXI_2/XLXI_48/XLXN_93 falling

  Data Path: XLXI_2/XLXI_49/XLXI_1/q_tmp to XLXI_2/XLXI_49/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   1.201  q_tmp (q_tmp)
     end scope: 'XLXI_2/XLXI_49/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_2/XLXI_49/XLXI_38 (XLXI_2/XLXI_49/XLXN_63)
     begin scope: 'XLXI_2/XLXI_49/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.762ns (1.195ns logic, 2.567ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_49/XLXN_93'
  Clock period: 3.762ns (frequency: 265.791MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.762ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_50/XLXI_1/q_tmp (FF)
  Destination:       XLXI_2/XLXI_50/XLXI_5/q_tmp (FF)
  Source Clock:      XLXI_2/XLXI_49/XLXN_93 falling
  Destination Clock: XLXI_2/XLXI_49/XLXN_93 falling

  Data Path: XLXI_2/XLXI_50/XLXI_1/q_tmp to XLXI_2/XLXI_50/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   1.201  q_tmp (q_tmp)
     end scope: 'XLXI_2/XLXI_50/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_2/XLXI_50/XLXI_38 (XLXI_2/XLXI_50/XLXN_63)
     begin scope: 'XLXI_2/XLXI_50/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.762ns (1.195ns logic, 2.567ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_50/XLXN_93'
  Clock period: 3.762ns (frequency: 265.791MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.762ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_51/XLXI_1/q_tmp (FF)
  Destination:       XLXI_2/XLXI_51/XLXI_5/q_tmp (FF)
  Source Clock:      XLXI_2/XLXI_50/XLXN_93 falling
  Destination Clock: XLXI_2/XLXI_50/XLXN_93 falling

  Data Path: XLXI_2/XLXI_51/XLXI_1/q_tmp to XLXI_2/XLXI_51/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   1.201  q_tmp (q_tmp)
     end scope: 'XLXI_2/XLXI_51/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_2/XLXI_51/XLXI_38 (XLXI_2/XLXI_51/XLXN_63)
     begin scope: 'XLXI_2/XLXI_51/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.762ns (1.195ns logic, 2.567ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_165/XLXI_6/XLXN_72'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_165/XLXI_7/XLXI_1/q_tmp (FF)
  Destination:       XLXI_165/XLXI_7/XLXI_4/q_tmp (FF)
  Source Clock:      XLXI_165/XLXI_6/XLXN_72 falling
  Destination Clock: XLXI_165/XLXI_6/XLXN_72 falling

  Data Path: XLXI_165/XLXI_7/XLXI_1/q_tmp to XLXI_165/XLXI_7/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  q_tmp (q_tmp)
     end scope: 'XLXI_165/XLXI_7/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_165/XLXI_7/XLXI_38 (XLXI_165/XLXI_7/XLXN_63)
     begin scope: 'XLXI_165/XLXI_7/XLXI_4:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_165/XLXI_7/XLXN_72'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_165/XLXI_8/XLXI_1/q_tmp (FF)
  Destination:       XLXI_165/XLXI_8/XLXI_4/q_tmp (FF)
  Source Clock:      XLXI_165/XLXI_7/XLXN_72 falling
  Destination Clock: XLXI_165/XLXI_7/XLXN_72 falling

  Data Path: XLXI_165/XLXI_8/XLXI_1/q_tmp to XLXI_165/XLXI_8/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  q_tmp (q_tmp)
     end scope: 'XLXI_165/XLXI_8/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_165/XLXI_8/XLXI_38 (XLXI_165/XLXI_8/XLXN_63)
     begin scope: 'XLXI_165/XLXI_8/XLXI_4:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_165/XLXI_8/XLXN_72'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_165/XLXI_9/XLXI_1/q_tmp (FF)
  Destination:       XLXI_165/XLXI_9/XLXI_4/q_tmp (FF)
  Source Clock:      XLXI_165/XLXI_8/XLXN_72 falling
  Destination Clock: XLXI_165/XLXI_8/XLXN_72 falling

  Data Path: XLXI_165/XLXI_9/XLXI_1/q_tmp to XLXI_165/XLXI_9/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  q_tmp (q_tmp)
     end scope: 'XLXI_165/XLXI_9/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_165/XLXI_9/XLXI_38 (XLXI_165/XLXI_9/XLXN_63)
     begin scope: 'XLXI_165/XLXI_9/XLXI_4:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_165/XLXI_9/XLXN_72'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_165/XLXI_10/XLXI_1/q_tmp (FF)
  Destination:       XLXI_165/XLXI_10/XLXI_4/q_tmp (FF)
  Source Clock:      XLXI_165/XLXI_9/XLXN_72 falling
  Destination Clock: XLXI_165/XLXI_9/XLXN_72 falling

  Data Path: XLXI_165/XLXI_10/XLXI_1/q_tmp to XLXI_165/XLXI_10/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  q_tmp (q_tmp)
     end scope: 'XLXI_165/XLXI_10/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_165/XLXI_10/XLXI_38 (XLXI_165/XLXI_10/XLXN_63)
     begin scope: 'XLXI_165/XLXI_10/XLXI_4:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_165/XLXI_10/XLXN_72'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            XLXI_173/q_tmp (FF)
  Destination:       XLXI_173/q_tmp (FF)
  Source Clock:      XLXI_165/XLXI_10/XLXN_72 falling
  Destination Clock: XLXI_165/XLXI_10/XLXN_72 falling

  Data Path: XLXI_173/q_tmp to XLXI_173/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.744  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_5_o1_INV_0 (q_tmp_INV_5_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_13/XLXN_23'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_13/XLXI_1/XLXI_9/q_tmp (FF)
  Destination:       XLXI_13/XLXI_1/XLXI_9/q_tmp (FF)
  Source Clock:      XLXI_13/XLXN_23 rising
  Destination Clock: XLXI_13/XLXN_23 rising

  Data Path: XLXI_13/XLXI_1/XLXI_9/q_tmp to XLXI_13/XLXI_1/XLXI_9/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_29_o1_INV_0 (q_tmp_INV_29_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_13/XLXN_13'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_13/XLXI_1/XLXI_5/q_tmp (FF)
  Destination:       XLXI_13/XLXI_1/XLXI_5/q_tmp (FF)
  Source Clock:      XLXI_13/XLXN_13 rising
  Destination Clock: XLXI_13/XLXN_13 rising

  Data Path: XLXI_13/XLXI_1/XLXI_5/q_tmp to XLXI_13/XLXI_1/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_29_o1_INV_0 (q_tmp_INV_29_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_13/XLXN_14'
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            XLXI_13/XLXI_1/XLXI_6/q_tmp (FF)
  Destination:       XLXI_13/XLXI_1/XLXI_6/q_tmp (FF)
  Source Clock:      XLXI_13/XLXN_14 rising
  Destination Clock: XLXI_13/XLXN_14 rising

  Data Path: XLXI_13/XLXI_1/XLXI_6/q_tmp to XLXI_13/XLXI_1/XLXI_6/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.650  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_29_o1_INV_0 (q_tmp_INV_29_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_13/XLXN_24'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_13/XLXI_1/XLXI_12/q_tmp (FF)
  Destination:       XLXI_13/XLXI_1/XLXI_12/q_tmp (FF)
  Source Clock:      XLXI_13/XLXN_24 rising
  Destination Clock: XLXI_13/XLXN_24 rising

  Data Path: XLXI_13/XLXI_1/XLXI_12/q_tmp to XLXI_13/XLXI_1/XLXI_12/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_29_o1_INV_0 (q_tmp_INV_29_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXI_1/XLXI_677/XLXI_9/XLXN_72'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_5/XLXI_1/XLXI_677/XLXI_10/XLXI_1/q_tmp (FF)
  Destination:       XLXI_5/XLXI_1/XLXI_677/XLXI_10/XLXI_4/q_tmp (FF)
  Source Clock:      XLXI_5/XLXI_1/XLXI_677/XLXI_9/XLXN_72 falling
  Destination Clock: XLXI_5/XLXI_1/XLXI_677/XLXI_9/XLXN_72 falling

  Data Path: XLXI_5/XLXI_1/XLXI_677/XLXI_10/XLXI_1/q_tmp to XLXI_5/XLXI_1/XLXI_677/XLXI_10/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  q_tmp (q_tmp)
     end scope: 'XLXI_5/XLXI_1/XLXI_677/XLXI_10/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_5/XLXI_1/XLXI_677/XLXI_10/XLXI_38 (XLXI_5/XLXI_1/XLXI_677/XLXI_10/XLXN_63)
     begin scope: 'XLXI_5/XLXI_1/XLXI_677/XLXI_10/XLXI_4:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXI_1/XLXI_677/XLXI_8/XLXN_72'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_5/XLXI_1/XLXI_677/XLXI_9/XLXI_1/q_tmp (FF)
  Destination:       XLXI_5/XLXI_1/XLXI_677/XLXI_9/XLXI_4/q_tmp (FF)
  Source Clock:      XLXI_5/XLXI_1/XLXI_677/XLXI_8/XLXN_72 falling
  Destination Clock: XLXI_5/XLXI_1/XLXI_677/XLXI_8/XLXN_72 falling

  Data Path: XLXI_5/XLXI_1/XLXI_677/XLXI_9/XLXI_1/q_tmp to XLXI_5/XLXI_1/XLXI_677/XLXI_9/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  q_tmp (q_tmp)
     end scope: 'XLXI_5/XLXI_1/XLXI_677/XLXI_9/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_5/XLXI_1/XLXI_677/XLXI_9/XLXI_38 (XLXI_5/XLXI_1/XLXI_677/XLXI_9/XLXN_63)
     begin scope: 'XLXI_5/XLXI_1/XLXI_677/XLXI_9/XLXI_4:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXI_1/XLXI_677/XLXI_7/XLXN_72'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_5/XLXI_1/XLXI_677/XLXI_8/XLXI_1/q_tmp (FF)
  Destination:       XLXI_5/XLXI_1/XLXI_677/XLXI_8/XLXI_4/q_tmp (FF)
  Source Clock:      XLXI_5/XLXI_1/XLXI_677/XLXI_7/XLXN_72 falling
  Destination Clock: XLXI_5/XLXI_1/XLXI_677/XLXI_7/XLXN_72 falling

  Data Path: XLXI_5/XLXI_1/XLXI_677/XLXI_8/XLXI_1/q_tmp to XLXI_5/XLXI_1/XLXI_677/XLXI_8/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  q_tmp (q_tmp)
     end scope: 'XLXI_5/XLXI_1/XLXI_677/XLXI_8/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_5/XLXI_1/XLXI_677/XLXI_8/XLXI_38 (XLXI_5/XLXI_1/XLXI_677/XLXI_8/XLXN_63)
     begin scope: 'XLXI_5/XLXI_1/XLXI_677/XLXI_8/XLXI_4:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXI_1/XLXI_677/XLXI_6/XLXN_72'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_5/XLXI_1/XLXI_677/XLXI_7/XLXI_1/q_tmp (FF)
  Destination:       XLXI_5/XLXI_1/XLXI_677/XLXI_7/XLXI_4/q_tmp (FF)
  Source Clock:      XLXI_5/XLXI_1/XLXI_677/XLXI_6/XLXN_72 falling
  Destination Clock: XLXI_5/XLXI_1/XLXI_677/XLXI_6/XLXN_72 falling

  Data Path: XLXI_5/XLXI_1/XLXI_677/XLXI_7/XLXI_1/q_tmp to XLXI_5/XLXI_1/XLXI_677/XLXI_7/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  q_tmp (q_tmp)
     end scope: 'XLXI_5/XLXI_1/XLXI_677/XLXI_7/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_5/XLXI_1/XLXI_677/XLXI_7/XLXI_38 (XLXI_5/XLXI_1/XLXI_677/XLXI_7/XLXN_63)
     begin scope: 'XLXI_5/XLXI_1/XLXI_677/XLXI_7/XLXI_4:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXI_1/XLXN_1063'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_5/XLXI_1/XLXI_677/XLXI_6/XLXI_1/q_tmp (FF)
  Destination:       XLXI_5/XLXI_1/XLXI_677/XLXI_6/XLXI_4/q_tmp (FF)
  Source Clock:      XLXI_5/XLXI_1/XLXN_1063 rising
  Destination Clock: XLXI_5/XLXI_1/XLXN_1063 rising

  Data Path: XLXI_5/XLXI_1/XLXI_677/XLXI_6/XLXI_1/q_tmp to XLXI_5/XLXI_1/XLXI_677/XLXI_6/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  q_tmp (q_tmp)
     end scope: 'XLXI_5/XLXI_1/XLXI_677/XLXI_6/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_5/XLXI_1/XLXI_677/XLXI_6/XLXI_38 (XLXI_5/XLXI_1/XLXI_677/XLXI_6/XLXN_63)
     begin scope: 'XLXI_5/XLXI_1/XLXI_677/XLXI_6/XLXI_4:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXI_1/XLXI_671/XLXI_1/XLXN_93'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_5/XLXI_1/XLXI_671/XLXI_2/XLXI_1/q_tmp (FF)
  Destination:       XLXI_5/XLXI_1/XLXI_671/XLXI_2/XLXI_5/q_tmp (FF)
  Source Clock:      XLXI_5/XLXI_1/XLXI_671/XLXI_1/XLXN_93 falling
  Destination Clock: XLXI_5/XLXI_1/XLXI_671/XLXI_1/XLXN_93 falling

  Data Path: XLXI_5/XLXI_1/XLXI_671/XLXI_2/XLXI_1/q_tmp to XLXI_5/XLXI_1/XLXI_671/XLXI_2/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  q_tmp (q_tmp)
     end scope: 'XLXI_5/XLXI_1/XLXI_671/XLXI_2/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_5/XLXI_1/XLXI_671/XLXI_2/XLXI_38 (XLXI_5/XLXI_1/XLXI_671/XLXI_2/XLXN_63)
     begin scope: 'XLXI_5/XLXI_1/XLXI_671/XLXI_2/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXI_1/XLXI_677/XLXI_10/XLXN_72'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_5/XLXI_1/XLXI_671/XLXI_1/XLXI_1/q_tmp (FF)
  Destination:       XLXI_5/XLXI_1/XLXI_671/XLXI_1/XLXI_5/q_tmp (FF)
  Source Clock:      XLXI_5/XLXI_1/XLXI_677/XLXI_10/XLXN_72 falling
  Destination Clock: XLXI_5/XLXI_1/XLXI_677/XLXI_10/XLXN_72 falling

  Data Path: XLXI_5/XLXI_1/XLXI_671/XLXI_1/XLXI_1/q_tmp to XLXI_5/XLXI_1/XLXI_671/XLXI_1/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  q_tmp (q_tmp)
     end scope: 'XLXI_5/XLXI_1/XLXI_671/XLXI_1/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_5/XLXI_1/XLXI_671/XLXI_1/XLXI_38 (XLXI_5/XLXI_1/XLXI_671/XLXI_1/XLXN_63)
     begin scope: 'XLXI_5/XLXI_1/XLXI_671/XLXI_1/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXI_1/XLXI_671/XLXI_2/XLXN_93'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_1/XLXI_671/XLXI_3/q_tmp (FF)
  Destination:       XLXI_5/XLXI_1/XLXI_671/XLXI_3/q_tmp (FF)
  Source Clock:      XLXI_5/XLXI_1/XLXI_671/XLXI_2/XLXN_93 falling
  Destination Clock: XLXI_5/XLXI_1/XLXI_671/XLXI_2/XLXN_93 falling

  Data Path: XLXI_5/XLXI_1/XLXI_671/XLXI_3/q_tmp to XLXI_5/XLXI_1/XLXI_671/XLXI_3/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_21_o1_INV_0 (q_tmp_INV_21_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXI_1/XLXN_1060'
  Clock period: 6.407ns (frequency: 156.089MHz)
  Total number of paths / destination ports: 19 / 4
-------------------------------------------------------------------------
Delay:               6.407ns (Levels of Logic = 6)
  Source:            XLXI_5/XLXI_1/XLXI_513/q_tmp (FF)
  Destination:       XLXI_5/XLXI_1/XLXI_514/q_tmp (FF)
  Source Clock:      XLXI_5/XLXI_1/XLXN_1060 rising
  Destination Clock: XLXI_5/XLXI_1/XLXN_1060 rising

  Data Path: XLXI_5/XLXI_1/XLXI_513/q_tmp to XLXI_5/XLXI_1/XLXI_514/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     end scope: 'XLXI_5/XLXI_1/XLXI_513:Q'
     INV:I->O             17   0.568   1.027  XLXI_5/XLXI_1/XLXI_524 (XLXI_5/XLXI_1/A_P58)
     INV:I->O              1   0.568   0.944  XLXI_5/XLXI_1/XLXI_540 (XLXI_5/XLXI_1/XLXN_896)
     AND2:I0->O            1   0.203   0.924  XLXI_5/XLXI_1/XLXI_536 (XLXI_5/XLXI_1/XLXN_892)
     OR2:I1->O             1   0.223   0.580  XLXI_5/XLXI_1/XLXI_538 (XLXI_5/XLXI_1/XLXN_907)
     begin scope: 'XLXI_5/XLXI_1/XLXI_514:K'
     LUT3:I2->O            1   0.205   0.000  q_tmp_rstpot (q_tmp_rstpot)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      6.407ns (2.316ns logic, 4.091ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/XLXN_112'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 104 / 28
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_4/XLXI_1/q_tmp (FF)
  Destination:       XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_4/XLXI_5/q_tmp (FF)
  Source Clock:      XLXI_11/XLXN_112 rising
  Destination Clock: XLXI_11/XLXN_112 rising

  Data Path: XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_4/XLXI_1/q_tmp to XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_4/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  q_tmp (q_tmp)
     end scope: 'XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_4/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_4/XLXI_38 (XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_4/XLXN_63)
     begin scope: 'XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_4/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_4/XLXN_93'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_8/XLXI_1/q_tmp (FF)
  Destination:       XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_8/XLXI_5/q_tmp (FF)
  Source Clock:      XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_4/XLXN_93 falling
  Destination Clock: XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_4/XLXN_93 falling

  Data Path: XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_8/XLXI_1/q_tmp to XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_8/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  q_tmp (q_tmp)
     end scope: 'XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_8/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_8/XLXI_38 (XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_8/XLXN_63)
     begin scope: 'XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_8/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_8/XLXN_93'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_9/XLXI_1/q_tmp (FF)
  Destination:       XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_9/XLXI_5/q_tmp (FF)
  Source Clock:      XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_8/XLXN_93 falling
  Destination Clock: XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_8/XLXN_93 falling

  Data Path: XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_9/XLXI_1/q_tmp to XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_9/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  q_tmp (q_tmp)
     end scope: 'XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_9/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_9/XLXI_38 (XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_9/XLXN_63)
     begin scope: 'XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_9/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/XLXI_35/XLXI_55/XLXI_5/XLXN_93'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_11/XLXI_35/XLXI_55/XLXI_6/XLXI_1/q_tmp (FF)
  Destination:       XLXI_11/XLXI_35/XLXI_55/XLXI_6/XLXI_5/q_tmp (FF)
  Source Clock:      XLXI_11/XLXI_35/XLXI_55/XLXI_5/XLXN_93 falling
  Destination Clock: XLXI_11/XLXI_35/XLXI_55/XLXI_5/XLXN_93 falling

  Data Path: XLXI_11/XLXI_35/XLXI_55/XLXI_6/XLXI_1/q_tmp to XLXI_11/XLXI_35/XLXI_55/XLXI_6/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  q_tmp (q_tmp)
     end scope: 'XLXI_11/XLXI_35/XLXI_55/XLXI_6/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_11/XLXI_35/XLXI_55/XLXI_6/XLXI_38 (XLXI_11/XLXI_35/XLXI_55/XLXI_6/XLXN_63)
     begin scope: 'XLXI_11/XLXI_35/XLXI_55/XLXI_6/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_9/XLXN_93'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_11/XLXI_35/XLXI_55/XLXI_5/XLXI_1/q_tmp (FF)
  Destination:       XLXI_11/XLXI_35/XLXI_55/XLXI_5/XLXI_5/q_tmp (FF)
  Source Clock:      XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_9/XLXN_93 falling
  Destination Clock: XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_9/XLXN_93 falling

  Data Path: XLXI_11/XLXI_35/XLXI_55/XLXI_5/XLXI_1/q_tmp to XLXI_11/XLXI_35/XLXI_55/XLXI_5/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  q_tmp (q_tmp)
     end scope: 'XLXI_11/XLXI_35/XLXI_55/XLXI_5/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_11/XLXI_35/XLXI_55/XLXI_5/XLXI_38 (XLXI_11/XLXI_35/XLXI_55/XLXI_5/XLXN_63)
     begin scope: 'XLXI_11/XLXI_35/XLXI_55/XLXI_5/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_4/XLXN_93'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_8/XLXI_1/q_tmp (FF)
  Destination:       XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_8/XLXI_5/q_tmp (FF)
  Source Clock:      XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_4/XLXN_93 falling
  Destination Clock: XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_4/XLXN_93 falling

  Data Path: XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_8/XLXI_1/q_tmp to XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_8/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  q_tmp (q_tmp)
     end scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_8/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_8/XLXI_38 (XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_8/XLXN_63)
     begin scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_8/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_8/XLXN_93'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_9/XLXI_1/q_tmp (FF)
  Destination:       XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_9/XLXI_5/q_tmp (FF)
  Source Clock:      XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_8/XLXN_93 falling
  Destination Clock: XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_8/XLXN_93 falling

  Data Path: XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_9/XLXI_1/q_tmp to XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_9/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  q_tmp (q_tmp)
     end scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_9/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_9/XLXI_38 (XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_9/XLXN_63)
     begin scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_9/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_9/XLXN_93'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_4/XLXI_1/q_tmp (FF)
  Destination:       XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_4/XLXI_5/q_tmp (FF)
  Source Clock:      XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_9/XLXN_93 falling
  Destination Clock: XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_9/XLXN_93 falling

  Data Path: XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_4/XLXI_1/q_tmp to XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_4/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  q_tmp (q_tmp)
     end scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_4/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_4/XLXI_38 (XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_4/XLXN_63)
     begin scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_4/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_4/XLXN_93'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_8/XLXI_1/q_tmp (FF)
  Destination:       XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_8/XLXI_5/q_tmp (FF)
  Source Clock:      XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_4/XLXN_93 falling
  Destination Clock: XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_4/XLXN_93 falling

  Data Path: XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_8/XLXI_1/q_tmp to XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_8/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  q_tmp (q_tmp)
     end scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_8/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_8/XLXI_38 (XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_8/XLXN_63)
     begin scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_8/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_8/XLXN_93'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_9/XLXI_1/q_tmp (FF)
  Destination:       XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_9/XLXI_5/q_tmp (FF)
  Source Clock:      XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_8/XLXN_93 falling
  Destination Clock: XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_8/XLXN_93 falling

  Data Path: XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_9/XLXI_1/q_tmp to XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_9/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  q_tmp (q_tmp)
     end scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_9/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_9/XLXI_38 (XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_9/XLXN_63)
     begin scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_9/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_4/XLXN_93'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_8/XLXI_1/q_tmp (FF)
  Destination:       XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_8/XLXI_5/q_tmp (FF)
  Source Clock:      XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_4/XLXN_93 falling
  Destination Clock: XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_4/XLXN_93 falling

  Data Path: XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_8/XLXI_1/q_tmp to XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_8/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  q_tmp (q_tmp)
     end scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_8/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_8/XLXI_38 (XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_8/XLXN_63)
     begin scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_8/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_8/XLXN_93'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_9/XLXI_1/q_tmp (FF)
  Destination:       XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_9/XLXI_5/q_tmp (FF)
  Source Clock:      XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_8/XLXN_93 falling
  Destination Clock: XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_8/XLXN_93 falling

  Data Path: XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_9/XLXI_1/q_tmp to XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_9/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  q_tmp (q_tmp)
     end scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_9/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_9/XLXI_38 (XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_9/XLXN_63)
     begin scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_9/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_9/XLXN_93'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_2/XLXI_1/q_tmp (FF)
  Destination:       XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_2/XLXI_5/q_tmp (FF)
  Source Clock:      XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_9/XLXN_93 falling
  Destination Clock: XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_9/XLXN_93 falling

  Data Path: XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_2/XLXI_1/q_tmp to XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_2/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  q_tmp (q_tmp)
     end scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_2/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_2/XLXI_38 (XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_2/XLXN_63)
     begin scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_2/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_8/XLXN_93'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_9/XLXI_1/q_tmp (FF)
  Destination:       XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_9/XLXI_5/q_tmp (FF)
  Source Clock:      XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_8/XLXN_93 falling
  Destination Clock: XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_8/XLXN_93 falling

  Data Path: XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_9/XLXI_1/q_tmp to XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_9/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  q_tmp (q_tmp)
     end scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_9/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_9/XLXI_38 (XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_9/XLXN_63)
     begin scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_9/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_4/XLXN_93'
  Clock period: 3.735ns (frequency: 267.727MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.735ns (Levels of Logic = 3)
  Source:            XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_8/XLXI_1/q_tmp (FF)
  Destination:       XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_8/XLXI_5/q_tmp (FF)
  Source Clock:      XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_4/XLXN_93 falling
  Destination Clock: XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_4/XLXN_93 falling

  Data Path: XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_8/XLXI_1/q_tmp to XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_8/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  q_tmp (q_tmp)
     end scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_8/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_8/XLXI_38 (XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_8/XLXN_63)
     begin scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_8/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.735ns (1.195ns logic, 2.540ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/XLXI_35/XLXI_65/XLXI_16/XLXN_93'
  Clock period: 3.762ns (frequency: 265.791MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.762ns (Levels of Logic = 3)
  Source:            XLXI_11/XLXI_35/XLXI_65/XLXI_17/XLXI_1/q_tmp (FF)
  Destination:       XLXI_11/XLXI_35/XLXI_65/XLXI_17/XLXI_5/q_tmp (FF)
  Source Clock:      XLXI_11/XLXI_35/XLXI_65/XLXI_16/XLXN_93 falling
  Destination Clock: XLXI_11/XLXI_35/XLXI_65/XLXI_16/XLXN_93 falling

  Data Path: XLXI_11/XLXI_35/XLXI_65/XLXI_17/XLXI_1/q_tmp to XLXI_11/XLXI_35/XLXI_65/XLXI_17/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   1.201  q_tmp (q_tmp)
     end scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_17/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_11/XLXI_35/XLXI_65/XLXI_17/XLXI_38 (XLXI_11/XLXI_35/XLXI_65/XLXI_17/XLXN_63)
     begin scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_17/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.762ns (1.195ns logic, 2.567ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/XLXI_35/XLXI_65/XLXN_15'
  Clock period: 3.789ns (frequency: 263.943MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.789ns (Levels of Logic = 3)
  Source:            XLXI_11/XLXI_35/XLXI_65/XLXI_19/XLXI_1/q_tmp (FF)
  Destination:       XLXI_11/XLXI_35/XLXI_65/XLXI_19/XLXI_5/q_tmp (FF)
  Source Clock:      XLXI_11/XLXI_35/XLXI_65/XLXN_15 rising
  Destination Clock: XLXI_11/XLXI_35/XLXI_65/XLXN_15 rising

  Data Path: XLXI_11/XLXI_35/XLXI_65/XLXI_19/XLXI_1/q_tmp to XLXI_11/XLXI_35/XLXI_65/XLXI_19/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.447   1.227  q_tmp (q_tmp)
     end scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_19/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_11/XLXI_35/XLXI_65/XLXI_19/XLXI_38 (XLXI_11/XLXI_35/XLXI_65/XLXI_19/XLXN_63)
     begin scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_19/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.789ns (1.195ns logic, 2.594ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/XLXI_35/XLXI_65/XLXN_14'
  Clock period: 3.789ns (frequency: 263.943MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.789ns (Levels of Logic = 3)
  Source:            XLXI_11/XLXI_35/XLXI_65/XLXI_18/XLXI_1/q_tmp (FF)
  Destination:       XLXI_11/XLXI_35/XLXI_65/XLXI_18/XLXI_5/q_tmp (FF)
  Source Clock:      XLXI_11/XLXI_35/XLXI_65/XLXN_14 rising
  Destination Clock: XLXI_11/XLXI_35/XLXI_65/XLXN_14 rising

  Data Path: XLXI_11/XLXI_35/XLXI_65/XLXI_18/XLXI_1/q_tmp to XLXI_11/XLXI_35/XLXI_65/XLXI_18/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.447   1.227  q_tmp (q_tmp)
     end scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_18/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_11/XLXI_35/XLXI_65/XLXI_18/XLXI_38 (XLXI_11/XLXI_35/XLXI_65/XLXI_18/XLXN_63)
     begin scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_18/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.789ns (1.195ns logic, 2.594ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/XLXI_35/XLXI_65/XLXN_13'
  Clock period: 3.762ns (frequency: 265.791MHz)
  Total number of paths / destination ports: 26 / 7
-------------------------------------------------------------------------
Delay:               3.762ns (Levels of Logic = 3)
  Source:            XLXI_11/XLXI_35/XLXI_65/XLXI_16/XLXI_1/q_tmp (FF)
  Destination:       XLXI_11/XLXI_35/XLXI_65/XLXI_16/XLXI_5/q_tmp (FF)
  Source Clock:      XLXI_11/XLXI_35/XLXI_65/XLXN_13 rising
  Destination Clock: XLXI_11/XLXI_35/XLXI_65/XLXN_13 rising

  Data Path: XLXI_11/XLXI_35/XLXI_65/XLXI_16/XLXI_1/q_tmp to XLXI_11/XLXI_35/XLXI_65/XLXI_16/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   1.201  q_tmp (q_tmp)
     end scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_16/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_11/XLXI_35/XLXI_65/XLXI_16/XLXI_38 (XLXI_11/XLXI_35/XLXI_65/XLXI_16/XLXN_63)
     begin scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_16/XLXI_5:J'
     LUT2:I0->O            1   0.203   0.579  _n0009_inv1 (_n0009_inv)
     FDCE:CE                   0.322          q_tmp
    ----------------------------------------
    Total                      3.762ns (1.195ns logic, 2.567ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_9/XLXN_93'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_2/COUNT_0 (FF)
  Destination:       XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_2/COUNT_0 (FF)
  Source Clock:      XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_9/XLXN_93 falling
  Destination Clock: XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_9/XLXN_93 falling

  Data Path: XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_2/COUNT_0 to XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_2/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  COUNT_0 (COUNT_0)
     INV:I->O              1   0.206   0.579  Mcount_COUNT_xor<0>11_INV_0 (Result<0>)
     FDCE:D                    0.102          COUNT_0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_2/XLXN_93'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_5/q_tmp (FF)
  Destination:       XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_5/q_tmp (FF)
  Source Clock:      XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_2/XLXN_93 falling
  Destination Clock: XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_2/XLXN_93 falling

  Data Path: XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_5/q_tmp to XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_30_o11_INV_0 (q_tmp_q_tmp_MUX_30_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_9/XLXN_93'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_6/q_tmp (FF)
  Destination:       XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_6/q_tmp (FF)
  Source Clock:      XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_9/XLXN_93 falling
  Destination Clock: XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_9/XLXN_93 falling

  Data Path: XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_6/q_tmp to XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_6/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_25_o1_INV_0 (q_tmp_INV_25_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_6/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_7/q_tmp (FF)
  Destination:       XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_7/q_tmp (FF)
  Source Clock:      XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_6/q_tmp rising
  Destination Clock: XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_6/q_tmp rising

  Data Path: XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_7/q_tmp to XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_7/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_25_o1_INV_0 (q_tmp_INV_25_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/XLXI_35/XLXI_55/XLXI_6/XLXN_93'
  Clock period: 2.106ns (frequency: 474.721MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.106ns (Levels of Logic = 1)
  Source:            XLXI_11/XLXI_35/XLXI_55/XLXI_3/q_tmp (FF)
  Destination:       XLXI_11/XLXI_35/XLXI_55/XLXI_3/q_tmp (FF)
  Source Clock:      XLXI_11/XLXI_35/XLXI_55/XLXI_6/XLXN_93 falling
  Destination Clock: XLXI_11/XLXI_35/XLXI_55/XLXI_6/XLXN_93 falling

  Data Path: XLXI_11/XLXI_35/XLXI_55/XLXI_3/q_tmp to XLXI_11/XLXI_35/XLXI_55/XLXI_3/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.447   0.773  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_25_o1_INV_0 (q_tmp_INV_25_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      2.106ns (0.755ns logic, 1.352ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_13/XLXN_23'
  Total number of paths / destination ports: 15 / 1
-------------------------------------------------------------------------
Offset:              6.620ns (Levels of Logic = 5)
  Source:            Mode_Bin<2> (PAD)
  Destination:       XLXI_13/XLXI_1/XLXI_9/q_tmp (FF)
  Destination Clock: XLXI_13/XLXN_23 rising

  Data Path: Mode_Bin<2> to XLXI_13/XLXI_1/XLXI_9/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.222   1.685  Mode_Bin_2_IBUF (Mode_Bin_2_IBUF)
     AND4B3:I0->O          4   0.203   1.048  XLXI_17 (XLXN_35)
     AND2:I0->O            4   0.203   0.931  XLXI_13/XLXI_33 (XLXI_13/XLXN_24)
     OR3:I2->O             1   0.320   0.579  XLXI_13/XLXI_1/XLXI_10 (XLXI_13/XLXI_1/XLXN_44)
     begin scope: 'XLXI_13/XLXI_1/XLXI_9:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      6.620ns (2.378ns logic, 4.242ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_13/XLXN_13'
  Total number of paths / destination ports: 15 / 1
-------------------------------------------------------------------------
Offset:              6.620ns (Levels of Logic = 5)
  Source:            Mode_Bin<2> (PAD)
  Destination:       XLXI_13/XLXI_1/XLXI_5/q_tmp (FF)
  Destination Clock: XLXI_13/XLXN_13 rising

  Data Path: Mode_Bin<2> to XLXI_13/XLXI_1/XLXI_5/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.222   1.685  Mode_Bin_2_IBUF (Mode_Bin_2_IBUF)
     AND4B3:I0->O          4   0.203   1.048  XLXI_17 (XLXN_35)
     AND2:I0->O            4   0.203   0.931  XLXI_13/XLXI_36 (XLXI_13/XLXN_23)
     OR3:I2->O             1   0.320   0.579  XLXI_13/XLXI_1/XLXI_11 (XLXI_13/XLXI_1/XLXN_54)
     begin scope: 'XLXI_13/XLXI_1/XLXI_5:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      6.620ns (2.378ns logic, 4.242ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_13/XLXN_14'
  Total number of paths / destination ports: 15 / 1
-------------------------------------------------------------------------
Offset:              6.620ns (Levels of Logic = 5)
  Source:            Mode_Bin<2> (PAD)
  Destination:       XLXI_13/XLXI_1/XLXI_6/q_tmp (FF)
  Destination Clock: XLXI_13/XLXN_14 rising

  Data Path: Mode_Bin<2> to XLXI_13/XLXI_1/XLXI_6/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.222   1.685  Mode_Bin_2_IBUF (Mode_Bin_2_IBUF)
     AND4B3:I0->O          4   0.203   1.048  XLXI_17 (XLXN_35)
     AND2:I0->O            4   0.203   0.931  XLXI_13/XLXI_36 (XLXI_13/XLXN_23)
     OR3:I2->O             1   0.320   0.579  XLXI_13/XLXI_1/XLXI_7 (XLXI_13/XLXI_1/XLXN_45)
     begin scope: 'XLXI_13/XLXI_1/XLXI_6:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      6.620ns (2.378ns logic, 4.242ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_13/XLXN_24'
  Total number of paths / destination ports: 15 / 1
-------------------------------------------------------------------------
Offset:              6.620ns (Levels of Logic = 5)
  Source:            Mode_Bin<2> (PAD)
  Destination:       XLXI_13/XLXI_1/XLXI_12/q_tmp (FF)
  Destination Clock: XLXI_13/XLXN_24 rising

  Data Path: Mode_Bin<2> to XLXI_13/XLXI_1/XLXI_12/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.222   1.685  Mode_Bin_2_IBUF (Mode_Bin_2_IBUF)
     AND4B3:I0->O          4   0.203   1.048  XLXI_17 (XLXN_35)
     AND2:I0->O            4   0.203   0.931  XLXI_13/XLXI_36 (XLXI_13/XLXN_23)
     OR3:I2->O             1   0.320   0.579  XLXI_13/XLXI_1/XLXI_1 (XLXI_13/XLXI_1/XLXN_43)
     begin scope: 'XLXI_13/XLXI_1/XLXI_12:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      6.620ns (2.378ns logic, 4.242ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_5/XLXI_1/XLXI_677/XLXI_9/XLXN_72'
  Total number of paths / destination ports: 20 / 4
-------------------------------------------------------------------------
Offset:              7.191ns (Levels of Logic = 5)
  Source:            Mode_Bin<2> (PAD)
  Destination:       XLXI_5/XLXI_1/XLXI_677/XLXI_10/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_5/XLXI_1/XLXI_677/XLXI_9/XLXN_72 falling

  Data Path: Mode_Bin<2> to XLXI_5/XLXI_1/XLXI_677/XLXI_10/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.222   1.568  Mode_Bin_2_IBUF (Mode_Bin_2_IBUF)
     AND4B2:I2->O          2   0.320   0.961  XLXI_20 (XLXN_182)
     AND2:I1->O            3   0.223   0.650  XLXI_5/XLXI_3 (XLXI_5/XLXN_40)
     INV:I->O             29   0.568   1.249  XLXI_5/XLXI_1/XLXI_672 (XLXI_5/XLXI_1/XLXN_1069)
     begin scope: 'XLXI_5/XLXI_1/XLXI_677/XLXI_10/XLXI_5:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      7.191ns (2.763ns logic, 4.428ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_5/XLXI_1/XLXI_677/XLXI_8/XLXN_72'
  Total number of paths / destination ports: 20 / 4
-------------------------------------------------------------------------
Offset:              7.191ns (Levels of Logic = 5)
  Source:            Mode_Bin<2> (PAD)
  Destination:       XLXI_5/XLXI_1/XLXI_677/XLXI_9/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_5/XLXI_1/XLXI_677/XLXI_8/XLXN_72 falling

  Data Path: Mode_Bin<2> to XLXI_5/XLXI_1/XLXI_677/XLXI_9/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.222   1.568  Mode_Bin_2_IBUF (Mode_Bin_2_IBUF)
     AND4B2:I2->O          2   0.320   0.961  XLXI_20 (XLXN_182)
     AND2:I1->O            3   0.223   0.650  XLXI_5/XLXI_3 (XLXI_5/XLXN_40)
     INV:I->O             29   0.568   1.249  XLXI_5/XLXI_1/XLXI_672 (XLXI_5/XLXI_1/XLXN_1069)
     begin scope: 'XLXI_5/XLXI_1/XLXI_677/XLXI_9/XLXI_5:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      7.191ns (2.763ns logic, 4.428ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_5/XLXI_1/XLXI_677/XLXI_7/XLXN_72'
  Total number of paths / destination ports: 20 / 4
-------------------------------------------------------------------------
Offset:              7.191ns (Levels of Logic = 5)
  Source:            Mode_Bin<2> (PAD)
  Destination:       XLXI_5/XLXI_1/XLXI_677/XLXI_8/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_5/XLXI_1/XLXI_677/XLXI_7/XLXN_72 falling

  Data Path: Mode_Bin<2> to XLXI_5/XLXI_1/XLXI_677/XLXI_8/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.222   1.568  Mode_Bin_2_IBUF (Mode_Bin_2_IBUF)
     AND4B2:I2->O          2   0.320   0.961  XLXI_20 (XLXN_182)
     AND2:I1->O            3   0.223   0.650  XLXI_5/XLXI_3 (XLXI_5/XLXN_40)
     INV:I->O             29   0.568   1.249  XLXI_5/XLXI_1/XLXI_672 (XLXI_5/XLXI_1/XLXN_1069)
     begin scope: 'XLXI_5/XLXI_1/XLXI_677/XLXI_8/XLXI_5:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      7.191ns (2.763ns logic, 4.428ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_5/XLXI_1/XLXI_677/XLXI_6/XLXN_72'
  Total number of paths / destination ports: 20 / 4
-------------------------------------------------------------------------
Offset:              7.191ns (Levels of Logic = 5)
  Source:            Mode_Bin<2> (PAD)
  Destination:       XLXI_5/XLXI_1/XLXI_677/XLXI_7/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_5/XLXI_1/XLXI_677/XLXI_6/XLXN_72 falling

  Data Path: Mode_Bin<2> to XLXI_5/XLXI_1/XLXI_677/XLXI_7/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.222   1.568  Mode_Bin_2_IBUF (Mode_Bin_2_IBUF)
     AND4B2:I2->O          2   0.320   0.961  XLXI_20 (XLXN_182)
     AND2:I1->O            3   0.223   0.650  XLXI_5/XLXI_3 (XLXI_5/XLXN_40)
     INV:I->O             29   0.568   1.249  XLXI_5/XLXI_1/XLXI_672 (XLXI_5/XLXI_1/XLXN_1069)
     begin scope: 'XLXI_5/XLXI_1/XLXI_677/XLXI_7/XLXI_5:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      7.191ns (2.763ns logic, 4.428ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_5/XLXI_1/XLXN_1063'
  Total number of paths / destination ports: 20 / 4
-------------------------------------------------------------------------
Offset:              7.191ns (Levels of Logic = 5)
  Source:            Mode_Bin<2> (PAD)
  Destination:       XLXI_5/XLXI_1/XLXI_677/XLXI_6/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_5/XLXI_1/XLXN_1063 rising

  Data Path: Mode_Bin<2> to XLXI_5/XLXI_1/XLXI_677/XLXI_6/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.222   1.568  Mode_Bin_2_IBUF (Mode_Bin_2_IBUF)
     AND4B2:I2->O          2   0.320   0.961  XLXI_20 (XLXN_182)
     AND2:I1->O            3   0.223   0.650  XLXI_5/XLXI_3 (XLXI_5/XLXN_40)
     INV:I->O             29   0.568   1.249  XLXI_5/XLXI_1/XLXI_672 (XLXI_5/XLXI_1/XLXN_1069)
     begin scope: 'XLXI_5/XLXI_1/XLXI_677/XLXI_6/XLXI_5:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      7.191ns (2.763ns logic, 4.428ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_5/XLXI_1/XLXI_671/XLXI_1/XLXN_93'
  Total number of paths / destination ports: 20 / 4
-------------------------------------------------------------------------
Offset:              7.191ns (Levels of Logic = 5)
  Source:            Mode_Bin<2> (PAD)
  Destination:       XLXI_5/XLXI_1/XLXI_671/XLXI_2/XLXI_9/q_tmp (FF)
  Destination Clock: XLXI_5/XLXI_1/XLXI_671/XLXI_1/XLXN_93 falling

  Data Path: Mode_Bin<2> to XLXI_5/XLXI_1/XLXI_671/XLXI_2/XLXI_9/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.222   1.568  Mode_Bin_2_IBUF (Mode_Bin_2_IBUF)
     AND4B2:I2->O          2   0.320   0.961  XLXI_20 (XLXN_182)
     AND2:I1->O            3   0.223   0.650  XLXI_5/XLXI_3 (XLXI_5/XLXN_40)
     INV:I->O             29   0.568   1.249  XLXI_5/XLXI_1/XLXI_672 (XLXI_5/XLXI_1/XLXN_1069)
     begin scope: 'XLXI_5/XLXI_1/XLXI_671/XLXI_2/XLXI_9:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      7.191ns (2.763ns logic, 4.428ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_5/XLXI_1/XLXI_677/XLXI_10/XLXN_72'
  Total number of paths / destination ports: 20 / 4
-------------------------------------------------------------------------
Offset:              7.191ns (Levels of Logic = 5)
  Source:            Mode_Bin<2> (PAD)
  Destination:       XLXI_5/XLXI_1/XLXI_671/XLXI_1/XLXI_9/q_tmp (FF)
  Destination Clock: XLXI_5/XLXI_1/XLXI_677/XLXI_10/XLXN_72 falling

  Data Path: Mode_Bin<2> to XLXI_5/XLXI_1/XLXI_671/XLXI_1/XLXI_9/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.222   1.568  Mode_Bin_2_IBUF (Mode_Bin_2_IBUF)
     AND4B2:I2->O          2   0.320   0.961  XLXI_20 (XLXN_182)
     AND2:I1->O            3   0.223   0.650  XLXI_5/XLXI_3 (XLXI_5/XLXN_40)
     INV:I->O             29   0.568   1.249  XLXI_5/XLXI_1/XLXI_672 (XLXI_5/XLXI_1/XLXN_1069)
     begin scope: 'XLXI_5/XLXI_1/XLXI_671/XLXI_1/XLXI_9:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      7.191ns (2.763ns logic, 4.428ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_5/XLXI_1/XLXI_671/XLXI_2/XLXN_93'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              7.191ns (Levels of Logic = 5)
  Source:            Mode_Bin<2> (PAD)
  Destination:       XLXI_5/XLXI_1/XLXI_671/XLXI_3/q_tmp (FF)
  Destination Clock: XLXI_5/XLXI_1/XLXI_671/XLXI_2/XLXN_93 falling

  Data Path: Mode_Bin<2> to XLXI_5/XLXI_1/XLXI_671/XLXI_3/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.222   1.568  Mode_Bin_2_IBUF (Mode_Bin_2_IBUF)
     AND4B2:I2->O          2   0.320   0.961  XLXI_20 (XLXN_182)
     AND2:I1->O            3   0.223   0.650  XLXI_5/XLXI_3 (XLXI_5/XLXN_40)
     INV:I->O             29   0.568   1.249  XLXI_5/XLXI_1/XLXI_672 (XLXI_5/XLXI_1/XLXN_1069)
     begin scope: 'XLXI_5/XLXI_1/XLXI_671/XLXI_3:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      7.191ns (2.763ns logic, 4.428ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_173/q_tmp'
  Total number of paths / destination ports: 1342 / 11
-------------------------------------------------------------------------
Offset:              14.626ns (Levels of Logic = 11)
  Source:            XLXI_2/XLXI_53/XLXI_3/COUNT_0 (FF)
  Destination:       Segment<6> (PAD)
  Source Clock:      XLXI_173/q_tmp rising

  Data Path: XLXI_2/XLXI_53/XLXI_3/COUNT_0 to Segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.447   0.856  COUNT_0 (COUNT_0)
     end scope: 'XLXI_2/XLXI_53/XLXI_3:Q0'
     INV:I->O              1   0.568   0.944  XLXI_2/XLXI_53/XLXI_2/XLXI_8 (XLXI_2/XLXI_53/XLXI_2/XLXN_80)
     AND2:I0->O            4   0.203   1.048  XLXI_2/XLXI_53/XLXI_2/XLXI_4 (XLXI_2/XLXI_53/XLXI_2/XLXN_121)
     AND2:I0->O            1   0.203   0.808  XLXI_2/XLXI_53/XLXI_2/XLXI_26 (XLXI_2/XLXI_53/XLXI_2/XLXN_173)
     OR4:I3->O            11   0.339   0.882  XLXI_2/XLXI_53/XLXI_2/XLXI_91 (XLXI_2/XLXI_53/XLXN_2<1>)
     INV:I->O             11   0.568   1.130  XLXI_2/XLXI_53/XLXI_7/XLXI_3 (XLXI_2/XLXI_53/XLXI_7/XLXN_100)
     AND3:I2->O            1   0.320   0.944  XLXI_2/XLXI_53/XLXI_7/XLXI_66 (XLXI_2/XLXI_53/XLXI_7/XLXN_86)
     OR5:I0->O             1   0.203   0.684  XLXI_2/XLXI_53/XLXI_7/XLXI_75 (XLXN_2<5>)
     LUT6:I4->O            1   0.203   0.924  XLXI_14/Mmux_SevenSegment122 (XLXI_14/Mmux_SevenSegment121)
     LUT6:I1->O            1   0.203   0.579  XLXI_14/Mmux_SevenSegment123 (Segment_5_OBUF)
     OBUF:I->O                 2.571          Segment_5_OBUF (Segment<5>)
    ----------------------------------------
    Total                     14.626ns (5.828ns logic, 8.798ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_11/XLXI_35/XLXI_55/XLXI_6/XLXN_93'
  Total number of paths / destination ports: 254 / 9
-------------------------------------------------------------------------
Offset:              15.624ns (Levels of Logic = 12)
  Source:            XLXI_11/XLXI_35/XLXI_55/XLXI_3/q_tmp (FF)
  Destination:       Segment<6> (PAD)
  Source Clock:      XLXI_11/XLXI_35/XLXI_55/XLXI_6/XLXN_93 falling

  Data Path: XLXI_11/XLXI_35/XLXI_55/XLXI_3/q_tmp to Segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.447   0.773  q_tmp (q_tmp)
     end scope: 'XLXI_11/XLXI_35/XLXI_55/XLXI_3:Q'
     INV:I->O              1   0.568   0.944  XLXI_11/XLXI_35/XLXI_66/XLXI_109/XLXI_8 (XLXI_11/XLXI_35/XLXI_66/XLXI_109/XLXN_80)
     AND2:I0->O            4   0.203   1.048  XLXI_11/XLXI_35/XLXI_66/XLXI_109/XLXI_4 (XLXI_11/XLXI_35/XLXI_66/XLXI_109/XLXN_121)
     AND2:I0->O            1   0.203   0.808  XLXI_11/XLXI_35/XLXI_66/XLXI_109/XLXI_25 (XLXI_11/XLXI_35/XLXI_66/XLXI_109/XLXN_162)
     OR4:I3->O             1   0.339   0.579  XLXI_11/XLXI_35/XLXI_66/XLXI_109/XLXI_90 (XLXI_11/XLXI_35/XLXI_66/Y<2>)
     BUF:I->O              9   0.568   1.194  XLXI_11/XLXI_35/XLXI_66/XLXI_45 (XLXI_11/XLXI_35/XLXI_66/XLXN_45)
     NAND2:I0->O           6   0.203   1.109  XLXI_11/XLXI_35/XLXI_66/XLXI_105/XLXI_2 (XLXI_11/XLXI_35/XLXI_66/XLXI_105/XLXN_7)
     AND2:I0->O            1   0.203   0.944  XLXI_11/XLXI_35/XLXI_66/XLXI_105/XLXI_25 (XLXI_11/XLXI_35/XLXI_66/XLXI_105/XLXN_50)
     OR4:I0->O             1   0.203   0.808  XLXI_11/XLXI_35/XLXI_66/XLXI_105/XLXI_28 (XLXN_5<6>)
     LUT6:I3->O            1   0.205   0.924  XLXI_14/Mmux_SevenSegment142 (XLXI_14/Mmux_SevenSegment141)
     LUT6:I1->O            1   0.203   0.579  XLXI_14/Mmux_SevenSegment143 (Segment_6_OBUF)
     OBUF:I->O                 2.571          Segment_6_OBUF (Segment<6>)
    ----------------------------------------
    Total                     15.624ns (5.916ns logic, 9.708ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_11/XLXI_35/XLXI_65/XLXN_15'
  Total number of paths / destination ports: 67 / 8
-------------------------------------------------------------------------
Offset:              14.483ns (Levels of Logic = 11)
  Source:            XLXI_11/XLXI_35/XLXI_65/XLXI_19/XLXI_1/q_tmp (FF)
  Destination:       Segment<5> (PAD)
  Source Clock:      XLXI_11/XLXI_35/XLXI_65/XLXN_15 rising

  Data Path: XLXI_11/XLXI_35/XLXI_65/XLXI_19/XLXI_1/q_tmp to Segment<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.447   0.882  q_tmp (q_tmp)
     end scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_19/XLXI_1:Q'
     BUF:I->O              1   0.568   0.924  XLXI_11/XLXI_35/XLXI_66/XLXI_103 (XLXI_11/XLXI_35/XLXI_66/Q3<0>)
     AND2:I1->O            1   0.223   0.944  XLXI_11/XLXI_35/XLXI_66/XLXI_109/XLXI_72 (XLXI_11/XLXI_35/XLXI_66/XLXI_109/XLXN_185)
     OR4:I0->O             1   0.203   0.579  XLXI_11/XLXI_35/XLXI_66/XLXI_109/XLXI_92 (XLXI_11/XLXI_35/XLXI_66/Y<0>)
     BUF:I->O              6   0.568   1.109  XLXI_11/XLXI_35/XLXI_66/XLXI_47 (XLXI_11/XLXI_35/XLXI_66/XLXN_47)
     NAND2:I0->O           9   0.203   1.174  XLXI_11/XLXI_35/XLXI_66/XLXI_105/XLXI_4 (XLXI_11/XLXI_35/XLXI_66/XLXI_105/XLXN_13)
     AND2:I1->O            1   0.223   0.924  XLXI_11/XLXI_35/XLXI_66/XLXI_105/XLXI_19 (XLXI_11/XLXI_35/XLXI_66/XLXI_105/XLXN_40)
     OR2:I1->O             1   0.223   0.808  XLXI_11/XLXI_35/XLXI_66/XLXI_105/XLXI_20 (XLXN_5<4>)
     LUT6:I3->O            1   0.205   0.924  XLXI_14/Mmux_SevenSegment102 (XLXI_14/Mmux_SevenSegment101)
     LUT6:I1->O            1   0.203   0.579  XLXI_14/Mmux_SevenSegment103 (Segment_4_OBUF)
     OBUF:I->O                 2.571          Segment_4_OBUF (Segment<4>)
    ----------------------------------------
    Total                     14.483ns (5.637ns logic, 8.846ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_11/XLXI_35/XLXI_65/XLXN_14'
  Total number of paths / destination ports: 67 / 8
-------------------------------------------------------------------------
Offset:              14.483ns (Levels of Logic = 11)
  Source:            XLXI_11/XLXI_35/XLXI_65/XLXI_18/XLXI_1/q_tmp (FF)
  Destination:       Segment<5> (PAD)
  Source Clock:      XLXI_11/XLXI_35/XLXI_65/XLXN_14 rising

  Data Path: XLXI_11/XLXI_35/XLXI_65/XLXI_18/XLXI_1/q_tmp to Segment<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.447   0.882  q_tmp (q_tmp)
     end scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_18/XLXI_1:Q'
     BUF:I->O              1   0.568   0.924  XLXI_11/XLXI_35/XLXI_66/XLXI_91 (XLXI_11/XLXI_35/XLXI_66/Q2<0>)
     AND2:I1->O            1   0.223   0.924  XLXI_11/XLXI_35/XLXI_66/XLXI_109/XLXI_44 (XLXI_11/XLXI_35/XLXI_66/XLXI_109/XLXN_184)
     OR4:I1->O             1   0.223   0.579  XLXI_11/XLXI_35/XLXI_66/XLXI_109/XLXI_92 (XLXI_11/XLXI_35/XLXI_66/Y<0>)
     BUF:I->O              6   0.568   1.109  XLXI_11/XLXI_35/XLXI_66/XLXI_47 (XLXI_11/XLXI_35/XLXI_66/XLXN_47)
     NAND2:I0->O           9   0.203   1.174  XLXI_11/XLXI_35/XLXI_66/XLXI_105/XLXI_4 (XLXI_11/XLXI_35/XLXI_66/XLXI_105/XLXN_13)
     AND2:I1->O            1   0.223   0.924  XLXI_11/XLXI_35/XLXI_66/XLXI_105/XLXI_19 (XLXI_11/XLXI_35/XLXI_66/XLXI_105/XLXN_40)
     OR2:I1->O             1   0.223   0.808  XLXI_11/XLXI_35/XLXI_66/XLXI_105/XLXI_20 (XLXN_5<4>)
     LUT6:I3->O            1   0.205   0.924  XLXI_14/Mmux_SevenSegment102 (XLXI_14/Mmux_SevenSegment101)
     LUT6:I1->O            1   0.203   0.579  XLXI_14/Mmux_SevenSegment103 (Segment_4_OBUF)
     OBUF:I->O                 2.571          Segment_4_OBUF (Segment<4>)
    ----------------------------------------
    Total                     14.483ns (5.657ns logic, 8.826ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_11/XLXI_35/XLXI_65/XLXN_13'
  Total number of paths / destination ports: 63 / 7
-------------------------------------------------------------------------
Offset:              14.456ns (Levels of Logic = 11)
  Source:            XLXI_11/XLXI_35/XLXI_65/XLXI_16/XLXI_1/q_tmp (FF)
  Destination:       Segment<6> (PAD)
  Source Clock:      XLXI_11/XLXI_35/XLXI_65/XLXN_13 rising

  Data Path: XLXI_11/XLXI_35/XLXI_65/XLXI_16/XLXI_1/q_tmp to Segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   0.856  q_tmp (q_tmp)
     end scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_16/XLXI_1:Q'
     BUF:I->O              1   0.568   0.944  XLXI_11/XLXI_35/XLXI_66/XLXI_88 (XLXI_11/XLXI_35/XLXI_66/Q1<0>)
     AND2:I0->O            1   0.203   0.827  XLXI_11/XLXI_35/XLXI_66/XLXI_109/XLXI_36 (XLXI_11/XLXI_35/XLXI_66/XLXI_109/XLXN_183)
     OR4:I2->O             1   0.320   0.579  XLXI_11/XLXI_35/XLXI_66/XLXI_109/XLXI_92 (XLXI_11/XLXI_35/XLXI_66/Y<0>)
     BUF:I->O              6   0.568   1.109  XLXI_11/XLXI_35/XLXI_66/XLXI_47 (XLXI_11/XLXI_35/XLXI_66/XLXN_47)
     NAND2:I0->O           9   0.203   1.174  XLXI_11/XLXI_35/XLXI_66/XLXI_105/XLXI_4 (XLXI_11/XLXI_35/XLXI_66/XLXI_105/XLXN_13)
     AND2:I1->O            1   0.223   0.924  XLXI_11/XLXI_35/XLXI_66/XLXI_105/XLXI_19 (XLXI_11/XLXI_35/XLXI_66/XLXI_105/XLXN_40)
     OR2:I1->O             1   0.223   0.808  XLXI_11/XLXI_35/XLXI_66/XLXI_105/XLXI_20 (XLXN_5<4>)
     LUT6:I3->O            1   0.205   0.924  XLXI_14/Mmux_SevenSegment102 (XLXI_14/Mmux_SevenSegment101)
     LUT6:I1->O            1   0.203   0.579  XLXI_14/Mmux_SevenSegment103 (Segment_4_OBUF)
     OBUF:I->O                 2.571          Segment_4_OBUF (Segment<4>)
    ----------------------------------------
    Total                     14.456ns (5.734ns logic, 8.722ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_11/XLXI_35/XLXI_65/XLXI_16/XLXN_93'
  Total number of paths / destination ports: 63 / 7
-------------------------------------------------------------------------
Offset:              14.456ns (Levels of Logic = 11)
  Source:            XLXI_11/XLXI_35/XLXI_65/XLXI_17/XLXI_1/q_tmp (FF)
  Destination:       Segment<6> (PAD)
  Source Clock:      XLXI_11/XLXI_35/XLXI_65/XLXI_16/XLXN_93 falling

  Data Path: XLXI_11/XLXI_35/XLXI_65/XLXI_17/XLXI_1/q_tmp to Segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   0.856  q_tmp (q_tmp)
     end scope: 'XLXI_11/XLXI_35/XLXI_65/XLXI_17/XLXI_1:Q'
     BUF:I->O              1   0.568   0.924  XLXI_11/XLXI_35/XLXI_66/XLXI_84 (XLXI_11/XLXI_35/XLXI_66/Q0<0>)
     AND2:I1->O            1   0.223   0.808  XLXI_11/XLXI_35/XLXI_66/XLXI_109/XLXI_28 (XLXI_11/XLXI_35/XLXI_66/XLXI_109/XLXN_182)
     OR4:I3->O             1   0.339   0.579  XLXI_11/XLXI_35/XLXI_66/XLXI_109/XLXI_92 (XLXI_11/XLXI_35/XLXI_66/Y<0>)
     BUF:I->O              6   0.568   1.109  XLXI_11/XLXI_35/XLXI_66/XLXI_47 (XLXI_11/XLXI_35/XLXI_66/XLXN_47)
     NAND2:I0->O           9   0.203   1.174  XLXI_11/XLXI_35/XLXI_66/XLXI_105/XLXI_4 (XLXI_11/XLXI_35/XLXI_66/XLXI_105/XLXN_13)
     AND2:I1->O            1   0.223   0.924  XLXI_11/XLXI_35/XLXI_66/XLXI_105/XLXI_19 (XLXI_11/XLXI_35/XLXI_66/XLXI_105/XLXN_40)
     OR2:I1->O             1   0.223   0.808  XLXI_11/XLXI_35/XLXI_66/XLXI_105/XLXI_20 (XLXN_5<4>)
     LUT6:I3->O            1   0.205   0.924  XLXI_14/Mmux_SevenSegment102 (XLXI_14/Mmux_SevenSegment101)
     LUT6:I1->O            1   0.203   0.579  XLXI_14/Mmux_SevenSegment103 (Segment_4_OBUF)
     OBUF:I->O                 2.571          Segment_4_OBUF (Segment<4>)
    ----------------------------------------
    Total                     14.456ns (5.773ns logic, 8.683ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/XLXI_50/XLXN_93'
  Total number of paths / destination ports: 81 / 7
-------------------------------------------------------------------------
Offset:              12.175ns (Levels of Logic = 9)
  Source:            XLXI_2/XLXI_51/XLXI_1/q_tmp (FF)
  Destination:       Segment<4> (PAD)
  Source Clock:      XLXI_2/XLXI_50/XLXN_93 falling

  Data Path: XLXI_2/XLXI_51/XLXI_1/q_tmp to Segment<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   1.201  q_tmp (q_tmp)
     end scope: 'XLXI_2/XLXI_51/XLXI_1:Q'
     AND2:I1->O            1   0.223   0.944  XLXI_2/XLXI_53/XLXI_2/XLXI_72 (XLXI_2/XLXI_53/XLXI_2/XLXN_185)
     OR4:I0->O             9   0.203   0.829  XLXI_2/XLXI_53/XLXI_2/XLXI_92 (XLXI_2/XLXI_53/XLXN_2<0>)
     INV:I->O             11   0.568   1.227  XLXI_2/XLXI_53/XLXI_7/XLXI_7 (XLXI_2/XLXI_53/XLXI_7/XLXN_14)
     AND2:I1->O            1   0.223   0.924  XLXI_2/XLXI_53/XLXI_7/XLXI_54 (XLXI_2/XLXI_53/XLXI_7/XLXN_80)
     OR4:I1->O             1   0.223   0.684  XLXI_2/XLXI_53/XLXI_7/XLXI_65 (XLXN_2<4>)
     LUT6:I4->O            1   0.203   0.924  XLXI_14/Mmux_SevenSegment102 (XLXI_14/Mmux_SevenSegment101)
     LUT6:I1->O            1   0.203   0.579  XLXI_14/Mmux_SevenSegment103 (Segment_4_OBUF)
     OBUF:I->O                 2.571          Segment_4_OBUF (Segment<4>)
    ----------------------------------------
    Total                     12.175ns (4.864ns logic, 7.311ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/XLXI_49/XLXN_93'
  Total number of paths / destination ports: 81 / 7
-------------------------------------------------------------------------
Offset:              12.175ns (Levels of Logic = 9)
  Source:            XLXI_2/XLXI_50/XLXI_1/q_tmp (FF)
  Destination:       Segment<4> (PAD)
  Source Clock:      XLXI_2/XLXI_49/XLXN_93 falling

  Data Path: XLXI_2/XLXI_50/XLXI_1/q_tmp to Segment<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   1.201  q_tmp (q_tmp)
     end scope: 'XLXI_2/XLXI_50/XLXI_1:Q'
     AND2:I1->O            1   0.223   0.924  XLXI_2/XLXI_53/XLXI_2/XLXI_44 (XLXI_2/XLXI_53/XLXI_2/XLXN_184)
     OR4:I1->O             9   0.223   0.829  XLXI_2/XLXI_53/XLXI_2/XLXI_92 (XLXI_2/XLXI_53/XLXN_2<0>)
     INV:I->O             11   0.568   1.227  XLXI_2/XLXI_53/XLXI_7/XLXI_7 (XLXI_2/XLXI_53/XLXI_7/XLXN_14)
     AND2:I1->O            1   0.223   0.924  XLXI_2/XLXI_53/XLXI_7/XLXI_54 (XLXI_2/XLXI_53/XLXI_7/XLXN_80)
     OR4:I1->O             1   0.223   0.684  XLXI_2/XLXI_53/XLXI_7/XLXI_65 (XLXN_2<4>)
     LUT6:I4->O            1   0.203   0.924  XLXI_14/Mmux_SevenSegment102 (XLXI_14/Mmux_SevenSegment101)
     LUT6:I1->O            1   0.203   0.579  XLXI_14/Mmux_SevenSegment103 (Segment_4_OBUF)
     OBUF:I->O                 2.571          Segment_4_OBUF (Segment<4>)
    ----------------------------------------
    Total                     12.175ns (4.884ns logic, 7.291ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/XLXI_48/XLXN_93'
  Total number of paths / destination ports: 81 / 7
-------------------------------------------------------------------------
Offset:              12.175ns (Levels of Logic = 9)
  Source:            XLXI_2/XLXI_49/XLXI_1/q_tmp (FF)
  Destination:       Segment<4> (PAD)
  Source Clock:      XLXI_2/XLXI_48/XLXN_93 falling

  Data Path: XLXI_2/XLXI_49/XLXI_1/q_tmp to Segment<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   1.221  q_tmp (q_tmp)
     end scope: 'XLXI_2/XLXI_49/XLXI_1:Q'
     AND2:I0->O            1   0.203   0.827  XLXI_2/XLXI_53/XLXI_2/XLXI_36 (XLXI_2/XLXI_53/XLXI_2/XLXN_183)
     OR4:I2->O             9   0.320   0.829  XLXI_2/XLXI_53/XLXI_2/XLXI_92 (XLXI_2/XLXI_53/XLXN_2<0>)
     INV:I->O             11   0.568   1.227  XLXI_2/XLXI_53/XLXI_7/XLXI_7 (XLXI_2/XLXI_53/XLXI_7/XLXN_14)
     AND2:I1->O            1   0.223   0.924  XLXI_2/XLXI_53/XLXI_7/XLXI_54 (XLXI_2/XLXI_53/XLXI_7/XLXN_80)
     OR4:I1->O             1   0.223   0.684  XLXI_2/XLXI_53/XLXI_7/XLXI_65 (XLXN_2<4>)
     LUT6:I4->O            1   0.203   0.924  XLXI_14/Mmux_SevenSegment102 (XLXI_14/Mmux_SevenSegment101)
     LUT6:I1->O            1   0.203   0.579  XLXI_14/Mmux_SevenSegment103 (Segment_4_OBUF)
     OBUF:I->O                 2.571          Segment_4_OBUF (Segment<4>)
    ----------------------------------------
    Total                     12.175ns (4.961ns logic, 7.214ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/XLXI_47/O'
  Total number of paths / destination ports: 81 / 7
-------------------------------------------------------------------------
Offset:              12.175ns (Levels of Logic = 9)
  Source:            XLXI_2/XLXI_48/XLXI_1/q_tmp (FF)
  Destination:       Segment<4> (PAD)
  Source Clock:      XLXI_2/XLXI_47/O rising

  Data Path: XLXI_2/XLXI_48/XLXI_1/q_tmp to Segment<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   1.201  q_tmp (q_tmp)
     end scope: 'XLXI_2/XLXI_48/XLXI_1:Q'
     AND2:I1->O            1   0.223   0.808  XLXI_2/XLXI_53/XLXI_2/XLXI_28 (XLXI_2/XLXI_53/XLXI_2/XLXN_182)
     OR4:I3->O             9   0.339   0.829  XLXI_2/XLXI_53/XLXI_2/XLXI_92 (XLXI_2/XLXI_53/XLXN_2<0>)
     INV:I->O             11   0.568   1.227  XLXI_2/XLXI_53/XLXI_7/XLXI_7 (XLXI_2/XLXI_53/XLXI_7/XLXN_14)
     AND2:I1->O            1   0.223   0.924  XLXI_2/XLXI_53/XLXI_7/XLXI_54 (XLXI_2/XLXI_53/XLXI_7/XLXN_80)
     OR4:I1->O             1   0.223   0.684  XLXI_2/XLXI_53/XLXI_7/XLXI_65 (XLXN_2<4>)
     LUT6:I4->O            1   0.203   0.924  XLXI_14/Mmux_SevenSegment102 (XLXI_14/Mmux_SevenSegment101)
     LUT6:I1->O            1   0.203   0.579  XLXI_14/Mmux_SevenSegment103 (Segment_4_OBUF)
     OBUF:I->O                 2.571          Segment_4_OBUF (Segment<4>)
    ----------------------------------------
    Total                     12.175ns (5.000ns logic, 7.175ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_5/XLXI_1/XLXN_1060'
  Total number of paths / destination ports: 34 / 7
-------------------------------------------------------------------------
Offset:              13.660ns (Levels of Logic = 11)
  Source:            XLXI_5/XLXI_1/XLXI_513/q_tmp (FF)
  Destination:       Segment<3> (PAD)
  Source Clock:      XLXI_5/XLXI_1/XLXN_1060 rising

  Data Path: XLXI_5/XLXI_1/XLXI_513/q_tmp to Segment<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     end scope: 'XLXI_5/XLXI_1/XLXI_513:Q'
     INV:I->O             17   0.568   1.027  XLXI_5/XLXI_1/XLXI_524 (XLXI_5/XLXI_1/A_P58)
     INV:I->O              1   0.568   0.944  XLXI_5/XLXI_1/XLXI_117 (XLXI_5/XLXI_1/XLXN_279)
     AND2:I0->O            1   0.203   0.944  XLXI_5/XLXI_1/XLXI_114 (XLXI_5/XLXI_1/XLXN_293)
     OR2:I0->O             1   0.203   0.944  XLXI_5/XLXI_1/XLXI_115 (XLXI_5/XLXI_1/XLXN_322)
     AND2:I0->O            1   0.203   0.924  XLXI_5/XLXI_1/XLXI_147 (XLXI_5/XLXI_1/XLXN_323)
     OR3:I1->O             1   0.223   0.580  XLXI_5/XLXI_1/XLXI_110 (XLXN_4<3>)
     LUT5:I4->O            1   0.205   0.580  XLXI_14/Mmux_SevenSegment81 (XLXI_14/Mmux_SevenSegment8)
     LUT6:I5->O            1   0.205   0.924  XLXI_14/Mmux_SevenSegment82 (XLXI_14/Mmux_SevenSegment81)
     LUT6:I1->O            1   0.203   0.579  XLXI_14/Mmux_SevenSegment83 (Segment_3_OBUF)
     OBUF:I->O                 2.571          Segment_3_OBUF (Segment<3>)
    ----------------------------------------
    Total                     13.660ns (5.599ns logic, 8.061ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_13/XLXN_14'
  Total number of paths / destination ports: 22812 / 7
-------------------------------------------------------------------------
Offset:              22.009ns (Levels of Logic = 17)
  Source:            XLXI_13/XLXI_1/XLXI_6/q_tmp (FF)
  Destination:       Segment<6> (PAD)
  Source Clock:      XLXI_13/XLXN_14 rising

  Data Path: XLXI_13/XLXI_1/XLXI_6/q_tmp to Segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   1.015  q_tmp (q_tmp)
     end scope: 'XLXI_13/XLXI_1/XLXI_6:Q'
     OR2:I0->O            16   0.203   1.349  XLXI_13/XLXI_1/XLXI_256/XLXI_13 (XLXI_13/XLXI_1/XLXN_119)
     AND2B1:I1->O          8   0.223   1.167  XLXI_13/XLXI_1/XLXI_78/XLXI_14 (XLXI_13/XLXI_1/XLXI_78/XLXN_55)
     AND2:I0->O            1   0.203   0.579  XLXI_13/XLXI_1/XLXI_78/XLXI_62 (XLXI_13/XLXI_1/XLXI_78/XLXN_139)
     BUF:I->O              1   0.568   0.579  XLXI_13/XLXI_1/XLXI_78/XLXI_157 (XLXI_13/XLXI_1/XLXN_153<5>)
     BUF:I->O              1   0.568   0.944  XLXI_13/XLXI_1/XLXI_83/XLXI_34 (XLXI_13/XLXI_1/XLXI_83/XLXN_94)
     XOR2:I0->O            1   0.203   0.579  XLXI_13/XLXI_1/XLXI_83/XLXI_5 (XLXI_13/XLXI_1/XLXI_83/XLXN_3)
     BUF:I->O              1   0.568   0.924  XLXI_13/XLXI_1/XLXI_83/XLXI_14 (XLXI_13/XLXI_1/XLXN_224<5>)
     AND2:I1->O            1   0.223   0.924  XLXI_13/XLXI_1/XLXI_146/XLXI_1/XLXI_43 (XLXI_13/XLXI_1/XLXI_146/XLXI_1/XLXN_175)
     OR4:I1->O             1   0.223   0.944  XLXI_13/XLXI_1/XLXI_146/XLXI_1/XLXI_91 (XLXI_13/XLXI_1/XLXN_233<1>)
     AND2:I0->O            1   0.203   0.827  XLXI_13/XLXI_1/XLXI_148/XLXI_2/XLXI_35 (XLXI_13/XLXI_1/XLXI_148/XLXI_2/XLXN_174)
     OR4:I2->O            11   0.320   0.882  XLXI_13/XLXI_1/XLXI_148/XLXI_2/XLXI_91 (XLXI_13/XLXI_1/XLXI_148/XLXN_2<1>)
     INV:I->O             11   0.568   1.130  XLXI_13/XLXI_1/XLXI_148/XLXI_7/XLXI_3 (XLXI_13/XLXI_1/XLXI_148/XLXI_7/XLXN_100)
     AND3:I2->O            1   0.320   0.944  XLXI_13/XLXI_1/XLXI_148/XLXI_7/XLXI_66 (XLXI_13/XLXI_1/XLXI_148/XLXI_7/XLXN_86)
     OR5:I0->O             1   0.203   0.827  XLXI_13/XLXI_1/XLXI_148/XLXI_7/XLXI_75 (XLXN_9<5>)
     LUT6:I2->O            1   0.203   0.579  XLXI_14/Mmux_SevenSegment123 (Segment_5_OBUF)
     OBUF:I->O                 2.571          Segment_5_OBUF (Segment<5>)
    ----------------------------------------
    Total                     22.009ns (7.817ns logic, 14.192ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_13/XLXN_24'
  Total number of paths / destination ports: 11406 / 7
-------------------------------------------------------------------------
Offset:              21.975ns (Levels of Logic = 17)
  Source:            XLXI_13/XLXI_1/XLXI_12/q_tmp (FF)
  Destination:       Segment<6> (PAD)
  Source Clock:      XLXI_13/XLXN_24 rising

  Data Path: XLXI_13/XLXI_1/XLXI_12/q_tmp to Segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.961  q_tmp (q_tmp)
     end scope: 'XLXI_13/XLXI_1/XLXI_12:Q'
     OR2:I1->O            16   0.223   1.369  XLXI_13/XLXI_1/XLXI_256/XLXI_12 (XLXI_13/XLXI_1/XLXN_120)
     AND2B1:I0->O          8   0.203   1.167  XLXI_13/XLXI_1/XLXI_78/XLXI_14 (XLXI_13/XLXI_1/XLXI_78/XLXN_55)
     AND2:I0->O            1   0.203   0.579  XLXI_13/XLXI_1/XLXI_78/XLXI_62 (XLXI_13/XLXI_1/XLXI_78/XLXN_139)
     BUF:I->O              1   0.568   0.579  XLXI_13/XLXI_1/XLXI_78/XLXI_157 (XLXI_13/XLXI_1/XLXN_153<5>)
     BUF:I->O              1   0.568   0.944  XLXI_13/XLXI_1/XLXI_83/XLXI_34 (XLXI_13/XLXI_1/XLXI_83/XLXN_94)
     XOR2:I0->O            1   0.203   0.579  XLXI_13/XLXI_1/XLXI_83/XLXI_5 (XLXI_13/XLXI_1/XLXI_83/XLXN_3)
     BUF:I->O              1   0.568   0.924  XLXI_13/XLXI_1/XLXI_83/XLXI_14 (XLXI_13/XLXI_1/XLXN_224<5>)
     AND2:I1->O            1   0.223   0.924  XLXI_13/XLXI_1/XLXI_146/XLXI_1/XLXI_43 (XLXI_13/XLXI_1/XLXI_146/XLXI_1/XLXN_175)
     OR4:I1->O             1   0.223   0.944  XLXI_13/XLXI_1/XLXI_146/XLXI_1/XLXI_91 (XLXI_13/XLXI_1/XLXN_233<1>)
     AND2:I0->O            1   0.203   0.827  XLXI_13/XLXI_1/XLXI_148/XLXI_2/XLXI_35 (XLXI_13/XLXI_1/XLXI_148/XLXI_2/XLXN_174)
     OR4:I2->O            11   0.320   0.882  XLXI_13/XLXI_1/XLXI_148/XLXI_2/XLXI_91 (XLXI_13/XLXI_1/XLXI_148/XLXN_2<1>)
     INV:I->O             11   0.568   1.130  XLXI_13/XLXI_1/XLXI_148/XLXI_7/XLXI_3 (XLXI_13/XLXI_1/XLXI_148/XLXI_7/XLXN_100)
     AND3:I2->O            1   0.320   0.944  XLXI_13/XLXI_1/XLXI_148/XLXI_7/XLXI_66 (XLXI_13/XLXI_1/XLXI_148/XLXI_7/XLXN_86)
     OR5:I0->O             1   0.203   0.827  XLXI_13/XLXI_1/XLXI_148/XLXI_7/XLXI_75 (XLXN_9<5>)
     LUT6:I2->O            1   0.203   0.579  XLXI_14/Mmux_SevenSegment123 (Segment_5_OBUF)
     OBUF:I->O                 2.571          Segment_5_OBUF (Segment<5>)
    ----------------------------------------
    Total                     21.975ns (7.817ns logic, 14.158ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_13/XLXN_13'
  Total number of paths / destination ports: 11406 / 7
-------------------------------------------------------------------------
Offset:              21.975ns (Levels of Logic = 17)
  Source:            XLXI_13/XLXI_1/XLXI_5/q_tmp (FF)
  Destination:       Segment<6> (PAD)
  Source Clock:      XLXI_13/XLXN_13 rising

  Data Path: XLXI_13/XLXI_1/XLXI_5/q_tmp to Segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.961  q_tmp (q_tmp)
     end scope: 'XLXI_13/XLXI_1/XLXI_5:Q'
     OR2:I1->O            16   0.223   1.349  XLXI_13/XLXI_1/XLXI_256/XLXI_13 (XLXI_13/XLXI_1/XLXN_119)
     AND2B1:I1->O          8   0.223   1.167  XLXI_13/XLXI_1/XLXI_78/XLXI_14 (XLXI_13/XLXI_1/XLXI_78/XLXN_55)
     AND2:I0->O            1   0.203   0.579  XLXI_13/XLXI_1/XLXI_78/XLXI_62 (XLXI_13/XLXI_1/XLXI_78/XLXN_139)
     BUF:I->O              1   0.568   0.579  XLXI_13/XLXI_1/XLXI_78/XLXI_157 (XLXI_13/XLXI_1/XLXN_153<5>)
     BUF:I->O              1   0.568   0.944  XLXI_13/XLXI_1/XLXI_83/XLXI_34 (XLXI_13/XLXI_1/XLXI_83/XLXN_94)
     XOR2:I0->O            1   0.203   0.579  XLXI_13/XLXI_1/XLXI_83/XLXI_5 (XLXI_13/XLXI_1/XLXI_83/XLXN_3)
     BUF:I->O              1   0.568   0.924  XLXI_13/XLXI_1/XLXI_83/XLXI_14 (XLXI_13/XLXI_1/XLXN_224<5>)
     AND2:I1->O            1   0.223   0.924  XLXI_13/XLXI_1/XLXI_146/XLXI_1/XLXI_43 (XLXI_13/XLXI_1/XLXI_146/XLXI_1/XLXN_175)
     OR4:I1->O             1   0.223   0.944  XLXI_13/XLXI_1/XLXI_146/XLXI_1/XLXI_91 (XLXI_13/XLXI_1/XLXN_233<1>)
     AND2:I0->O            1   0.203   0.827  XLXI_13/XLXI_1/XLXI_148/XLXI_2/XLXI_35 (XLXI_13/XLXI_1/XLXI_148/XLXI_2/XLXN_174)
     OR4:I2->O            11   0.320   0.882  XLXI_13/XLXI_1/XLXI_148/XLXI_2/XLXI_91 (XLXI_13/XLXI_1/XLXI_148/XLXN_2<1>)
     INV:I->O             11   0.568   1.130  XLXI_13/XLXI_1/XLXI_148/XLXI_7/XLXI_3 (XLXI_13/XLXI_1/XLXI_148/XLXI_7/XLXN_100)
     AND3:I2->O            1   0.320   0.944  XLXI_13/XLXI_1/XLXI_148/XLXI_7/XLXI_66 (XLXI_13/XLXI_1/XLXI_148/XLXI_7/XLXN_86)
     OR5:I0->O             1   0.203   0.827  XLXI_13/XLXI_1/XLXI_148/XLXI_7/XLXI_75 (XLXN_9<5>)
     LUT6:I2->O            1   0.203   0.579  XLXI_14/Mmux_SevenSegment123 (Segment_5_OBUF)
     OBUF:I->O                 2.571          Segment_5_OBUF (Segment<5>)
    ----------------------------------------
    Total                     21.975ns (7.837ns logic, 14.138ns route)
                                       (35.7% logic, 64.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 13636 / 12
-------------------------------------------------------------------------
Delay:               23.419ns (Levels of Logic = 18)
  Source:            SW5 (PAD)
  Destination:       Segment<6> (PAD)

  Data Path: SW5 to Segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.683  SW5_IBUF (SW5_IBUF)
     BUF:I->O              1   0.568   0.579  XLXI_54 (XLXN_185)
     BUF:I->O              1   0.568   0.579  XLXI_13/XLXI_22 (XLXI_13/Var1<5>)
     BUF:I->O              4   0.568   1.028  XLXI_13/XLXI_1/XLXI_78/XLXI_93 (XLXI_13/XLXI_1/XLXI_78/XLXN_97)
     AND2:I1->O            1   0.223   0.579  XLXI_13/XLXI_1/XLXI_78/XLXI_62 (XLXI_13/XLXI_1/XLXI_78/XLXN_139)
     BUF:I->O              1   0.568   0.579  XLXI_13/XLXI_1/XLXI_78/XLXI_157 (XLXI_13/XLXI_1/XLXN_153<5>)
     BUF:I->O              1   0.568   0.944  XLXI_13/XLXI_1/XLXI_83/XLXI_34 (XLXI_13/XLXI_1/XLXI_83/XLXN_94)
     XOR2:I0->O            1   0.203   0.579  XLXI_13/XLXI_1/XLXI_83/XLXI_5 (XLXI_13/XLXI_1/XLXI_83/XLXN_3)
     BUF:I->O              1   0.568   0.924  XLXI_13/XLXI_1/XLXI_83/XLXI_14 (XLXI_13/XLXI_1/XLXN_224<5>)
     AND2:I1->O            1   0.223   0.924  XLXI_13/XLXI_1/XLXI_146/XLXI_1/XLXI_43 (XLXI_13/XLXI_1/XLXI_146/XLXI_1/XLXN_175)
     OR4:I1->O             1   0.223   0.944  XLXI_13/XLXI_1/XLXI_146/XLXI_1/XLXI_91 (XLXI_13/XLXI_1/XLXN_233<1>)
     AND2:I0->O            1   0.203   0.827  XLXI_13/XLXI_1/XLXI_148/XLXI_2/XLXI_35 (XLXI_13/XLXI_1/XLXI_148/XLXI_2/XLXN_174)
     OR4:I2->O            11   0.320   0.882  XLXI_13/XLXI_1/XLXI_148/XLXI_2/XLXI_91 (XLXI_13/XLXI_1/XLXI_148/XLXN_2<1>)
     INV:I->O             11   0.568   1.130  XLXI_13/XLXI_1/XLXI_148/XLXI_7/XLXI_3 (XLXI_13/XLXI_1/XLXI_148/XLXI_7/XLXN_100)
     AND3:I2->O            1   0.320   0.944  XLXI_13/XLXI_1/XLXI_148/XLXI_7/XLXI_66 (XLXI_13/XLXI_1/XLXI_148/XLXI_7/XLXN_86)
     OR5:I0->O             1   0.203   0.827  XLXI_13/XLXI_1/XLXI_148/XLXI_7/XLXI_75 (XLXN_9<5>)
     LUT6:I2->O            1   0.203   0.579  XLXI_14/Mmux_SevenSegment123 (Segment_5_OBUF)
     OBUF:I->O                 2.571          Segment_5_OBUF (Segment<5>)
    ----------------------------------------
    Total                     23.419ns (9.890ns logic, 13.529ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC            |    4.107|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_4/XLXN_93
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_4/XLXN_93|         |         |    3.735|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_8/XLXN_93
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_8/XLXN_93|         |         |    3.735|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_9/XLXN_93
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_9/XLXN_93|         |         |    3.735|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_11/XLXI_35/XLXI_55/XLXI_5/XLXN_93
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
XLXI_11/XLXI_35/XLXI_55/XLXI_5/XLXN_93|         |         |    3.735|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_11/XLXI_35/XLXI_55/XLXI_6/XLXN_93
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
XLXI_11/XLXI_35/XLXI_55/XLXI_6/XLXN_93|         |         |    2.106|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_11/XLXI_35/XLXI_65/XLXI_16/XLXN_93
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
XLXI_11/XLXI_35/XLXI_65/XLXI_16/XLXN_93|         |         |    3.762|         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_4/XLXN_93
----------------------------------------------------+---------+---------+---------+---------+
                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------+---------+---------+---------+---------+
XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_4/XLXN_93|         |         |    3.735|         |
----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_8/XLXN_93
----------------------------------------------------+---------+---------+---------+---------+
                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------+---------+---------+---------+---------+
XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_8/XLXN_93|         |         |    3.735|         |
----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_9/XLXN_93
----------------------------------------------------+---------+---------+---------+---------+
                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------+---------+---------+---------+---------+
XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_9/XLXN_93|         |         |    2.048|         |
----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_4/XLXN_93
----------------------------------------------------+---------+---------+---------+---------+
                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------+---------+---------+---------+---------+
XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_4/XLXN_93|         |         |    3.735|         |
----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_8/XLXN_93
----------------------------------------------------+---------+---------+---------+---------+
                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------+---------+---------+---------+---------+
XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_8/XLXN_93|         |         |    3.735|         |
----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_9/XLXN_93
----------------------------------------------------+---------+---------+---------+---------+
                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------+---------+---------+---------+---------+
XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_9/XLXN_93|         |         |    3.735|         |
----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_2/XLXN_93
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_2/XLXN_93|         |         |    1.950|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_4/XLXN_93
----------------------------------------------------+---------+---------+---------+---------+
                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------+---------+---------+---------+---------+
XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_4/XLXN_93|         |         |    3.735|         |
----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_8/XLXN_93
----------------------------------------------------+---------+---------+---------+---------+
                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------+---------+---------+---------+---------+
XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_8/XLXN_93|         |         |    3.735|         |
----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_9/XLXN_93
----------------------------------------------------+---------+---------+---------+---------+
                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------+---------+---------+---------+---------+
XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_9/XLXN_93|         |         |    3.735|         |
----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_4/XLXN_93
----------------------------------------------------+---------+---------+---------+---------+
                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------+---------+---------+---------+---------+
XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_4/XLXN_93|         |         |    3.735|         |
----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_8/XLXN_93
----------------------------------------------------+---------+---------+---------+---------+
                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------+---------+---------+---------+---------+
XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_8/XLXN_93|         |         |    3.735|         |
----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_9/XLXN_93
----------------------------------------------------+---------+---------+---------+---------+
                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------+---------+---------+---------+---------+
XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_9/XLXN_93|         |         |    1.950|         |
----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_6/q_tmp
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_6/q_tmp|    1.950|         |         |         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_11/XLXI_35/XLXI_65/XLXN_13
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_11/XLXI_35/XLXI_65/XLXN_13|    3.762|         |         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_11/XLXI_35/XLXI_65/XLXN_14
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_11/XLXI_35/XLXI_65/XLXN_14|    3.789|         |         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_11/XLXI_35/XLXI_65/XLXN_15
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_11/XLXI_35/XLXI_65/XLXN_15|    3.789|         |         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_11/XLXN_112
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_11/XLXN_112|    3.735|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_13/XLXN_13
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_13/XLXN_13|    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_13/XLXN_14
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_13/XLXN_14|    1.984|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_13/XLXN_23
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_13/XLXN_23|    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_13/XLXN_24
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_13/XLXN_24|    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_165/XLXI_10/XLXN_72
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
XLXI_165/XLXI_10/XLXN_72|         |         |    2.078|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_165/XLXI_6/XLXN_72
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_165/XLXI_6/XLXN_72|         |         |    3.735|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_165/XLXI_7/XLXN_72
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_165/XLXI_7/XLXN_72|         |         |    3.735|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_165/XLXI_8/XLXN_72
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_165/XLXI_8/XLXN_72|         |         |    3.735|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_165/XLXI_9/XLXN_72
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_165/XLXI_9/XLXN_72|         |         |    3.735|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_170/q_tmp
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
XLXI_170/q_tmp                       |    1.950|         |         |         |
XLXI_5/XLXI_1/XLXI_671/XLXI_2/XLXN_93|         |    1.165|         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_173/q_tmp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_173/q_tmp |    2.216|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_38/XLXI_21/q_tmp
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_2/XLXI_38/XLXI_21/q_tmp|    1.950|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_38/XLXI_38/q_tmp
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_2/XLXI_38/XLXI_38/q_tmp|    1.950|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_38/XLXN_2
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
XLXI_2/XLXI_38/XLXN_2|    4.107|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_38/XLXN_20
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_2/XLXI_38/XLXN_20|    4.162|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_38/XLXN_3
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
XLXI_2/XLXI_38/XLXN_3|    4.135|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_38/XLXN_5
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
XLXI_2/XLXI_38/XLXN_5|    4.107|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_38/XLXN_60
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_2/XLXI_38/XLXN_60|    4.107|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_47/O
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_2/XLXI_47/O|    3.762|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_48/XLXN_93
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_2/XLXI_48/XLXN_93|         |         |    3.762|         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_49/XLXN_93
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_2/XLXI_49/XLXN_93|         |         |    3.762|         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_50/XLXN_93
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_2/XLXI_50/XLXN_93|         |         |    3.762|         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXN_104
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_2/XLXN_104|    1.984|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXN_106
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_2/XLXN_106|    4.050|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_5/XLXI_1/XLXI_671/XLXI_1/XLXN_93
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
XLXI_5/XLXI_1/XLXI_671/XLXI_1/XLXN_93|         |         |    3.735|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_5/XLXI_1/XLXI_671/XLXI_2/XLXN_93
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
XLXI_5/XLXI_1/XLXI_671/XLXI_2/XLXN_93|         |         |    1.950|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_5/XLXI_1/XLXI_677/XLXI_10/XLXN_72
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
XLXI_5/XLXI_1/XLXI_677/XLXI_10/XLXN_72|         |         |    3.735|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_5/XLXI_1/XLXI_677/XLXI_6/XLXN_72
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
XLXI_5/XLXI_1/XLXI_677/XLXI_6/XLXN_72|         |         |    3.735|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_5/XLXI_1/XLXI_677/XLXI_7/XLXN_72
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
XLXI_5/XLXI_1/XLXI_677/XLXI_7/XLXN_72|         |         |    3.735|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_5/XLXI_1/XLXI_677/XLXI_8/XLXN_72
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
XLXI_5/XLXI_1/XLXI_677/XLXI_8/XLXN_72|         |         |    3.735|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_5/XLXI_1/XLXI_677/XLXI_9/XLXN_72
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
XLXI_5/XLXI_1/XLXI_677/XLXI_9/XLXN_72|         |         |    3.735|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_5/XLXI_1/XLXN_1060
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_5/XLXI_1/XLXN_1060|    6.407|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_5/XLXI_1/XLXN_1063
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_5/XLXI_1/XLXN_1063|    3.735|         |         |         |
-----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 26.43 secs
 
--> 

Total memory usage is 4519364 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :   29 (   0 filtered)

