#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1147-g7ee7a483)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x56050a22b410 .scope module, "slurm16_tb" "slurm16_tb" 2 2;
 .timescale -9 -12;
P_0x56050a22c430 .param/l "ADDRESS_BITS" 0 2 5, +C4<00000000000000000000000000010000>;
P_0x56050a22c470 .param/l "BITS" 0 2 4, +C4<00000000000000000000000000010000>;
v0x56050a253d90_0 .var "CLK", 0 0;
L_0x7fb04d2cc210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56050a253e30_0 .net "PINS", 15 0, L_0x7fb04d2cc210;  1 drivers
v0x56050a253f40_0 .var "RSTb", 0 0;
S_0x56050a20ba30 .scope generate, "genblk1[0]" "genblk1[0]" 2 33, 2 33 0, S_0x56050a22b410;
 .timescale -9 -12;
P_0x56050a1effa0 .param/l "j" 0 2 33, +C4<00>;
S_0x56050a20b390 .scope generate, "genblk1[1]" "genblk1[1]" 2 33, 2 33 0, S_0x56050a22b410;
 .timescale -9 -12;
P_0x56050a21baf0 .param/l "j" 0 2 33, +C4<01>;
S_0x56050a20c5d0 .scope generate, "genblk1[2]" "genblk1[2]" 2 33, 2 33 0, S_0x56050a22b410;
 .timescale -9 -12;
P_0x56050a190940 .param/l "j" 0 2 33, +C4<010>;
S_0x56050a20c9b0 .scope generate, "genblk1[3]" "genblk1[3]" 2 33, 2 33 0, S_0x56050a22b410;
 .timescale -9 -12;
P_0x56050a1c34e0 .param/l "j" 0 2 33, +C4<011>;
S_0x56050a20cd90 .scope generate, "genblk1[4]" "genblk1[4]" 2 33, 2 33 0, S_0x56050a22b410;
 .timescale -9 -12;
P_0x56050a1c38a0 .param/l "j" 0 2 33, +C4<0100>;
S_0x56050a20d170 .scope generate, "genblk1[5]" "genblk1[5]" 2 33, 2 33 0, S_0x56050a22b410;
 .timescale -9 -12;
P_0x56050a1c4260 .param/l "j" 0 2 33, +C4<0101>;
S_0x56050a20d550 .scope generate, "genblk1[6]" "genblk1[6]" 2 33, 2 33 0, S_0x56050a22b410;
 .timescale -9 -12;
P_0x56050a1c5b60 .param/l "j" 0 2 33, +C4<0110>;
S_0x56050a20b6e0 .scope generate, "genblk1[7]" "genblk1[7]" 2 33, 2 33 0, S_0x56050a22b410;
 .timescale -9 -12;
P_0x56050a1c6550 .param/l "j" 0 2 33, +C4<0111>;
S_0x56050a220470 .scope generate, "genblk1[8]" "genblk1[8]" 2 33, 2 33 0, S_0x56050a22b410;
 .timescale -9 -12;
P_0x56050a1c2f10 .param/l "j" 0 2 33, +C4<01000>;
S_0x56050a22ac20 .scope generate, "genblk1[9]" "genblk1[9]" 2 33, 2 33 0, S_0x56050a22b410;
 .timescale -9 -12;
P_0x56050a1c4c50 .param/l "j" 0 2 33, +C4<01001>;
S_0x56050a1ee1e0 .scope generate, "genblk1[10]" "genblk1[10]" 2 33, 2 33 0, S_0x56050a22b410;
 .timescale -9 -12;
P_0x56050a1ee3c0 .param/l "j" 0 2 33, +C4<01010>;
S_0x56050a1ee460 .scope generate, "genblk1[11]" "genblk1[11]" 2 33, 2 33 0, S_0x56050a22b410;
 .timescale -9 -12;
P_0x56050a1ee640 .param/l "j" 0 2 33, +C4<01011>;
S_0x56050a192510 .scope generate, "genblk1[12]" "genblk1[12]" 2 33, 2 33 0, S_0x56050a22b410;
 .timescale -9 -12;
P_0x56050a1926f0 .param/l "j" 0 2 33, +C4<01100>;
S_0x56050a192790 .scope generate, "genblk1[13]" "genblk1[13]" 2 33, 2 33 0, S_0x56050a22b410;
 .timescale -9 -12;
P_0x56050a192970 .param/l "j" 0 2 33, +C4<01101>;
S_0x56050a1e86c0 .scope generate, "genblk1[14]" "genblk1[14]" 2 33, 2 33 0, S_0x56050a22b410;
 .timescale -9 -12;
P_0x56050a1e88a0 .param/l "j" 0 2 33, +C4<01110>;
S_0x56050a1e8940 .scope generate, "genblk1[15]" "genblk1[15]" 2 33, 2 33 0, S_0x56050a22b410;
 .timescale -9 -12;
P_0x56050a1e8b20 .param/l "j" 0 2 33, +C4<01111>;
S_0x56050a1f4a10 .scope module, "slm0" "slurm16" 2 19, 3 9 0, S_0x56050a22b410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTb";
    .port_info 2 /OUTPUT 16 "PINS";
P_0x56050a1f4bf0 .param/l "CLOCK_FREQ" 0 3 10, +C4<00000000100110001001011010000000>;
v0x56050a252710_0 .net "C", 0 0, v0x56050a210e80_0;  1 drivers
v0x56050a2527d0_0 .net "CLK", 0 0, v0x56050a253d90_0;  1 drivers
v0x56050a252890_0 .net "PINS", 15 0, L_0x7fb04d2cc210;  alias, 1 drivers
v0x56050a252960_0 .net "RSTb", 0 0, v0x56050a253f40_0;  1 drivers
v0x56050a252a90_0 .net "S", 0 0, L_0x56050a2544c0;  1 drivers
v0x56050a252b80_0 .net "Z", 0 0, L_0x56050a254450;  1 drivers
v0x56050a252c70_0 .net "aluA", 15 0, v0x56050a24e740_0;  1 drivers
v0x56050a252d60_0 .net "aluB", 15 0, v0x56050a24e940_0;  1 drivers
v0x56050a252e50_0 .net "aluOp", 4 0, L_0x56050a254310;  1 drivers
v0x56050a252fa0_0 .net "aluOut", 15 0, L_0x56050a2555e0;  1 drivers
L_0x7fb04d2cc1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56050a2530b0_0 .net "memBUSY", 0 0, L_0x7fb04d2cc1c8;  1 drivers
v0x56050a2531a0_0 .net "mem_RD", 0 0, L_0x56050a22bf50;  1 drivers
v0x56050a253290_0 .net "mem_WR", 0 0, L_0x56050a22e280;  1 drivers
v0x56050a253380_0 .net "memoryAddr", 15 0, v0x56050a24fa10_0;  1 drivers
v0x56050a253490_0 .net "memoryIn", 15 0, L_0x56050a255c20;  1 drivers
o0x7fb04d315b28 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x56050a2535a0_0 .net "memoryOut", 15 0, o0x7fb04d315b28;  0 drivers
v0x56050a2536b0_0 .net "regIn", 4 0, L_0x56050a2542a0;  1 drivers
v0x56050a2537c0_0 .net "regIn_data", 15 0, L_0x56050a2541e0;  1 drivers
v0x56050a2538d0_0 .net "regOutA", 4 0, L_0x56050a2540c0;  1 drivers
v0x56050a2539e0_0 .net "regOutA_data", 15 0, L_0x56050a17fcc0;  1 drivers
v0x56050a253af0_0 .net "regOutB", 4 0, L_0x56050a254170;  1 drivers
v0x56050a253c00_0 .net "regOutB_data", 15 0, L_0x56050a210d60;  1 drivers
S_0x56050a1f4ce0 .scope module, "alu0" "alu" 3 83, 4 3 0, S_0x56050a1f4a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTb";
    .port_info 2 /INPUT 16 "A";
    .port_info 3 /INPUT 16 "B";
    .port_info 4 /INPUT 5 "aluOp";
    .port_info 5 /OUTPUT 16 "aluOut";
    .port_info 6 /OUTPUT 1 "C";
    .port_info 7 /OUTPUT 1 "Z";
    .port_info 8 /OUTPUT 1 "S";
P_0x56050a1f57c0 .param/l "BITS" 0 4 4, +C4<00000000000000000000000000010000>;
L_0x56050a254450 .functor BUFZ 1, v0x56050a247be0_0, C4<0>, C4<0>, C4<0>;
L_0x56050a2544c0 .functor BUFZ 1, v0x56050a2479a0_0, C4<0>, C4<0>, C4<0>;
L_0x56050a2547d0 .functor OR 16, v0x56050a24e740_0, v0x56050a24e940_0, C4<0000000000000000>, C4<0000000000000000>;
L_0x56050a254cb0 .functor AND 16, v0x56050a24e740_0, v0x56050a24e940_0, C4<1111111111111111>, C4<1111111111111111>;
L_0x56050a254d20 .functor XOR 16, v0x56050a24e740_0, v0x56050a24e940_0, C4<0000000000000000>, C4<0000000000000000>;
L_0x56050a2555e0 .functor BUFZ 16, v0x56050a249550_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x56050a1f50e0_0 .net "A", 15 0, v0x56050a24e740_0;  alias, 1 drivers
v0x56050a1c2a40_0 .net "B", 15 0, v0x56050a24e940_0;  alias, 1 drivers
v0x56050a1582f0_0 .net "C", 0 0, v0x56050a210e80_0;  alias, 1 drivers
v0x56050a207750_0 .net "CLK", 0 0, v0x56050a253d90_0;  alias, 1 drivers
v0x56050a210e80_0 .var "C_flag_reg", 0 0;
v0x56050a22cd50_0 .var "C_flag_reg_next", 0 0;
v0x56050a22c070_0 .net "RSTb", 0 0, v0x56050a253f40_0;  alias, 1 drivers
v0x56050a2478e0_0 .net "S", 0 0, L_0x56050a2544c0;  alias, 1 drivers
v0x56050a2479a0_0 .var "S_flag_reg", 0 0;
v0x56050a247a60_0 .var "S_flag_reg_next", 0 0;
v0x56050a247b20_0 .net "Z", 0 0, L_0x56050a254450;  alias, 1 drivers
v0x56050a247be0_0 .var "Z_flag_reg", 0 0;
v0x56050a247ca0_0 .var "Z_flag_reg_next", 0 0;
L_0x7fb04d2cc060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56050a247d60_0 .net/2u *"_ivl_10", 0 0, L_0x7fb04d2cc060;  1 drivers
v0x56050a247e40_0 .net *"_ivl_12", 16 0, L_0x56050a2545d0;  1 drivers
L_0x7fb04d2cc0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56050a247f20_0 .net/2u *"_ivl_16", 0 0, L_0x7fb04d2cc0a8;  1 drivers
v0x56050a248000_0 .net *"_ivl_18", 16 0, L_0x56050a254890;  1 drivers
L_0x7fb04d2cc0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56050a2480e0_0 .net/2u *"_ivl_20", 0 0, L_0x7fb04d2cc0f0;  1 drivers
v0x56050a2481c0_0 .net *"_ivl_22", 16 0, L_0x56050a2549e0;  1 drivers
v0x56050a2482a0_0 .net *"_ivl_33", 14 0, L_0x56050a254ff0;  1 drivers
v0x56050a248380_0 .net *"_ivl_37", 14 0, L_0x56050a2551b0;  1 drivers
v0x56050a248460_0 .net *"_ivl_41", 14 0, L_0x56050a2553d0;  1 drivers
L_0x7fb04d2cc138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56050a248540_0 .net/2u *"_ivl_42", 0 0, L_0x7fb04d2cc138;  1 drivers
v0x56050a248620_0 .net *"_ivl_47", 0 0, L_0x56050a255650;  1 drivers
v0x56050a248700_0 .net *"_ivl_49", 14 0, L_0x56050a2556f0;  1 drivers
L_0x7fb04d2cc180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56050a2487e0_0 .net/2u *"_ivl_52", 0 0, L_0x7fb04d2cc180;  1 drivers
v0x56050a2488c0_0 .net *"_ivl_55", 14 0, L_0x56050a255980;  1 drivers
L_0x7fb04d2cc018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56050a2489a0_0 .net/2u *"_ivl_6", 0 0, L_0x7fb04d2cc018;  1 drivers
v0x56050a248a80_0 .net *"_ivl_8", 16 0, L_0x56050a254530;  1 drivers
v0x56050a248b60_0 .net "addOp", 16 0, L_0x56050a254730;  1 drivers
v0x56050a248c40_0 .net "aluOp", 4 0, L_0x56050a254310;  alias, 1 drivers
v0x56050a248d20_0 .net "aluOut", 15 0, L_0x56050a2555e0;  alias, 1 drivers
v0x56050a248e00_0 .net "andOp", 15 0, L_0x56050a254cb0;  1 drivers
v0x56050a2490f0_0 .net "asrOp", 15 0, L_0x56050a255810;  1 drivers
v0x56050a2491d0_0 .net "lslOp", 15 0, L_0x56050a2554a0;  1 drivers
v0x56050a2492b0_0 .net "lsrOp", 15 0, L_0x56050a255ab0;  1 drivers
v0x56050a249390_0 .net "orOp", 15 0, L_0x56050a2547d0;  1 drivers
v0x56050a249470_0 .var "out", 15 0;
v0x56050a249550_0 .var "out_r", 15 0;
v0x56050a249630_0 .net "rolcOp", 15 0, L_0x56050a255090;  1 drivers
v0x56050a249710_0 .net "rorcOp", 15 0, L_0x56050a255250;  1 drivers
v0x56050a2497f0_0 .net "subOp", 16 0, L_0x56050a254b00;  1 drivers
v0x56050a2498d0_0 .net "xorOp", 15 0, L_0x56050a254d20;  1 drivers
E_0x56050a1d14a0/0 .event anyedge, v0x56050a210e80_0, v0x56050a247be0_0, v0x56050a2479a0_0, v0x56050a248c40_0;
E_0x56050a1d14a0/1 .event anyedge, v0x56050a1c2a40_0, v0x56050a248b60_0, v0x56050a2497f0_0, v0x56050a248e00_0;
E_0x56050a1d14a0/2 .event anyedge, v0x56050a249390_0, v0x56050a2498d0_0, v0x56050a1f50e0_0, v0x56050a2490f0_0;
E_0x56050a1d14a0/3 .event anyedge, v0x56050a2492b0_0, v0x56050a2491d0_0, v0x56050a249630_0, v0x56050a249710_0;
E_0x56050a1d14a0 .event/or E_0x56050a1d14a0/0, E_0x56050a1d14a0/1, E_0x56050a1d14a0/2, E_0x56050a1d14a0/3;
E_0x56050a1ceb80 .event posedge, v0x56050a207750_0;
L_0x56050a254530 .concat [ 16 1 0 0], v0x56050a24e740_0, L_0x7fb04d2cc018;
L_0x56050a2545d0 .concat [ 16 1 0 0], v0x56050a24e940_0, L_0x7fb04d2cc060;
L_0x56050a254730 .arith/sum 17, L_0x56050a254530, L_0x56050a2545d0;
L_0x56050a254890 .concat [ 16 1 0 0], v0x56050a24e740_0, L_0x7fb04d2cc0a8;
L_0x56050a2549e0 .concat [ 16 1 0 0], v0x56050a24e940_0, L_0x7fb04d2cc0f0;
L_0x56050a254b00 .arith/sub 17, L_0x56050a254890, L_0x56050a2549e0;
L_0x56050a254ff0 .part v0x56050a24e940_0, 0, 15;
L_0x56050a255090 .concat [ 1 15 0 0], v0x56050a210e80_0, L_0x56050a254ff0;
L_0x56050a2551b0 .part v0x56050a24e940_0, 1, 15;
L_0x56050a255250 .concat [ 15 1 0 0], L_0x56050a2551b0, v0x56050a210e80_0;
L_0x56050a2553d0 .part v0x56050a24e940_0, 0, 15;
L_0x56050a2554a0 .concat [ 1 15 0 0], L_0x7fb04d2cc138, L_0x56050a2553d0;
L_0x56050a255650 .part v0x56050a24e940_0, 15, 1;
L_0x56050a2556f0 .part v0x56050a24e940_0, 1, 15;
L_0x56050a255810 .concat [ 15 1 0 0], L_0x56050a2556f0, L_0x56050a255650;
L_0x56050a255980 .part v0x56050a24e940_0, 1, 15;
L_0x56050a255ab0 .concat [ 15 1 0 0], L_0x56050a255980, L_0x7fb04d2cc180;
S_0x56050a249ad0 .scope module, "mem0" "memory_controller" 3 98, 5 9 0, S_0x56050a1f4a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTb";
    .port_info 2 /INPUT 16 "ADDRESS";
    .port_info 3 /INPUT 16 "DATA_IN";
    .port_info 4 /OUTPUT 16 "DATA_OUT";
    .port_info 5 /INPUT 1 "memWR";
    .port_info 6 /INPUT 1 "memRD";
    .port_info 7 /OUTPUT 1 "memBUSY";
    .port_info 8 /OUTPUT 16 "PINS";
P_0x56050a1e6240 .param/l "ADDRESS_BITS" 0 5 10, +C4<00000000000000000000000000010000>;
P_0x56050a1e6280 .param/l "BITS" 0 5 10, +C4<00000000000000000000000000010000>;
P_0x56050a1e62c0 .param/l "CLOCK_FREQ" 0 5 10, +C4<00000000100110001001011010000000>;
L_0x56050a255c20 .functor BUFZ 16, v0x56050a24ab10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x56050a24a7a0_0 .net "ADDRESS", 15 0, v0x56050a24fa10_0;  alias, 1 drivers
v0x56050a24a880_0 .net "CLK", 0 0, v0x56050a253d90_0;  alias, 1 drivers
v0x56050a24a990_0 .net "DATA_IN", 15 0, o0x7fb04d315b28;  alias, 0 drivers
v0x56050a24aa30_0 .net "DATA_OUT", 15 0, L_0x56050a255c20;  alias, 1 drivers
v0x56050a24ab10_0 .var "DATA_OUT_REG", 15 0;
v0x56050a24ac40_0 .net "DATA_OUT_ROM", 15 0, L_0x56050a265ca0;  1 drivers
v0x56050a24ad00_0 .net "PINS", 15 0, L_0x7fb04d2cc210;  alias, 1 drivers
v0x56050a24adc0_0 .net "RSTb", 0 0, v0x56050a253f40_0;  alias, 1 drivers
v0x56050a24ae60_0 .var "addr_reg", 15 0;
v0x56050a24af20_0 .net "memBUSY", 0 0, L_0x7fb04d2cc1c8;  alias, 1 drivers
v0x56050a24afe0_0 .net "memRD", 0 0, L_0x56050a22bf50;  alias, 1 drivers
v0x56050a24b0a0_0 .net "memWR", 0 0, L_0x56050a22e280;  alias, 1 drivers
E_0x56050a1d00f0 .event anyedge, v0x56050a24ae60_0, v0x56050a24a480_0;
L_0x56050a265d60 .part v0x56050a24fa10_0, 0, 15;
S_0x56050a249f20 .scope module, "theRom" "rom" 5 59, 6 3 0, S_0x56050a249ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 15 "ADDRESS";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
P_0x56050a22c620 .param/l "ADDRESS_BITS" 0 6 4, +C4<000000000000000000000000000001111>;
P_0x56050a22c660 .param/l "BITS" 0 6 4, +C4<00000000000000000000000000010000>;
L_0x56050a265ca0 .functor BUFZ 16, v0x56050a24a5f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x56050a24a290_0 .net "ADDRESS", 14 0, L_0x56050a265d60;  1 drivers
v0x56050a24a390_0 .net "CLK", 0 0, v0x56050a253d90_0;  alias, 1 drivers
v0x56050a24a480_0 .net "DATA_OUT", 15 0, L_0x56050a265ca0;  alias, 1 drivers
v0x56050a24a550 .array "ROM", 0 32767, 15 0;
v0x56050a24a5f0_0 .var "dout", 15 0;
S_0x56050a24b280 .scope module, "pip0" "pipeline16" 3 55, 7 1 0, S_0x56050a1f4a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTb";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "Z";
    .port_info 4 /INPUT 1 "S";
    .port_info 5 /OUTPUT 5 "aluOp";
    .port_info 6 /OUTPUT 16 "aluA";
    .port_info 7 /OUTPUT 16 "aluB";
    .port_info 8 /INPUT 16 "aluOut";
    .port_info 9 /OUTPUT 16 "regFileIn";
    .port_info 10 /OUTPUT 5 "regWrAddr";
    .port_info 11 /OUTPUT 5 "regARdAddr";
    .port_info 12 /OUTPUT 5 "regBRdAddr";
    .port_info 13 /INPUT 16 "regA";
    .port_info 14 /INPUT 16 "regB";
    .port_info 15 /INPUT 1 "BUSY";
    .port_info 16 /INPUT 16 "memoryIn";
    .port_info 17 /OUTPUT 16 "memoryOut";
    .port_info 18 /OUTPUT 16 "memoryAddr";
    .port_info 19 /OUTPUT 1 "mem_RD";
    .port_info 20 /OUTPUT 1 "mem_WR";
P_0x56050a24b440 .param/l "BITS" 1 7 46, +C4<00000000000000000000000000010000>;
P_0x56050a24b480 .param/l "NOP_INSTRUCTION" 1 7 48, C4<0000000000000000>;
P_0x56050a24b4c0 .param/l "REG_BITS" 1 7 45, +C4<00000000000000000000000000000101>;
L_0x56050a22bf50 .functor BUFZ 1, v0x56050a24f710_0, C4<0>, C4<0>, C4<0>;
L_0x56050a22e280 .functor BUFZ 1, v0x56050a24f880_0, C4<0>, C4<0>, C4<0>;
L_0x56050a2540c0 .functor BUFZ 5, v0x56050a250ac0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x56050a254170 .functor BUFZ 5, v0x56050a250d60_0, C4<00000>, C4<00000>, C4<00000>;
L_0x56050a2541e0 .functor BUFZ 16, v0x56050a251000_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56050a2542a0 .functor BUFZ 5, v0x56050a2510e0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x56050a254310 .functor BUFZ 5, v0x56050a24eb80_0, C4<00000>, C4<00000>, C4<00000>;
v0x56050a24e190_0 .net "BUSY", 0 0, L_0x7fb04d2cc1c8;  alias, 1 drivers
v0x56050a24e250_0 .net "C", 0 0, v0x56050a210e80_0;  alias, 1 drivers
v0x56050a24e320_0 .net "CLK", 0 0, v0x56050a253d90_0;  alias, 1 drivers
v0x56050a24e3f0_0 .net "RSTb", 0 0, v0x56050a253f40_0;  alias, 1 drivers
v0x56050a24e4e0_0 .net "S", 0 0, L_0x56050a2544c0;  alias, 1 drivers
v0x56050a24e5d0_0 .net "Z", 0 0, L_0x56050a254450;  alias, 1 drivers
v0x56050a24e670_0 .net "aluA", 15 0, v0x56050a24e740_0;  alias, 1 drivers
v0x56050a24e740_0 .var "aluA_r", 15 0;
v0x56050a24e7e0_0 .net "aluB", 15 0, v0x56050a24e940_0;  alias, 1 drivers
v0x56050a24e940_0 .var "aluB_r", 15 0;
v0x56050a24e9e0_0 .net "aluOp", 4 0, L_0x56050a254310;  alias, 1 drivers
v0x56050a24eab0_0 .net "aluOut", 15 0, L_0x56050a2555e0;  alias, 1 drivers
v0x56050a24eb80_0 .var "alu_op_r", 4 0;
v0x56050a24ec40_0 .var "branch_taken2_r", 0 0;
v0x56050a24ed00_0 .var "branch_taken2_r_next", 0 0;
v0x56050a24edc0_0 .var "branch_taken3_r", 0 0;
v0x56050a24ee80_0 .var "branch_taken4_r", 0 0;
v0x56050a24ef40_0 .var "hazard2_r", 31 0;
v0x56050a24f020_0 .var "hazard2_r_next", 31 0;
v0x56050a24f100_0 .var "hazard3_r", 31 0;
v0x56050a24f1e0_0 .var "hazard4_r", 31 0;
v0x56050a24f2c0_0 .var "imm_r", 11 0;
v0x56050a24f3a0_0 .var "imm_r_next", 11 0;
v0x56050a24f480_0 .var "imm_stage2_r", 15 0;
v0x56050a24f560_0 .var "imm_stage2_r_next", 15 0;
v0x56050a24f640_0 .net "mem_RD", 0 0, L_0x56050a22bf50;  alias, 1 drivers
v0x56050a24f710_0 .var "mem_RD_r", 0 0;
v0x56050a24f7b0_0 .net "mem_WR", 0 0, L_0x56050a22e280;  alias, 1 drivers
v0x56050a24f880_0 .var "mem_WR_r", 0 0;
v0x56050a24f920_0 .net "memoryAddr", 15 0, v0x56050a24fa10_0;  alias, 1 drivers
v0x56050a24fa10_0 .var "memoryAddr_r", 15 0;
v0x56050a24fad0_0 .net "memoryIn", 15 0, L_0x56050a255c20;  alias, 1 drivers
v0x56050a24fbc0_0 .net "memoryOut", 15 0, o0x7fb04d315b28;  alias, 0 drivers
v0x56050a24fea0_0 .var "pc_r", 15 0;
v0x56050a24ff60_0 .var "pc_r_next", 15 0;
v0x56050a250040_0 .var "pc_r_prev", 15 0;
v0x56050a250120_0 .var "pc_r_prev_next", 15 0;
v0x56050a250200_0 .var "pipelineStage1_r", 15 0;
v0x56050a2502e0_0 .var "pipelineStage1_r_next", 15 0;
v0x56050a2503c0_0 .var "pipelineStage2_r", 15 0;
v0x56050a2504a0_0 .var "pipelineStage2_r_next", 15 0;
v0x56050a250580_0 .var "pipelineStage3_r", 15 0;
v0x56050a250660_0 .var "pipelineStage3_r_next", 15 0;
v0x56050a250740_0 .var "pipelineStage4_r", 15 0;
v0x56050a250820_0 .var "pipelineStage4_r_next", 15 0;
v0x56050a250900_0 .net "regA", 15 0, L_0x56050a17fcc0;  alias, 1 drivers
v0x56050a2509e0_0 .net "regARdAddr", 4 0, L_0x56050a2540c0;  alias, 1 drivers
v0x56050a250ac0_0 .var "regARdAddr_r", 4 0;
v0x56050a250ba0_0 .net "regB", 15 0, L_0x56050a210d60;  alias, 1 drivers
v0x56050a250c80_0 .net "regBRdAddr", 4 0, L_0x56050a254170;  alias, 1 drivers
v0x56050a250d60_0 .var "regBRdAddr_r", 4 0;
v0x56050a250e40_0 .net "regFileIn", 15 0, L_0x56050a2541e0;  alias, 1 drivers
v0x56050a250f20_0 .net "regWrAddr", 4 0, L_0x56050a2542a0;  alias, 1 drivers
v0x56050a251000_0 .var "reg_out_r", 15 0;
v0x56050a2510e0_0 .var "reg_wr_addr_r", 4 0;
v0x56050a2511c0_0 .var "result_stage3_r", 15 0;
v0x56050a2512a0_0 .var "result_stage3_r_next", 15 0;
v0x56050a251380_0 .var "result_stage4_r", 15 0;
v0x56050a251460_0 .var "result_stage4_r_next", 15 0;
E_0x56050a17ae20/0 .event anyedge, v0x56050a2511c0_0, v0x56050a24fea0_0, v0x56050a24aa30_0, v0x56050a250200_0;
E_0x56050a17ae20/1 .event anyedge, v0x56050a2503c0_0, v0x56050a250580_0, v0x56050a24f2c0_0, v0x56050a247b20_0;
E_0x56050a17ae20/2 .event anyedge, v0x56050a2478e0_0, v0x56050a1582f0_0, v0x56050a250040_0, v0x56050a250900_0;
E_0x56050a17ae20/3 .event anyedge, v0x56050a250ba0_0, v0x56050a24f480_0, v0x56050a24ec40_0, v0x56050a248d20_0;
E_0x56050a17ae20/4 .event anyedge, v0x56050a250740_0, v0x56050a251380_0;
E_0x56050a17ae20 .event/or E_0x56050a17ae20/0, E_0x56050a17ae20/1, E_0x56050a17ae20/2, E_0x56050a17ae20/3, E_0x56050a17ae20/4;
S_0x56050a24ba00 .scope function.vec4.s5, "alu_op_from_ins" "alu_op_from_ins" 7 167, 7 167 0, S_0x56050a24b280;
 .timescale -9 -12;
; Variable alu_op_from_ins is vec4 return value of scope S_0x56050a24ba00
v0x56050a24bcb0_0 .var "ins", 15 0;
TD_slurm16_tb.slm0.pip0.alu_op_from_ins ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x56050a24bcb0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 5;  Assign to alu_op_from_ins (store_vec4_to_lval)
    %end;
S_0x56050a24bd90 .scope function.vec4.s1, "branch_taken_from_ins" "branch_taken_from_ins" 7 209, 7 209 0, S_0x56050a24b280;
 .timescale -9 -12;
v0x56050a24bf90_0 .var "C_in", 0 0;
v0x56050a24c050_0 .var "S_in", 0 0;
v0x56050a24c110_0 .var "Z_in", 0 0;
; Variable branch_taken_from_ins is vec4 return value of scope S_0x56050a24bd90
v0x56050a24c2a0_0 .var "ins", 15 0;
TD_slurm16_tb.slm0.pip0.branch_taken_from_ins ;
    %load/vec4 v0x56050a24c2a0_0;
    %parti/s 3, 8, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %load/vec4 v0x56050a24c110_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
T_1.10 ;
    %jmp T_1.8;
T_1.1 ;
    %load/vec4 v0x56050a24c110_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.11, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
T_1.12 ;
    %jmp T_1.8;
T_1.2 ;
    %load/vec4 v0x56050a24c050_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
T_1.14 ;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v0x56050a24c050_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
T_1.16 ;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v0x56050a24bf90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.17, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
    %jmp T_1.18;
T_1.17 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
T_1.18 ;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v0x56050a24bf90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.19, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
    %jmp T_1.20;
T_1.19 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
T_1.20 ;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken_from_ins (store_vec4_to_lval)
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %end;
S_0x56050a24c3d0 .scope function.vec4.s16, "has_hazard" "has_hazard" 7 195, 7 195 0, S_0x56050a24b280;
 .timescale -9 -12;
; Variable has_hazard is vec4 return value of scope S_0x56050a24c3d0
v0x56050a24c690_0 .var "register", 3 0;
TD_slurm16_tb.slm0.pip0.has_hazard ;
    %load/vec4 v0x56050a24ef40_0;
    %load/vec4 v0x56050a24c690_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x56050a24f100_0;
    %load/vec4 v0x56050a24c690_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56050a24f1e0_0;
    %load/vec4 v0x56050a24c690_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.21, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_2.22, 8;
T_2.21 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_2.22, 8;
 ; End of false expr.
    %blend;
T_2.22;
    %ret/vec4 0, 0, 16;  Assign to has_hazard (store_vec4_to_lval)
    %end;
S_0x56050a24c770 .scope function.vec4.s16, "hazard_clears_next" "hazard_clears_next" 7 202, 7 202 0, S_0x56050a24b280;
 .timescale -9 -12;
; Variable hazard_clears_next is vec4 return value of scope S_0x56050a24c770
v0x56050a24ca50_0 .var "register", 3 0;
TD_slurm16_tb.slm0.pip0.hazard_clears_next ;
    %load/vec4 v0x56050a24ef40_0;
    %load/vec4 v0x56050a24ca50_0;
    %part/u 1;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56050a24f100_0;
    %load/vec4 v0x56050a24ca50_0;
    %part/u 1;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.23, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_3.24, 8;
T_3.23 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_3.24, 8;
 ; End of false expr.
    %blend;
T_3.24;
    %ret/vec4 0, 0, 16;  Assign to hazard_clears_next (store_vec4_to_lval)
    %end;
S_0x56050a24cb30 .scope function.vec4.s4, "imm_lo_from_ins" "imm_lo_from_ins" 7 188, 7 188 0, S_0x56050a24b280;
 .timescale -9 -12;
; Variable imm_lo_from_ins is vec4 return value of scope S_0x56050a24cb30
v0x56050a24ce60_0 .var "ins", 15 0;
TD_slurm16_tb.slm0.pip0.imm_lo_from_ins ;
    %load/vec4 v0x56050a24ce60_0;
    %parti/s 4, 0, 2;
    %ret/vec4 0, 0, 4;  Assign to imm_lo_from_ins (store_vec4_to_lval)
    %end;
S_0x56050a24cf40 .scope function.vec4.s12, "imm_r_from_ins" "imm_r_from_ins" 7 160, 7 160 0, S_0x56050a24b280;
 .timescale -9 -12;
; Variable imm_r_from_ins is vec4 return value of scope S_0x56050a24cf40
v0x56050a24d220_0 .var "ins", 15 0;
TD_slurm16_tb.slm0.pip0.imm_r_from_ins ;
    %load/vec4 v0x56050a24d220_0;
    %parti/s 12, 0, 2;
    %ret/vec4 0, 0, 12;  Assign to imm_r_from_ins (store_vec4_to_lval)
    %end;
S_0x56050a24d300 .scope function.vec4.s1, "is_branch_reg_ind_from_ins" "is_branch_reg_ind_from_ins" 7 250, 7 250 0, S_0x56050a24b280;
 .timescale -9 -12;
v0x56050a24d4e0_0 .var "ins", 15 0;
; Variable is_branch_reg_ind_from_ins is vec4 return value of scope S_0x56050a24d300
TD_slurm16_tb.slm0.pip0.is_branch_reg_ind_from_ins ;
    %load/vec4 v0x56050a24d4e0_0;
    %parti/s 1, 11, 5;
    %ret/vec4 0, 0, 1;  Assign to is_branch_reg_ind_from_ins (store_vec4_to_lval)
    %end;
S_0x56050a24d6a0 .scope function.vec4.s4, "reg_branch_ind_from_ins" "reg_branch_ind_from_ins" 7 255, 7 255 0, S_0x56050a24b280;
 .timescale -9 -12;
v0x56050a24d880_0 .var "ins", 15 0;
; Variable reg_branch_ind_from_ins is vec4 return value of scope S_0x56050a24d6a0
TD_slurm16_tb.slm0.pip0.reg_branch_ind_from_ins ;
    %load/vec4 v0x56050a24d880_0;
    %parti/s 4, 4, 4;
    %ret/vec4 0, 0, 4;  Assign to reg_branch_ind_from_ins (store_vec4_to_lval)
    %end;
S_0x56050a24da60 .scope function.vec4.s5, "reg_dest_from_ins" "reg_dest_from_ins" 7 174, 7 174 0, S_0x56050a24b280;
 .timescale -9 -12;
v0x56050a24dc40_0 .var "ins", 15 0;
; Variable reg_dest_from_ins is vec4 return value of scope S_0x56050a24da60
TD_slurm16_tb.slm0.pip0.reg_dest_from_ins ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x56050a24dc40_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 5;  Assign to reg_dest_from_ins (store_vec4_to_lval)
    %end;
S_0x56050a24de20 .scope function.vec4.s5, "reg_src_from_ins" "reg_src_from_ins" 7 181, 7 181 0, S_0x56050a24b280;
 .timescale -9 -12;
v0x56050a24dfb0_0 .var "ins", 15 0;
; Variable reg_src_from_ins is vec4 return value of scope S_0x56050a24de20
TD_slurm16_tb.slm0.pip0.reg_src_from_ins ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x56050a24dfb0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 5;  Assign to reg_src_from_ins (store_vec4_to_lval)
    %end;
S_0x56050a2517e0 .scope module, "reg0" "register_file" 3 43, 8 22 0, S_0x56050a1f4a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTb";
    .port_info 2 /INPUT 5 "regIn";
    .port_info 3 /INPUT 5 "regOutA";
    .port_info 4 /INPUT 5 "regOutB";
    .port_info 5 /OUTPUT 16 "regOutA_data";
    .port_info 6 /OUTPUT 16 "regOutB_data";
    .port_info 7 /INPUT 16 "regIn_data";
P_0x56050a24e880 .param/l "BITS" 0 8 23, +C4<00000000000000000000000000010000>;
P_0x56050a24e8c0 .param/l "REG_BITS" 0 8 23, +C4<00000000000000000000000000000101>;
L_0x56050a17fcc0 .functor BUFZ 16, v0x56050a251da0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x56050a210d60 .functor BUFZ 16, v0x56050a251e70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x56050a251c20_0 .net "CLK", 0 0, v0x56050a253d90_0;  alias, 1 drivers
v0x56050a251ce0_0 .net "RSTb", 0 0, v0x56050a253f40_0;  alias, 1 drivers
v0x56050a251da0_0 .var "outA", 15 0;
v0x56050a251e70_0 .var "outB", 15 0;
v0x56050a251f50 .array "regFileA", 0 31, 15 0;
v0x56050a252010 .array "regFileB", 0 31, 15 0;
v0x56050a2520d0_0 .net "regIn", 4 0, L_0x56050a2542a0;  alias, 1 drivers
v0x56050a252190_0 .net "regIn_data", 15 0, L_0x56050a2541e0;  alias, 1 drivers
v0x56050a252260_0 .net "regOutA", 4 0, L_0x56050a2540c0;  alias, 1 drivers
v0x56050a2523c0_0 .net "regOutA_data", 15 0, L_0x56050a17fcc0;  alias, 1 drivers
v0x56050a252490_0 .net "regOutB", 4 0, L_0x56050a254170;  alias, 1 drivers
v0x56050a252560_0 .net "regOutB_data", 15 0, L_0x56050a210d60;  alias, 1 drivers
    .scope S_0x56050a20ba30;
T_10 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x56050a251f50, 0> {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x56050a20b390;
T_11 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x56050a251f50, 1> {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x56050a20c5d0;
T_12 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x56050a251f50, 2> {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x56050a20c9b0;
T_13 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x56050a251f50, 3> {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x56050a20cd90;
T_14 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x56050a251f50, 4> {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x56050a20d170;
T_15 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x56050a251f50, 5> {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x56050a20d550;
T_16 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x56050a251f50, 6> {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x56050a20b6e0;
T_17 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x56050a251f50, 7> {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x56050a220470;
T_18 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x56050a251f50, 8> {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x56050a22ac20;
T_19 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x56050a251f50, 9> {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x56050a1ee1e0;
T_20 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x56050a251f50, 10> {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x56050a1ee460;
T_21 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x56050a251f50, 11> {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x56050a192510;
T_22 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x56050a251f50, 12> {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x56050a192790;
T_23 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x56050a251f50, 13> {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x56050a1e86c0;
T_24 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x56050a251f50, 14> {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x56050a1e8940;
T_25 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x56050a251f50, 15> {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x56050a2517e0;
T_26 ;
    %wait E_0x56050a1ceb80;
    %load/vec4 v0x56050a252190_0;
    %load/vec4 v0x56050a2520d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56050a251f50, 0, 4;
    %load/vec4 v0x56050a252190_0;
    %load/vec4 v0x56050a2520d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56050a252010, 0, 4;
    %load/vec4 v0x56050a252260_0;
    %load/vec4 v0x56050a2520d0_0;
    %cmp/e;
    %jmp/0xz  T_26.0, 4;
    %load/vec4 v0x56050a252190_0;
    %assign/vec4 v0x56050a251da0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x56050a252260_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x56050a251f50, 4;
    %assign/vec4 v0x56050a251da0_0, 0;
T_26.1 ;
    %load/vec4 v0x56050a252490_0;
    %load/vec4 v0x56050a2520d0_0;
    %cmp/e;
    %jmp/0xz  T_26.2, 4;
    %load/vec4 v0x56050a252190_0;
    %assign/vec4 v0x56050a251e70_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x56050a252490_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x56050a252010, 4;
    %assign/vec4 v0x56050a251e70_0, 0;
T_26.3 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x56050a24b280;
T_27 ;
    %wait E_0x56050a1ceb80;
    %load/vec4 v0x56050a24e3f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_27.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56050a24fea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56050a250040_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56050a250200_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56050a2503c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56050a250580_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56050a250740_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x56050a24f2c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56050a24f480_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56050a2511c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56050a251380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56050a24ef40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56050a24f100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56050a24f1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56050a24ec40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56050a24edc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56050a24ee80_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x56050a24ff60_0;
    %assign/vec4 v0x56050a24fea0_0, 0;
    %load/vec4 v0x56050a250120_0;
    %assign/vec4 v0x56050a250040_0, 0;
    %load/vec4 v0x56050a2502e0_0;
    %assign/vec4 v0x56050a250200_0, 0;
    %load/vec4 v0x56050a2504a0_0;
    %assign/vec4 v0x56050a2503c0_0, 0;
    %load/vec4 v0x56050a250660_0;
    %assign/vec4 v0x56050a250580_0, 0;
    %load/vec4 v0x56050a250820_0;
    %assign/vec4 v0x56050a250740_0, 0;
    %load/vec4 v0x56050a24f3a0_0;
    %assign/vec4 v0x56050a24f2c0_0, 0;
    %load/vec4 v0x56050a24f560_0;
    %assign/vec4 v0x56050a24f480_0, 0;
    %load/vec4 v0x56050a2512a0_0;
    %assign/vec4 v0x56050a2511c0_0, 0;
    %load/vec4 v0x56050a251460_0;
    %assign/vec4 v0x56050a251380_0, 0;
    %load/vec4 v0x56050a24f020_0;
    %assign/vec4 v0x56050a24ef40_0, 0;
    %load/vec4 v0x56050a24ef40_0;
    %assign/vec4 v0x56050a24f100_0, 0;
    %load/vec4 v0x56050a24f100_0;
    %assign/vec4 v0x56050a24f1e0_0, 0;
    %load/vec4 v0x56050a24ed00_0;
    %assign/vec4 v0x56050a24ec40_0, 0;
    %load/vec4 v0x56050a24ec40_0;
    %assign/vec4 v0x56050a24edc0_0, 0;
    %load/vec4 v0x56050a24edc0_0;
    %assign/vec4 v0x56050a24ee80_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x56050a24b280;
T_28 ;
    %wait E_0x56050a17ae20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56050a24f020_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56050a24eb80_0, 0, 5;
    %load/vec4 v0x56050a2511c0_0;
    %store/vec4 v0x56050a2512a0_0, 0, 16;
    %load/vec4 v0x56050a2511c0_0;
    %store/vec4 v0x56050a251460_0, 0, 16;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x56050a2510e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56050a250ac0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56050a250d60_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56050a24e740_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56050a24e940_0, 0, 16;
    %load/vec4 v0x56050a24fea0_0;
    %store/vec4 v0x56050a24fa10_0, 0, 16;
    %load/vec4 v0x56050a24fea0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x56050a24ff60_0, 0, 16;
    %load/vec4 v0x56050a24fea0_0;
    %store/vec4 v0x56050a250120_0, 0, 16;
    %load/vec4 v0x56050a24fad0_0;
    %store/vec4 v0x56050a2502e0_0, 0, 16;
    %load/vec4 v0x56050a250200_0;
    %store/vec4 v0x56050a2504a0_0, 0, 16;
    %load/vec4 v0x56050a2503c0_0;
    %store/vec4 v0x56050a250660_0, 0, 16;
    %load/vec4 v0x56050a250580_0;
    %store/vec4 v0x56050a250820_0, 0, 16;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x56050a24f3a0_0, 0, 12;
    %load/vec4 v0x56050a24f2c0_0;
    %concati/vec4 0, 0, 4;
    %store/vec4 v0x56050a24f560_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56050a24ed00_0, 0, 1;
    %load/vec4 v0x56050a250200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 16;
    %cmp/x;
    %jmp/1 T_28.0, 4;
    %dup/vec4;
    %pushi/vec4 8191, 4095, 16;
    %cmp/x;
    %jmp/1 T_28.1, 4;
    %dup/vec4;
    %pushi/vec4 12287, 4095, 16;
    %cmp/x;
    %jmp/1 T_28.2, 4;
    %dup/vec4;
    %pushi/vec4 16383, 4095, 16;
    %cmp/x;
    %jmp/1 T_28.3, 4;
    %dup/vec4;
    %pushi/vec4 20479, 4095, 16;
    %cmp/x;
    %jmp/1 T_28.4, 4;
    %jmp T_28.6;
T_28.0 ;
    %jmp T_28.6;
T_28.1 ;
    %load/vec4 v0x56050a250200_0;
    %store/vec4 v0x56050a24d220_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.imm_r_from_ins, S_0x56050a24cf40;
    %store/vec4 v0x56050a24f3a0_0, 0, 12;
    %jmp T_28.6;
T_28.2 ;
    %load/vec4 v0x56050a250200_0;
    %store/vec4 v0x56050a24dc40_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x56050a24da60;
    %store/vec4 v0x56050a250ac0_0, 0, 5;
    %load/vec4 v0x56050a250200_0;
    %store/vec4 v0x56050a24dfb0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_src_from_ins, S_0x56050a24de20;
    %store/vec4 v0x56050a250d60_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x56050a250200_0;
    %store/vec4 v0x56050a24dc40_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x56050a24da60;
    %ix/vec4 4;
    %store/vec4 v0x56050a24f020_0, 4, 1;
    %jmp T_28.6;
T_28.3 ;
    %load/vec4 v0x56050a24f2c0_0;
    %load/vec4 v0x56050a250200_0;
    %store/vec4 v0x56050a24ce60_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.imm_lo_from_ins, S_0x56050a24cb30;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56050a24f560_0, 0, 16;
    %load/vec4 v0x56050a250200_0;
    %store/vec4 v0x56050a24dc40_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x56050a24da60;
    %store/vec4 v0x56050a250ac0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x56050a250200_0;
    %store/vec4 v0x56050a24dc40_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x56050a24da60;
    %ix/vec4 4;
    %store/vec4 v0x56050a24f020_0, 4, 1;
    %jmp T_28.6;
T_28.4 ;
    %load/vec4 v0x56050a250200_0;
    %load/vec4 v0x56050a24e5d0_0;
    %load/vec4 v0x56050a24e4e0_0;
    %load/vec4 v0x56050a24e250_0;
    %store/vec4 v0x56050a24bf90_0, 0, 1;
    %store/vec4 v0x56050a24c050_0, 0, 1;
    %store/vec4 v0x56050a24c110_0, 0, 1;
    %store/vec4 v0x56050a24c2a0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.branch_taken_from_ins, S_0x56050a24bd90;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_28.7, 4;
    %load/vec4 v0x56050a250200_0;
    %store/vec4 v0x56050a24d4e0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.is_branch_reg_ind_from_ins, S_0x56050a24d300;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_28.9, 4;
    %load/vec4 v0x56050a250200_0;
    %store/vec4 v0x56050a24d880_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_branch_ind_from_ins, S_0x56050a24d6a0;
    %pad/u 5;
    %store/vec4 v0x56050a250ac0_0, 0, 5;
    %jmp T_28.10;
T_28.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56050a24ed00_0, 0, 1;
    %load/vec4 v0x56050a24f2c0_0;
    %load/vec4 v0x56050a250200_0;
    %store/vec4 v0x56050a24ce60_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.imm_lo_from_ins, S_0x56050a24cb30;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56050a24ff60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56050a2502e0_0, 0, 16;
T_28.10 ;
T_28.7 ;
    %jmp T_28.6;
T_28.6 ;
    %pop/vec4 1;
    %load/vec4 v0x56050a250200_0;
    %dup/vec4;
    %pushi/vec4 12287, 4095, 16;
    %cmp/x;
    %jmp/1 T_28.11, 4;
    %dup/vec4;
    %pushi/vec4 16383, 4095, 16;
    %cmp/x;
    %jmp/1 T_28.12, 4;
    %jmp T_28.13;
T_28.11 ;
    %load/vec4 v0x56050a250200_0;
    %store/vec4 v0x56050a24dc40_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x56050a24da60;
    %store/vec4 v0x56050a24c690_0, 0, 4;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.has_hazard, S_0x56050a24c3d0;
    %cmpi/ne 0, 0, 16;
    %flag_mov 8, 4;
    %load/vec4 v0x56050a250200_0;
    %store/vec4 v0x56050a24dfb0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_src_from_ins, S_0x56050a24de20;
    %store/vec4 v0x56050a24c690_0, 0, 4;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.has_hazard, S_0x56050a24c3d0;
    %cmpi/ne 0, 0, 16;
    %flag_or 4, 8;
    %jmp/0xz  T_28.14, 4;
    %load/vec4 v0x56050a250200_0;
    %store/vec4 v0x56050a2502e0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56050a2504a0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x56050a250200_0;
    %store/vec4 v0x56050a24dc40_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x56050a24da60;
    %ix/vec4 4;
    %store/vec4 v0x56050a24f020_0, 4, 1;
    %load/vec4 v0x56050a250200_0;
    %store/vec4 v0x56050a24dc40_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x56050a24da60;
    %store/vec4 v0x56050a24ca50_0, 0, 4;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.hazard_clears_next, S_0x56050a24c770;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x56050a250200_0;
    %store/vec4 v0x56050a24dfb0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_src_from_ins, S_0x56050a24de20;
    %store/vec4 v0x56050a24ca50_0, 0, 4;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.hazard_clears_next, S_0x56050a24c770;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_28.16, 9;
    %load/vec4 v0x56050a250040_0;
    %store/vec4 v0x56050a24ff60_0, 0, 16;
    %load/vec4 v0x56050a250040_0;
    %store/vec4 v0x56050a250120_0, 0, 16;
T_28.16 ;
T_28.14 ;
    %jmp T_28.13;
T_28.12 ;
    %load/vec4 v0x56050a250200_0;
    %store/vec4 v0x56050a24dc40_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x56050a24da60;
    %store/vec4 v0x56050a24c690_0, 0, 4;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.has_hazard, S_0x56050a24c3d0;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_28.18, 4;
    %load/vec4 v0x56050a250200_0;
    %store/vec4 v0x56050a2502e0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56050a2504a0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x56050a250200_0;
    %store/vec4 v0x56050a24dc40_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x56050a24da60;
    %ix/vec4 4;
    %store/vec4 v0x56050a24f020_0, 4, 1;
    %load/vec4 v0x56050a250200_0;
    %store/vec4 v0x56050a24dc40_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x56050a24da60;
    %store/vec4 v0x56050a24ca50_0, 0, 4;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.hazard_clears_next, S_0x56050a24c770;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.20, 8;
    %load/vec4 v0x56050a250040_0;
    %store/vec4 v0x56050a24ff60_0, 0, 16;
    %load/vec4 v0x56050a250040_0;
    %store/vec4 v0x56050a250120_0, 0, 16;
T_28.20 ;
T_28.18 ;
    %jmp T_28.13;
T_28.13 ;
    %pop/vec4 1;
    %load/vec4 v0x56050a2503c0_0;
    %dup/vec4;
    %pushi/vec4 12287, 4095, 16;
    %cmp/x;
    %jmp/1 T_28.22, 4;
    %dup/vec4;
    %pushi/vec4 16383, 4095, 16;
    %cmp/x;
    %jmp/1 T_28.23, 4;
    %dup/vec4;
    %pushi/vec4 20479, 4095, 16;
    %cmp/x;
    %jmp/1 T_28.24, 4;
    %jmp T_28.26;
T_28.22 ;
    %load/vec4 v0x56050a250900_0;
    %store/vec4 v0x56050a24e740_0, 0, 16;
    %load/vec4 v0x56050a250ba0_0;
    %store/vec4 v0x56050a24e940_0, 0, 16;
    %load/vec4 v0x56050a2503c0_0;
    %store/vec4 v0x56050a24bcb0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.alu_op_from_ins, S_0x56050a24ba00;
    %store/vec4 v0x56050a24eb80_0, 0, 5;
    %jmp T_28.26;
T_28.23 ;
    %load/vec4 v0x56050a250900_0;
    %store/vec4 v0x56050a24e740_0, 0, 16;
    %load/vec4 v0x56050a24f480_0;
    %store/vec4 v0x56050a24e940_0, 0, 16;
    %load/vec4 v0x56050a2503c0_0;
    %store/vec4 v0x56050a24bcb0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.alu_op_from_ins, S_0x56050a24ba00;
    %store/vec4 v0x56050a24eb80_0, 0, 5;
    %jmp T_28.26;
T_28.24 ;
    %load/vec4 v0x56050a24ec40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_28.27, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56050a2502e0_0, 0, 16;
T_28.27 ;
    %jmp T_28.26;
T_28.26 ;
    %pop/vec4 1;
    %load/vec4 v0x56050a250580_0;
    %dup/vec4;
    %pushi/vec4 12287, 4095, 16;
    %cmp/x;
    %jmp/1 T_28.29, 4;
    %dup/vec4;
    %pushi/vec4 16383, 4095, 16;
    %cmp/x;
    %jmp/1 T_28.30, 4;
    %jmp T_28.32;
T_28.29 ;
    %load/vec4 v0x56050a24eab0_0;
    %store/vec4 v0x56050a251460_0, 0, 16;
    %jmp T_28.32;
T_28.30 ;
    %load/vec4 v0x56050a24eab0_0;
    %store/vec4 v0x56050a251460_0, 0, 16;
    %jmp T_28.32;
T_28.32 ;
    %pop/vec4 1;
    %load/vec4 v0x56050a250740_0;
    %dup/vec4;
    %pushi/vec4 16383, 4095, 16;
    %cmp/x;
    %jmp/1 T_28.33, 4;
    %dup/vec4;
    %pushi/vec4 12287, 4095, 16;
    %cmp/x;
    %jmp/1 T_28.34, 4;
    %jmp T_28.36;
T_28.33 ;
    %load/vec4 v0x56050a250740_0;
    %store/vec4 v0x56050a24dc40_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x56050a24da60;
    %store/vec4 v0x56050a2510e0_0, 0, 5;
    %load/vec4 v0x56050a251380_0;
    %store/vec4 v0x56050a251000_0, 0, 16;
    %jmp T_28.36;
T_28.34 ;
    %load/vec4 v0x56050a250740_0;
    %store/vec4 v0x56050a24dc40_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x56050a24da60;
    %store/vec4 v0x56050a2510e0_0, 0, 5;
    %load/vec4 v0x56050a251380_0;
    %store/vec4 v0x56050a251000_0, 0, 16;
    %jmp T_28.36;
T_28.36 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x56050a1f4ce0;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56050a210e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56050a247be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56050a2479a0_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x56050a1f4ce0;
T_30 ;
    %wait E_0x56050a1ceb80;
    %load/vec4 v0x56050a22c070_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_30.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56050a210e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56050a247be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56050a2479a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56050a249550_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x56050a22cd50_0;
    %assign/vec4 v0x56050a210e80_0, 0;
    %load/vec4 v0x56050a247ca0_0;
    %assign/vec4 v0x56050a247be0_0, 0;
    %load/vec4 v0x56050a247a60_0;
    %assign/vec4 v0x56050a2479a0_0, 0;
    %load/vec4 v0x56050a249470_0;
    %assign/vec4 v0x56050a249550_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x56050a1f4ce0;
T_31 ;
    %wait E_0x56050a1d14a0;
    %load/vec4 v0x56050a210e80_0;
    %store/vec4 v0x56050a22cd50_0, 0, 1;
    %load/vec4 v0x56050a247be0_0;
    %store/vec4 v0x56050a247ca0_0, 0, 1;
    %load/vec4 v0x56050a2479a0_0;
    %store/vec4 v0x56050a247a60_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56050a249470_0, 0, 16;
    %load/vec4 v0x56050a248c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_31.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_31.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_31.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_31.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_31.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_31.13, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_31.14, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_31.15, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_31.16, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_31.17, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_31.18, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_31.19, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_31.20, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_31.21, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_31.22, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_31.23, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_31.24, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_31.25, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_31.26, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_31.27, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_31.28, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_31.29, 6;
    %jmp T_31.31;
T_31.0 ;
    %load/vec4 v0x56050a1c2a40_0;
    %store/vec4 v0x56050a249470_0, 0, 16;
    %jmp T_31.31;
T_31.1 ;
    %load/vec4 v0x56050a248b60_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x56050a249470_0, 0, 16;
    %load/vec4 v0x56050a248b60_0;
    %parti/s 1, 16, 6;
    %store/vec4 v0x56050a22cd50_0, 0, 1;
    %load/vec4 v0x56050a248b60_0;
    %parti/s 16, 0, 2;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_31.32, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_31.33, 8;
T_31.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_31.33, 8;
 ; End of false expr.
    %blend;
T_31.33;
    %store/vec4 v0x56050a247ca0_0, 0, 1;
    %load/vec4 v0x56050a248b60_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.34, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_31.35, 8;
T_31.34 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_31.35, 8;
 ; End of false expr.
    %blend;
T_31.35;
    %store/vec4 v0x56050a247a60_0, 0, 1;
    %jmp T_31.31;
T_31.2 ;
    %load/vec4 v0x56050a248b60_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x56050a249470_0, 0, 16;
    %load/vec4 v0x56050a248b60_0;
    %parti/s 1, 16, 6;
    %store/vec4 v0x56050a22cd50_0, 0, 1;
    %load/vec4 v0x56050a248b60_0;
    %parti/s 16, 0, 2;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_31.36, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_31.37, 8;
T_31.36 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_31.37, 8;
 ; End of false expr.
    %blend;
T_31.37;
    %store/vec4 v0x56050a247ca0_0, 0, 1;
    %load/vec4 v0x56050a248b60_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.38, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_31.39, 8;
T_31.38 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_31.39, 8;
 ; End of false expr.
    %blend;
T_31.39;
    %store/vec4 v0x56050a247a60_0, 0, 1;
    %jmp T_31.31;
T_31.3 ;
    %load/vec4 v0x56050a2497f0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x56050a249470_0, 0, 16;
    %load/vec4 v0x56050a2497f0_0;
    %parti/s 1, 16, 6;
    %store/vec4 v0x56050a22cd50_0, 0, 1;
    %load/vec4 v0x56050a2497f0_0;
    %parti/s 16, 0, 2;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_31.40, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_31.41, 8;
T_31.40 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_31.41, 8;
 ; End of false expr.
    %blend;
T_31.41;
    %store/vec4 v0x56050a247ca0_0, 0, 1;
    %load/vec4 v0x56050a2497f0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.42, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_31.43, 8;
T_31.42 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_31.43, 8;
 ; End of false expr.
    %blend;
T_31.43;
    %store/vec4 v0x56050a247a60_0, 0, 1;
    %jmp T_31.31;
T_31.4 ;
    %load/vec4 v0x56050a2497f0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x56050a249470_0, 0, 16;
    %load/vec4 v0x56050a2497f0_0;
    %parti/s 1, 16, 6;
    %store/vec4 v0x56050a22cd50_0, 0, 1;
    %load/vec4 v0x56050a2497f0_0;
    %parti/s 16, 0, 2;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_31.44, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_31.45, 8;
T_31.44 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_31.45, 8;
 ; End of false expr.
    %blend;
T_31.45;
    %store/vec4 v0x56050a247ca0_0, 0, 1;
    %load/vec4 v0x56050a2497f0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.46, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_31.47, 8;
T_31.46 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_31.47, 8;
 ; End of false expr.
    %blend;
T_31.47;
    %store/vec4 v0x56050a247a60_0, 0, 1;
    %jmp T_31.31;
T_31.5 ;
    %load/vec4 v0x56050a248e00_0;
    %store/vec4 v0x56050a249470_0, 0, 16;
    %load/vec4 v0x56050a248e00_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_31.48, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_31.49, 8;
T_31.48 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_31.49, 8;
 ; End of false expr.
    %blend;
T_31.49;
    %store/vec4 v0x56050a247ca0_0, 0, 1;
    %jmp T_31.31;
T_31.6 ;
    %load/vec4 v0x56050a249390_0;
    %store/vec4 v0x56050a249470_0, 0, 16;
    %load/vec4 v0x56050a249390_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_31.50, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_31.51, 8;
T_31.50 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_31.51, 8;
 ; End of false expr.
    %blend;
T_31.51;
    %store/vec4 v0x56050a247ca0_0, 0, 1;
    %jmp T_31.31;
T_31.7 ;
    %load/vec4 v0x56050a2498d0_0;
    %store/vec4 v0x56050a249470_0, 0, 16;
    %load/vec4 v0x56050a2498d0_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_31.52, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_31.53, 8;
T_31.52 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_31.53, 8;
 ; End of false expr.
    %blend;
T_31.53;
    %store/vec4 v0x56050a247ca0_0, 0, 1;
    %jmp T_31.31;
T_31.8 ;
    %jmp T_31.31;
T_31.9 ;
    %jmp T_31.31;
T_31.10 ;
    %jmp T_31.31;
T_31.11 ;
    %jmp T_31.31;
T_31.12 ;
    %load/vec4 v0x56050a1f50e0_0;
    %store/vec4 v0x56050a249470_0, 0, 16;
    %load/vec4 v0x56050a2497f0_0;
    %parti/s 1, 16, 6;
    %store/vec4 v0x56050a22cd50_0, 0, 1;
    %load/vec4 v0x56050a2497f0_0;
    %parti/s 16, 0, 2;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_31.54, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_31.55, 8;
T_31.54 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_31.55, 8;
 ; End of false expr.
    %blend;
T_31.55;
    %store/vec4 v0x56050a247ca0_0, 0, 1;
    %load/vec4 v0x56050a2497f0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.56, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_31.57, 8;
T_31.56 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_31.57, 8;
 ; End of false expr.
    %blend;
T_31.57;
    %store/vec4 v0x56050a247a60_0, 0, 1;
    %jmp T_31.31;
T_31.13 ;
    %load/vec4 v0x56050a1f50e0_0;
    %store/vec4 v0x56050a249470_0, 0, 16;
    %load/vec4 v0x56050a248e00_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_31.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_31.59, 8;
T_31.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_31.59, 8;
 ; End of false expr.
    %blend;
T_31.59;
    %store/vec4 v0x56050a247ca0_0, 0, 1;
    %jmp T_31.31;
T_31.14 ;
    %load/vec4 v0x56050a2490f0_0;
    %store/vec4 v0x56050a249470_0, 0, 16;
    %load/vec4 v0x56050a2490f0_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_31.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_31.61, 8;
T_31.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_31.61, 8;
 ; End of false expr.
    %blend;
T_31.61;
    %store/vec4 v0x56050a247ca0_0, 0, 1;
    %jmp T_31.31;
T_31.15 ;
    %load/vec4 v0x56050a2492b0_0;
    %store/vec4 v0x56050a249470_0, 0, 16;
    %load/vec4 v0x56050a2492b0_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_31.62, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_31.63, 8;
T_31.62 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_31.63, 8;
 ; End of false expr.
    %blend;
T_31.63;
    %store/vec4 v0x56050a247ca0_0, 0, 1;
    %jmp T_31.31;
T_31.16 ;
    %load/vec4 v0x56050a2491d0_0;
    %store/vec4 v0x56050a249470_0, 0, 16;
    %load/vec4 v0x56050a2491d0_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_31.64, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_31.65, 8;
T_31.64 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_31.65, 8;
 ; End of false expr.
    %blend;
T_31.65;
    %store/vec4 v0x56050a247ca0_0, 0, 1;
    %jmp T_31.31;
T_31.17 ;
    %load/vec4 v0x56050a249630_0;
    %store/vec4 v0x56050a249470_0, 0, 16;
    %load/vec4 v0x56050a1f50e0_0;
    %parti/s 1, 15, 5;
    %store/vec4 v0x56050a22cd50_0, 0, 1;
    %jmp T_31.31;
T_31.18 ;
    %load/vec4 v0x56050a249710_0;
    %store/vec4 v0x56050a249470_0, 0, 16;
    %load/vec4 v0x56050a1f50e0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x56050a22cd50_0, 0, 1;
    %jmp T_31.31;
T_31.19 ;
    %jmp T_31.31;
T_31.20 ;
    %jmp T_31.31;
T_31.21 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56050a249470_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56050a22cd50_0, 0, 1;
    %jmp T_31.31;
T_31.22 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56050a249470_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56050a22cd50_0, 0, 1;
    %jmp T_31.31;
T_31.23 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56050a249470_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56050a247ca0_0, 0, 1;
    %jmp T_31.31;
T_31.24 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56050a249470_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56050a247ca0_0, 0, 1;
    %jmp T_31.31;
T_31.25 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56050a249470_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56050a247a60_0, 0, 1;
    %jmp T_31.31;
T_31.26 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56050a249470_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56050a247a60_0, 0, 1;
    %jmp T_31.31;
T_31.27 ;
    %jmp T_31.31;
T_31.28 ;
    %jmp T_31.31;
T_31.29 ;
    %jmp T_31.31;
T_31.31 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x56050a249f20;
T_32 ;
    %vpi_call 6 17 "$display", "Loading rom." {0 0 0};
    %vpi_call 6 18 "$readmemh", "rom_image.mem", v0x56050a24a550 {0 0 0};
    %end;
    .thread T_32;
    .scope S_0x56050a249f20;
T_33 ;
    %wait E_0x56050a1ceb80;
    %load/vec4 v0x56050a24a290_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0x56050a24a550, 4;
    %assign/vec4 v0x56050a24a5f0_0, 0;
    %jmp T_33;
    .thread T_33;
    .scope S_0x56050a249ad0;
T_34 ;
    %wait E_0x56050a1ceb80;
    %load/vec4 v0x56050a24adc0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_34.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56050a24ae60_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x56050a24a7a0_0;
    %assign/vec4 v0x56050a24ae60_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x56050a249ad0;
T_35 ;
    %wait E_0x56050a1d00f0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56050a24ab10_0, 0, 16;
    %load/vec4 v0x56050a24ae60_0;
    %dup/vec4;
    %pushi/vec4 4095, 4095, 16;
    %cmp/x;
    %jmp/1 T_35.0, 4;
    %jmp T_35.2;
T_35.0 ;
    %load/vec4 v0x56050a24ac40_0;
    %store/vec4 v0x56050a24ab10_0, 0, 16;
    %jmp T_35.2;
T_35.2 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x56050a22b410;
T_36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56050a253d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56050a253f40_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x56050a22b410;
T_37 ;
    %delay 50000, 0;
    %load/vec4 v0x56050a253d90_0;
    %nor/r;
    %assign/vec4 v0x56050a253d90_0, 0;
    %jmp T_37;
    .thread T_37;
    .scope S_0x56050a22b410;
T_38 ;
    %delay 150000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56050a253f40_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0x56050a22b410;
T_39 ;
    %vpi_call 2 27 "$dumpfile", "slurm16.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56050a22b410 {0 0 0};
    %delay 705032704, 1;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_39;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "slurm16_tb.v";
    "../../src_next/slurm16.v";
    "../../src_next/alu.v";
    "../../src_next/memory_controller.v";
    "../../src_next/rom.v";
    "../../src_next/pipeline16.v";
    "../../src_next/register_file.v";
