# Local Domain Buffer Translator Bugfix

## Task Contract

The supplied Verilog-A system violates its public circuit contract. Repair the
complete editable bundle.
The accompanying `solver_contract.json` is the authoritative structured contract.

## Public Verilog-A Interface

Preserve the exact declared artifact set, module graph, ports, and dependencies:

- `local_domain_buffer_translator.va`: `local_domain_buffer_translator`

## Public Parameter Contract

Preserve every public parameter declaration and override behavior in
`solver_contract.json`.

## Required Behavior

The repaired bundle must satisfy every public property:

- `P_MEASURE_ANALOG_INPUTS_RELATIVE_TO_THE`: Measure analog inputs relative to the local `vss` rail and normalize by the current local supply span. Let `span = V(vdd, vss)` and treat the row as valid only when `V(en) > vth` and `span_min <= span <= span_max`; otherwise drive `out`, `flag`, and `metric` to `0 V`. If `span` is below `0.05 V`, use `0.05 V` as the normalization span. Define `clip01(y)` as `y` limited to the range `[0, 1]`, `x0 = clip01((V(in0) - V(vss)) / span)`, and `c1 = clip01(V(ctrl1) / vhi)`.
- `P_TRANSLATE_THE_LOCAL_INPUT_WITH_CORE`: Translate the local input with `core = 0.76 * x0 + 0.18 * c1 + 0.12` and drive `out = vhi * clip01(core)` while valid. Assert `flag = vhi` when the local supply span is at least `0.78 V`, otherwise drive `flag = 0 V`. Drive `metric = vhi * clip01(abs((V(in0) - V(vss)) - 0.5 * span) / span)` as the bounded distance from the half-span input point.

## Modeling Constraints

- Follow the public modeling constraints in `solver_contract.json`.
- Preserve the exact file set, module graph, ports, parameters, and public traces.
- Do not add debug outputs, validation state, side channels, or stimulus-specific fixes.

## Output Contract

Return the repaired bundle with exactly these submission-root-relative paths: `local_domain_buffer_translator.va`.
Every supplied `.va` file is editable; do not add or omit files.
