/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [19:0] _02_;
  wire [14:0] _03_;
  wire [5:0] _04_;
  reg [4:0] _05_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_0z ? celloutsig_0_3z : celloutsig_0_1z[1];
  assign celloutsig_1_15z = celloutsig_1_17z ? celloutsig_1_10z : celloutsig_1_14z;
  assign celloutsig_0_7z = celloutsig_0_0z ? celloutsig_0_0z : celloutsig_0_6z;
  assign celloutsig_1_12z = ~celloutsig_1_17z;
  assign celloutsig_1_14z = ~celloutsig_1_1z;
  assign celloutsig_0_0z = ~((in_data[47] | in_data[87]) & in_data[84]);
  assign celloutsig_0_3z = ~((in_data[59] | celloutsig_0_1z[1]) & in_data[39]);
  assign celloutsig_1_1z = ~((in_data[160] | in_data[165]) & in_data[155]);
  assign celloutsig_1_4z = ~((celloutsig_1_3z | celloutsig_1_3z) & celloutsig_1_0z);
  assign celloutsig_0_9z = ~((celloutsig_0_2z | celloutsig_0_2z) & celloutsig_0_8z);
  assign celloutsig_0_13z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_2z);
  assign celloutsig_0_24z = ~((celloutsig_0_4z | celloutsig_0_18z) & in_data[22]);
  assign celloutsig_1_0z = in_data[100] | ~(in_data[105]);
  assign celloutsig_1_6z = _00_ | ~(celloutsig_1_3z);
  assign celloutsig_1_9z = celloutsig_1_0z | ~(_01_);
  assign celloutsig_1_10z = celloutsig_1_9z | ~(celloutsig_1_12z);
  assign celloutsig_1_18z = celloutsig_1_4z | ~(celloutsig_1_6z);
  assign celloutsig_1_19z = celloutsig_1_16z | ~(celloutsig_1_15z);
  assign celloutsig_0_8z = celloutsig_0_7z | ~(celloutsig_0_0z);
  assign celloutsig_0_15z = celloutsig_0_10z[6] | ~(celloutsig_0_4z);
  assign celloutsig_1_17z = ~(celloutsig_1_0z ^ celloutsig_1_4z);
  reg [19:0] _27_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _27_ <= 20'h00000;
    else _27_ <= { celloutsig_0_31z, _02_[16:14], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_17z, _02_[16:14], celloutsig_0_18z };
  assign out_data[19:0] = _27_;
  reg [14:0] _28_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _28_ <= 15'h0000;
    else _28_ <= { in_data[106:101], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign { _03_[14:7], _00_, _03_[5:0] } = _28_;
  reg [5:0] _29_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _29_ <= 6'h00;
    else _29_ <= { in_data[156:152], celloutsig_1_1z };
  assign { _04_[5], _01_, _04_[3:0] } = _29_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _05_ <= 5'h00;
    else _05_ <= { celloutsig_0_10z[1], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_3z };
  reg [2:0] _31_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _31_ <= 3'h0;
    else _31_ <= { celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_7z };
  assign _02_[16:14] = _31_;
  assign celloutsig_0_31z = { celloutsig_0_3z, celloutsig_0_24z, celloutsig_0_9z } % { 1'h1, celloutsig_0_3z, celloutsig_0_16z };
  assign celloutsig_1_11z = { in_data[138:136], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z } % { 1'h1, _04_[3:0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_10z = { in_data[33:28], celloutsig_0_7z } % { 1'h1, in_data[9:7], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_1_3z = ^ _03_[4:2];
  assign celloutsig_1_16z = ^ { celloutsig_1_13z[6:5], celloutsig_1_14z, celloutsig_1_12z };
  assign celloutsig_0_5z = ^ { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_6z = ^ in_data[60:50];
  assign celloutsig_0_16z = ^ celloutsig_0_10z[5:2];
  assign celloutsig_0_19z = ^ { in_data[73:66], celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_2z = ^ { in_data[95:94], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_32z = celloutsig_0_21z[5:2] <<< _05_[4:1];
  assign celloutsig_1_13z = { in_data[179:174], celloutsig_1_10z } <<< celloutsig_1_11z[7:1];
  assign celloutsig_0_1z = { in_data[44:43], celloutsig_0_0z } <<< in_data[5:3];
  assign celloutsig_0_21z = { _05_[3:2], celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_15z } <<< { celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_11z = ~((celloutsig_0_5z & celloutsig_0_4z) | celloutsig_0_3z);
  assign celloutsig_0_17z = ~((celloutsig_0_8z & celloutsig_0_5z) | celloutsig_0_7z);
  assign celloutsig_0_18z = ~((celloutsig_0_0z & celloutsig_0_5z) | celloutsig_0_13z);
  assign { _02_[19:17], _02_[13:0] } = { celloutsig_0_31z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_17z, _02_[16:14], celloutsig_0_18z };
  assign _03_[6] = _00_;
  assign _04_[4] = _01_;
  assign { out_data[128], out_data[96], out_data[35:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z };
endmodule
