#! 
:ivl_version "13.0 (devel)" "(s20221226-533-g676b36e45-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\system.vpi";
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\vhdl_sys.vpi";
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\vhdl_textio.vpi";
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\v2005_math.vpi";
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\va_math.vpi";
S_0000027d953acc60 .scope module, "test" "test" 2 1;
 .timescale 0 0;
L_0000027d95414148 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000027d954138c0_0 .net *"_ivl_3", 3 0, L_0000027d95414148;  1 drivers
v0000027d95413aa0_0 .net "angle_done", 0 0, v0000027d9538c430_0;  1 drivers
v0000027d953ca820_0 .var "angle_update", 0 0;
v0000027d953c92e0_0 .var "clock", 0 0;
v0000027d953c8e80_0 .var "current_angle", 7 0;
v0000027d953ca780_0 .var "done", 0 0;
v0000027d953c8fc0_0 .var "pwm_done", 0 0;
v0000027d953ca8c0_0 .net "pwm_enable", 0 0, v0000027d9538c070_0;  1 drivers
v0000027d953ca1e0_0 .net "pwm_ratio", 7 0, v0000027d95412920_0;  1 drivers
v0000027d953c9f60_0 .net "pwm_update", 0 0, v0000027d954129c0_0;  1 drivers
v0000027d953cac80_0 .var "reset_n", 0 0;
v0000027d953c9b00_0 .net "sck", 0 0, L_0000027d95377d50;  1 drivers
v0000027d953c9560_0 .net "sda", 0 0, L_0000027d953c9d80;  1 drivers
v0000027d953c9380_0 .var "target_angle", 7 0;
v0000027d953c9060_0 .var "timeout", 7 0;
L_0000027d953c96a0 .concat [ 8 4 0 0], v0000027d953c9380_0, L_0000027d95414148;
S_0000027d953ac270 .scope module, "dut" "pwm_ctrl" 2 49, 3 5 0, S_0000027d953acc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset_n";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 12 "target_angle";
    .port_info 3 /INPUT 1 "angle_update";
    .port_info 4 /OUTPUT 1 "angle_done";
    .port_info 5 /OUTPUT 12 "current_angle";
    .port_info 6 /INPUT 1 "pwm_done";
    .port_info 7 /OUTPUT 1 "pwm_enable";
    .port_info 8 /OUTPUT 8 "pwm_ratio";
    .port_info 9 /OUTPUT 1 "pwm_update";
    .port_info 10 /OUTPUT 1 "sck";
    .port_info 11 /INOUT 1 "sda";
v0000027d95412c40_0 .net "angle_done", 0 0, v0000027d9538c430_0;  alias, 1 drivers
v0000027d95412ce0_0 .net "angle_update", 0 0, v0000027d953ca820_0;  1 drivers
v0000027d95413a00_0 .var "clk_counter", 5 0;
v0000027d95412ec0_0 .net "clock", 0 0, v0000027d953c92e0_0;  1 drivers
v0000027d954130a0_0 .net "curr_ang", 11 0, L_0000027d953caa00;  1 drivers
v0000027d95412060_0 .var "current_angle", 11 0;
v0000027d95412e20_0 .net "pwm_done", 0 0, v0000027d953c8fc0_0;  1 drivers
v0000027d95412f60_0 .net "pwm_enable", 0 0, v0000027d9538c070_0;  alias, 1 drivers
v0000027d95413960_0 .net "pwm_ratio", 7 0, v0000027d95412920_0;  alias, 1 drivers
v0000027d95413140_0 .net "pwm_update", 0 0, v0000027d954129c0_0;  alias, 1 drivers
v0000027d954131e0_0 .net "rd_done", 0 0, v0000027d954136e0_0;  1 drivers
v0000027d95413320_0 .var "rd_done_ff", 0 0;
v0000027d954133c0_0 .var "rd_done_ff2", 0 0;
v0000027d954135a0_0 .net "reset_n", 0 0, v0000027d953cac80_0;  1 drivers
v0000027d95413640_0 .net "sck", 0 0, L_0000027d95377d50;  alias, 1 drivers
v0000027d95413780_0 .net "sda", 0 0, L_0000027d953c9d80;  alias, 1 drivers
v0000027d95413820_0 .net "target_angle", 11 0, L_0000027d953c96a0;  1 drivers
L_0000027d953c9420 .part v0000027d95413a00_0, 5, 1;
S_0000027d95321b60 .scope module, "a_to_pwm" "angle_to_pwm" 3 51, 4 6 0, S_0000027d953ac270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset_n";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 12 "target_angle";
    .port_info 3 /INPUT 12 "current_angle";
    .port_info 4 /INPUT 1 "pwm_done";
    .port_info 5 /INPUT 1 "angle_update";
    .port_info 6 /OUTPUT 1 "angle_done";
    .port_info 7 /OUTPUT 1 "pwm_enable";
    .port_info 8 /OUTPUT 1 "pwm_update";
    .port_info 9 /OUTPUT 8 "pwm_ratio";
    .port_info 10 /OUTPUT 1 "pwm_direction";
P_0000027d95321cf0 .param/l "ACCEL" 1 4 22, C4<01>;
P_0000027d95321d28 .param/l "BIG_DELTA" 1 4 28, C4<11111111>;
P_0000027d95321d60 .param/l "CRUISE" 1 4 23, C4<10>;
P_0000027d95321d98 .param/l "DECCEL" 1 4 24, C4<11>;
P_0000027d95321dd0 .param/l "IDLE" 1 4 21, C4<00>;
P_0000027d95321e08 .param/l "MED_DELTA" 1 4 27, C4<01111000>;
P_0000027d95321e40 .param/l "PROFILE_DELAY_TARGET" 1 4 30, C4<000000000011>;
P_0000027d95321e78 .param/l "SMALL_DELTA" 1 4 26, C4<00110010>;
P_0000027d95321eb0 .param/l "TARGET_TOLERANCE" 1 4 31, C4<0000000000010>;
v0000027d9538c430_0 .var "angle_done", 0 0;
v0000027d9538b850_0 .net "angle_update", 0 0, v0000027d953ca820_0;  alias, 1 drivers
v0000027d9538c4d0_0 .net "clock", 0 0, v0000027d953c92e0_0;  alias, 1 drivers
v0000027d9538c610_0 .var "curr_step", 7 0;
v0000027d9538b8f0_0 .net "current_angle", 11 0, v0000027d95412060_0;  1 drivers
v0000027d9538c110_0 .var "delta_angle", 12 0;
v0000027d9538b990_0 .var "ns", 1 0;
v0000027d9538bc10_0 .var "num_steps", 7 0;
v0000027d9538bfd0 .array "profile", 0 15, 7 0;
v0000027d9538bcb0_0 .var "profile_delay", 11 0;
v0000027d9538bf30_0 .var "ps", 1 0;
v0000027d9538bdf0_0 .net "pwm_direction", 0 0, L_0000027d953ca460;  1 drivers
v0000027d9538c1b0_0 .net "pwm_done", 0 0, v0000027d953c8fc0_0;  alias, 1 drivers
v0000027d9538c070_0 .var "pwm_enable", 0 0;
v0000027d95412920_0 .var "pwm_ratio", 7 0;
v0000027d954129c0_0 .var "pwm_update", 0 0;
v0000027d95412ba0_0 .net "reset_n", 0 0, v0000027d953cac80_0;  alias, 1 drivers
v0000027d95412240_0 .net "target_angle", 11 0, L_0000027d953c96a0;  alias, 1 drivers
E_0000027d9539e9e0/0 .event anyedge, v0000027d9538bf30_0, v0000027d9538c110_0, v0000027d9538b850_0, v0000027d9538c610_0;
E_0000027d9539e9e0/1 .event anyedge, v0000027d9538bc10_0;
E_0000027d9539e9e0 .event/or E_0000027d9539e9e0/0, E_0000027d9539e9e0/1;
E_0000027d9539ea60/0 .event negedge, v0000027d95412ba0_0;
E_0000027d9539ea60/1 .event posedge, v0000027d9538c4d0_0;
E_0000027d9539ea60 .event/or E_0000027d9539ea60/0, E_0000027d9539ea60/1;
E_0000027d953a02e0 .event negedge, v0000027d95412ba0_0;
L_0000027d953ca460 .part v0000027d9538c110_0, 12, 1;
S_0000027d953c7c90 .scope module, "i2c" "i2c" 3 65, 5 4 0, S_0000027d953ac270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset_n";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "angle_done";
    .port_info 3 /OUTPUT 12 "raw_angle";
    .port_info 4 /OUTPUT 1 "rd_done";
    .port_info 5 /OUTPUT 1 "scl";
    .port_info 6 /INOUT 1 "sda";
P_0000027d9531c660 .param/l "ACK0" 1 5 20, C4<0011>;
P_0000027d9531c698 .param/l "ACK1" 1 5 22, C4<0101>;
P_0000027d9531c6d0 .param/l "ACK2" 1 5 25, C4<1000>;
P_0000027d9531c708 .param/l "ACK3" 1 5 27, C4<1010>;
P_0000027d9531c740 .param/l "CLOCK_DIV_RATIO" 1 5 15, C4<110010>;
P_0000027d9531c778 .param/l "DATA0" 1 5 26, C4<1001>;
P_0000027d9531c7b0 .param/l "DATA1" 1 5 28, C4<1011>;
P_0000027d9531c7e8 .param/l "DEV_RD" 1 5 24, C4<0111>;
P_0000027d9531c820 .param/l "DEV_WR" 1 5 19, C4<0010>;
P_0000027d9531c858 .param/l "ENCODER_ADDRESS" 1 5 14, C4<0110110>;
P_0000027d9531c890 .param/l "IDLE" 1 5 17, C4<0000>;
P_0000027d9531c8c8 .param/l "NACK" 1 5 29, C4<1100>;
P_0000027d9531c900 .param/l "PAUSE" 1 5 31, C4<1110>;
P_0000027d9531c938 .param/l "READ_ADDR" 1 5 21, C4<0100>;
P_0000027d9531c970 .param/l "READ_DEVICE" 1 5 34, C4<01101101>;
P_0000027d9531c9a8 .param/l "READ_RAW_ANGLE" 1 5 35, C4<00001100>;
P_0000027d9531c9e0 .param/l "REP_START" 1 5 23, C4<0110>;
P_0000027d9531ca18 .param/l "START" 1 5 18, C4<0001>;
P_0000027d9531ca50 .param/l "STOP" 1 5 30, C4<1101>;
P_0000027d9531ca88 .param/l "WRITE_DEVICE" 1 5 33, C4<01101100>;
L_0000027d95377d50 .functor BUFZ 1, v0000027d95413f00_0, C4<0>, C4<0>, C4<0>;
v0000027d954121a0_0 .net "PHASE1", 0 0, L_0000027d953ca960;  1 drivers
v0000027d95412d80_0 .net "PHASE2", 0 0, L_0000027d953c9100;  1 drivers
v0000027d954122e0_0 .net "PHASE3", 0 0, L_0000027d953c9a60;  1 drivers
v0000027d95413460_0 .net "PHASE4", 0 0, L_0000027d953c9ba0;  1 drivers
L_0000027d95414028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027d95412a60_0 .net/2u *"_ivl_0", 1 0, L_0000027d95414028;  1 drivers
L_0000027d95414100 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000027d95413be0_0 .net/2u *"_ivl_12", 1 0, L_0000027d95414100;  1 drivers
o0000027d953d06e8 .functor BUFZ 1, c4<z>; HiZ drive
; Elide local net with no drivers, v0000027d95412880_0 name=_ivl_18
v0000027d954124c0_0 .net *"_ivl_23", 3 0, L_0000027d953c9240;  1 drivers
L_0000027d95414070 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027d95413b40_0 .net/2u *"_ivl_4", 1 0, L_0000027d95414070;  1 drivers
L_0000027d954140b8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000027d95412600_0 .net/2u *"_ivl_8", 1 0, L_0000027d954140b8;  1 drivers
v0000027d95413c80_0 .net "angle_done", 0 0, v0000027d9538c430_0;  alias, 1 drivers
v0000027d95412100_0 .var "bit_counter", 2 0;
v0000027d95413500_0 .net "clock", 0 0, L_0000027d953c9420;  1 drivers
v0000027d95412380_0 .var "ns", 3 0;
v0000027d95413280_0 .var "ps", 3 0;
v0000027d95413dc0_0 .net "raw_angle", 11 0, L_0000027d953caa00;  alias, 1 drivers
v0000027d954136e0_0 .var "rd_done", 0 0;
v0000027d954126a0_0 .var "read_data0", 7 0;
v0000027d95412420_0 .var "read_data1", 7 0;
v0000027d95413000_0 .net "reset_n", 0 0, v0000027d953cac80_0;  alias, 1 drivers
v0000027d95413e60_0 .net "scl", 0 0, L_0000027d95377d50;  alias, 1 drivers
v0000027d95413f00_0 .var "scl_int", 0 0;
v0000027d95413d20_0 .net "sda", 0 0, L_0000027d953c9d80;  alias, 1 drivers
v0000027d95412560_0 .var "sda_int", 0 0;
v0000027d95412740_0 .var "substate", 1 0;
v0000027d954127e0_0 .var "tri_mode", 0 0;
v0000027d95412b00_0 .var "wr_bit", 0 0;
E_0000027d953a04e0/0 .event anyedge, v0000027d95413280_0, v0000027d954121a0_0, v0000027d95412d80_0, v0000027d954122e0_0;
E_0000027d953a04e0/1 .event anyedge, v0000027d95413460_0, v0000027d95412b00_0;
E_0000027d953a04e0 .event/or E_0000027d953a04e0/0, E_0000027d953a04e0/1;
E_0000027d953a0360 .event anyedge, v0000027d95413280_0, v0000027d9538c430_0, v0000027d95412100_0;
E_0000027d9539f7a0/0 .event negedge, v0000027d95412ba0_0;
E_0000027d9539f7a0/1 .event posedge, v0000027d954121a0_0;
E_0000027d9539f7a0 .event/or E_0000027d9539f7a0/0, E_0000027d9539f7a0/1;
E_0000027d9539f6a0/0 .event negedge, v0000027d95412ba0_0;
E_0000027d9539f6a0/1 .event posedge, v0000027d95413500_0;
E_0000027d9539f6a0 .event/or E_0000027d9539f6a0/0, E_0000027d9539f6a0/1;
L_0000027d953ca960 .cmp/eq 2, v0000027d95412740_0, L_0000027d95414028;
L_0000027d953c9100 .cmp/eq 2, v0000027d95412740_0, L_0000027d95414070;
L_0000027d953c9a60 .cmp/eq 2, v0000027d95412740_0, L_0000027d954140b8;
L_0000027d953c9ba0 .cmp/eq 2, v0000027d95412740_0, L_0000027d95414100;
L_0000027d953c9d80 .functor MUXZ 1, v0000027d95412560_0, o0000027d953d06e8, v0000027d954127e0_0, C4<>;
L_0000027d953c9240 .part v0000027d95412420_0, 0, 4;
L_0000027d953caa00 .concat [ 8 4 0 0], v0000027d954126a0_0, L_0000027d953c9240;
    .scope S_0000027d95321b60;
T_0 ;
    %wait E_0000027d953a02e0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027d9538bfd0, 4, 0;
    %pushi/vec4 18, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027d9538bfd0, 4, 0;
    %pushi/vec4 29, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027d9538bfd0, 4, 0;
    %pushi/vec4 39, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027d9538bfd0, 4, 0;
    %pushi/vec4 49, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027d9538bfd0, 4, 0;
    %pushi/vec4 59, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027d9538bfd0, 4, 0;
    %pushi/vec4 68, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027d9538bfd0, 4, 0;
    %pushi/vec4 76, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027d9538bfd0, 4, 0;
    %pushi/vec4 84, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027d9538bfd0, 4, 0;
    %pushi/vec4 91, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027d9538bfd0, 4, 0;
    %pushi/vec4 98, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027d9538bfd0, 4, 0;
    %pushi/vec4 104, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027d9538bfd0, 4, 0;
    %pushi/vec4 110, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027d9538bfd0, 4, 0;
    %pushi/vec4 115, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027d9538bfd0, 4, 0;
    %pushi/vec4 119, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027d9538bfd0, 4, 0;
    %pushi/vec4 123, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027d9538bfd0, 4, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027d95321b60;
T_1 ;
    %wait E_0000027d9539ea60;
    %load/vec4 v0000027d95412ba0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027d9538bf30_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000027d9538c110_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027d9538c610_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0000027d95412920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027d9538c070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d954129c0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000027d9538bcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d9538c430_0, 0;
    %pushi/vec4 120, 0, 8;
    %assign/vec4 v0000027d9538bc10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027d9538b990_0;
    %assign/vec4 v0000027d9538bf30_0, 0;
    %load/vec4 v0000027d9538b8f0_0;
    %load/vec4 v0000027d95412240_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.2, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000027d95412240_0;
    %load/vec4 v0000027d9538b8f0_0;
    %sub;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027d9538c110_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000027d9538b8f0_0;
    %load/vec4 v0000027d95412240_0;
    %sub;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027d9538c110_0, 0;
T_1.3 ;
    %load/vec4 v0000027d9538bf30_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027d9538c610_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0000027d95412920_0, 0;
    %load/vec4 v0000027d9538c1b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027d954129c0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d954129c0_0, 0;
T_1.7 ;
    %load/vec4 v0000027d9538c110_0;
    %cmpi/u 10, 0, 13;
    %jmp/0xz  T_1.8, 5;
    %pushi/vec4 50, 0, 8;
    %assign/vec4 v0000027d9538bc10_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0000027d9538c110_0;
    %cmpi/u 30, 0, 13;
    %jmp/0xz  T_1.10, 5;
    %pushi/vec4 120, 0, 8;
    %assign/vec4 v0000027d9538bc10_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0000027d9538bc10_0, 0;
T_1.11 ;
T_1.9 ;
T_1.4 ;
    %load/vec4 v0000027d9538bf30_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0000027d9538c110_0;
    %parti/s 1, 12, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 128, 0, 8;
    %load/vec4 v0000027d9538c610_0;
    %parti/s 4, 4, 4;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000027d9538bfd0, 4;
    %sub;
    %assign/vec4 v0000027d95412920_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 128, 0, 8;
    %load/vec4 v0000027d9538c610_0;
    %parti/s 4, 4, 4;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000027d9538bfd0, 4;
    %add;
    %assign/vec4 v0000027d95412920_0, 0;
T_1.15 ;
    %load/vec4 v0000027d9538c1b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027d954129c0_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d954129c0_0, 0;
    %load/vec4 v0000027d9538bcb0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000027d9538bcb0_0, 0;
T_1.17 ;
    %load/vec4 v0000027d9538bcb0_0;
    %cmpi/e 3, 0, 12;
    %jmp/0xz  T_1.18, 4;
    %load/vec4 v0000027d9538c610_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000027d9538c610_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000027d9538bcb0_0, 0;
T_1.18 ;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0000027d9538bf30_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.20, 4;
    %load/vec4 v0000027d9538c110_0;
    %parti/s 1, 12, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.22, 4;
    %pushi/vec4 128, 0, 8;
    %load/vec4 v0000027d9538c610_0;
    %parti/s 4, 4, 4;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000027d9538bfd0, 4;
    %sub;
    %assign/vec4 v0000027d95412920_0, 0;
    %jmp T_1.23;
T_1.22 ;
    %pushi/vec4 128, 0, 8;
    %load/vec4 v0000027d9538c610_0;
    %parti/s 4, 4, 4;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000027d9538bfd0, 4;
    %add;
    %assign/vec4 v0000027d95412920_0, 0;
T_1.23 ;
    %load/vec4 v0000027d9538c1b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027d954129c0_0, 0;
    %jmp T_1.25;
T_1.24 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d954129c0_0, 0;
    %load/vec4 v0000027d9538bcb0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000027d9538bcb0_0, 0;
T_1.25 ;
    %load/vec4 v0000027d9538bcb0_0;
    %cmpi/e 3, 0, 12;
    %jmp/0xz  T_1.26, 4;
    %load/vec4 v0000027d9538c610_0;
    %cmpi/u 1, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.28, 5;
    %load/vec4 v0000027d9538c610_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000027d9538c610_0, 0;
T_1.28 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000027d9538bcb0_0, 0;
T_1.26 ;
T_1.20 ;
T_1.13 ;
    %load/vec4 v0000027d9538bf30_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000027d9538b990_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.30, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027d9538c430_0, 0;
    %jmp T_1.31;
T_1.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d9538c430_0, 0;
T_1.31 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027d95321b60;
T_2 ;
    %wait E_0000027d9539e9e0;
    %load/vec4 v0000027d9538bf30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027d9538b990_0, 0, 2;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 2, 0, 13;
    %load/vec4 v0000027d9538c110_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000027d9538b850_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027d9538b990_0, 0, 2;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027d9538b990_0, 0, 2;
T_2.7 ;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0000027d9538c610_0;
    %load/vec4 v0000027d9538bc10_0;
    %cmp/e;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027d9538b990_0, 0, 2;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027d9538b990_0, 0, 2;
T_2.9 ;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0000027d9538bc10_0;
    %cmpi/e 50, 0, 8;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0000027d9538c110_0;
    %cmpi/u 4, 0, 13;
    %jmp/0xz  T_2.12, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000027d9538b990_0, 0, 2;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027d9538b990_0, 0, 2;
T_2.13 ;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0000027d9538bc10_0;
    %cmpi/e 120, 0, 8;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v0000027d9538c110_0;
    %cmpi/u 6, 0, 13;
    %jmp/0xz  T_2.16, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000027d9538b990_0, 0, 2;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027d9538b990_0, 0, 2;
T_2.17 ;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000027d9538c110_0;
    %cmpi/u 8, 0, 13;
    %jmp/0xz  T_2.18, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000027d9538b990_0, 0, 2;
    %jmp T_2.19;
T_2.18 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027d9538b990_0, 0, 2;
T_2.19 ;
T_2.15 ;
T_2.11 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0000027d9538c110_0;
    %cmpi/u 2, 0, 13;
    %jmp/0xz  T_2.20, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027d9538b990_0, 0, 2;
    %jmp T_2.21;
T_2.20 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000027d9538b990_0, 0, 2;
T_2.21 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000027d953c7c90;
T_3 ;
    %wait E_0000027d9539f6a0;
    %load/vec4 v0000027d95413000_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027d95412740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d95412b00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027d954126a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027d95412420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d954136e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000027d95412740_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000027d95412740_0, 0;
    %load/vec4 v0000027d95413280_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 108, 0, 8;
    %pushi/vec4 7, 0, 8;
    %load/vec4 v0000027d95412100_0;
    %pad/u 8;
    %sub;
    %part/u 1;
    %assign/vec4 v0000027d95412b00_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000027d95413280_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 12, 0, 8;
    %pushi/vec4 7, 0, 8;
    %load/vec4 v0000027d95412100_0;
    %pad/u 8;
    %sub;
    %part/u 1;
    %assign/vec4 v0000027d95412b00_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000027d95413280_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 109, 0, 8;
    %pushi/vec4 7, 0, 8;
    %load/vec4 v0000027d95412100_0;
    %pad/u 8;
    %sub;
    %part/u 1;
    %assign/vec4 v0000027d95412b00_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000027d95412b00_0, 0;
T_3.7 ;
T_3.5 ;
T_3.3 ;
    %load/vec4 v0000027d95413280_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000027d954122e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0000027d95413d20_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 8;
    %load/vec4 v0000027d95412100_0;
    %pad/u 8;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0000027d95412420_0, 4, 5;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0000027d95413280_0;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000027d954122e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0000027d95413d20_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 8;
    %load/vec4 v0000027d95412100_0;
    %pad/u 8;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0000027d954126a0_0, 4, 5;
T_3.10 ;
T_3.9 ;
    %load/vec4 v0000027d95413280_0;
    %pushi/vec4 13, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000027d954136e0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027d953c7c90;
T_4 ;
    %wait E_0000027d9539f7a0;
    %load/vec4 v0000027d95413000_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027d95413280_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027d95412100_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027d95412380_0;
    %assign/vec4 v0000027d95413280_0, 0;
    %load/vec4 v0000027d95413280_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000027d95413280_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000027d95413280_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000027d95413280_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000027d95413280_0;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000027d95412100_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000027d95412100_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027d95412100_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027d953c7c90;
T_5 ;
    %wait E_0000027d953a0360;
    %load/vec4 v0000027d95413280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027d95412380_0, 0, 4;
    %jmp T_5.16;
T_5.0 ;
    %load/vec4 v0000027d95413c80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027d95412380_0, 0, 4;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027d95412380_0, 0, 4;
T_5.18 ;
    %jmp T_5.16;
T_5.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000027d95412380_0, 0, 4;
    %jmp T_5.16;
T_5.2 ;
    %load/vec4 v0000027d95412100_0;
    %pad/u 4;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_5.19, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000027d95412380_0, 0, 4;
    %jmp T_5.20;
T_5.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000027d95412380_0, 0, 4;
T_5.20 ;
    %jmp T_5.16;
T_5.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000027d95412380_0, 0, 4;
    %jmp T_5.16;
T_5.4 ;
    %load/vec4 v0000027d95412100_0;
    %pad/u 4;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_5.21, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000027d95412380_0, 0, 4;
    %jmp T_5.22;
T_5.21 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000027d95412380_0, 0, 4;
T_5.22 ;
    %jmp T_5.16;
T_5.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000027d95412380_0, 0, 4;
    %jmp T_5.16;
T_5.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000027d95412380_0, 0, 4;
    %jmp T_5.16;
T_5.7 ;
    %load/vec4 v0000027d95412100_0;
    %pad/u 4;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_5.23, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000027d95412380_0, 0, 4;
    %jmp T_5.24;
T_5.23 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000027d95412380_0, 0, 4;
T_5.24 ;
    %jmp T_5.16;
T_5.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000027d95412380_0, 0, 4;
    %jmp T_5.16;
T_5.9 ;
    %load/vec4 v0000027d95412100_0;
    %pad/u 4;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_5.25, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000027d95412380_0, 0, 4;
    %jmp T_5.26;
T_5.25 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000027d95412380_0, 0, 4;
T_5.26 ;
    %jmp T_5.16;
T_5.10 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000027d95412380_0, 0, 4;
    %jmp T_5.16;
T_5.11 ;
    %load/vec4 v0000027d95412100_0;
    %pad/u 4;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_5.27, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000027d95412380_0, 0, 4;
    %jmp T_5.28;
T_5.27 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000027d95412380_0, 0, 4;
T_5.28 ;
    %jmp T_5.16;
T_5.12 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000027d95412380_0, 0, 4;
    %jmp T_5.16;
T_5.13 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000027d95412380_0, 0, 4;
    %jmp T_5.16;
T_5.14 ;
    %load/vec4 v0000027d95413c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.29, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027d95412380_0, 0, 4;
    %jmp T_5.30;
T_5.29 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027d95412380_0, 0, 4;
T_5.30 ;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000027d953c7c90;
T_6 ;
    %wait E_0000027d953a04e0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d954127e0_0, 0, 1;
    %load/vec4 v0000027d95413280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d954127e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.16;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.16;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d954127e0_0, 0, 1;
    %load/vec4 v0000027d954121a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.18;
T_6.17 ;
    %load/vec4 v0000027d95412d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.19, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.20;
T_6.19 ;
    %load/vec4 v0000027d954122e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.21, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.22;
T_6.21 ;
    %load/vec4 v0000027d95413460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.23, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
T_6.23 ;
T_6.22 ;
T_6.20 ;
T_6.18 ;
    %jmp T_6.16;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d954127e0_0, 0, 1;
    %load/vec4 v0000027d954121a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.25, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %load/vec4 v0000027d95412b00_0;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.26;
T_6.25 ;
    %load/vec4 v0000027d95412d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.27, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %load/vec4 v0000027d95412b00_0;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.28;
T_6.27 ;
    %load/vec4 v0000027d954122e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.29, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %load/vec4 v0000027d95412b00_0;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.30;
T_6.29 ;
    %load/vec4 v0000027d95413460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %load/vec4 v0000027d95412b00_0;
    %store/vec4 v0000027d95412560_0, 0, 1;
T_6.31 ;
T_6.30 ;
T_6.28 ;
T_6.26 ;
    %jmp T_6.16;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d954127e0_0, 0, 1;
    %load/vec4 v0000027d954121a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.33, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.34;
T_6.33 ;
    %load/vec4 v0000027d95412d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.35, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.36;
T_6.35 ;
    %load/vec4 v0000027d954122e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.37, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.38;
T_6.37 ;
    %load/vec4 v0000027d95413460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.39, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
T_6.39 ;
T_6.38 ;
T_6.36 ;
T_6.34 ;
    %jmp T_6.16;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d954127e0_0, 0, 1;
    %load/vec4 v0000027d954121a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.41, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %load/vec4 v0000027d95412b00_0;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.42;
T_6.41 ;
    %load/vec4 v0000027d95412d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.43, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %load/vec4 v0000027d95412b00_0;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.44;
T_6.43 ;
    %load/vec4 v0000027d954122e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.45, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %load/vec4 v0000027d95412b00_0;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.46;
T_6.45 ;
    %load/vec4 v0000027d95413460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.47, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %load/vec4 v0000027d95412b00_0;
    %store/vec4 v0000027d95412560_0, 0, 1;
T_6.47 ;
T_6.46 ;
T_6.44 ;
T_6.42 ;
    %jmp T_6.16;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d954127e0_0, 0, 1;
    %load/vec4 v0000027d954121a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.49, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.50;
T_6.49 ;
    %load/vec4 v0000027d95412d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.51, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.52;
T_6.51 ;
    %load/vec4 v0000027d954122e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.53, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.54;
T_6.53 ;
    %load/vec4 v0000027d95413460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.55, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
T_6.55 ;
T_6.54 ;
T_6.52 ;
T_6.50 ;
    %jmp T_6.16;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d954127e0_0, 0, 1;
    %load/vec4 v0000027d954121a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.57, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.58;
T_6.57 ;
    %load/vec4 v0000027d95412d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.59, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.60;
T_6.59 ;
    %load/vec4 v0000027d954122e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.61, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.62;
T_6.61 ;
    %load/vec4 v0000027d95413460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.63, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
T_6.63 ;
T_6.62 ;
T_6.60 ;
T_6.58 ;
    %jmp T_6.16;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d954127e0_0, 0, 1;
    %load/vec4 v0000027d954121a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.65, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %load/vec4 v0000027d95412b00_0;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.66;
T_6.65 ;
    %load/vec4 v0000027d95412d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.67, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %load/vec4 v0000027d95412b00_0;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.68;
T_6.67 ;
    %load/vec4 v0000027d954122e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.69, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %load/vec4 v0000027d95412b00_0;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.70;
T_6.69 ;
    %load/vec4 v0000027d95413460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.71, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %load/vec4 v0000027d95412b00_0;
    %store/vec4 v0000027d95412560_0, 0, 1;
T_6.71 ;
T_6.70 ;
T_6.68 ;
T_6.66 ;
    %jmp T_6.16;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d954127e0_0, 0, 1;
    %load/vec4 v0000027d954121a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.73, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.74;
T_6.73 ;
    %load/vec4 v0000027d95412d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.75, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.76;
T_6.75 ;
    %load/vec4 v0000027d954122e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.77, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.78;
T_6.77 ;
    %load/vec4 v0000027d95413460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.79, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
T_6.79 ;
T_6.78 ;
T_6.76 ;
T_6.74 ;
    %jmp T_6.16;
T_6.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d954127e0_0, 0, 1;
    %load/vec4 v0000027d954121a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.81, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.82;
T_6.81 ;
    %load/vec4 v0000027d95412d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.83, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.84;
T_6.83 ;
    %load/vec4 v0000027d954122e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.85, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.86;
T_6.85 ;
    %load/vec4 v0000027d95413460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.87, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
T_6.87 ;
T_6.86 ;
T_6.84 ;
T_6.82 ;
    %jmp T_6.16;
T_6.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d954127e0_0, 0, 1;
    %load/vec4 v0000027d954121a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.89, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.90;
T_6.89 ;
    %load/vec4 v0000027d95412d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.91, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.92;
T_6.91 ;
    %load/vec4 v0000027d954122e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.93, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.94;
T_6.93 ;
    %load/vec4 v0000027d95413460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.95, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
T_6.95 ;
T_6.94 ;
T_6.92 ;
T_6.90 ;
    %jmp T_6.16;
T_6.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d954127e0_0, 0, 1;
    %load/vec4 v0000027d954121a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.97, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.98;
T_6.97 ;
    %load/vec4 v0000027d95412d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.99, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.100;
T_6.99 ;
    %load/vec4 v0000027d954122e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.101, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.102;
T_6.101 ;
    %load/vec4 v0000027d95413460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.103, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
T_6.103 ;
T_6.102 ;
T_6.100 ;
T_6.98 ;
    %jmp T_6.16;
T_6.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d954127e0_0, 0, 1;
    %load/vec4 v0000027d954121a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.105, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.106;
T_6.105 ;
    %load/vec4 v0000027d95412d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.107, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.108;
T_6.107 ;
    %load/vec4 v0000027d954122e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.109, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.110;
T_6.109 ;
    %load/vec4 v0000027d95413460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.111, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
T_6.111 ;
T_6.110 ;
T_6.108 ;
T_6.106 ;
    %jmp T_6.16;
T_6.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d954127e0_0, 0, 1;
    %load/vec4 v0000027d954121a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.113, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.114;
T_6.113 ;
    %load/vec4 v0000027d95412d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.115, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.116;
T_6.115 ;
    %load/vec4 v0000027d954122e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.117, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.118;
T_6.117 ;
    %load/vec4 v0000027d95413460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.119, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
T_6.119 ;
T_6.118 ;
T_6.116 ;
T_6.114 ;
    %jmp T_6.16;
T_6.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d954127e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95413f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d95412560_0, 0, 1;
    %jmp T_6.16;
T_6.16 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000027d953ac270;
T_7 ;
    %wait E_0000027d9539ea60;
    %load/vec4 v0000027d954135a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000027d95413a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d95413320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d954133c0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000027d95412060_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000027d95413a00_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000027d95413a00_0, 0;
    %load/vec4 v0000027d954131e0_0;
    %assign/vec4 v0000027d95413320_0, 0;
    %load/vec4 v0000027d95413320_0;
    %assign/vec4 v0000027d954133c0_0, 0;
    %load/vec4 v0000027d95413320_0;
    %load/vec4 v0000027d954133c0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000027d954130a0_0;
    %assign/vec4 v0000027d95412060_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000027d953acc60;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d953cac80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d953c92e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027d953c9380_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027d953c8e80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d953ca820_0, 0, 1;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0000027d953c9060_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_0000027d953acc60;
T_9 ;
    %delay 1, 0;
    %load/vec4 v0000027d953c92e0_0;
    %inv;
    %store/vec4 v0000027d953c92e0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000027d953acc60;
T_10 ;
    %wait E_0000027d9539ea60;
    %load/vec4 v0000027d953cac80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d953ca780_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000027d95413aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000027d953ca780_0;
    %inv;
    %assign/vec4 v0000027d953ca780_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000027d953acc60;
T_11 ;
    %vpi_call 2 27 "$display", "Starting pwm_ctrl test" {0 0 0};
    %vpi_call 2 29 "$display", "Setting reset" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d953c8fc0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d953cac80_0, 0, 1;
    %vpi_call 2 34 "$display", "----------------------------------" {0 0 0};
    %vpi_call 2 35 "$display", "--- Starting Medium Angle Test ---" {0 0 0};
    %vpi_call 2 36 "$display", "----------------------------------" {0 0 0};
    %pushi/vec4 23, 0, 8;
    %store/vec4 v0000027d953c9380_0, 0, 8;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000027d953c8e80_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d953ca820_0, 0, 1;
    %delay 30000, 0;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000027d953acc60;
T_12 ;
    %vpi_call 2 70 "$dumpfile", "pwm_ctrl.vcd" {0 0 0};
    %vpi_call 2 71 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027d953acc60 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "d:\Senior_Project_Local\Senior_Project\fpga\pwm_ctrl\pwm_ctrl_tb.v";
    "d:\Senior_Project_Local\Senior_Project\fpga\pwm_ctrl\pwm_ctrl.v";
    "d:\Senior_Project_Local\Senior_Project\fpga\pwm_ctrl\angle_to_pwm.v";
    "d:\Senior_Project_Local\Senior_Project\fpga\pwm_ctrl\i2c.v";
