{
  "name": "core_arch::x86_64::avx512f::_mm_cvt_roundu64_ss",
  "safe": false,
  "callees": {
    "core_arch::x86::__m128::as_f32x4": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f32x4": "Constructor"
      }
    },
    "core_arch::x86_64::avx512f::vcvtusi2ss64": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128": [
      "Plain"
    ],
    "core_arch::simd::f32x4": [
      "Plain"
    ]
  },
  "path": 12277,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86_64/avx512f.rs:282:1: 289:2",
  "src": "pub fn _mm_cvt_roundu64_ss<const ROUNDING: i32>(a: __m128, b: u64) -> __m128 {\n    unsafe {\n        static_assert_rounding!(ROUNDING);\n        let a = a.as_f32x4();\n        let r = vcvtusi2ss64(a, b, ROUNDING);\n        transmute(r)\n    }\n}",
  "mir": "fn core_arch::x86_64::avx512f::_mm_cvt_roundu64_ss(_1: core_arch::x86::__m128, _2: u64) -> core_arch::x86::__m128 {\n    let mut _0: core_arch::x86::__m128;\n    let  _3: core_arch::simd::f32x4;\n    let  _4: core_arch::simd::f32x4;\n    debug a => _1;\n    debug b => _2;\n    debug a => _3;\n    debug r => _4;\n    bb0: {\n        _3 = core_arch::x86::__m128::as_f32x4(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _4 = core_arch::x86_64::avx512f::vcvtusi2ss64(_3, _2, ROUNDING) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _0 = _4 as core_arch::x86::__m128;\n        return;\n    }\n}\n",
  "doc": " Convert the unsigned 64-bit integer b to a single-precision (32-bit) floating-point element, store the result in the lower element of dst, and copy the upper 3 packed elements from a to the upper elements of dst.\\\n Rounding is done according to the rounding\\[3:0\\] parameter, which can be one of:\\\n * [`_MM_FROUND_TO_NEAREST_INT`] | [`_MM_FROUND_NO_EXC`] : round to nearest and suppress exceptions\n * [`_MM_FROUND_TO_NEG_INF`] | [`_MM_FROUND_NO_EXC`] : round down and suppress exceptions\n * [`_MM_FROUND_TO_POS_INF`] | [`_MM_FROUND_NO_EXC`] : round up and suppress exceptions\n * [`_MM_FROUND_TO_ZERO`] | [`_MM_FROUND_NO_EXC`] : truncate and suppress exceptions\n * [`_MM_FROUND_CUR_DIRECTION`] : use `MXCSR.RC` - see [`_MM_SET_ROUNDING_MODE`]\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_cvt_roundu64_ss&expand=1380)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}