// Seed: 797852903
module module_0 (
    input uwire id_0,
    input wor id_1,
    input tri id_2,
    input tri id_3,
    input tri1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output tri id_7,
    input wire id_8,
    input wire id_9,
    input supply0 id_10,
    input tri id_11,
    input supply1 id_12,
    output tri1 id_13,
    output tri0 id_14,
    output wire id_15,
    input wor id_16,
    input supply1 id_17,
    output wand id_18,
    input tri id_19,
    input wor id_20,
    output logic id_21,
    input wire id_22,
    input tri0 id_23,
    input wor module_0
    , id_27,
    output tri1 id_25
);
  always @* if (id_22) if (id_4) id_21 <= 1'b0;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    input uwire id_2,
    output uwire id_3,
    input supply0 id_4,
    input supply1 id_5,
    output tri id_6,
    input tri id_7,
    output logic id_8,
    input wire id_9,
    output wor id_10,
    input logic id_11,
    output tri0 id_12,
    input wand id_13,
    input tri0 id_14,
    input wand id_15,
    input supply0 id_16,
    output supply0 id_17
);
  module_0(
      id_4,
      id_16,
      id_4,
      id_2,
      id_2,
      id_13,
      id_4,
      id_10,
      id_2,
      id_5,
      id_5,
      id_15,
      id_15,
      id_12,
      id_10,
      id_1,
      id_9,
      id_7,
      id_6,
      id_4,
      id_9,
      id_8,
      id_0,
      id_4,
      id_7,
      id_17
  );
  reg id_19 = 1;
  initial begin
    id_19 <= 1;
    id_8  <= id_11;
  end
endmodule
