INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-5/Lab-5.srcs/sources_1/new/controls.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controls
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-5/Lab-5.srcs/sources_1/new/my_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_alu
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-5/Lab-5.srcs/sources_1/new/regs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regs
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-5/Lab-5.srcs/sim_1/new/addition_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addition_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-5/Lab-5.srcs/sources_1/new/controls.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controls
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-5/Lab-5.srcs/sources_1/new/my_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_alu
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-5/Lab-5.srcs/sim_1/new/addition_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addition_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-5/Lab-5.srcs/sources_1/new/controls.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controls
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-5/Lab-5.srcs/sim_1/new/addition_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addition_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-5/Lab-5.srcs/sources_1/new/controls.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controls
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-5/Lab-5.srcs/sources_1/new/controls.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controls
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-5/Lab-5.srcs/sources_1/new/controls.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controls
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-5/Lab-5.srcs/sources_1/new/controls.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controls
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-5/Lab-5.srcs/sources_1/new/my_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_alu
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Lab-5/Lab-5.srcs/sources_1/new/my_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_alu
