#-----------------------------------------------------------
# xsim v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Jan  7 11:41:07 2025
# Process ID: 25264
# Current directory: D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/SpMV/xsim_script.tcl}
# Log file: D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/xsim.log
# Journal file: D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog\xsim.jou
# Running On        :LAPTOP-9BTR5OCL
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :AMD Ryzen 7 4800H with Radeon Graphics         
# CPU Frequency     :2894 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16505 MB
# Swap memory       :6710 MB
# Total Virtual     :23216 MB
# Available Virtual :5245 MB
#-----------------------------------------------------------
source xsim.dir/SpMV/xsim_script.tcl
# xsim {SpMV} -autoloadwcfg -tclbatch {SpMV.tcl}
Time resolution is 1 ps
source SpMV.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [0.00%] @ "125000"
// RTL Simulation : 1 / 4 [100.00%] @ "725000"
// RTL Simulation : 2 / 4 [100.00%] @ "1365000"
// RTL Simulation : 3 / 4 [100.00%] @ "2195000"
// RTL Simulation : 4 / 4 [100.00%] @ "3465000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3525 ns : File "D:/Desktop/SpMV/hls_component/hls_component/hls/sim/verilog/SpMV.autotb.v" Line 500
## quit
INFO: [Common 17-206] Exiting xsim at Tue Jan  7 11:41:09 2025...
