sim: command line: sim-outorder -bpred perfect ../TDTS08/bin/go.ss 3 8 
————
sim: ** simulation statistics **
sim_num_insn               55205542 # total number of instructions committed
sim_num_refs               14224521 # total number of loads and stores committed
sim_num_loads              10929541 # total number of loads committed
sim_num_stores         3294980.0000 # total number of stores committed
sim_num_branches            8717220 # total number of branches committed
sim_elapsed_time                 39 # total simulation time in seconds
sim_inst_rate          1415526.7179 # simulation speed (in insts/sec)
sim_total_insn             55205541 # total number of instructions executed
sim_total_refs             14224521 # total number of loads and stores executed
sim_total_loads            10929541 # total number of loads executed
sim_total_stores       3294980.0000 # total number of stores executed
sim_total_branches          8717220 # total number of branches executed
sim_cycle                  46157265 # total simulation time in cycles
sim_IPC                      1.1960 # instructions per cycle
sim_CPI                      0.8361 # cycles per instruction
sim_exec_BW                  1.1960 # total instructions (mis-spec + committed) per cycle
sim_IPB                      6.3329 # instruction per branch
IFQ_count                  99987398 # cumulative IFQ occupancy
IFQ_fcount                 24577021 # cumulative IFQ full count
ifq_occupancy                2.1662 # avg IFQ occupancy (insn's)
ifq_rate                     1.1960 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  1.8112 # avg IFQ occupant latency (cycle's)
ifq_full                     0.5325 # fraction of time (cycle's) IFQ was full
RUU_count                 385816132 # cumulative RUU occupancy
RUU_fcount                 14909366 # cumulative RUU full count
ruu_occupancy                8.3587 # avg RUU occupancy (insn's)
ruu_rate                     1.1960 # avg RUU dispatch rate (insn/cycle)
ruu_latency                  6.9887 # avg RUU occupant latency (cycle's)
ruu_full                     0.3230 # fraction of time (cycle's) RUU was full
LSQ_count                 101079411 # cumulative LSQ occupancy
LSQ_fcount                  1136194 # cumulative LSQ full count
lsq_occupancy                2.1899 # avg LSQ occupancy (insn's)
lsq_rate                     1.1960 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  1.8310 # avg LSQ occupant latency (cycle's)
lsq_full                     0.0246 # fraction of time (cycle's) LSQ was full
sim_slip                  556325600 # total number of slip cycles
avg_sim_slip                10.0774 # the average slip between issue and retirement
il1.accesses               68867422 # total number of accesses
il1.hits                   66208320 # total number of hits
il1.misses                  2659102 # total number of misses
il1.replacements            2658590 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0386 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0386 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses               13992790 # total number of accesses
dl1.hits                   13630093 # total number of hits
dl1.misses                   362697 # total number of misses
dl1.replacements             362185 # total number of replacements
dl1.writebacks               126880 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0259 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0259 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0091 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.accesses                3148679 # total number of accesses
ul2.hits                    2859336 # total number of hits
ul2.misses                   289343 # total number of misses
ul2.replacements             285247 # total number of replacements
ul2.writebacks                16104 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                0.0919 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.0906 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.0051 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses              68867422 # total number of accesses
itlb.hits                  68855261 # total number of hits
itlb.misses                   12161 # total number of misses
itlb.replacements             12097 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses              14224521 # total number of accesses
dtlb.hits                  14223595 # total number of hits
dtlb.misses                     926 # total number of misses
dtlb.replacements               806 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0001 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0001 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base             0x00400000 # program text (code) segment base
ld_text_size                 621600 # program text (code) size in bytes
ld_data_base             0x10000000 # program initialized data segment base
ld_data_size                 578004 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base            0x7fffc000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry            0x00400140 # program entry point (initial PC)
ld_environ_base          0x7fff8000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  281 # total number of pages allocated
mem.page_mem                  1124k # total size of memory pages allocated
mem.ptab_misses                 281 # total first level page table misses
mem.ptab_accesses         393115242 # total page table accesses
mem.ptab_miss_rate           0.0000 # first level page table miss rate

