{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1412667679505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1412667679520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 07 08:41:19 2014 " "Processing started: Tue Oct 07 08:41:19 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1412667679520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1412667679520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off myproject -c myproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off myproject -c myproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1412667679520 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1412667680768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myproject.bdf 1 1 " "Found 1 design units, including 1 entities, in source file myproject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 myproject " "Found entity 1: myproject" {  } { { "myproject.bdf" "" { Schematic "//vmware-host/Shared Folders/Work/Academic/Undergraduate/02 - Year 2/ELEC233 - DIGITAL ELECTRONICS AND VHDL/Sessions/Term 1/02 - Combinational Logic 1/Practical/Tasks/task1 savepoint/myproject.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412667680940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412667680940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file myand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myand-myand_v1 " "Found design unit 1: myand-myand_v1" {  } { { "myand.vhd" "" { Text "//vmware-host/Shared Folders/Work/Academic/Undergraduate/02 - Year 2/ELEC233 - DIGITAL ELECTRONICS AND VHDL/Sessions/Term 1/02 - Combinational Logic 1/Practical/Tasks/task1 savepoint/myand.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412667682125 ""} { "Info" "ISGN_ENTITY_NAME" "1 myand " "Found entity 1: myand" {  } { { "myand.vhd" "" { Text "//vmware-host/Shared Folders/Work/Academic/Undergraduate/02 - Year 2/ELEC233 - DIGITAL ELECTRONICS AND VHDL/Sessions/Term 1/02 - Combinational Logic 1/Practical/Tasks/task1 savepoint/myand.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412667682125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412667682125 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "myproject " "Elaborating entity \"myproject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1412667682188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myand myand:inst1 " "Elaborating entity \"myand\" for hierarchy \"myand:inst1\"" {  } { { "myproject.bdf" "inst1" { Schematic "//vmware-host/Shared Folders/Work/Academic/Undergraduate/02 - Year 2/ELEC233 - DIGITAL ELECTRONICS AND VHDL/Sessions/Term 1/02 - Combinational Logic 1/Practical/Tasks/task1 savepoint/myproject.bdf" { { 168 176 272 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412667682281 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1412667683373 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1412667684138 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412667684138 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1412667684699 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1412667684699 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1412667684699 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1412667684699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "410 " "Peak virtual memory: 410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1412667684808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 07 08:41:24 2014 " "Processing ended: Tue Oct 07 08:41:24 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1412667684808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1412667684808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1412667684808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1412667684808 ""}
