// SPDX-License-Identifier: (GPL-2.0 OR MIT)
//
// Copyright (C) 2016 Freescale Semiconductor, Inc.

/dts-v1/;

#include "imx6ull.dtsi"
#include "imx6ul-14x14-evk.dtsi"

/ {
	model = "Freescale i.MX6 UltraLiteLite 14x14 EVK Board";
	compatible = "atk,imx6ull", "fsl,imx6ull-14x14-evk", "fsl,imx6ull";
};

&clks {
	assigned-clocks = <&clks IMX6UL_CLK_PLL3_PFD2>;
	assigned-clock-rates = <320000000>;
};

&usdhc2 {
    pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>;
	non-removable;
	bus-width = <8>;
	status = "okay";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

&fec1 {
	status = "disabled";
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2
		&pinctrl_enet2_reset>;
	phy-mode = "rmii";
	phy-handle = <&ethphy1>;
	phy-reset-gpios = <&gpio5 8 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <200>;
	status = "okay";
	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy1: ethernet-phy@1{
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <1>;
		};
	};
};

&pinctrl_lcdif_dat {
	fsl,pins = <
		MX6UL_PAD_LCD_DATA00__LCDIF_DATA00  0x49
		MX6UL_PAD_LCD_DATA01__LCDIF_DATA01  0x49
		MX6UL_PAD_LCD_DATA02__LCDIF_DATA02  0x49
		MX6UL_PAD_LCD_DATA03__LCDIF_DATA03  0x49
		MX6UL_PAD_LCD_DATA04__LCDIF_DATA04  0x49
		MX6UL_PAD_LCD_DATA05__LCDIF_DATA05  0x49
		MX6UL_PAD_LCD_DATA06__LCDIF_DATA06  0x49
		MX6UL_PAD_LCD_DATA07__LCDIF_DATA07  0x49
		MX6UL_PAD_LCD_DATA08__LCDIF_DATA08  0x49
		MX6UL_PAD_LCD_DATA09__LCDIF_DATA09  0x49
		MX6UL_PAD_LCD_DATA10__LCDIF_DATA10  0x49
		MX6UL_PAD_LCD_DATA11__LCDIF_DATA11  0x49
		MX6UL_PAD_LCD_DATA12__LCDIF_DATA12  0x49
		MX6UL_PAD_LCD_DATA13__LCDIF_DATA13  0x49
		MX6UL_PAD_LCD_DATA14__LCDIF_DATA14  0x49
		MX6UL_PAD_LCD_DATA15__LCDIF_DATA15  0x49
		MX6UL_PAD_LCD_DATA16__LCDIF_DATA16  0x49
		MX6UL_PAD_LCD_DATA17__LCDIF_DATA17  0x49
		MX6UL_PAD_LCD_DATA18__LCDIF_DATA18  0x49
		MX6UL_PAD_LCD_DATA19__LCDIF_DATA19  0x49
		MX6UL_PAD_LCD_DATA20__LCDIF_DATA20  0x49
		MX6UL_PAD_LCD_DATA21__LCDIF_DATA21  0x49
		MX6UL_PAD_LCD_DATA22__LCDIF_DATA22  0x49
		MX6UL_PAD_LCD_DATA23__LCDIF_DATA23  0x49
	>;
};

&lcdif {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lcdif_dat
				&pinctrl_lcdif_ctrl>;
	display = <&display0>;
	status = "ok";
	display0: display{
		bits-per-pixel = <24>; /* RGB */
		bus-width = <24>;
		display-timings {
			native-mode = <&timing0>;
			timing0: timing0 {
				clock-frequency=<51200000>; /* Hz */
				hactive = <1024>;
				vactive = <600>;
				hfront-porch = <160>;
				hback-porch = <140>;
				hsync-len = <20>;
				vback-porch = <20>;
				vfront-porch = <12>;
				vsync-len = <3>;
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <1>;
				pixelclk-active = <0>;
			};
		};
	};
};

&iomuxc {
    pinctrl_enet2 {
	fsl,pins = <
		MX6UL_PAD_GPIO1_IO07__ENET2_MDC         0x1b0b0
		MX6UL_PAD_GPIO1_IO06__ENET2_MDIO        0x1b0b0
		MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN      0x1b0b0
		MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER      0x1b0b0
		MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER      0x1b0b0
		MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00 0x1b0b0
		MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01 0x1b0b0
		MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN      0x1b0b0
		MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00 0x1b0b0
		MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01 0x1b0b0
		MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2   0x4001b009
		>;
    };
};

&iomuxc_snvs {
    pinctrl-names = "default_snvs";
    pinctrl_enet2_reset: enet2resetgrp {
        fsl,pins = <
            MX6ULL_PAD_SNVS_TAMPER8__GPIO5_IO08 0x79
            >;
    };
};

