

================================================================
== Vivado HLS Report for 'dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s'
================================================================
* Date:           Wed Aug 10 16:30:32 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.890 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2314|     2314| 11.570 us | 11.570 us |  2314|  2314|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2308|     2308|         6|          1|          1|  2304|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      4|       -|      -|    -|
|Expression       |        -|      -|       0|    150|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      1|      67|      2|    -|
|Memory           |        8|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    191|    -|
|Register         |        0|      -|     333|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        8|      5|     400|    375|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      2|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+---------------------------------+---------+-------+----+----+-----+
    |               Instance               |              Module             | BRAM_18K| DSP48E| FF | LUT| URAM|
    +--------------------------------------+---------------------------------+---------+-------+----+----+-----+
    |myproject_axi_mul_5s_16s_21_2_1_U258  |myproject_axi_mul_5s_16s_21_2_1  |        0|      1|  67|   2|    0|
    +--------------------------------------+---------------------------------+---------+-------+----+----+-----+
    |Total                                 |                                 |        0|      1|  67|   2|    0|
    +--------------------------------------+---------------------------------+---------+-------+----+----+-----+

    * DSP48E: 
    +------------------------------------------+-------------------------------------+-----------+
    |                 Instance                 |                Module               | Expression|
    +------------------------------------------+-------------------------------------+-----------+
    |myproject_axi_mul_mul_6s_16s_21_3_1_U259  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U260  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U261  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U262  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    +------------------------------------------+-------------------------------------+-----------+

    * Memory: 
    +---------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                         Module                         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |w17_V_U  |dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s_w17_V  |        8|  0|   0|    0|  2304|   29|     1|        66816|
    +---------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                                        |        8|  0|   0|    0|  2304|   29|     1|        66816|
    +---------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln703_1_fu_306_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln703_2_fu_321_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln703_3_fu_336_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln703_4_fu_277_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln703_fu_291_p2               |     +    |      0|  0|  23|          16|          16|
    |i_in_fu_188_p2                    |     +    |      0|  0|  12|          12|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln442_fu_182_p2              |   icmp   |      0|  0|  13|          12|          12|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 150|         110|          99|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  41|          8|    1|          8|
    |ap_done                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5            |   9|          2|    1|          2|
    |ap_phi_mux_tmp_V_16_phi_fu_111_p4  |   9|          2|   16|         32|
    |data_V_V_blk_n                     |   9|          2|    1|          2|
    |i_in_0_reg_171                     |   9|          2|   12|         24|
    |real_start                         |   9|          2|    1|          2|
    |res_V_V_blk_n                      |   9|          2|    1|          2|
    |res_V_V_din                        |  33|          6|   16|         96|
    |tmp_V_13_reg_145                   |   9|          2|   16|         32|
    |tmp_V_14_reg_132                   |   9|          2|   16|         32|
    |tmp_V_15_reg_119                   |   9|          2|   16|         32|
    |tmp_V_16_reg_106                   |   9|          2|   16|         32|
    |tmp_V_reg_158                      |   9|          2|   16|         32|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 191|         40|  131|        332|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln703_4_reg_469      |  16|   0|   16|          0|
    |ap_CS_fsm                |   7|   0|    7|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |i_in_0_reg_171           |  12|   0|   12|          0|
    |icmp_ln442_reg_366       |   1|   0|    1|          0|
    |mul_ln1118_1_reg_454     |  21|   0|   21|          0|
    |mul_ln1118_2_reg_459     |  21|   0|   21|          0|
    |mul_ln1118_3_reg_464     |  21|   0|   21|          0|
    |mul_ln1118_reg_449       |  21|   0|   21|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_1_reg_405            |   5|   0|    5|          0|
    |tmp_5_reg_390            |   6|   0|    6|          0|
    |tmp_6_reg_395            |   6|   0|    6|          0|
    |tmp_7_reg_400            |   6|   0|    6|          0|
    |tmp_V_13_reg_145         |  16|   0|   16|          0|
    |tmp_V_14_reg_132         |  16|   0|   16|          0|
    |tmp_V_15_reg_119         |  16|   0|   16|          0|
    |tmp_V_16_reg_106         |  16|   0|   16|          0|
    |tmp_V_17_reg_380         |  16|   0|   16|          0|
    |tmp_V_reg_158            |  16|   0|   16|          0|
    |trunc_ln450_reg_385      |   6|   0|    6|          0|
    |trunc_ln708_4_reg_444    |  16|   0|   16|          0|
    |icmp_ln442_reg_366       |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 333|  32|  270|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_done           | out |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|start_out         | out |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|start_write       | out |    1| ap_ctrl_hs | dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> | return value |
|data_V_V_dout     |  in |   16|   ap_fifo  |                     data_V_V                     |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                     data_V_V                     |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                     data_V_V                     |    pointer   |
|res_V_V_din       | out |   16|   ap_fifo  |                      res_V_V                     |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                      res_V_V                     |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                      res_V_V                     |    pointer   |
+------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_dense_resource.h:442]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_V_16 = phi i16 [ -323, %0 ], [ %add_ln703_4, %hls_label_29 ]" [firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 16 'phi' 'tmp_V_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_V_15 = phi i16 [ -799, %0 ], [ %add_ln703_3, %hls_label_29 ]" [firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 17 'phi' 'tmp_V_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_V_14 = phi i16 [ -106, %0 ], [ %add_ln703_2, %hls_label_29 ]" [firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 18 'phi' 'tmp_V_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_V_13 = phi i16 [ 40, %0 ], [ %add_ln703_1, %hls_label_29 ]" [firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 19 'phi' 'tmp_V_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_V = phi i16 [ -666, %0 ], [ %add_ln703, %hls_label_29 ]" [firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 20 'phi' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_in_0 = phi i12 [ 0, %0 ], [ %i_in, %hls_label_29 ]"   --->   Operation 21 'phi' 'i_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.99ns)   --->   "%icmp_ln442 = icmp eq i12 %i_in_0, -1792" [firmware/nnet_utils/nnet_dense_resource.h:442]   --->   Operation 22 'icmp' 'icmp_ln442' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2304, i64 2304, i64 2304)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.54ns)   --->   "%i_in = add i12 %i_in_0, 1" [firmware/nnet_utils/nnet_dense_resource.h:442]   --->   Operation 24 'add' 'i_in' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln442, label %2, label %hls_label_29" [firmware/nnet_utils/nnet_dense_resource.h:442]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln450 = zext i12 %i_in_0 to i64" [firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 26 'zext' 'zext_ln450' <Predicate = (!icmp_ln442)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%w17_V_addr = getelementptr [2304 x i29]* @w17_V, i64 0, i64 %zext_ln450" [firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 27 'getelementptr' 'w17_V_addr' <Predicate = (!icmp_ln442)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%w17_V_load = load i29* %w17_V_addr, align 4" [firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 28 'load' 'w17_V_load' <Predicate = (!icmp_ln442)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 29> <Depth = 2304> <ROM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 29 [1/1] (2.18ns)   --->   "%tmp_V_17 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_V_V)" [firmware/nnet_utils/nnet_dense_resource.h:444]   --->   Operation 29 'read' 'tmp_V_17' <Predicate = (!icmp_ln442)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_3 : Operation 30 [1/2] (3.25ns)   --->   "%w17_V_load = load i29* %w17_V_addr, align 4" [firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 30 'load' 'w17_V_load' <Predicate = (!icmp_ln442)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 29> <Depth = 2304> <ROM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln450 = trunc i29 %w17_V_load to i6" [firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 31 'trunc' 'trunc_ln450' <Predicate = (!icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_5 = call i6 @_ssdm_op_PartSelect.i6.i29.i32.i32(i29 %w17_V_load, i32 6, i32 11)" [firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 32 'partselect' 'tmp_5' <Predicate = (!icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_6 = call i6 @_ssdm_op_PartSelect.i6.i29.i32.i32(i29 %w17_V_load, i32 12, i32 17)" [firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 33 'partselect' 'tmp_6' <Predicate = (!icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_7 = call i6 @_ssdm_op_PartSelect.i6.i29.i32.i32(i29 %w17_V_load, i32 18, i32 23)" [firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 34 'partselect' 'tmp_7' <Predicate = (!icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_PartSelect.i5.i29.i32.i32(i29 %w17_V_load, i32 24, i32 28)" [firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 35 'partselect' 'tmp_1' <Predicate = (!icmp_ln442)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.89>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1116_cast = sext i16 %tmp_V_17 to i21" [firmware/nnet_utils/nnet_dense_resource.h:444]   --->   Operation 36 'sext' 'sext_ln1116_cast' <Predicate = (!icmp_ln442)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i6 %trunc_ln450 to i21" [firmware/nnet_utils/nnet_dense_resource.h:291->firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 37 'sext' 'sext_ln1118' <Predicate = (!icmp_ln442)> <Delay = 0.00>
ST_4 : Operation 38 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i21 %sext_ln1118, %sext_ln1116_cast" [firmware/nnet_utils/nnet_dense_resource.h:291->firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 38 'mul' 'mul_ln1118' <Predicate = (!icmp_ln442)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i6 %tmp_5 to i21" [firmware/nnet_utils/nnet_dense_resource.h:291->firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 39 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln442)> <Delay = 0.00>
ST_4 : Operation 40 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i21 %sext_ln1118_1, %sext_ln1116_cast" [firmware/nnet_utils/nnet_dense_resource.h:291->firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 40 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln442)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i6 %tmp_6 to i21" [firmware/nnet_utils/nnet_dense_resource.h:291->firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 41 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln442)> <Delay = 0.00>
ST_4 : Operation 42 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i21 %sext_ln1118_2, %sext_ln1116_cast" [firmware/nnet_utils/nnet_dense_resource.h:291->firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 42 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln442)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i6 %tmp_7 to i21" [firmware/nnet_utils/nnet_dense_resource.h:291->firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 43 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln442)> <Delay = 0.00>
ST_4 : Operation 44 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i21 %sext_ln1118_3, %sext_ln1116_cast" [firmware/nnet_utils/nnet_dense_resource.h:291->firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 44 'mul' 'mul_ln1118_3' <Predicate = (!icmp_ln442)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i5 %tmp_1 to i21" [firmware/nnet_utils/nnet_dense_resource.h:291->firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 45 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln442)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (3.34ns)   --->   "%mul_ln1118_4 = mul i21 %sext_ln1118_4, %sext_ln1116_cast" [firmware/nnet_utils/nnet_dense_resource.h:291->firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 46 'mul' 'mul_ln1118_4' <Predicate = (!icmp_ln442)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.89>
ST_5 : Operation 47 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i21 %sext_ln1118, %sext_ln1116_cast" [firmware/nnet_utils/nnet_dense_resource.h:291->firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 47 'mul' 'mul_ln1118' <Predicate = (!icmp_ln442)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 48 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i21 %sext_ln1118_1, %sext_ln1116_cast" [firmware/nnet_utils/nnet_dense_resource.h:291->firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 48 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln442)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 49 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i21 %sext_ln1118_2, %sext_ln1116_cast" [firmware/nnet_utils/nnet_dense_resource.h:291->firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 49 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln442)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 50 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i21 %sext_ln1118_3, %sext_ln1116_cast" [firmware/nnet_utils/nnet_dense_resource.h:291->firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 50 'mul' 'mul_ln1118_3' <Predicate = (!icmp_ln442)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 51 [1/2] (3.34ns)   --->   "%mul_ln1118_4 = mul i21 %sext_ln1118_4, %sext_ln1116_cast" [firmware/nnet_utils/nnet_dense_resource.h:291->firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 51 'mul' 'mul_ln1118_4' <Predicate = (!icmp_ln442)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_4, i32 5, i32 20)" [firmware/nnet_utils/nnet_dense_resource.h:291->firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 52 'partselect' 'trunc_ln708_4' <Predicate = (!icmp_ln442)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.07>
ST_6 : Operation 53 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i21 %sext_ln1118, %sext_ln1116_cast" [firmware/nnet_utils/nnet_dense_resource.h:291->firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 53 'mul' 'mul_ln1118' <Predicate = (!icmp_ln442)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 54 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i21 %sext_ln1118_1, %sext_ln1116_cast" [firmware/nnet_utils/nnet_dense_resource.h:291->firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 54 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln442)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 55 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i21 %sext_ln1118_2, %sext_ln1116_cast" [firmware/nnet_utils/nnet_dense_resource.h:291->firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 55 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln442)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 56 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i21 %sext_ln1118_3, %sext_ln1116_cast" [firmware/nnet_utils/nnet_dense_resource.h:291->firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 56 'mul' 'mul_ln1118_3' <Predicate = (!icmp_ln442)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 57 [1/1] (2.07ns)   --->   "%add_ln703_4 = add i16 %tmp_V_16, %trunc_ln708_4" [firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 57 'add' 'add_ln703_4' <Predicate = (!icmp_ln442)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.07>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str49)" [firmware/nnet_utils/nnet_dense_resource.h:442]   --->   Operation 58 'specregionbegin' 'tmp' <Predicate = (!icmp_ln442)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:443]   --->   Operation 59 'specpipeline' <Predicate = (!icmp_ln442)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118, i32 5, i32 20)" [firmware/nnet_utils/nnet_dense_resource.h:291->firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 60 'partselect' 'trunc_ln' <Predicate = (!icmp_ln442)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %tmp_V, %trunc_ln" [firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 61 'add' 'add_ln703' <Predicate = (!icmp_ln442)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_1, i32 5, i32 20)" [firmware/nnet_utils/nnet_dense_resource.h:291->firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 62 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln442)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (2.07ns)   --->   "%add_ln703_1 = add i16 %tmp_V_13, %trunc_ln708_1" [firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 63 'add' 'add_ln703_1' <Predicate = (!icmp_ln442)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_2, i32 5, i32 20)" [firmware/nnet_utils/nnet_dense_resource.h:291->firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 64 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln442)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (2.07ns)   --->   "%add_ln703_2 = add i16 %tmp_V_14, %trunc_ln708_2" [firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 65 'add' 'add_ln703_2' <Predicate = (!icmp_ln442)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_3, i32 5, i32 20)" [firmware/nnet_utils/nnet_dense_resource.h:291->firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 66 'partselect' 'trunc_ln708_3' <Predicate = (!icmp_ln442)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (2.07ns)   --->   "%add_ln703_3 = add i16 %tmp_V_15, %trunc_ln708_3" [firmware/nnet_utils/nnet_dense_resource.h:450]   --->   Operation 67 'add' 'add_ln703_3' <Predicate = (!icmp_ln442)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str49, i32 %tmp)" [firmware/nnet_utils/nnet_dense_resource.h:453]   --->   Operation 68 'specregionend' 'empty_71' <Predicate = (!icmp_ln442)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_dense_resource.h:442]   --->   Operation 69 'br' <Predicate = (!icmp_ln442)> <Delay = 0.00>

State 8 <SV = 2> <Delay = 2.18>
ST_8 : Operation 70 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_dense_resource.h:459]   --->   Operation 70 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>

State 9 <SV = 3> <Delay = 2.18>
ST_9 : Operation 71 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_V, i16 %tmp_V_13)" [firmware/nnet_utils/nnet_dense_resource.h:459]   --->   Operation 71 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>

State 10 <SV = 4> <Delay = 2.18>
ST_10 : Operation 72 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_V, i16 %tmp_V_14)" [firmware/nnet_utils/nnet_dense_resource.h:459]   --->   Operation 72 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>

State 11 <SV = 5> <Delay = 2.18>
ST_11 : Operation 73 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_V, i16 %tmp_V_15)" [firmware/nnet_utils/nnet_dense_resource.h:459]   --->   Operation 73 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>

State 12 <SV = 6> <Delay = 2.18>
ST_12 : Operation 74 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_V, i16 %tmp_V_16)" [firmware/nnet_utils/nnet_dense_resource.h:459]   --->   Operation 74 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_dense_resource.h:462]   --->   Operation 75 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w17_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
br_ln442           (br               ) [ 0111111100000]
tmp_V_16           (phi              ) [ 0011111011111]
tmp_V_15           (phi              ) [ 0011111111110]
tmp_V_14           (phi              ) [ 0011111111100]
tmp_V_13           (phi              ) [ 0011111111000]
tmp_V              (phi              ) [ 0011111110000]
i_in_0             (phi              ) [ 0010000000000]
icmp_ln442         (icmp             ) [ 0011111100000]
empty              (speclooptripcount) [ 0000000000000]
i_in               (add              ) [ 0111111100000]
br_ln442           (br               ) [ 0000000000000]
zext_ln450         (zext             ) [ 0000000000000]
w17_V_addr         (getelementptr    ) [ 0011000000000]
tmp_V_17           (read             ) [ 0010100000000]
w17_V_load         (load             ) [ 0000000000000]
trunc_ln450        (trunc            ) [ 0010100000000]
tmp_5              (partselect       ) [ 0010100000000]
tmp_6              (partselect       ) [ 0010100000000]
tmp_7              (partselect       ) [ 0010100000000]
tmp_1              (partselect       ) [ 0010100000000]
sext_ln1116_cast   (sext             ) [ 0010011000000]
sext_ln1118        (sext             ) [ 0010011000000]
sext_ln1118_1      (sext             ) [ 0010011000000]
sext_ln1118_2      (sext             ) [ 0010011000000]
sext_ln1118_3      (sext             ) [ 0010011000000]
sext_ln1118_4      (sext             ) [ 0010010000000]
mul_ln1118_4       (mul              ) [ 0000000000000]
trunc_ln708_4      (partselect       ) [ 0010001000000]
mul_ln1118         (mul              ) [ 0010000100000]
mul_ln1118_1       (mul              ) [ 0010000100000]
mul_ln1118_2       (mul              ) [ 0010000100000]
mul_ln1118_3       (mul              ) [ 0010000100000]
add_ln703_4        (add              ) [ 0110000100000]
tmp                (specregionbegin  ) [ 0000000000000]
specpipeline_ln443 (specpipeline     ) [ 0000000000000]
trunc_ln           (partselect       ) [ 0000000000000]
add_ln703          (add              ) [ 0111111100000]
trunc_ln708_1      (partselect       ) [ 0000000000000]
add_ln703_1        (add              ) [ 0111111100000]
trunc_ln708_2      (partselect       ) [ 0000000000000]
add_ln703_2        (add              ) [ 0111111100000]
trunc_ln708_3      (partselect       ) [ 0000000000000]
add_ln703_3        (add              ) [ 0111111100000]
empty_71           (specregionend    ) [ 0000000000000]
br_ln442           (br               ) [ 0111111100000]
write_ln459        (write            ) [ 0000000000000]
write_ln459        (write            ) [ 0000000000000]
write_ln459        (write            ) [ 0000000000000]
write_ln459        (write            ) [ 0000000000000]
write_ln459        (write            ) [ 0000000000000]
ret_ln462          (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w17_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w17_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_V_17_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_17/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="0" index="2" bw="16" slack="1"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln459/8 write_ln459/9 write_ln459/10 write_ln459/11 write_ln459/12 "/>
</bind>
</comp>

<comp id="93" class="1004" name="w17_V_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="29" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="12" slack="0"/>
<pin id="97" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w17_V_addr/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="12" slack="0"/>
<pin id="102" dir="0" index="1" bw="29" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w17_V_load/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="tmp_V_16_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="1"/>
<pin id="108" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_16 (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_V_16_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="10" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="16" slack="1"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_16/2 "/>
</bind>
</comp>

<comp id="119" class="1005" name="tmp_V_15_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="1"/>
<pin id="121" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_15 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_V_15_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="16" slack="1"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_15/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="tmp_V_14_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="1"/>
<pin id="134" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_14 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_V_14_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="16" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_14/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="tmp_V_13_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="1"/>
<pin id="147" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_13 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_V_13_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="16" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_13/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="tmp_V_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="1"/>
<pin id="160" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_V_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="11" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="16" slack="1"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="i_in_0_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="12" slack="1"/>
<pin id="173" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_in_0 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_in_0_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="12" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_in_0/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln442_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="12" slack="0"/>
<pin id="184" dir="0" index="1" bw="12" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln442/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_in_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_in/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln450_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln450/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="trunc_ln450_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="29" slack="0"/>
<pin id="201" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln450/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_5_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="0" index="1" bw="29" slack="0"/>
<pin id="206" dir="0" index="2" bw="4" slack="0"/>
<pin id="207" dir="0" index="3" bw="5" slack="0"/>
<pin id="208" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_6_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="0" index="1" bw="29" slack="0"/>
<pin id="216" dir="0" index="2" bw="5" slack="0"/>
<pin id="217" dir="0" index="3" bw="6" slack="0"/>
<pin id="218" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_7_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="0"/>
<pin id="225" dir="0" index="1" bw="29" slack="0"/>
<pin id="226" dir="0" index="2" bw="6" slack="0"/>
<pin id="227" dir="0" index="3" bw="6" slack="0"/>
<pin id="228" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="0"/>
<pin id="235" dir="0" index="1" bw="29" slack="0"/>
<pin id="236" dir="0" index="2" bw="6" slack="0"/>
<pin id="237" dir="0" index="3" bw="6" slack="0"/>
<pin id="238" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sext_ln1116_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="1"/>
<pin id="245" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_cast/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sext_ln1118_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="1"/>
<pin id="248" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sext_ln1118_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="6" slack="1"/>
<pin id="251" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sext_ln1118_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="1"/>
<pin id="254" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="sext_ln1118_3_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="1"/>
<pin id="257" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="sext_ln1118_4_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="1"/>
<pin id="260" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="0" index="1" bw="16" slack="0"/>
<pin id="264" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln708_4_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="0"/>
<pin id="269" dir="0" index="1" bw="21" slack="0"/>
<pin id="270" dir="0" index="2" bw="4" slack="0"/>
<pin id="271" dir="0" index="3" bw="6" slack="0"/>
<pin id="272" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln703_4_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="4"/>
<pin id="279" dir="0" index="1" bw="16" slack="1"/>
<pin id="280" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_4/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="0"/>
<pin id="284" dir="0" index="1" bw="21" slack="1"/>
<pin id="285" dir="0" index="2" bw="4" slack="0"/>
<pin id="286" dir="0" index="3" bw="6" slack="0"/>
<pin id="287" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln703_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="5"/>
<pin id="293" dir="0" index="1" bw="16" slack="0"/>
<pin id="294" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/7 "/>
</bind>
</comp>

<comp id="297" class="1004" name="trunc_ln708_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="0" index="1" bw="21" slack="1"/>
<pin id="300" dir="0" index="2" bw="4" slack="0"/>
<pin id="301" dir="0" index="3" bw="6" slack="0"/>
<pin id="302" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/7 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln703_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="5"/>
<pin id="308" dir="0" index="1" bw="16" slack="0"/>
<pin id="309" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="trunc_ln708_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="21" slack="1"/>
<pin id="315" dir="0" index="2" bw="4" slack="0"/>
<pin id="316" dir="0" index="3" bw="6" slack="0"/>
<pin id="317" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/7 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln703_2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="5"/>
<pin id="323" dir="0" index="1" bw="16" slack="0"/>
<pin id="324" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/7 "/>
</bind>
</comp>

<comp id="327" class="1004" name="trunc_ln708_3_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="21" slack="1"/>
<pin id="330" dir="0" index="2" bw="4" slack="0"/>
<pin id="331" dir="0" index="3" bw="6" slack="0"/>
<pin id="332" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/7 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln703_3_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="5"/>
<pin id="338" dir="0" index="1" bw="16" slack="0"/>
<pin id="339" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/7 "/>
</bind>
</comp>

<comp id="342" class="1007" name="grp_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="0"/>
<pin id="345" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/4 "/>
</bind>
</comp>

<comp id="348" class="1007" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="0"/>
<pin id="351" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_1/4 "/>
</bind>
</comp>

<comp id="354" class="1007" name="grp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="6" slack="0"/>
<pin id="356" dir="0" index="1" bw="16" slack="0"/>
<pin id="357" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_2/4 "/>
</bind>
</comp>

<comp id="360" class="1007" name="grp_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="0"/>
<pin id="362" dir="0" index="1" bw="16" slack="0"/>
<pin id="363" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_3/4 "/>
</bind>
</comp>

<comp id="366" class="1005" name="icmp_ln442_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="1"/>
<pin id="368" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln442 "/>
</bind>
</comp>

<comp id="370" class="1005" name="i_in_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="12" slack="0"/>
<pin id="372" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_in "/>
</bind>
</comp>

<comp id="375" class="1005" name="w17_V_addr_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="12" slack="1"/>
<pin id="377" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="w17_V_addr "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_V_17_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="1"/>
<pin id="382" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_17 "/>
</bind>
</comp>

<comp id="385" class="1005" name="trunc_ln450_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="1"/>
<pin id="387" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln450 "/>
</bind>
</comp>

<comp id="390" class="1005" name="tmp_5_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="6" slack="1"/>
<pin id="392" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="395" class="1005" name="tmp_6_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="6" slack="1"/>
<pin id="397" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="400" class="1005" name="tmp_7_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="6" slack="1"/>
<pin id="402" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="405" class="1005" name="tmp_1_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="5" slack="1"/>
<pin id="407" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="410" class="1005" name="sext_ln1116_cast_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="21" slack="1"/>
<pin id="412" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116_cast "/>
</bind>
</comp>

<comp id="419" class="1005" name="sext_ln1118_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="21" slack="1"/>
<pin id="421" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="424" class="1005" name="sext_ln1118_1_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="21" slack="1"/>
<pin id="426" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="429" class="1005" name="sext_ln1118_2_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="21" slack="1"/>
<pin id="431" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_2 "/>
</bind>
</comp>

<comp id="434" class="1005" name="sext_ln1118_3_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="21" slack="1"/>
<pin id="436" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_3 "/>
</bind>
</comp>

<comp id="439" class="1005" name="sext_ln1118_4_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="21" slack="1"/>
<pin id="441" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_4 "/>
</bind>
</comp>

<comp id="444" class="1005" name="trunc_ln708_4_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="1"/>
<pin id="446" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

<comp id="449" class="1005" name="mul_ln1118_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="21" slack="1"/>
<pin id="451" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="454" class="1005" name="mul_ln1118_1_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="21" slack="1"/>
<pin id="456" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_1 "/>
</bind>
</comp>

<comp id="459" class="1005" name="mul_ln1118_2_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="21" slack="1"/>
<pin id="461" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_2 "/>
</bind>
</comp>

<comp id="464" class="1005" name="mul_ln1118_3_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="21" slack="1"/>
<pin id="466" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_3 "/>
</bind>
</comp>

<comp id="469" class="1005" name="add_ln703_4_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="1"/>
<pin id="471" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_4 "/>
</bind>
</comp>

<comp id="474" class="1005" name="add_ln703_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="1"/>
<pin id="476" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="479" class="1005" name="add_ln703_1_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="1"/>
<pin id="481" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="484" class="1005" name="add_ln703_2_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="16" slack="1"/>
<pin id="486" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

<comp id="489" class="1005" name="add_ln703_3_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="16" slack="1"/>
<pin id="491" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="40" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="78" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="38" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="117"><net_src comp="106" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="111" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="130"><net_src comp="119" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="124" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="143"><net_src comp="132" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="137" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="156"><net_src comp="145" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="150" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="169"><net_src comp="158" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="163" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="175" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="175" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="175" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="202"><net_src comp="100" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="42" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="100" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="44" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="100" pin="3"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="229"><net_src comp="42" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="100" pin="3"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="52" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="232"><net_src comp="54" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="239"><net_src comp="56" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="100" pin="3"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="58" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="60" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="265"><net_src comp="258" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="243" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="62" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="261" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="64" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="66" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="281"><net_src comp="106" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="62" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="64" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="290"><net_src comp="66" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="295"><net_src comp="158" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="282" pin="4"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="62" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="64" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="305"><net_src comp="66" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="310"><net_src comp="145" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="297" pin="4"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="62" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="64" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="320"><net_src comp="66" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="325"><net_src comp="132" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="312" pin="4"/><net_sink comp="321" pin=1"/></net>

<net id="333"><net_src comp="62" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="64" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="335"><net_src comp="66" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="340"><net_src comp="119" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="327" pin="4"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="246" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="243" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="249" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="243" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="252" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="243" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="255" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="243" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="182" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="188" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="378"><net_src comp="93" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="383"><net_src comp="80" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="388"><net_src comp="199" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="393"><net_src comp="203" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="398"><net_src comp="213" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="403"><net_src comp="223" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="408"><net_src comp="233" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="413"><net_src comp="243" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="416"><net_src comp="410" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="417"><net_src comp="410" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="418"><net_src comp="410" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="422"><net_src comp="246" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="427"><net_src comp="249" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="432"><net_src comp="252" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="437"><net_src comp="255" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="442"><net_src comp="258" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="447"><net_src comp="267" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="452"><net_src comp="342" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="457"><net_src comp="348" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="462"><net_src comp="354" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="467"><net_src comp="360" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="472"><net_src comp="277" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="477"><net_src comp="291" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="482"><net_src comp="306" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="487"><net_src comp="321" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="492"><net_src comp="336" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="124" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_V | {8 9 10 11 12 }
	Port: w17_V | {}
 - Input state : 
	Port: dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> : data_V_V | {3 }
	Port: dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17> : w17_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln442 : 1
		i_in : 1
		br_ln442 : 2
		zext_ln450 : 1
		w17_V_addr : 2
		w17_V_load : 3
	State 3
		trunc_ln450 : 1
		tmp_5 : 1
		tmp_6 : 1
		tmp_7 : 1
		tmp_1 : 1
	State 4
		mul_ln1118 : 1
		mul_ln1118_1 : 1
		mul_ln1118_2 : 1
		mul_ln1118_3 : 1
		mul_ln1118_4 : 1
	State 5
		trunc_ln708_4 : 1
	State 6
	State 7
		add_ln703 : 1
		add_ln703_1 : 1
		add_ln703_2 : 1
		add_ln703_3 : 1
		empty_71 : 1
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |       i_in_fu_188       |    0    |    0    |    12   |
|          |    add_ln703_4_fu_277   |    0    |    0    |    23   |
|    add   |     add_ln703_fu_291    |    0    |    0    |    23   |
|          |    add_ln703_1_fu_306   |    0    |    0    |    23   |
|          |    add_ln703_2_fu_321   |    0    |    0    |    23   |
|          |    add_ln703_3_fu_336   |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_261       |    1    |    67   |    2    |
|          |        grp_fu_342       |    1    |    0    |    0    |
|    mul   |        grp_fu_348       |    1    |    0    |    0    |
|          |        grp_fu_354       |    1    |    0    |    0    |
|          |        grp_fu_360       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   icmp   |    icmp_ln442_fu_182    |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|   read   |   tmp_V_17_read_fu_80   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  |     grp_write_fu_86     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |    zext_ln450_fu_194    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln450_fu_199   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_5_fu_203      |    0    |    0    |    0    |
|          |       tmp_6_fu_213      |    0    |    0    |    0    |
|          |       tmp_7_fu_223      |    0    |    0    |    0    |
|          |       tmp_1_fu_233      |    0    |    0    |    0    |
|partselect|   trunc_ln708_4_fu_267  |    0    |    0    |    0    |
|          |     trunc_ln_fu_282     |    0    |    0    |    0    |
|          |   trunc_ln708_1_fu_297  |    0    |    0    |    0    |
|          |   trunc_ln708_2_fu_312  |    0    |    0    |    0    |
|          |   trunc_ln708_3_fu_327  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | sext_ln1116_cast_fu_243 |    0    |    0    |    0    |
|          |    sext_ln1118_fu_246   |    0    |    0    |    0    |
|   sext   |   sext_ln1118_1_fu_249  |    0    |    0    |    0    |
|          |   sext_ln1118_2_fu_252  |    0    |    0    |    0    |
|          |   sext_ln1118_3_fu_255  |    0    |    0    |    0    |
|          |   sext_ln1118_4_fu_258  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    5    |    67   |   142   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln703_1_reg_479  |   16   |
|   add_ln703_2_reg_484  |   16   |
|   add_ln703_3_reg_489  |   16   |
|   add_ln703_4_reg_469  |   16   |
|    add_ln703_reg_474   |   16   |
|     i_in_0_reg_171     |   12   |
|      i_in_reg_370      |   12   |
|   icmp_ln442_reg_366   |    1   |
|  mul_ln1118_1_reg_454  |   21   |
|  mul_ln1118_2_reg_459  |   21   |
|  mul_ln1118_3_reg_464  |   21   |
|   mul_ln1118_reg_449   |   21   |
|sext_ln1116_cast_reg_410|   21   |
|  sext_ln1118_1_reg_424 |   21   |
|  sext_ln1118_2_reg_429 |   21   |
|  sext_ln1118_3_reg_434 |   21   |
|  sext_ln1118_4_reg_439 |   21   |
|   sext_ln1118_reg_419  |   21   |
|      tmp_1_reg_405     |    5   |
|      tmp_5_reg_390     |    6   |
|      tmp_6_reg_395     |    6   |
|      tmp_7_reg_400     |    6   |
|    tmp_V_13_reg_145    |   16   |
|    tmp_V_14_reg_132    |   16   |
|    tmp_V_15_reg_119    |   16   |
|    tmp_V_16_reg_106    |   16   |
|    tmp_V_17_reg_380    |   16   |
|      tmp_V_reg_158     |   16   |
|   trunc_ln450_reg_385  |    6   |
|  trunc_ln708_4_reg_444 |   16   |
|   w17_V_addr_reg_375   |   12   |
+------------------------+--------+
|          Total         |   468  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_86  |  p2  |   5  |  16  |   80   ||    27   |
| grp_access_fu_100 |  p0  |   2  |  12  |   24   ||    9    |
|  tmp_V_16_reg_106 |  p0  |   2  |  16  |   32   ||    9    |
|  tmp_V_15_reg_119 |  p0  |   2  |  16  |   32   ||    9    |
|  tmp_V_14_reg_132 |  p0  |   2  |  16  |   32   ||    9    |
|  tmp_V_13_reg_145 |  p0  |   2  |  16  |   32   ||    9    |
|   tmp_V_reg_158   |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_261    |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_261    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_342    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_342    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_348    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_348    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_354    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_354    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_360    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_360    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   482  || 30.2102 ||   171   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   67   |   142  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   30   |    -   |   171  |
|  Register |    -   |    -   |   468  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   30   |   535  |   313  |
+-----------+--------+--------+--------+--------+
