# SerDes LoggingSystem

## é¡¹ç›®è¯´æ˜ / Project Description

æ­¤é¡¹ç›®ä¸ºé„™äººçš„æœ¬ç§‘æ¯•ä¸šè®¾è®¡ã€‚é¡¹ç›®ä½¿ç”¨ **FPGAã€DSPã€BOSA (Bi-Directional Optical Sub-Assembly)** ç»„ä»¶ï¼Œ  
å®ç°äº†ä¸€å¥—èƒ½å¤Ÿè¾¾åˆ° **ä¸Šè¡Œ 10 Mbpsï¼ˆäº•ä¸‹åˆ°åœ°é¢å›ä¼ æ•°æ®ï¼‰**ã€**ä¸‹è¡Œ 500 Kbpsï¼ˆåœ°é¢åˆ°äº•ä¸‹ä¸‹å‘æŒ‡ä»¤ï¼‰** çš„ **å…¨åŒå·¥é€šä¿¡ç³»ç»Ÿ**ã€‚

This project was my **undergraduate thesis**, which implemented a **full-duplex communication system** using **FPGA, DSP, and BOSA (Bi-Directional Optical Sub-Assembly)** modules.  
It achieved an **uplink data rate of 10 Mbps (from downhole to surface)** and a **downlink rate of 500 Kbps (from surface to downhole)**.

---

## æ–‡ä»¶ç»“æ„ / Project Structure

æœ¬é¡¹ç›®åŒ…å«é€šä¿¡ç³»ç»Ÿä¸­ **FPGA éƒ¨åˆ†çš„ Verilog ä»£ç **ï¼Œä¸åŒ…å« DSP éƒ¨åˆ†ä»£ç ã€‚  
å†…å®¹åˆ†ä¸ºä¸¤ä¸ªä¸»è¦æ–‡ä»¶å¤¹ï¼š

This repository contains **only the FPGA-side Verilog source code** (the DSP portion is not included).  
The project is divided into two main directories:

ğŸ“ SerDes_LoggingSystem/
â”œâ”€â”€ ğŸ“‚ DownholeBusControlBoard/   # äº•ä¸‹éƒ¨åˆ† / Downhole module
â””â”€â”€ ğŸ“‚ Surface/                   # åœ°é¢éƒ¨åˆ† / Surface module
