Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Thu Jun 14 09:33:55 2018
| Host             : HOANGPV89-PC running 64-bit major release  (build 9200)
| Command          : report_power -file fft_top_power_routed.rpt -pb fft_top_power_summary_routed.pb -rpx fft_top_power_routed.rpx
| Design           : fft_top
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 117.420 (Junction temp exceeded!) |
| Dynamic (W)              | 116.934                           |
| Device Static (W)        | 0.487                             |
| Effective TJA (C/W)      | 5.0                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    26.023 |     3230 |       --- |             --- |
|   LUT as Logic           |    22.035 |     2054 |     20800 |            9.88 |
|   LUT as Distributed RAM |     1.890 |      136 |      9600 |            1.42 |
|   CARRY4                 |     1.574 |      244 |      8150 |            2.99 |
|   Register               |     0.519 |      527 |     41600 |            1.27 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       87 |       --- |             --- |
| Signals                  |    30.597 |     3052 |       --- |             --- |
| Block RAM                |     0.495 |      2.5 |        50 |            5.00 |
| DSPs                     |    21.845 |       20 |        90 |           22.22 |
| I/O                      |    37.974 |       50 |       106 |           47.17 |
| Static Power             |     0.487 |          |           |                 |
| Total                    |   117.420 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    79.273 |      78.931 |      0.342 |
| Vccaux    |       1.800 |     3.162 |       3.108 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |    17.987 |      17.986 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.044 |       0.033 |      0.011 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| fft_top                                        |   116.934 |
|   fft_entity                                   |    78.464 |
|     all_instances[0].butterfly                 |     0.296 |
|     all_instances[0].first_stages_only.dl_im   |     2.781 |
|     all_instances[0].first_stages_only.dl_re   |     3.219 |
|     all_instances[0].first_stages_only.rotator |     3.536 |
|     all_instances[0].first_stages_only.tf_rom  |     2.501 |
|     all_instances[1].butterfly                 |     0.869 |
|     all_instances[1].first_stages_only.dl_im   |     4.446 |
|       mem_reg_0_63_0_2                         |     0.042 |
|       mem_reg_0_63_3_5                         |     0.041 |
|       mem_reg_0_63_6_8                         |     0.041 |
|       mem_reg_0_63_9_9                         |     0.014 |
|     all_instances[1].first_stages_only.dl_re   |     4.609 |
|       mem_reg_0_63_0_2                         |     0.049 |
|       mem_reg_0_63_3_5                         |     0.047 |
|       mem_reg_0_63_6_8                         |     0.045 |
|       mem_reg_0_63_9_9                         |     0.014 |
|     all_instances[1].first_stages_only.rotator |     4.294 |
|     all_instances[1].first_stages_only.tf_rom  |     3.201 |
|     all_instances[2].butterfly                 |     1.276 |
|     all_instances[2].first_stages_only.dl_im   |     0.696 |
|       mem_reg_0_31_0_5                         |     0.097 |
|       mem_reg_0_31_6_10                        |     0.081 |
|     all_instances[2].first_stages_only.dl_re   |     0.739 |
|       mem_reg_0_31_0_5                         |     0.090 |
|       mem_reg_0_31_6_10                        |     0.082 |
|     all_instances[2].first_stages_only.rotator |     5.166 |
|     all_instances[2].first_stages_only.tf_rom  |     0.654 |
|     all_instances[3].butterfly                 |     1.314 |
|     all_instances[3].first_stages_only.dl_im   |     0.746 |
|       mem_reg_0_15_0_5                         |     0.098 |
|       mem_reg_0_15_6_11                        |     0.097 |
|     all_instances[3].first_stages_only.dl_re   |     0.764 |
|       mem_reg_0_15_0_5                         |     0.096 |
|       mem_reg_0_15_6_11                        |     0.111 |
|     all_instances[3].first_stages_only.rotator |     5.340 |
|     all_instances[3].first_stages_only.tf_rom  |     0.694 |
|     all_instances[4].butterfly                 |     1.521 |
|     all_instances[4].first_stages_only.dl_im   |     0.781 |
|       mem_reg_0_7_0_5                          |     0.090 |
|       mem_reg_0_7_12_12                        |     0.016 |
|       mem_reg_0_7_6_11                         |     0.094 |
|     all_instances[4].first_stages_only.dl_re   |     0.739 |
|       mem_reg_0_7_0_5                          |     0.108 |
|       mem_reg_0_7_12_12                        |     0.020 |
|       mem_reg_0_7_6_11                         |     0.102 |
|     all_instances[4].first_stages_only.rotator |     5.540 |
|     all_instances[4].first_stages_only.tf_rom  |     0.536 |
|     all_instances[5].butterfly                 |     1.924 |
|     all_instances[5].first_stages_only.dl_im   |     0.764 |
|       mem_reg_0_3_0_5                          |     0.092 |
|       mem_reg_0_3_12_13                        |     0.030 |
|       mem_reg_0_3_6_11                         |     0.098 |
|     all_instances[5].first_stages_only.dl_re   |     0.713 |
|       mem_reg_0_3_0_5                          |     0.093 |
|       mem_reg_0_3_12_13                        |     0.033 |
|       mem_reg_0_3_6_11                         |     0.095 |
|     all_instances[5].first_stages_only.rotator |     5.113 |
|     all_instances[5].first_stages_only.tf_rom  |     0.615 |
|     all_instances[6].butterfly                 |     2.513 |
|     all_instances[6].first_stages_only.dl_im   |     0.709 |
|       mem_reg_0_1_0_5                          |     0.094 |
|       mem_reg_0_1_12_14                        |     0.045 |
|       mem_reg_0_1_6_11                         |     0.097 |
|     all_instances[6].first_stages_only.dl_re   |     0.703 |
|       mem_reg_0_1_0_5                          |     0.095 |
|       mem_reg_0_1_12_14                        |     0.054 |
|       mem_reg_0_1_6_11                         |     0.096 |
|     all_instances[6].first_stages_only.rotator |     5.701 |
|     all_instances[6].first_stages_only.tf_rom  |     0.424 |
|     all_instances[7].butterfly                 |     1.237 |
|     controller                                 |     0.628 |
+------------------------------------------------+-----------+


