{
	"author": ["S. Raja", "F. Varadi", "Murat R. Becer", "Joao Geada"],
	"booktitle": "DAC",
	"crossref": "conf/dac/2008",
	"dblpkey": "conf/dac/RajaVBG08",
	"ee": "http://doi.acm.org/10.1145/1391469.1391588",
	"pages": "456-461",
	"title": "Transistor level gate modeling for accurate and fast timing, noise, and power analysis",
	"type": "inproceedings",
	"url": "db/conf/dac/dac2008.html#RajaVBG08",
	"year": "2008"
}
