# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do Ram_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales {C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales/RamD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:25:48 on Jun 10,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales" C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales/RamD.sv 
# -- Compiling module RamD
# 
# Top level modules:
# 	RamD
# End time: 20:25:48 on Jun 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales {C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales/test_Instruction_Memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:25:49 on Jun 10,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales" C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales/test_Instruction_Memory.sv 
# -- Compiling module test_Instruction_Memory
# 
# Top level modules:
# 	test_Instruction_Memory
# End time: 20:25:49 on Jun 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales {C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales/test_moduloInstrucciones.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:25:49 on Jun 10,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales" C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales/test_moduloInstrucciones.sv 
# -- Compiling module test_moduloInstrucciones
# 
# Top level modules:
# 	test_moduloInstrucciones
# End time: 20:25:49 on Jun 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales {C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales/test_suma.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:25:49 on Jun 10,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales" C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales/test_suma.sv 
# -- Compiling module test_suma
# 
# Top level modules:
# 	test_suma
# End time: 20:25:49 on Jun 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales {C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales/test_moduloPC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:25:49 on Jun 10,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales" C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales/test_moduloPC.sv 
# -- Compiling module test_moduloPC
# 
# Top level modules:
# 	test_moduloPC
# End time: 20:25:49 on Jun 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales {C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales/testMUX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:25:49 on Jun 10,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales" C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales/testMUX.sv 
# -- Compiling module testMUX
# 
# Top level modules:
# 	testMUX
# End time: 20:25:50 on Jun 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales {C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales/test_UnidadControl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:25:50 on Jun 10,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales" C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales/test_UnidadControl.sv 
# -- Compiling module test_UnidadControl
# 
# Top level modules:
# 	test_UnidadControl
# End time: 20:25:50 on Jun 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales {C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales/test_Instuction_Register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:25:50 on Jun 10,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales" C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales/test_Instuction_Register.sv 
# -- Compiling module test_Instuction_Register
# 
# Top level modules:
# 	test_Instuction_Register
# End time: 20:25:50 on Jun 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales {C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales/test_control_Reg_Inst.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:25:50 on Jun 10,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales" C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales/test_control_Reg_Inst.sv 
# -- Compiling module test_control_Reg_Inst
# 
# Top level modules:
# 	test_control_Reg_Inst
# End time: 20:25:50 on Jun 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales {C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales/RAM_Test.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:25:50 on Jun 10,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales" C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales/RAM_Test.sv 
# -- Compiling module RAM_Test
# 
# Top level modules:
# 	RAM_Test
# End time: 20:25:51 on Jun 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales {C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales/test_cpu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:25:51 on Jun 10,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales" C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales/test_cpu.sv 
# -- Compiling module test_cpu
# 
# Top level modules:
# 	test_cpu
# End time: 20:25:51 on Jun 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Test_Instruction_Memory
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Test_Instruction_Memory 
# Start time: 20:25:52 on Jun 10,2022
# ** Error: (vsim-3170) Could not find 'Test_Instruction_Memory'.
#         Searched libraries:
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales/simulation/modelsim/rtl_work
#             C:/Users/arman/Documents/1Semestre2022/ProyectoFinalDigitales/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Ram_run_msim_rtl_verilog.do PAUSED at line 21
vsim work.RAM_Test
# vsim work.RAM_Test 
# Start time: 20:25:52 on Jun 10,2022
# Loading sv_std.std
# Loading work.RAM_Test
# Loading work.RamD
add wave -r /*
run -all
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 20:27:20 on Jun 10,2022, Elapsed time: 0:01:28
# Errors: 1, Warnings: 0
vsim work.RAM_Test
# vsim work.RAM_Test 
# Start time: 20:27:21 on Jun 10,2022
# Loading sv_std.std
# Loading work.RAM_Test
# Loading work.RamD
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/RAM_Test/ram
add wave -r /*
run -all
# Break key hit
# Simulation stop requested.
# End time: 20:28:51 on Jun 10,2022, Elapsed time: 0:01:30
# Errors: 0, Warnings: 0
