<?xml version="1.0"?>
<Interface Version="1" Minor="2">
	<Ifc Id="ROOT" Top="1">
		<Bus Id="ddr3_dq">
			<Port Id="63" Dir="INOUT"/>
			<Port Id="62" Dir="INOUT"/>
			<Port Id="61" Dir="INOUT"/>
			<Port Id="60" Dir="INOUT"/>
			<Port Id="59" Dir="INOUT"/>
			<Port Id="58" Dir="INOUT"/>
			<Port Id="57" Dir="INOUT"/>
			<Port Id="56" Dir="INOUT"/>
			<Port Id="55" Dir="INOUT"/>
			<Port Id="54" Dir="INOUT"/>
			<Port Id="53" Dir="INOUT"/>
			<Port Id="52" Dir="INOUT"/>
			<Port Id="51" Dir="INOUT"/>
			<Port Id="50" Dir="INOUT"/>
			<Port Id="49" Dir="INOUT"/>
			<Port Id="48" Dir="INOUT"/>
			<Port Id="47" Dir="INOUT"/>
			<Port Id="46" Dir="INOUT"/>
			<Port Id="45" Dir="INOUT"/>
			<Port Id="44" Dir="INOUT"/>
			<Port Id="43" Dir="INOUT"/>
			<Port Id="42" Dir="INOUT"/>
			<Port Id="41" Dir="INOUT"/>
			<Port Id="40" Dir="INOUT"/>
			<Port Id="39" Dir="INOUT"/>
			<Port Id="38" Dir="INOUT"/>
			<Port Id="37" Dir="INOUT"/>
			<Port Id="36" Dir="INOUT"/>
			<Port Id="35" Dir="INOUT"/>
			<Port Id="34" Dir="INOUT"/>
			<Port Id="33" Dir="INOUT"/>
			<Port Id="32" Dir="INOUT"/>
			<Port Id="31" Dir="INOUT"/>
			<Port Id="30" Dir="INOUT"/>
			<Port Id="29" Dir="INOUT"/>
			<Port Id="28" Dir="INOUT"/>
			<Port Id="27" Dir="INOUT"/>
			<Port Id="26" Dir="INOUT"/>
			<Port Id="25" Dir="INOUT"/>
			<Port Id="24" Dir="INOUT"/>
			<Port Id="23" Dir="INOUT"/>
			<Port Id="22" Dir="INOUT"/>
			<Port Id="21" Dir="INOUT"/>
			<Port Id="20" Dir="INOUT"/>
			<Port Id="19" Dir="INOUT"/>
			<Port Id="18" Dir="INOUT"/>
			<Port Id="17" Dir="INOUT"/>
			<Port Id="16" Dir="INOUT"/>
			<Port Id="15" Dir="INOUT"/>
			<Port Id="14" Dir="INOUT"/>
			<Port Id="13" Dir="INOUT"/>
			<Port Id="12" Dir="INOUT"/>
			<Port Id="11" Dir="INOUT"/>
			<Port Id="10" Dir="INOUT"/>
			<Port Id="9" Dir="INOUT"/>
			<Port Id="8" Dir="INOUT"/>
			<Port Id="7" Dir="INOUT"/>
			<Port Id="6" Dir="INOUT"/>
			<Port Id="5" Dir="INOUT"/>
			<Port Id="4" Dir="INOUT"/>
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="ddr3_dqs_n">
			<Port Id="7" Dir="INOUT"/>
			<Port Id="6" Dir="INOUT"/>
			<Port Id="5" Dir="INOUT"/>
			<Port Id="4" Dir="INOUT"/>
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="ddr3_dqs_p">
			<Port Id="7" Dir="INOUT"/>
			<Port Id="6" Dir="INOUT"/>
			<Port Id="5" Dir="INOUT"/>
			<Port Id="4" Dir="INOUT"/>
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="ddr3_addr">
			<Port Id="15" Dir="OUT"/>
			<Port Id="14" Dir="OUT"/>
			<Port Id="13" Dir="OUT"/>
			<Port Id="12" Dir="OUT"/>
			<Port Id="11" Dir="OUT"/>
			<Port Id="10" Dir="OUT"/>
			<Port Id="9" Dir="OUT"/>
			<Port Id="8" Dir="OUT"/>
			<Port Id="7" Dir="OUT"/>
			<Port Id="6" Dir="OUT"/>
			<Port Id="5" Dir="OUT"/>
			<Port Id="4" Dir="OUT"/>
			<Port Id="3" Dir="OUT"/>
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="ddr3_ba">
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="ddr3_ck_p">
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="ddr3_ck_n">
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="ddr3_cke">
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="ddr3_cs_n">
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="ddr3_dm">
			<Port Id="7" Dir="OUT"/>
			<Port Id="6" Dir="OUT"/>
			<Port Id="5" Dir="OUT"/>
			<Port Id="4" Dir="OUT"/>
			<Port Id="3" Dir="OUT"/>
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="ddr3_odt">
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="linear_flash_addr">
			<Port Id="26" Dir="OUT"/>
			<Port Id="25" Dir="OUT"/>
			<Port Id="24" Dir="OUT"/>
			<Port Id="23" Dir="OUT"/>
			<Port Id="22" Dir="OUT"/>
			<Port Id="21" Dir="OUT"/>
			<Port Id="20" Dir="OUT"/>
			<Port Id="19" Dir="OUT"/>
			<Port Id="18" Dir="OUT"/>
			<Port Id="17" Dir="OUT"/>
			<Port Id="16" Dir="OUT"/>
			<Port Id="15" Dir="OUT"/>
			<Port Id="14" Dir="OUT"/>
			<Port Id="13" Dir="OUT"/>
			<Port Id="12" Dir="OUT"/>
			<Port Id="11" Dir="OUT"/>
			<Port Id="10" Dir="OUT"/>
			<Port Id="9" Dir="OUT"/>
			<Port Id="8" Dir="OUT"/>
			<Port Id="7" Dir="OUT"/>
			<Port Id="6" Dir="OUT"/>
			<Port Id="5" Dir="OUT"/>
			<Port Id="4" Dir="OUT"/>
			<Port Id="3" Dir="OUT"/>
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
		</Bus>
		<Bus Id="linear_flash_dq_io">
			<Port Id="15" Dir="INOUT"/>
			<Port Id="14" Dir="INOUT"/>
			<Port Id="13" Dir="INOUT"/>
			<Port Id="12" Dir="INOUT"/>
			<Port Id="11" Dir="INOUT"/>
			<Port Id="10" Dir="INOUT"/>
			<Port Id="9" Dir="INOUT"/>
			<Port Id="8" Dir="INOUT"/>
			<Port Id="7" Dir="INOUT"/>
			<Port Id="6" Dir="INOUT"/>
			<Port Id="5" Dir="INOUT"/>
			<Port Id="4" Dir="INOUT"/>
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="axi_chip2chip_0_axi_c2c_selio_tx_data_out_pin">
			<Port Id="8" Dir="OUT"/>
			<Port Id="7" Dir="OUT"/>
			<Port Id="6" Dir="OUT"/>
			<Port Id="5" Dir="OUT"/>
			<Port Id="4" Dir="OUT"/>
			<Port Id="3" Dir="OUT"/>
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="axi_chip2chip_0_axi_c2c_selio_rx_data_in_pin">
			<Port Id="8" Dir="IN"/>
			<Port Id="7" Dir="IN"/>
			<Port Id="6" Dir="IN"/>
			<Port Id="5" Dir="IN"/>
			<Port Id="4" Dir="IN"/>
			<Port Id="3" Dir="IN"/>
			<Port Id="2" Dir="IN"/>
			<Port Id="1" Dir="IN"/>
			<Port Id="0" Dir="IN"/>
		</Bus>
		<Bus Id="i_tdc_in">
			<Port Id="57" Dir="IN"/>
			<Port Id="56" Dir="IN"/>
			<Port Id="55" Dir="IN"/>
			<Port Id="54" Dir="IN"/>
			<Port Id="53" Dir="IN"/>
			<Port Id="52" Dir="IN"/>
			<Port Id="51" Dir="IN"/>
			<Port Id="50" Dir="IN"/>
			<Port Id="49" Dir="IN"/>
			<Port Id="48" Dir="IN"/>
			<Port Id="47" Dir="IN"/>
			<Port Id="46" Dir="IN"/>
			<Port Id="45" Dir="IN"/>
			<Port Id="44" Dir="IN"/>
			<Port Id="43" Dir="IN"/>
			<Port Id="42" Dir="IN"/>
			<Port Id="41" Dir="IN"/>
			<Port Id="40" Dir="IN"/>
			<Port Id="39" Dir="IN"/>
			<Port Id="38" Dir="IN"/>
			<Port Id="37" Dir="IN"/>
			<Port Id="36" Dir="IN"/>
			<Port Id="35" Dir="IN"/>
			<Port Id="34" Dir="IN"/>
			<Port Id="33" Dir="IN"/>
			<Port Id="32" Dir="IN"/>
			<Port Id="31" Dir="IN"/>
			<Port Id="30" Dir="IN"/>
			<Port Id="29" Dir="IN"/>
			<Port Id="28" Dir="IN"/>
			<Port Id="27" Dir="IN"/>
			<Port Id="26" Dir="IN"/>
			<Port Id="25" Dir="IN"/>
			<Port Id="24" Dir="IN"/>
			<Port Id="23" Dir="IN"/>
			<Port Id="22" Dir="IN"/>
			<Port Id="21" Dir="IN"/>
			<Port Id="20" Dir="IN"/>
			<Port Id="19" Dir="IN"/>
			<Port Id="18" Dir="IN"/>
			<Port Id="17" Dir="IN"/>
			<Port Id="16" Dir="IN"/>
			<Port Id="15" Dir="IN"/>
			<Port Id="14" Dir="IN"/>
			<Port Id="13" Dir="IN"/>
			<Port Id="12" Dir="IN"/>
			<Port Id="11" Dir="IN"/>
			<Port Id="10" Dir="IN"/>
			<Port Id="9" Dir="IN"/>
			<Port Id="8" Dir="IN"/>
			<Port Id="7" Dir="IN"/>
			<Port Id="6" Dir="IN"/>
			<Port Id="5" Dir="IN"/>
			<Port Id="4" Dir="IN"/>
			<Port Id="3" Dir="IN"/>
			<Port Id="2" Dir="IN"/>
			<Port Id="1" Dir="IN"/>
			<Port Id="0" Dir="IN"/>
		</Bus>
		<Port Id="ddr3_ras_n" Dir="OUT"/>
		<Port Id="ddr3_cas_n" Dir="OUT"/>
		<Port Id="ddr3_we_n" Dir="OUT"/>
		<Port Id="ddr3_reset_n" Dir="OUT"/>
		<Port Id="clk_in_s" Dir="IN"/>
		<Port Id="sys_clk_p" Dir="IN"/>
		<Port Id="sys_clk_n" Dir="IN"/>
		<Port Id="test_point0" Dir="OUT"/>
		<Port Id="sys_rst_n" Dir="IN"/>
		<Port Id="linear_flash_adv_ldn" Dir="OUT"/>
		<Port Id="linear_flash_ce_n" Dir="OUT"/>
		<Port Id="linear_flash_oen" Dir="OUT"/>
		<Port Id="linear_flash_wen" Dir="OUT"/>
		<Port Id="axi_chip2chip_0_axi_c2c_selio_tx_clk_out_pin" Dir="OUT"/>
		<Port Id="axi_chip2chip_0_axi_c2c_selio_rx_clk_in_pin" Dir="IN"/>
		<Port Id="axi_chip2chip_0_axi_c2c_link_status_out_pin" Dir="OUT"/>
		<Port Id="axi_chip2chip_0_axi_c2c_multi_bit_error_out_pin" Dir="OUT"/>
		<Port Id="gen_test_pulse_0_once_down_pin" Dir="OUT"/>
	</Ifc>
</Interface>

