

================================================================
== Vitis HLS Report for 'cnn_Pipeline_5'
================================================================
* Date:           Thu Apr 20 15:58:57 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.817 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       10|       10|         3|          1|          1|     9|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      93|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      72|    -|
|Register         |        -|    -|      34|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      34|     165|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |empty_138_fu_121_p2    |         +|   0|  0|  13|           4|           1|
    |empty_142_fu_215_p2    |         +|   0|  0|   7|           7|           7|
    |next_mul48_fu_153_p2   |         +|   0|  0|  15|           8|           5|
    |next_urem50_fu_133_p2  |         +|   0|  0|  13|           4|           1|
    |tmp1_fu_209_p2         |         +|   0|  0|   7|           7|           7|
    |empty_140_fu_193_p2    |         -|   0|  0|  14|           7|           7|
    |empty_139_fu_139_p2    |      icmp|   0|  0|   9|           4|           2|
    |exitcond486_fu_115_p2  |      icmp|   0|  0|   9|           4|           4|
    |idx_urem51_fu_145_p3   |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  93|          47|          40|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index32_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_phi_mul47_load     |   9|          2|    8|         16|
    |ap_sig_allocacmp_phi_urem49_load    |   9|          2|    4|          8|
    |loop_index32_fu_66                  |   9|          2|    4|          8|
    |phi_mul47_fu_62                     |   9|          2|    8|         16|
    |phi_urem49_fu_58                    |   9|          2|    4|          8|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  72|         16|   34|         68|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+---+----+-----+-----------+
    |                   Name                  | FF| LUT| Bits| Const Bits|
    +-----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                |  1|   0|    1|          0|
    |ap_done_reg                              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |  1|   0|    1|          0|
    |loop_index32_fu_66                       |  4|   0|    4|          0|
    |loop_index32_load_reg_275                |  4|   0|    4|          0|
    |loop_index32_load_reg_275_pp0_iter1_reg  |  4|   0|    4|          0|
    |phi_mul47_fu_62                          |  8|   0|    8|          0|
    |phi_urem49_fu_58                         |  4|   0|    4|          0|
    |tmp_59_reg_284                           |  5|   0|    5|          0|
    +-----------------------------------------+---+----+-----+-----------+
    |Total                                    | 34|   0|   34|          0|
    +-----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_5|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_5|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_5|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_5|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_5|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_5|  return value|
|weight_buf_2_address0  |  out|    4|   ap_memory|    weight_buf_2|         array|
|weight_buf_2_ce0       |  out|    1|   ap_memory|    weight_buf_2|         array|
|weight_buf_2_we0       |  out|    1|   ap_memory|    weight_buf_2|         array|
|weight_buf_2_d0        |  out|   32|   ap_memory|    weight_buf_2|         array|
|weight_buf_address0    |  out|    7|   ap_memory|      weight_buf|         array|
|weight_buf_ce0         |  out|    1|   ap_memory|      weight_buf|         array|
|weight_buf_q0          |   in|   32|   ap_memory|      weight_buf|         array|
+-----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.81>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_urem49 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_urem49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul47 = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%loop_index32 = alloca i32 1"   --->   Operation 8 'alloca' 'loop_index32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_buf, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 0, i4 %loop_index32"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln0 = store i8 0, i8 %phi_mul47"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 0, i4 %phi_urem49"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop31"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%loop_index32_load = load i4 %loop_index32"   --->   Operation 14 'load' 'loop_index32_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.44ns)   --->   "%exitcond486 = icmp_eq  i4 %loop_index32_load, i4 9"   --->   Operation 16 'icmp' 'exitcond486' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.77ns)   --->   "%empty_138 = add i4 %loop_index32_load, i4 1"   --->   Operation 18 'add' 'empty_138' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond486, void %load-store-loop31.split, void %load-store-loop28.preheader.exitStub"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%phi_urem49_load = load i4 %phi_urem49"   --->   Operation 20 'load' 'phi_urem49_load' <Predicate = (!exitcond486)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%phi_mul47_load = load i8 %phi_mul47"   --->   Operation 21 'load' 'phi_mul47_load' <Predicate = (!exitcond486)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.77ns)   --->   "%next_urem50 = add i4 %phi_urem49_load, i4 1"   --->   Operation 22 'add' 'next_urem50' <Predicate = (!exitcond486)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.44ns)   --->   "%empty_139 = icmp_ult  i4 %next_urem50, i4 3"   --->   Operation 23 'icmp' 'empty_139' <Predicate = (!exitcond486)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.99ns)   --->   "%idx_urem51 = select i1 %empty_139, i4 %next_urem50, i4 0"   --->   Operation 24 'select' 'idx_urem51' <Predicate = (!exitcond486)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.11ns)   --->   "%next_mul48 = add i8 %phi_mul47_load, i8 22"   --->   Operation 25 'add' 'next_mul48' <Predicate = (!exitcond486)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul47_load, i32 6, i32 7"   --->   Operation 26 'partselect' 'tmp_s' <Predicate = (!exitcond486)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_s, i4 0"   --->   Operation 27 'bitconcatenate' 'p_shl4' <Predicate = (!exitcond486)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i6 %p_shl4"   --->   Operation 28 'zext' 'p_shl4_cast' <Predicate = (!exitcond486)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_s, i2 0"   --->   Operation 29 'bitconcatenate' 'p_shl5' <Predicate = (!exitcond486)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i4 %p_shl5"   --->   Operation 30 'zext' 'p_shl5_cast' <Predicate = (!exitcond486)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.94ns)   --->   "%empty_140 = sub i7 %p_shl4_cast, i7 %p_shl5_cast"   --->   Operation 31 'sub' 'empty_140' <Predicate = (!exitcond486)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_141 = shl i4 %phi_urem49_load, i4 2"   --->   Operation 32 'shl' 'empty_141' <Predicate = (!exitcond486)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_cast22 = zext i4 %empty_141"   --->   Operation 33 'zext' 'p_cast22' <Predicate = (!exitcond486)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i7 %p_cast22, i7 72"   --->   Operation 34 'add' 'tmp1' <Predicate = (!exitcond486)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (3.54ns) (root node of TernaryAdder)   --->   "%empty_142 = add i7 %tmp1, i7 %empty_140"   --->   Operation 35 'add' 'empty_142' <Predicate = (!exitcond486)> <Delay = 3.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %empty_142, i32 2, i32 6"   --->   Operation 36 'partselect' 'tmp_59' <Predicate = (!exitcond486)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 %empty_138, i4 %loop_index32"   --->   Operation 37 'store' 'store_ln0' <Predicate = (!exitcond486)> <Delay = 1.61>
ST_1 : Operation 38 [1/1] (1.61ns)   --->   "%store_ln0 = store i8 %next_mul48, i8 %phi_mul47"   --->   Operation 38 'store' 'store_ln0' <Predicate = (!exitcond486)> <Delay = 1.61>
ST_1 : Operation 39 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 %idx_urem51, i4 %phi_urem49"   --->   Operation 39 'store' 'store_ln0' <Predicate = (!exitcond486)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_cast48 = zext i5 %tmp_59"   --->   Operation 40 'zext' 'p_cast48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%weight_buf_addr = getelementptr i32 %weight_buf, i64 0, i64 %p_cast48"   --->   Operation 41 'getelementptr' 'weight_buf_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%weight_buf_load = load i7 %weight_buf_addr"   --->   Operation 42 'load' 'weight_buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (exitcond486)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.40>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%loop_index32_cast = zext i4 %loop_index32_load"   --->   Operation 43 'zext' 'loop_index32_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%weight_buf_2_addr = getelementptr i32 %weight_buf_2, i64 0, i64 %loop_index32_cast"   --->   Operation 44 'getelementptr' 'weight_buf_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/2] (3.25ns)   --->   "%weight_buf_load = load i7 %weight_buf_addr"   --->   Operation 45 'load' 'weight_buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_3 : Operation 46 [1/1] (2.15ns)   --->   "%store_ln0 = store i32 %weight_buf_load, i4 %weight_buf_2_addr"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop31"   --->   Operation 47 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem49        (alloca           ) [ 0100]
phi_mul47         (alloca           ) [ 0100]
loop_index32      (alloca           ) [ 0100]
specinterface_ln0 (specinterface    ) [ 0000]
store_ln0         (store            ) [ 0000]
store_ln0         (store            ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
loop_index32_load (load             ) [ 0111]
specpipeline_ln0  (specpipeline     ) [ 0000]
exitcond486       (icmp             ) [ 0110]
empty             (speclooptripcount) [ 0000]
empty_138         (add              ) [ 0000]
br_ln0            (br               ) [ 0000]
phi_urem49_load   (load             ) [ 0000]
phi_mul47_load    (load             ) [ 0000]
next_urem50       (add              ) [ 0000]
empty_139         (icmp             ) [ 0000]
idx_urem51        (select           ) [ 0000]
next_mul48        (add              ) [ 0000]
tmp_s             (partselect       ) [ 0000]
p_shl4            (bitconcatenate   ) [ 0000]
p_shl4_cast       (zext             ) [ 0000]
p_shl5            (bitconcatenate   ) [ 0000]
p_shl5_cast       (zext             ) [ 0000]
empty_140         (sub              ) [ 0000]
empty_141         (shl              ) [ 0000]
p_cast22          (zext             ) [ 0000]
tmp1              (add              ) [ 0000]
empty_142         (add              ) [ 0000]
tmp_59            (partselect       ) [ 0110]
store_ln0         (store            ) [ 0000]
store_ln0         (store            ) [ 0000]
store_ln0         (store            ) [ 0000]
p_cast48          (zext             ) [ 0000]
weight_buf_addr   (getelementptr    ) [ 0101]
loop_index32_cast (zext             ) [ 0000]
weight_buf_2_addr (getelementptr    ) [ 0000]
weight_buf_load   (load             ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_buf_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_buf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="phi_urem49_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem49/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="phi_mul47_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul47/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="loop_index32_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index32/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="weight_buf_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="5" slack="0"/>
<pin id="74" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="7" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf_load/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="weight_buf_2_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="4" slack="0"/>
<pin id="87" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_2_addr/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln0_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln0_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="4" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln0_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln0_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="4" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="loop_index32_load_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index32_load/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="exitcond486_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="4" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond486/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="empty_138_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_138/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="phi_urem49_load_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem49_load/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="phi_mul47_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul47_load/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="next_urem50_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_urem50/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="empty_139_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="0" index="1" bw="4" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_139/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="idx_urem51_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="4" slack="0"/>
<pin id="148" dir="0" index="2" bw="4" slack="0"/>
<pin id="149" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_urem51/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="next_mul48_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="6" slack="0"/>
<pin id="156" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul48/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_s_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="2" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="0"/>
<pin id="162" dir="0" index="2" bw="4" slack="0"/>
<pin id="163" dir="0" index="3" bw="4" slack="0"/>
<pin id="164" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="p_shl4_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="6" slack="0"/>
<pin id="171" dir="0" index="1" bw="2" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="p_shl4_cast_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="0"/>
<pin id="179" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="p_shl5_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="2" slack="0"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="p_shl5_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="empty_140_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="0" index="1" bw="4" slack="0"/>
<pin id="196" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_140/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="empty_141_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="0" index="1" bw="3" slack="0"/>
<pin id="202" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_141/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="p_cast22_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast22/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="7" slack="0"/>
<pin id="212" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="empty_142_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="0" index="1" bw="7" slack="0"/>
<pin id="218" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_142/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_59_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="0" index="1" bw="7" slack="0"/>
<pin id="224" dir="0" index="2" bw="3" slack="0"/>
<pin id="225" dir="0" index="3" bw="4" slack="0"/>
<pin id="226" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_59/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln0_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="0" index="1" bw="4" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln0_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln0_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="4" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_cast48_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="1"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast48/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="loop_index32_cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="2"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index32_cast/3 "/>
</bind>
</comp>

<comp id="254" class="1005" name="phi_urem49_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem49 "/>
</bind>
</comp>

<comp id="261" class="1005" name="phi_mul47_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul47 "/>
</bind>
</comp>

<comp id="268" class="1005" name="loop_index32_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="loop_index32 "/>
</bind>
</comp>

<comp id="275" class="1005" name="loop_index32_load_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="2"/>
<pin id="277" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="loop_index32_load "/>
</bind>
</comp>

<comp id="280" class="1005" name="exitcond486_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond486 "/>
</bind>
</comp>

<comp id="284" class="1005" name="tmp_59_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="1"/>
<pin id="286" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59 "/>
</bind>
</comp>

<comp id="289" class="1005" name="weight_buf_addr_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="1"/>
<pin id="291" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="56" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="56" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="77" pin="3"/><net_sink comp="90" pin=1"/></net>

<net id="96"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="119"><net_src comp="112" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="112" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="133" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="139" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="133" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="157"><net_src comp="130" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="130" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="159" pin="4"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="44" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="159" pin="4"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="46" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="181" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="177" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="189" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="127" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="48" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="199" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="50" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="193" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="52" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="215" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="229"><net_src comp="54" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="235"><net_src comp="121" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="153" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="145" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="246" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="253"><net_src comp="250" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="257"><net_src comp="58" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="260"><net_src comp="254" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="264"><net_src comp="62" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="271"><net_src comp="66" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="274"><net_src comp="268" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="278"><net_src comp="112" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="283"><net_src comp="115" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="221" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="292"><net_src comp="70" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="77" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_buf_2 | {3 }
	Port: weight_buf | {}
 - Input state : 
	Port: cnn_Pipeline_5 : weight_buf | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		loop_index32_load : 1
		exitcond486 : 2
		empty_138 : 2
		br_ln0 : 3
		phi_urem49_load : 1
		phi_mul47_load : 1
		next_urem50 : 2
		empty_139 : 3
		idx_urem51 : 4
		next_mul48 : 2
		tmp_s : 2
		p_shl4 : 3
		p_shl4_cast : 4
		p_shl5 : 3
		p_shl5_cast : 4
		empty_140 : 5
		empty_141 : 2
		p_cast22 : 2
		tmp1 : 3
		empty_142 : 6
		tmp_59 : 7
		store_ln0 : 3
		store_ln0 : 3
		store_ln0 : 5
	State 2
		weight_buf_addr : 1
		weight_buf_load : 2
	State 3
		weight_buf_2_addr : 1
		store_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     empty_138_fu_121     |    0    |    13   |
|          |    next_urem50_fu_133    |    0    |    13   |
|    add   |     next_mul48_fu_153    |    0    |    15   |
|          |        tmp1_fu_209       |    0    |    7    |
|          |     empty_142_fu_215     |    0    |    7    |
|----------|--------------------------|---------|---------|
|   icmp   |    exitcond486_fu_115    |    0    |    9    |
|          |     empty_139_fu_139     |    0    |    9    |
|----------|--------------------------|---------|---------|
|    sub   |     empty_140_fu_193     |    0    |    14   |
|----------|--------------------------|---------|---------|
|  select  |     idx_urem51_fu_145    |    0    |    4    |
|----------|--------------------------|---------|---------|
|partselect|       tmp_s_fu_159       |    0    |    0    |
|          |       tmp_59_fu_221      |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|       p_shl4_fu_169      |    0    |    0    |
|          |       p_shl5_fu_181      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    p_shl4_cast_fu_177    |    0    |    0    |
|          |    p_shl5_cast_fu_189    |    0    |    0    |
|   zext   |      p_cast22_fu_205     |    0    |    0    |
|          |      p_cast48_fu_246     |    0    |    0    |
|          | loop_index32_cast_fu_250 |    0    |    0    |
|----------|--------------------------|---------|---------|
|    shl   |     empty_141_fu_199     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    91   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   exitcond486_reg_280   |    1   |
|loop_index32_load_reg_275|    4   |
|   loop_index32_reg_268  |    4   |
|    phi_mul47_reg_261    |    8   |
|    phi_urem49_reg_254   |    4   |
|      tmp_59_reg_284     |    5   |
| weight_buf_addr_reg_289 |    7   |
+-------------------------+--------+
|          Total          |   33   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_77 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||   1.61  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   91   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   33   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   33   |   100  |
+-----------+--------+--------+--------+
