$date
	Sat Oct 22 21:18:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#897352
b110 !
1"
#897354
b110 &
b110 %
1$
#897355
0"
#897358
b11 &
b11 %
#897362
b1010 &
b1010 %
#897366
b101 &
b101 %
#897370
b10000 &
b10000 %
#897374
b1000 &
b1000 %
#897378
b100 &
b100 %
#897382
b10 &
b10 %
#897386
b1 &
b1 %
1#
#897390
b0 &
0#
b0 %
0$
#1855651
b10001 !
1"
#1855654
b10001 &
b10001 %
1$
#1855655
0"
#1855658
b110100 &
b110100 %
#1855662
b11010 &
b11010 %
#1855666
b1101 &
b1101 %
#1855670
b101000 &
b101000 %
#1855674
b10100 &
b10100 %
#1855678
b1010 &
b1010 %
#1855682
b101 &
b101 %
#1855686
b10000 &
b10000 %
#1855690
b1000 &
b1000 %
#1855694
b100 &
b100 %
#1855698
b10 &
b10 %
#1855702
b1 &
1#
b1 %
#1855706
b0 &
b0 %
0#
0$
#2939946
b11000 &
b11000 %
1$
b11000 !
1"
#2939947
0"
#2939950
b1100 &
b1100 %
#2939954
b110 &
b110 %
#2939958
b11 &
b11 %
#2939962
b1010 &
b1010 %
#2939966
b101 &
b101 %
#2939970
b10000 &
b10000 %
#2939974
b1000 &
b1000 %
#2939978
b100 &
b100 %
#2939982
b10 &
b10 %
#2939986
b1 &
b1 %
1#
#2939990
b0 &
0#
b0 %
0$
#4500012
