
os2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b9fc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000314  0800bb8c  0800bb8c  0001bb8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bea0  0800bea0  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  0800bea0  0800bea0  0001bea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bea8  0800bea8  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bea8  0800bea8  0001bea8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800beac  0800beac  0001beac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  0800beb0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004374  20000088  0800bf38  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200043fc  0800bf38  000243fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a913  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003832  00000000  00000000  0003a9cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001568  00000000  00000000  0003e200  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001428  00000000  00000000  0003f768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024a25  00000000  00000000  00040b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000170fd  00000000  00000000  000655b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db534  00000000  00000000  0007c6b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00157be6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000624c  00000000  00000000  00157c3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bb74 	.word	0x0800bb74

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	0800bb74 	.word	0x0800bb74

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2iz>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a14:	d215      	bcs.n	8000a42 <__aeabi_d2iz+0x36>
 8000a16:	d511      	bpl.n	8000a3c <__aeabi_d2iz+0x30>
 8000a18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d912      	bls.n	8000a48 <__aeabi_d2iz+0x3c>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a32:	fa23 f002 	lsr.w	r0, r3, r2
 8000a36:	bf18      	it	ne
 8000a38:	4240      	negne	r0, r0
 8000a3a:	4770      	bx	lr
 8000a3c:	f04f 0000 	mov.w	r0, #0
 8000a40:	4770      	bx	lr
 8000a42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a46:	d105      	bne.n	8000a54 <__aeabi_d2iz+0x48>
 8000a48:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	bf08      	it	eq
 8000a4e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_d2f>:
 8000a5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a64:	bf24      	itt	cs
 8000a66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a6e:	d90d      	bls.n	8000a8c <__aeabi_d2f+0x30>
 8000a70:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a7c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a84:	bf08      	it	eq
 8000a86:	f020 0001 	biceq.w	r0, r0, #1
 8000a8a:	4770      	bx	lr
 8000a8c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a90:	d121      	bne.n	8000ad6 <__aeabi_d2f+0x7a>
 8000a92:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a96:	bfbc      	itt	lt
 8000a98:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a9c:	4770      	bxlt	lr
 8000a9e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aa2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aa6:	f1c2 0218 	rsb	r2, r2, #24
 8000aaa:	f1c2 0c20 	rsb	ip, r2, #32
 8000aae:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ab2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ab6:	bf18      	it	ne
 8000ab8:	f040 0001 	orrne.w	r0, r0, #1
 8000abc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ac4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ac8:	ea40 000c 	orr.w	r0, r0, ip
 8000acc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ad0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ad4:	e7cc      	b.n	8000a70 <__aeabi_d2f+0x14>
 8000ad6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ada:	d107      	bne.n	8000aec <__aeabi_d2f+0x90>
 8000adc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ae0:	bf1e      	ittt	ne
 8000ae2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ae6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aea:	4770      	bxne	lr
 8000aec:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000af4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop

08000afc <__aeabi_uldivmod>:
 8000afc:	b953      	cbnz	r3, 8000b14 <__aeabi_uldivmod+0x18>
 8000afe:	b94a      	cbnz	r2, 8000b14 <__aeabi_uldivmod+0x18>
 8000b00:	2900      	cmp	r1, #0
 8000b02:	bf08      	it	eq
 8000b04:	2800      	cmpeq	r0, #0
 8000b06:	bf1c      	itt	ne
 8000b08:	f04f 31ff 	movne.w	r1, #4294967295
 8000b0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b10:	f000 b96e 	b.w	8000df0 <__aeabi_idiv0>
 8000b14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b1c:	f000 f806 	bl	8000b2c <__udivmoddi4>
 8000b20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b28:	b004      	add	sp, #16
 8000b2a:	4770      	bx	lr

08000b2c <__udivmoddi4>:
 8000b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b30:	9d08      	ldr	r5, [sp, #32]
 8000b32:	4604      	mov	r4, r0
 8000b34:	468c      	mov	ip, r1
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	f040 8083 	bne.w	8000c42 <__udivmoddi4+0x116>
 8000b3c:	428a      	cmp	r2, r1
 8000b3e:	4617      	mov	r7, r2
 8000b40:	d947      	bls.n	8000bd2 <__udivmoddi4+0xa6>
 8000b42:	fab2 f282 	clz	r2, r2
 8000b46:	b142      	cbz	r2, 8000b5a <__udivmoddi4+0x2e>
 8000b48:	f1c2 0020 	rsb	r0, r2, #32
 8000b4c:	fa24 f000 	lsr.w	r0, r4, r0
 8000b50:	4091      	lsls	r1, r2
 8000b52:	4097      	lsls	r7, r2
 8000b54:	ea40 0c01 	orr.w	ip, r0, r1
 8000b58:	4094      	lsls	r4, r2
 8000b5a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b5e:	0c23      	lsrs	r3, r4, #16
 8000b60:	fbbc f6f8 	udiv	r6, ip, r8
 8000b64:	fa1f fe87 	uxth.w	lr, r7
 8000b68:	fb08 c116 	mls	r1, r8, r6, ip
 8000b6c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b70:	fb06 f10e 	mul.w	r1, r6, lr
 8000b74:	4299      	cmp	r1, r3
 8000b76:	d909      	bls.n	8000b8c <__udivmoddi4+0x60>
 8000b78:	18fb      	adds	r3, r7, r3
 8000b7a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b7e:	f080 8119 	bcs.w	8000db4 <__udivmoddi4+0x288>
 8000b82:	4299      	cmp	r1, r3
 8000b84:	f240 8116 	bls.w	8000db4 <__udivmoddi4+0x288>
 8000b88:	3e02      	subs	r6, #2
 8000b8a:	443b      	add	r3, r7
 8000b8c:	1a5b      	subs	r3, r3, r1
 8000b8e:	b2a4      	uxth	r4, r4
 8000b90:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b94:	fb08 3310 	mls	r3, r8, r0, r3
 8000b98:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b9c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ba0:	45a6      	cmp	lr, r4
 8000ba2:	d909      	bls.n	8000bb8 <__udivmoddi4+0x8c>
 8000ba4:	193c      	adds	r4, r7, r4
 8000ba6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000baa:	f080 8105 	bcs.w	8000db8 <__udivmoddi4+0x28c>
 8000bae:	45a6      	cmp	lr, r4
 8000bb0:	f240 8102 	bls.w	8000db8 <__udivmoddi4+0x28c>
 8000bb4:	3802      	subs	r0, #2
 8000bb6:	443c      	add	r4, r7
 8000bb8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bbc:	eba4 040e 	sub.w	r4, r4, lr
 8000bc0:	2600      	movs	r6, #0
 8000bc2:	b11d      	cbz	r5, 8000bcc <__udivmoddi4+0xa0>
 8000bc4:	40d4      	lsrs	r4, r2
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	e9c5 4300 	strd	r4, r3, [r5]
 8000bcc:	4631      	mov	r1, r6
 8000bce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd2:	b902      	cbnz	r2, 8000bd6 <__udivmoddi4+0xaa>
 8000bd4:	deff      	udf	#255	; 0xff
 8000bd6:	fab2 f282 	clz	r2, r2
 8000bda:	2a00      	cmp	r2, #0
 8000bdc:	d150      	bne.n	8000c80 <__udivmoddi4+0x154>
 8000bde:	1bcb      	subs	r3, r1, r7
 8000be0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000be4:	fa1f f887 	uxth.w	r8, r7
 8000be8:	2601      	movs	r6, #1
 8000bea:	fbb3 fcfe 	udiv	ip, r3, lr
 8000bee:	0c21      	lsrs	r1, r4, #16
 8000bf0:	fb0e 331c 	mls	r3, lr, ip, r3
 8000bf4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bf8:	fb08 f30c 	mul.w	r3, r8, ip
 8000bfc:	428b      	cmp	r3, r1
 8000bfe:	d907      	bls.n	8000c10 <__udivmoddi4+0xe4>
 8000c00:	1879      	adds	r1, r7, r1
 8000c02:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c06:	d202      	bcs.n	8000c0e <__udivmoddi4+0xe2>
 8000c08:	428b      	cmp	r3, r1
 8000c0a:	f200 80e9 	bhi.w	8000de0 <__udivmoddi4+0x2b4>
 8000c0e:	4684      	mov	ip, r0
 8000c10:	1ac9      	subs	r1, r1, r3
 8000c12:	b2a3      	uxth	r3, r4
 8000c14:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c18:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c1c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000c20:	fb08 f800 	mul.w	r8, r8, r0
 8000c24:	45a0      	cmp	r8, r4
 8000c26:	d907      	bls.n	8000c38 <__udivmoddi4+0x10c>
 8000c28:	193c      	adds	r4, r7, r4
 8000c2a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c2e:	d202      	bcs.n	8000c36 <__udivmoddi4+0x10a>
 8000c30:	45a0      	cmp	r8, r4
 8000c32:	f200 80d9 	bhi.w	8000de8 <__udivmoddi4+0x2bc>
 8000c36:	4618      	mov	r0, r3
 8000c38:	eba4 0408 	sub.w	r4, r4, r8
 8000c3c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c40:	e7bf      	b.n	8000bc2 <__udivmoddi4+0x96>
 8000c42:	428b      	cmp	r3, r1
 8000c44:	d909      	bls.n	8000c5a <__udivmoddi4+0x12e>
 8000c46:	2d00      	cmp	r5, #0
 8000c48:	f000 80b1 	beq.w	8000dae <__udivmoddi4+0x282>
 8000c4c:	2600      	movs	r6, #0
 8000c4e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c52:	4630      	mov	r0, r6
 8000c54:	4631      	mov	r1, r6
 8000c56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c5a:	fab3 f683 	clz	r6, r3
 8000c5e:	2e00      	cmp	r6, #0
 8000c60:	d14a      	bne.n	8000cf8 <__udivmoddi4+0x1cc>
 8000c62:	428b      	cmp	r3, r1
 8000c64:	d302      	bcc.n	8000c6c <__udivmoddi4+0x140>
 8000c66:	4282      	cmp	r2, r0
 8000c68:	f200 80b8 	bhi.w	8000ddc <__udivmoddi4+0x2b0>
 8000c6c:	1a84      	subs	r4, r0, r2
 8000c6e:	eb61 0103 	sbc.w	r1, r1, r3
 8000c72:	2001      	movs	r0, #1
 8000c74:	468c      	mov	ip, r1
 8000c76:	2d00      	cmp	r5, #0
 8000c78:	d0a8      	beq.n	8000bcc <__udivmoddi4+0xa0>
 8000c7a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000c7e:	e7a5      	b.n	8000bcc <__udivmoddi4+0xa0>
 8000c80:	f1c2 0320 	rsb	r3, r2, #32
 8000c84:	fa20 f603 	lsr.w	r6, r0, r3
 8000c88:	4097      	lsls	r7, r2
 8000c8a:	fa01 f002 	lsl.w	r0, r1, r2
 8000c8e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c92:	40d9      	lsrs	r1, r3
 8000c94:	4330      	orrs	r0, r6
 8000c96:	0c03      	lsrs	r3, r0, #16
 8000c98:	fbb1 f6fe 	udiv	r6, r1, lr
 8000c9c:	fa1f f887 	uxth.w	r8, r7
 8000ca0:	fb0e 1116 	mls	r1, lr, r6, r1
 8000ca4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ca8:	fb06 f108 	mul.w	r1, r6, r8
 8000cac:	4299      	cmp	r1, r3
 8000cae:	fa04 f402 	lsl.w	r4, r4, r2
 8000cb2:	d909      	bls.n	8000cc8 <__udivmoddi4+0x19c>
 8000cb4:	18fb      	adds	r3, r7, r3
 8000cb6:	f106 3cff 	add.w	ip, r6, #4294967295
 8000cba:	f080 808d 	bcs.w	8000dd8 <__udivmoddi4+0x2ac>
 8000cbe:	4299      	cmp	r1, r3
 8000cc0:	f240 808a 	bls.w	8000dd8 <__udivmoddi4+0x2ac>
 8000cc4:	3e02      	subs	r6, #2
 8000cc6:	443b      	add	r3, r7
 8000cc8:	1a5b      	subs	r3, r3, r1
 8000cca:	b281      	uxth	r1, r0
 8000ccc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cd0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cd4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cd8:	fb00 f308 	mul.w	r3, r0, r8
 8000cdc:	428b      	cmp	r3, r1
 8000cde:	d907      	bls.n	8000cf0 <__udivmoddi4+0x1c4>
 8000ce0:	1879      	adds	r1, r7, r1
 8000ce2:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ce6:	d273      	bcs.n	8000dd0 <__udivmoddi4+0x2a4>
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	d971      	bls.n	8000dd0 <__udivmoddi4+0x2a4>
 8000cec:	3802      	subs	r0, #2
 8000cee:	4439      	add	r1, r7
 8000cf0:	1acb      	subs	r3, r1, r3
 8000cf2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000cf6:	e778      	b.n	8000bea <__udivmoddi4+0xbe>
 8000cf8:	f1c6 0c20 	rsb	ip, r6, #32
 8000cfc:	fa03 f406 	lsl.w	r4, r3, r6
 8000d00:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d04:	431c      	orrs	r4, r3
 8000d06:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d0a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d0e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000d12:	fa21 f10c 	lsr.w	r1, r1, ip
 8000d16:	431f      	orrs	r7, r3
 8000d18:	0c3b      	lsrs	r3, r7, #16
 8000d1a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d1e:	fa1f f884 	uxth.w	r8, r4
 8000d22:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d26:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000d2a:	fb09 fa08 	mul.w	sl, r9, r8
 8000d2e:	458a      	cmp	sl, r1
 8000d30:	fa02 f206 	lsl.w	r2, r2, r6
 8000d34:	fa00 f306 	lsl.w	r3, r0, r6
 8000d38:	d908      	bls.n	8000d4c <__udivmoddi4+0x220>
 8000d3a:	1861      	adds	r1, r4, r1
 8000d3c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d40:	d248      	bcs.n	8000dd4 <__udivmoddi4+0x2a8>
 8000d42:	458a      	cmp	sl, r1
 8000d44:	d946      	bls.n	8000dd4 <__udivmoddi4+0x2a8>
 8000d46:	f1a9 0902 	sub.w	r9, r9, #2
 8000d4a:	4421      	add	r1, r4
 8000d4c:	eba1 010a 	sub.w	r1, r1, sl
 8000d50:	b2bf      	uxth	r7, r7
 8000d52:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d56:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d5a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000d5e:	fb00 f808 	mul.w	r8, r0, r8
 8000d62:	45b8      	cmp	r8, r7
 8000d64:	d907      	bls.n	8000d76 <__udivmoddi4+0x24a>
 8000d66:	19e7      	adds	r7, r4, r7
 8000d68:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d6c:	d22e      	bcs.n	8000dcc <__udivmoddi4+0x2a0>
 8000d6e:	45b8      	cmp	r8, r7
 8000d70:	d92c      	bls.n	8000dcc <__udivmoddi4+0x2a0>
 8000d72:	3802      	subs	r0, #2
 8000d74:	4427      	add	r7, r4
 8000d76:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d7a:	eba7 0708 	sub.w	r7, r7, r8
 8000d7e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d82:	454f      	cmp	r7, r9
 8000d84:	46c6      	mov	lr, r8
 8000d86:	4649      	mov	r1, r9
 8000d88:	d31a      	bcc.n	8000dc0 <__udivmoddi4+0x294>
 8000d8a:	d017      	beq.n	8000dbc <__udivmoddi4+0x290>
 8000d8c:	b15d      	cbz	r5, 8000da6 <__udivmoddi4+0x27a>
 8000d8e:	ebb3 020e 	subs.w	r2, r3, lr
 8000d92:	eb67 0701 	sbc.w	r7, r7, r1
 8000d96:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000d9a:	40f2      	lsrs	r2, r6
 8000d9c:	ea4c 0202 	orr.w	r2, ip, r2
 8000da0:	40f7      	lsrs	r7, r6
 8000da2:	e9c5 2700 	strd	r2, r7, [r5]
 8000da6:	2600      	movs	r6, #0
 8000da8:	4631      	mov	r1, r6
 8000daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dae:	462e      	mov	r6, r5
 8000db0:	4628      	mov	r0, r5
 8000db2:	e70b      	b.n	8000bcc <__udivmoddi4+0xa0>
 8000db4:	4606      	mov	r6, r0
 8000db6:	e6e9      	b.n	8000b8c <__udivmoddi4+0x60>
 8000db8:	4618      	mov	r0, r3
 8000dba:	e6fd      	b.n	8000bb8 <__udivmoddi4+0x8c>
 8000dbc:	4543      	cmp	r3, r8
 8000dbe:	d2e5      	bcs.n	8000d8c <__udivmoddi4+0x260>
 8000dc0:	ebb8 0e02 	subs.w	lr, r8, r2
 8000dc4:	eb69 0104 	sbc.w	r1, r9, r4
 8000dc8:	3801      	subs	r0, #1
 8000dca:	e7df      	b.n	8000d8c <__udivmoddi4+0x260>
 8000dcc:	4608      	mov	r0, r1
 8000dce:	e7d2      	b.n	8000d76 <__udivmoddi4+0x24a>
 8000dd0:	4660      	mov	r0, ip
 8000dd2:	e78d      	b.n	8000cf0 <__udivmoddi4+0x1c4>
 8000dd4:	4681      	mov	r9, r0
 8000dd6:	e7b9      	b.n	8000d4c <__udivmoddi4+0x220>
 8000dd8:	4666      	mov	r6, ip
 8000dda:	e775      	b.n	8000cc8 <__udivmoddi4+0x19c>
 8000ddc:	4630      	mov	r0, r6
 8000dde:	e74a      	b.n	8000c76 <__udivmoddi4+0x14a>
 8000de0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000de4:	4439      	add	r1, r7
 8000de6:	e713      	b.n	8000c10 <__udivmoddi4+0xe4>
 8000de8:	3802      	subs	r0, #2
 8000dea:	443c      	add	r4, r7
 8000dec:	e724      	b.n	8000c38 <__udivmoddi4+0x10c>
 8000dee:	bf00      	nop

08000df0 <__aeabi_idiv0>:
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop

08000df4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000df4:	b480      	push	{r7}
 8000df6:	b085      	sub	sp, #20
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	60f8      	str	r0, [r7, #12]
 8000dfc:	60b9      	str	r1, [r7, #8]
 8000dfe:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	4a07      	ldr	r2, [pc, #28]	; (8000e20 <vApplicationGetIdleTaskMemory+0x2c>)
 8000e04:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000e06:	68bb      	ldr	r3, [r7, #8]
 8000e08:	4a06      	ldr	r2, [pc, #24]	; (8000e24 <vApplicationGetIdleTaskMemory+0x30>)
 8000e0a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	2280      	movs	r2, #128	; 0x80
 8000e10:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000e12:	bf00      	nop
 8000e14:	3714      	adds	r7, #20
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	200000a4 	.word	0x200000a4
 8000e24:	200000f8 	.word	0x200000f8

08000e28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e28:	b5b0      	push	{r4, r5, r7, lr}
 8000e2a:	b0c8      	sub	sp, #288	; 0x120
 8000e2c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e2e:	f003 fc8b 	bl	8004748 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e32:	f000 f959 	bl	80010e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e36:	f000 fc75 	bl	8001724 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000e3a:	f000 fbcb 	bl	80015d4 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8000e3e:	f000 fa85 	bl	800134c <MX_TIM3_Init>
  MX_TIM4_Init();
 8000e42:	f000 fafb 	bl	800143c <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8000e46:	f000 fbef 	bl	8001628 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000e4a:	f000 fc17 	bl	800167c <MX_USART3_UART_Init>
  MX_UART5_Init();
 8000e4e:	f000 fb97 	bl	8001580 <MX_UART5_Init>
  MX_TIM2_Init();
 8000e52:	f000 fa27 	bl	80012a4 <MX_TIM2_Init>
  MX_UART4_Init();
 8000e56:	f000 fb69 	bl	800152c <MX_UART4_Init>
  MX_RTC_Init();
 8000e5a:	f000 f9c9 	bl	80011f0 <MX_RTC_Init>
  MX_USART6_UART_Init();
 8000e5e:	f000 fc37 	bl	80016d0 <MX_USART6_UART_Init>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of CameraUARTSem */
  osSemaphoreDef(CameraUARTSem);
 8000e62:	2300      	movs	r3, #0
 8000e64:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8000e68:	2300      	movs	r3, #0
 8000e6a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  CameraUARTSemHandle = osSemaphoreCreate(osSemaphore(CameraUARTSem), 1);
 8000e6e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8000e72:	2101      	movs	r1, #1
 8000e74:	4618      	mov	r0, r3
 8000e76:	f007 f9c4 	bl	8008202 <osSemaphoreCreate>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	4a82      	ldr	r2, [pc, #520]	; (8001088 <main+0x260>)
 8000e7e:	6013      	str	r3, [r2, #0]

  /* definition and creation of GyroReadySem */
  osSemaphoreDef(GyroReadySem);
 8000e80:	2300      	movs	r3, #0
 8000e82:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8000e86:	2300      	movs	r3, #0
 8000e88:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  GyroReadySemHandle = osSemaphoreCreate(osSemaphore(GyroReadySem), 1);
 8000e8c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000e90:	2101      	movs	r1, #1
 8000e92:	4618      	mov	r0, r3
 8000e94:	f007 f9b5 	bl	8008202 <osSemaphoreCreate>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	4a7c      	ldr	r2, [pc, #496]	; (800108c <main+0x264>)
 8000e9c:	6013      	str	r3, [r2, #0]

  /* definition and creation of CriticalDistanceSem */
  osSemaphoreDef(CriticalDistanceSem);
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  CriticalDistanceSemHandle = osSemaphoreCreate(osSemaphore(CriticalDistanceSem), 1);
 8000eaa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8000eae:	2101      	movs	r1, #1
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f007 f9a6 	bl	8008202 <osSemaphoreCreate>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	4a75      	ldr	r2, [pc, #468]	; (8001090 <main+0x268>)
 8000eba:	6013      	str	r3, [r2, #0]

  /* definition and creation of MileageSem */
  osSemaphoreDef(MileageSem);
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
  MileageSemHandle = osSemaphoreCreate(osSemaphore(MileageSem), 1);
 8000ec8:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000ecc:	2101      	movs	r1, #1
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f007 f997 	bl	8008202 <osSemaphoreCreate>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	4a6f      	ldr	r2, [pc, #444]	; (8001094 <main+0x26c>)
 8000ed8:	6013      	str	r3, [r2, #0]

  /* definition and creation of MileageNegSem */
  osSemaphoreDef(MileageNegSem);
 8000eda:	2300      	movs	r3, #0
 8000edc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  MileageNegSemHandle = osSemaphoreCreate(osSemaphore(MileageNegSem), 1);
 8000ee6:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8000eea:	2101      	movs	r1, #1
 8000eec:	4618      	mov	r0, r3
 8000eee:	f007 f988 	bl	8008202 <osSemaphoreCreate>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	4a68      	ldr	r2, [pc, #416]	; (8001098 <main+0x270>)
 8000ef6:	6013      	str	r3, [r2, #0]

  /* definition and creation of gomile6Sem */
  osSemaphoreDef(gomile6Sem);
 8000ef8:	2300      	movs	r3, #0
 8000efa:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8000efe:	2300      	movs	r3, #0
 8000f00:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gomile6SemHandle = osSemaphoreCreate(osSemaphore(gomile6Sem), 1);
 8000f04:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000f08:	2101      	movs	r1, #1
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f007 f979 	bl	8008202 <osSemaphoreCreate>
 8000f10:	4603      	mov	r3, r0
 8000f12:	4a62      	ldr	r2, [pc, #392]	; (800109c <main+0x274>)
 8000f14:	6013      	str	r3, [r2, #0]

  /* definition and creation of UltraFrontSem */
  osSemaphoreDef(UltraFrontSem);
 8000f16:	2300      	movs	r3, #0
 8000f18:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  UltraFrontSemHandle = osSemaphoreCreate(osSemaphore(UltraFrontSem), 1);
 8000f22:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000f26:	2101      	movs	r1, #1
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f007 f96a 	bl	8008202 <osSemaphoreCreate>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	4a5b      	ldr	r2, [pc, #364]	; (80010a0 <main+0x278>)
 8000f32:	6013      	str	r3, [r2, #0]

  /* definition and creation of ApriltagSem */
  osSemaphoreDef(ApriltagSem);
 8000f34:	2300      	movs	r3, #0
 8000f36:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  ApriltagSemHandle = osSemaphoreCreate(osSemaphore(ApriltagSem), 1);
 8000f40:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8000f44:	2101      	movs	r1, #1
 8000f46:	4618      	mov	r0, r3
 8000f48:	f007 f95b 	bl	8008202 <osSemaphoreCreate>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	4a55      	ldr	r2, [pc, #340]	; (80010a4 <main+0x27c>)
 8000f50:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Stream */
  osThreadDef(Stream, StreamTask, osPriorityNormal, 0, 128);
 8000f52:	4b55      	ldr	r3, [pc, #340]	; (80010a8 <main+0x280>)
 8000f54:	f107 04c4 	add.w	r4, r7, #196	; 0xc4
 8000f58:	461d      	mov	r5, r3
 8000f5a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f5c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f5e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f62:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  StreamHandle = osThreadCreate(osThread(Stream), NULL);
 8000f66:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000f6a:	2100      	movs	r1, #0
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f007 f8fc 	bl	800816a <osThreadCreate>
 8000f72:	4603      	mov	r3, r0
 8000f74:	4a4d      	ldr	r2, [pc, #308]	; (80010ac <main+0x284>)
 8000f76:	6013      	str	r3, [r2, #0]

  /* definition and creation of PIDCamera */
  osThreadDef(PIDCamera, PIDCameraTask, osPriorityNormal, 0, 128);
 8000f78:	4b4d      	ldr	r3, [pc, #308]	; (80010b0 <main+0x288>)
 8000f7a:	f107 04a8 	add.w	r4, r7, #168	; 0xa8
 8000f7e:	461d      	mov	r5, r3
 8000f80:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f82:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f84:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f88:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  PIDCameraHandle = osThreadCreate(osThread(PIDCamera), NULL);
 8000f8c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8000f90:	2100      	movs	r1, #0
 8000f92:	4618      	mov	r0, r3
 8000f94:	f007 f8e9 	bl	800816a <osThreadCreate>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	4a46      	ldr	r2, [pc, #280]	; (80010b4 <main+0x28c>)
 8000f9c:	6013      	str	r3, [r2, #0]

  /* definition and creation of GyroReceive */
  osThreadDef(GyroReceive, GyroReceiveTask, osPriorityNormal, 0, 128);
 8000f9e:	4b46      	ldr	r3, [pc, #280]	; (80010b8 <main+0x290>)
 8000fa0:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 8000fa4:	461d      	mov	r5, r3
 8000fa6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fa8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000faa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000fae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  GyroReceiveHandle = osThreadCreate(osThread(GyroReceive), NULL);
 8000fb2:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000fb6:	2100      	movs	r1, #0
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f007 f8d6 	bl	800816a <osThreadCreate>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	4a3e      	ldr	r2, [pc, #248]	; (80010bc <main+0x294>)
 8000fc2:	6013      	str	r3, [r2, #0]

  /* definition and creation of DistanceCheck */
  osThreadDef(DistanceCheck, DistanceCheckTask, osPriorityNormal, 0, 128);
 8000fc4:	4b3e      	ldr	r3, [pc, #248]	; (80010c0 <main+0x298>)
 8000fc6:	f107 0470 	add.w	r4, r7, #112	; 0x70
 8000fca:	461d      	mov	r5, r3
 8000fcc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fd0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000fd4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  DistanceCheckHandle = osThreadCreate(osThread(DistanceCheck), NULL);
 8000fd8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000fdc:	2100      	movs	r1, #0
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f007 f8c3 	bl	800816a <osThreadCreate>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	4a37      	ldr	r2, [pc, #220]	; (80010c4 <main+0x29c>)
 8000fe8:	6013      	str	r3, [r2, #0]

  /* definition and creation of Mileage */
  osThreadDef(Mileage, MileageTask, osPriorityNormal, 0, 128);
 8000fea:	4b37      	ldr	r3, [pc, #220]	; (80010c8 <main+0x2a0>)
 8000fec:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8000ff0:	461d      	mov	r5, r3
 8000ff2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ff4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ff6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ffa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MileageHandle = osThreadCreate(osThread(Mileage), NULL);
 8000ffe:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001002:	2100      	movs	r1, #0
 8001004:	4618      	mov	r0, r3
 8001006:	f007 f8b0 	bl	800816a <osThreadCreate>
 800100a:	4603      	mov	r3, r0
 800100c:	4a2f      	ldr	r2, [pc, #188]	; (80010cc <main+0x2a4>)
 800100e:	6013      	str	r3, [r2, #0]

  /* definition and creation of GoStraight */
  osThreadDef(GoStraight, GoStraightTask, osPriorityNormal, 0, 128);
 8001010:	4b2f      	ldr	r3, [pc, #188]	; (80010d0 <main+0x2a8>)
 8001012:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8001016:	461d      	mov	r5, r3
 8001018:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800101a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800101c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001020:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  GoStraightHandle = osThreadCreate(osThread(GoStraight), NULL);
 8001024:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001028:	2100      	movs	r1, #0
 800102a:	4618      	mov	r0, r3
 800102c:	f007 f89d 	bl	800816a <osThreadCreate>
 8001030:	4603      	mov	r3, r0
 8001032:	4a28      	ldr	r2, [pc, #160]	; (80010d4 <main+0x2ac>)
 8001034:	6013      	str	r3, [r2, #0]

  /* definition and creation of Colorcheck */
  osThreadDef(Colorcheck, ColorcheckTask, osPriorityNormal, 0, 128);
 8001036:	f107 031c 	add.w	r3, r7, #28
 800103a:	4a27      	ldr	r2, [pc, #156]	; (80010d8 <main+0x2b0>)
 800103c:	461c      	mov	r4, r3
 800103e:	4615      	mov	r5, r2
 8001040:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001042:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001044:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001048:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ColorcheckHandle = osThreadCreate(osThread(Colorcheck), NULL);
 800104c:	f107 031c 	add.w	r3, r7, #28
 8001050:	2100      	movs	r1, #0
 8001052:	4618      	mov	r0, r3
 8001054:	f007 f889 	bl	800816a <osThreadCreate>
 8001058:	4603      	mov	r3, r0
 800105a:	4a20      	ldr	r2, [pc, #128]	; (80010dc <main+0x2b4>)
 800105c:	6013      	str	r3, [r2, #0]

  /* definition and creation of Wireless */
  osThreadDef(Wireless, WirelessTask, osPriorityNormal, 0, 128);
 800105e:	463b      	mov	r3, r7
 8001060:	4a1f      	ldr	r2, [pc, #124]	; (80010e0 <main+0x2b8>)
 8001062:	461c      	mov	r4, r3
 8001064:	4615      	mov	r5, r2
 8001066:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001068:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800106a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800106e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  WirelessHandle = osThreadCreate(osThread(Wireless), NULL);
 8001072:	463b      	mov	r3, r7
 8001074:	2100      	movs	r1, #0
 8001076:	4618      	mov	r0, r3
 8001078:	f007 f877 	bl	800816a <osThreadCreate>
 800107c:	4603      	mov	r3, r0
 800107e:	4a19      	ldr	r2, [pc, #100]	; (80010e4 <main+0x2bc>)
 8001080:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001082:	f007 f85b 	bl	800813c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001086:	e7fe      	b.n	8001086 <main+0x25e>
 8001088:	20004150 	.word	0x20004150
 800108c:	20004264 	.word	0x20004264
 8001090:	200040ac 	.word	0x200040ac
 8001094:	20004238 	.word	0x20004238
 8001098:	2000426c 	.word	0x2000426c
 800109c:	200040b0 	.word	0x200040b0
 80010a0:	20004154 	.word	0x20004154
 80010a4:	20004268 	.word	0x20004268
 80010a8:	0800bbe8 	.word	0x0800bbe8
 80010ac:	20004234 	.word	0x20004234
 80010b0:	0800bc04 	.word	0x0800bc04
 80010b4:	2000414c 	.word	0x2000414c
 80010b8:	0800bc20 	.word	0x0800bc20
 80010bc:	2000439c 	.word	0x2000439c
 80010c0:	0800bc3c 	.word	0x0800bc3c
 80010c4:	20004158 	.word	0x20004158
 80010c8:	0800bc58 	.word	0x0800bc58
 80010cc:	200040b8 	.word	0x200040b8
 80010d0:	0800bc74 	.word	0x0800bc74
 80010d4:	2000415c 	.word	0x2000415c
 80010d8:	0800bc90 	.word	0x0800bc90
 80010dc:	2000425c 	.word	0x2000425c
 80010e0:	0800bcac 	.word	0x0800bcac
 80010e4:	20004398 	.word	0x20004398

080010e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b098      	sub	sp, #96	; 0x60
 80010ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80010f2:	2230      	movs	r2, #48	; 0x30
 80010f4:	2100      	movs	r1, #0
 80010f6:	4618      	mov	r0, r3
 80010f8:	f009 fd68 	bl	800abcc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010fc:	f107 031c 	add.w	r3, r7, #28
 8001100:	2200      	movs	r2, #0
 8001102:	601a      	str	r2, [r3, #0]
 8001104:	605a      	str	r2, [r3, #4]
 8001106:	609a      	str	r2, [r3, #8]
 8001108:	60da      	str	r2, [r3, #12]
 800110a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800110c:	f107 030c 	add.w	r3, r7, #12
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	605a      	str	r2, [r3, #4]
 8001116:	609a      	str	r2, [r3, #8]
 8001118:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800111a:	2300      	movs	r3, #0
 800111c:	60bb      	str	r3, [r7, #8]
 800111e:	4b32      	ldr	r3, [pc, #200]	; (80011e8 <SystemClock_Config+0x100>)
 8001120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001122:	4a31      	ldr	r2, [pc, #196]	; (80011e8 <SystemClock_Config+0x100>)
 8001124:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001128:	6413      	str	r3, [r2, #64]	; 0x40
 800112a:	4b2f      	ldr	r3, [pc, #188]	; (80011e8 <SystemClock_Config+0x100>)
 800112c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800112e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001132:	60bb      	str	r3, [r7, #8]
 8001134:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001136:	2300      	movs	r3, #0
 8001138:	607b      	str	r3, [r7, #4]
 800113a:	4b2c      	ldr	r3, [pc, #176]	; (80011ec <SystemClock_Config+0x104>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4a2b      	ldr	r2, [pc, #172]	; (80011ec <SystemClock_Config+0x104>)
 8001140:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001144:	6013      	str	r3, [r2, #0]
 8001146:	4b29      	ldr	r3, [pc, #164]	; (80011ec <SystemClock_Config+0x104>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800114e:	607b      	str	r3, [r7, #4]
 8001150:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001152:	2309      	movs	r3, #9
 8001154:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001156:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800115a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800115c:	2301      	movs	r3, #1
 800115e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001160:	2302      	movs	r3, #2
 8001162:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001164:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001168:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800116a:	2304      	movs	r3, #4
 800116c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 168;
 800116e:	23a8      	movs	r3, #168	; 0xa8
 8001170:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001172:	2302      	movs	r3, #2
 8001174:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001176:	2304      	movs	r3, #4
 8001178:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800117a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800117e:	4618      	mov	r0, r3
 8001180:	f003 fe68 	bl	8004e54 <HAL_RCC_OscConfig>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800118a:	f002 fe99 	bl	8003ec0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800118e:	230f      	movs	r3, #15
 8001190:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001192:	2302      	movs	r3, #2
 8001194:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001196:	2300      	movs	r3, #0
 8001198:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800119a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800119e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011a4:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80011a6:	f107 031c 	add.w	r3, r7, #28
 80011aa:	2105      	movs	r1, #5
 80011ac:	4618      	mov	r0, r3
 80011ae:	f004 f8c9 	bl	8005344 <HAL_RCC_ClockConfig>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80011b8:	f002 fe82 	bl	8003ec0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80011bc:	2302      	movs	r3, #2
 80011be:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80011c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011c4:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011c6:	f107 030c 	add.w	r3, r7, #12
 80011ca:	4618      	mov	r0, r3
 80011cc:	f004 fb10 	bl	80057f0 <HAL_RCCEx_PeriphCLKConfig>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <SystemClock_Config+0xf2>
  {
    Error_Handler();
 80011d6:	f002 fe73 	bl	8003ec0 <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 80011da:	f004 f999 	bl	8005510 <HAL_RCC_EnableCSS>
}
 80011de:	bf00      	nop
 80011e0:	3760      	adds	r7, #96	; 0x60
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	40023800 	.word	0x40023800
 80011ec:	40007000 	.word	0x40007000

080011f0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b086      	sub	sp, #24
 80011f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80011f6:	1d3b      	adds	r3, r7, #4
 80011f8:	2200      	movs	r2, #0
 80011fa:	601a      	str	r2, [r3, #0]
 80011fc:	605a      	str	r2, [r3, #4]
 80011fe:	609a      	str	r2, [r3, #8]
 8001200:	60da      	str	r2, [r3, #12]
 8001202:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001204:	2300      	movs	r3, #0
 8001206:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001208:	4b24      	ldr	r3, [pc, #144]	; (800129c <MX_RTC_Init+0xac>)
 800120a:	4a25      	ldr	r2, [pc, #148]	; (80012a0 <MX_RTC_Init+0xb0>)
 800120c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800120e:	4b23      	ldr	r3, [pc, #140]	; (800129c <MX_RTC_Init+0xac>)
 8001210:	2200      	movs	r2, #0
 8001212:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001214:	4b21      	ldr	r3, [pc, #132]	; (800129c <MX_RTC_Init+0xac>)
 8001216:	227f      	movs	r2, #127	; 0x7f
 8001218:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800121a:	4b20      	ldr	r3, [pc, #128]	; (800129c <MX_RTC_Init+0xac>)
 800121c:	22ff      	movs	r2, #255	; 0xff
 800121e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001220:	4b1e      	ldr	r3, [pc, #120]	; (800129c <MX_RTC_Init+0xac>)
 8001222:	2200      	movs	r2, #0
 8001224:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001226:	4b1d      	ldr	r3, [pc, #116]	; (800129c <MX_RTC_Init+0xac>)
 8001228:	2200      	movs	r2, #0
 800122a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800122c:	4b1b      	ldr	r3, [pc, #108]	; (800129c <MX_RTC_Init+0xac>)
 800122e:	2200      	movs	r2, #0
 8001230:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001232:	481a      	ldr	r0, [pc, #104]	; (800129c <MX_RTC_Init+0xac>)
 8001234:	f004 fbbe 	bl	80059b4 <HAL_RTC_Init>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800123e:	f002 fe3f 	bl	8003ec0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x9;
 8001242:	2309      	movs	r3, #9
 8001244:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x30;
 8001246:	2330      	movs	r3, #48	; 0x30
 8001248:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800124a:	2300      	movs	r3, #0
 800124c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800124e:	2300      	movs	r3, #0
 8001250:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001252:	2300      	movs	r3, #0
 8001254:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001256:	1d3b      	adds	r3, r7, #4
 8001258:	2201      	movs	r2, #1
 800125a:	4619      	mov	r1, r3
 800125c:	480f      	ldr	r0, [pc, #60]	; (800129c <MX_RTC_Init+0xac>)
 800125e:	f004 fc3a 	bl	8005ad6 <HAL_RTC_SetTime>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001268:	f002 fe2a 	bl	8003ec0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SUNDAY;
 800126c:	2307      	movs	r3, #7
 800126e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JUNE;
 8001270:	2306      	movs	r3, #6
 8001272:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x20;
 8001274:	2320      	movs	r3, #32
 8001276:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x21;
 8001278:	2321      	movs	r3, #33	; 0x21
 800127a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800127c:	463b      	mov	r3, r7
 800127e:	2201      	movs	r2, #1
 8001280:	4619      	mov	r1, r3
 8001282:	4806      	ldr	r0, [pc, #24]	; (800129c <MX_RTC_Init+0xac>)
 8001284:	f004 fd42 	bl	8005d0c <HAL_RTC_SetDate>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800128e:	f002 fe17 	bl	8003ec0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001292:	bf00      	nop
 8001294:	3718      	adds	r7, #24
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	2000423c 	.word	0x2000423c
 80012a0:	40002800 	.word	0x40002800

080012a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b08c      	sub	sp, #48	; 0x30
 80012a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80012aa:	f107 030c 	add.w	r3, r7, #12
 80012ae:	2224      	movs	r2, #36	; 0x24
 80012b0:	2100      	movs	r1, #0
 80012b2:	4618      	mov	r0, r3
 80012b4:	f009 fc8a 	bl	800abcc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012b8:	1d3b      	adds	r3, r7, #4
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012c0:	4b21      	ldr	r3, [pc, #132]	; (8001348 <MX_TIM2_Init+0xa4>)
 80012c2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012c6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4-1;
 80012c8:	4b1f      	ldr	r3, [pc, #124]	; (8001348 <MX_TIM2_Init+0xa4>)
 80012ca:	2203      	movs	r2, #3
 80012cc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ce:	4b1e      	ldr	r3, [pc, #120]	; (8001348 <MX_TIM2_Init+0xa4>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000-1;
 80012d4:	4b1c      	ldr	r3, [pc, #112]	; (8001348 <MX_TIM2_Init+0xa4>)
 80012d6:	f241 3287 	movw	r2, #4999	; 0x1387
 80012da:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012dc:	4b1a      	ldr	r3, [pc, #104]	; (8001348 <MX_TIM2_Init+0xa4>)
 80012de:	2200      	movs	r2, #0
 80012e0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80012e2:	4b19      	ldr	r3, [pc, #100]	; (8001348 <MX_TIM2_Init+0xa4>)
 80012e4:	2280      	movs	r2, #128	; 0x80
 80012e6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80012e8:	2303      	movs	r3, #3
 80012ea:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80012ec:	2300      	movs	r3, #0
 80012ee:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80012f0:	2301      	movs	r3, #1
 80012f2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80012f4:	2300      	movs	r3, #0
 80012f6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 2;
 80012f8:	2302      	movs	r3, #2
 80012fa:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80012fc:	2300      	movs	r3, #0
 80012fe:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001300:	2301      	movs	r3, #1
 8001302:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001304:	2300      	movs	r3, #0
 8001306:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 2;
 8001308:	2302      	movs	r3, #2
 800130a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800130c:	f107 030c 	add.w	r3, r7, #12
 8001310:	4619      	mov	r1, r3
 8001312:	480d      	ldr	r0, [pc, #52]	; (8001348 <MX_TIM2_Init+0xa4>)
 8001314:	f005 f862 	bl	80063dc <HAL_TIM_Encoder_Init>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800131e:	f002 fdcf 	bl	8003ec0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001322:	2300      	movs	r3, #0
 8001324:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001326:	2300      	movs	r3, #0
 8001328:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800132a:	1d3b      	adds	r3, r7, #4
 800132c:	4619      	mov	r1, r3
 800132e:	4806      	ldr	r0, [pc, #24]	; (8001348 <MX_TIM2_Init+0xa4>)
 8001330:	f005 ff4a 	bl	80071c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800133a:	f002 fdc1 	bl	8003ec0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800133e:	bf00      	nop
 8001340:	3730      	adds	r7, #48	; 0x30
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	200042f8 	.word	0x200042f8

0800134c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b08e      	sub	sp, #56	; 0x38
 8001350:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001352:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	605a      	str	r2, [r3, #4]
 800135c:	609a      	str	r2, [r3, #8]
 800135e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001360:	f107 0320 	add.w	r3, r7, #32
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]
 8001368:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800136a:	1d3b      	adds	r3, r7, #4
 800136c:	2200      	movs	r2, #0
 800136e:	601a      	str	r2, [r3, #0]
 8001370:	605a      	str	r2, [r3, #4]
 8001372:	609a      	str	r2, [r3, #8]
 8001374:	60da      	str	r2, [r3, #12]
 8001376:	611a      	str	r2, [r3, #16]
 8001378:	615a      	str	r2, [r3, #20]
 800137a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800137c:	4b2d      	ldr	r3, [pc, #180]	; (8001434 <MX_TIM3_Init+0xe8>)
 800137e:	4a2e      	ldr	r2, [pc, #184]	; (8001438 <MX_TIM3_Init+0xec>)
 8001380:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 601-1;
 8001382:	4b2c      	ldr	r3, [pc, #176]	; (8001434 <MX_TIM3_Init+0xe8>)
 8001384:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001388:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800138a:	4b2a      	ldr	r3, [pc, #168]	; (8001434 <MX_TIM3_Init+0xe8>)
 800138c:	2200      	movs	r2, #0
 800138e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000;
 8001390:	4b28      	ldr	r3, [pc, #160]	; (8001434 <MX_TIM3_Init+0xe8>)
 8001392:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001396:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001398:	4b26      	ldr	r3, [pc, #152]	; (8001434 <MX_TIM3_Init+0xe8>)
 800139a:	2200      	movs	r2, #0
 800139c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800139e:	4b25      	ldr	r3, [pc, #148]	; (8001434 <MX_TIM3_Init+0xe8>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80013a4:	4823      	ldr	r0, [pc, #140]	; (8001434 <MX_TIM3_Init+0xe8>)
 80013a6:	f004 fe37 	bl	8006018 <HAL_TIM_Base_Init>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80013b0:	f002 fd86 	bl	8003ec0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013b8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80013ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013be:	4619      	mov	r1, r3
 80013c0:	481c      	ldr	r0, [pc, #112]	; (8001434 <MX_TIM3_Init+0xe8>)
 80013c2:	f005 fb05 	bl	80069d0 <HAL_TIM_ConfigClockSource>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80013cc:	f002 fd78 	bl	8003ec0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80013d0:	4818      	ldr	r0, [pc, #96]	; (8001434 <MX_TIM3_Init+0xe8>)
 80013d2:	f004 fee1 	bl	8006198 <HAL_TIM_PWM_Init>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80013dc:	f002 fd70 	bl	8003ec0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013e0:	2300      	movs	r3, #0
 80013e2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013e4:	2300      	movs	r3, #0
 80013e6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80013e8:	f107 0320 	add.w	r3, r7, #32
 80013ec:	4619      	mov	r1, r3
 80013ee:	4811      	ldr	r0, [pc, #68]	; (8001434 <MX_TIM3_Init+0xe8>)
 80013f0:	f005 feea 	bl	80071c8 <HAL_TIMEx_MasterConfigSynchronization>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80013fa:	f002 fd61 	bl	8003ec0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013fe:	2360      	movs	r3, #96	; 0x60
 8001400:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001402:	2300      	movs	r3, #0
 8001404:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001406:	2300      	movs	r3, #0
 8001408:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800140a:	2300      	movs	r3, #0
 800140c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800140e:	1d3b      	adds	r3, r7, #4
 8001410:	2200      	movs	r2, #0
 8001412:	4619      	mov	r1, r3
 8001414:	4807      	ldr	r0, [pc, #28]	; (8001434 <MX_TIM3_Init+0xe8>)
 8001416:	f005 fa1d 	bl	8006854 <HAL_TIM_PWM_ConfigChannel>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001420:	f002 fd4e 	bl	8003ec0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001424:	4803      	ldr	r0, [pc, #12]	; (8001434 <MX_TIM3_Init+0xe8>)
 8001426:	f002 fe19 	bl	800405c <HAL_TIM_MspPostInit>

}
 800142a:	bf00      	nop
 800142c:	3738      	adds	r7, #56	; 0x38
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	20004160 	.word	0x20004160
 8001438:	40000400 	.word	0x40000400

0800143c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b08e      	sub	sp, #56	; 0x38
 8001440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001442:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
 800144a:	605a      	str	r2, [r3, #4]
 800144c:	609a      	str	r2, [r3, #8]
 800144e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001450:	f107 0320 	add.w	r3, r7, #32
 8001454:	2200      	movs	r2, #0
 8001456:	601a      	str	r2, [r3, #0]
 8001458:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800145a:	1d3b      	adds	r3, r7, #4
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	605a      	str	r2, [r3, #4]
 8001462:	609a      	str	r2, [r3, #8]
 8001464:	60da      	str	r2, [r3, #12]
 8001466:	611a      	str	r2, [r3, #16]
 8001468:	615a      	str	r2, [r3, #20]
 800146a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800146c:	4b2d      	ldr	r3, [pc, #180]	; (8001524 <MX_TIM4_Init+0xe8>)
 800146e:	4a2e      	ldr	r2, [pc, #184]	; (8001528 <MX_TIM4_Init+0xec>)
 8001470:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 601-1;
 8001472:	4b2c      	ldr	r3, [pc, #176]	; (8001524 <MX_TIM4_Init+0xe8>)
 8001474:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001478:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800147a:	4b2a      	ldr	r3, [pc, #168]	; (8001524 <MX_TIM4_Init+0xe8>)
 800147c:	2200      	movs	r2, #0
 800147e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2000;
 8001480:	4b28      	ldr	r3, [pc, #160]	; (8001524 <MX_TIM4_Init+0xe8>)
 8001482:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001486:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001488:	4b26      	ldr	r3, [pc, #152]	; (8001524 <MX_TIM4_Init+0xe8>)
 800148a:	2200      	movs	r2, #0
 800148c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800148e:	4b25      	ldr	r3, [pc, #148]	; (8001524 <MX_TIM4_Init+0xe8>)
 8001490:	2200      	movs	r2, #0
 8001492:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001494:	4823      	ldr	r0, [pc, #140]	; (8001524 <MX_TIM4_Init+0xe8>)
 8001496:	f004 fdbf 	bl	8006018 <HAL_TIM_Base_Init>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 80014a0:	f002 fd0e 	bl	8003ec0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014a8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80014aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014ae:	4619      	mov	r1, r3
 80014b0:	481c      	ldr	r0, [pc, #112]	; (8001524 <MX_TIM4_Init+0xe8>)
 80014b2:	f005 fa8d 	bl	80069d0 <HAL_TIM_ConfigClockSource>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 80014bc:	f002 fd00 	bl	8003ec0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80014c0:	4818      	ldr	r0, [pc, #96]	; (8001524 <MX_TIM4_Init+0xe8>)
 80014c2:	f004 fe69 	bl	8006198 <HAL_TIM_PWM_Init>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 80014cc:	f002 fcf8 	bl	8003ec0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014d0:	2300      	movs	r3, #0
 80014d2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014d4:	2300      	movs	r3, #0
 80014d6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80014d8:	f107 0320 	add.w	r3, r7, #32
 80014dc:	4619      	mov	r1, r3
 80014de:	4811      	ldr	r0, [pc, #68]	; (8001524 <MX_TIM4_Init+0xe8>)
 80014e0:	f005 fe72 	bl	80071c8 <HAL_TIMEx_MasterConfigSynchronization>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 80014ea:	f002 fce9 	bl	8003ec0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014ee:	2360      	movs	r3, #96	; 0x60
 80014f0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80014f2:	2300      	movs	r3, #0
 80014f4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014f6:	2300      	movs	r3, #0
 80014f8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014fa:	2300      	movs	r3, #0
 80014fc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014fe:	1d3b      	adds	r3, r7, #4
 8001500:	2200      	movs	r2, #0
 8001502:	4619      	mov	r1, r3
 8001504:	4807      	ldr	r0, [pc, #28]	; (8001524 <MX_TIM4_Init+0xe8>)
 8001506:	f005 f9a5 	bl	8006854 <HAL_TIM_PWM_ConfigChannel>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8001510:	f002 fcd6 	bl	8003ec0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001514:	4803      	ldr	r0, [pc, #12]	; (8001524 <MX_TIM4_Init+0xe8>)
 8001516:	f002 fda1 	bl	800405c <HAL_TIM_MspPostInit>

}
 800151a:	bf00      	nop
 800151c:	3738      	adds	r7, #56	; 0x38
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	200040c0 	.word	0x200040c0
 8001528:	40000800 	.word	0x40000800

0800152c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001530:	4b11      	ldr	r3, [pc, #68]	; (8001578 <MX_UART4_Init+0x4c>)
 8001532:	4a12      	ldr	r2, [pc, #72]	; (800157c <MX_UART4_Init+0x50>)
 8001534:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8001536:	4b10      	ldr	r3, [pc, #64]	; (8001578 <MX_UART4_Init+0x4c>)
 8001538:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800153c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800153e:	4b0e      	ldr	r3, [pc, #56]	; (8001578 <MX_UART4_Init+0x4c>)
 8001540:	2200      	movs	r2, #0
 8001542:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001544:	4b0c      	ldr	r3, [pc, #48]	; (8001578 <MX_UART4_Init+0x4c>)
 8001546:	2200      	movs	r2, #0
 8001548:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800154a:	4b0b      	ldr	r3, [pc, #44]	; (8001578 <MX_UART4_Init+0x4c>)
 800154c:	2200      	movs	r2, #0
 800154e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001550:	4b09      	ldr	r3, [pc, #36]	; (8001578 <MX_UART4_Init+0x4c>)
 8001552:	220c      	movs	r2, #12
 8001554:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001556:	4b08      	ldr	r3, [pc, #32]	; (8001578 <MX_UART4_Init+0x4c>)
 8001558:	2200      	movs	r2, #0
 800155a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800155c:	4b06      	ldr	r3, [pc, #24]	; (8001578 <MX_UART4_Init+0x4c>)
 800155e:	2200      	movs	r2, #0
 8001560:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001562:	4805      	ldr	r0, [pc, #20]	; (8001578 <MX_UART4_Init+0x4c>)
 8001564:	f005 fec0 	bl	80072e8 <HAL_UART_Init>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800156e:	f002 fca7 	bl	8003ec0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001572:	bf00      	nop
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	200042b4 	.word	0x200042b4
 800157c:	40004c00 	.word	0x40004c00

08001580 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001584:	4b11      	ldr	r3, [pc, #68]	; (80015cc <MX_UART5_Init+0x4c>)
 8001586:	4a12      	ldr	r2, [pc, #72]	; (80015d0 <MX_UART5_Init+0x50>)
 8001588:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 800158a:	4b10      	ldr	r3, [pc, #64]	; (80015cc <MX_UART5_Init+0x4c>)
 800158c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001590:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001592:	4b0e      	ldr	r3, [pc, #56]	; (80015cc <MX_UART5_Init+0x4c>)
 8001594:	2200      	movs	r2, #0
 8001596:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001598:	4b0c      	ldr	r3, [pc, #48]	; (80015cc <MX_UART5_Init+0x4c>)
 800159a:	2200      	movs	r2, #0
 800159c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800159e:	4b0b      	ldr	r3, [pc, #44]	; (80015cc <MX_UART5_Init+0x4c>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80015a4:	4b09      	ldr	r3, [pc, #36]	; (80015cc <MX_UART5_Init+0x4c>)
 80015a6:	220c      	movs	r2, #12
 80015a8:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015aa:	4b08      	ldr	r3, [pc, #32]	; (80015cc <MX_UART5_Init+0x4c>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80015b0:	4b06      	ldr	r3, [pc, #24]	; (80015cc <MX_UART5_Init+0x4c>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80015b6:	4805      	ldr	r0, [pc, #20]	; (80015cc <MX_UART5_Init+0x4c>)
 80015b8:	f005 fe96 	bl	80072e8 <HAL_UART_Init>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80015c2:	f002 fc7d 	bl	8003ec0 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80015c6:	bf00      	nop
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	200041ac 	.word	0x200041ac
 80015d0:	40005000 	.word	0x40005000

080015d4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80015d8:	4b11      	ldr	r3, [pc, #68]	; (8001620 <MX_USART1_UART_Init+0x4c>)
 80015da:	4a12      	ldr	r2, [pc, #72]	; (8001624 <MX_USART1_UART_Init+0x50>)
 80015dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80015de:	4b10      	ldr	r3, [pc, #64]	; (8001620 <MX_USART1_UART_Init+0x4c>)
 80015e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015e4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015e6:	4b0e      	ldr	r3, [pc, #56]	; (8001620 <MX_USART1_UART_Init+0x4c>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015ec:	4b0c      	ldr	r3, [pc, #48]	; (8001620 <MX_USART1_UART_Init+0x4c>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015f2:	4b0b      	ldr	r3, [pc, #44]	; (8001620 <MX_USART1_UART_Init+0x4c>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80015f8:	4b09      	ldr	r3, [pc, #36]	; (8001620 <MX_USART1_UART_Init+0x4c>)
 80015fa:	220c      	movs	r2, #12
 80015fc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015fe:	4b08      	ldr	r3, [pc, #32]	; (8001620 <MX_USART1_UART_Init+0x4c>)
 8001600:	2200      	movs	r2, #0
 8001602:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001604:	4b06      	ldr	r3, [pc, #24]	; (8001620 <MX_USART1_UART_Init+0x4c>)
 8001606:	2200      	movs	r2, #0
 8001608:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800160a:	4805      	ldr	r0, [pc, #20]	; (8001620 <MX_USART1_UART_Init+0x4c>)
 800160c:	f005 fe6c 	bl	80072e8 <HAL_UART_Init>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001616:	f002 fc53 	bl	8003ec0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800161a:	bf00      	nop
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	200041f0 	.word	0x200041f0
 8001624:	40011000 	.word	0x40011000

08001628 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800162c:	4b11      	ldr	r3, [pc, #68]	; (8001674 <MX_USART2_UART_Init+0x4c>)
 800162e:	4a12      	ldr	r2, [pc, #72]	; (8001678 <MX_USART2_UART_Init+0x50>)
 8001630:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001632:	4b10      	ldr	r3, [pc, #64]	; (8001674 <MX_USART2_UART_Init+0x4c>)
 8001634:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001638:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800163a:	4b0e      	ldr	r3, [pc, #56]	; (8001674 <MX_USART2_UART_Init+0x4c>)
 800163c:	2200      	movs	r2, #0
 800163e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001640:	4b0c      	ldr	r3, [pc, #48]	; (8001674 <MX_USART2_UART_Init+0x4c>)
 8001642:	2200      	movs	r2, #0
 8001644:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001646:	4b0b      	ldr	r3, [pc, #44]	; (8001674 <MX_USART2_UART_Init+0x4c>)
 8001648:	2200      	movs	r2, #0
 800164a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800164c:	4b09      	ldr	r3, [pc, #36]	; (8001674 <MX_USART2_UART_Init+0x4c>)
 800164e:	220c      	movs	r2, #12
 8001650:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001652:	4b08      	ldr	r3, [pc, #32]	; (8001674 <MX_USART2_UART_Init+0x4c>)
 8001654:	2200      	movs	r2, #0
 8001656:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001658:	4b06      	ldr	r3, [pc, #24]	; (8001674 <MX_USART2_UART_Init+0x4c>)
 800165a:	2200      	movs	r2, #0
 800165c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800165e:	4805      	ldr	r0, [pc, #20]	; (8001674 <MX_USART2_UART_Init+0x4c>)
 8001660:	f005 fe42 	bl	80072e8 <HAL_UART_Init>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800166a:	f002 fc29 	bl	8003ec0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800166e:	bf00      	nop
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	20004340 	.word	0x20004340
 8001678:	40004400 	.word	0x40004400

0800167c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001680:	4b11      	ldr	r3, [pc, #68]	; (80016c8 <MX_USART3_UART_Init+0x4c>)
 8001682:	4a12      	ldr	r2, [pc, #72]	; (80016cc <MX_USART3_UART_Init+0x50>)
 8001684:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001686:	4b10      	ldr	r3, [pc, #64]	; (80016c8 <MX_USART3_UART_Init+0x4c>)
 8001688:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800168c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800168e:	4b0e      	ldr	r3, [pc, #56]	; (80016c8 <MX_USART3_UART_Init+0x4c>)
 8001690:	2200      	movs	r2, #0
 8001692:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001694:	4b0c      	ldr	r3, [pc, #48]	; (80016c8 <MX_USART3_UART_Init+0x4c>)
 8001696:	2200      	movs	r2, #0
 8001698:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800169a:	4b0b      	ldr	r3, [pc, #44]	; (80016c8 <MX_USART3_UART_Init+0x4c>)
 800169c:	2200      	movs	r2, #0
 800169e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80016a0:	4b09      	ldr	r3, [pc, #36]	; (80016c8 <MX_USART3_UART_Init+0x4c>)
 80016a2:	220c      	movs	r2, #12
 80016a4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016a6:	4b08      	ldr	r3, [pc, #32]	; (80016c8 <MX_USART3_UART_Init+0x4c>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80016ac:	4b06      	ldr	r3, [pc, #24]	; (80016c8 <MX_USART3_UART_Init+0x4c>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80016b2:	4805      	ldr	r0, [pc, #20]	; (80016c8 <MX_USART3_UART_Init+0x4c>)
 80016b4:	f005 fe18 	bl	80072e8 <HAL_UART_Init>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80016be:	f002 fbff 	bl	8003ec0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80016c2:	bf00      	nop
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	20004108 	.word	0x20004108
 80016cc:	40004800 	.word	0x40004800

080016d0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80016d4:	4b11      	ldr	r3, [pc, #68]	; (800171c <MX_USART6_UART_Init+0x4c>)
 80016d6:	4a12      	ldr	r2, [pc, #72]	; (8001720 <MX_USART6_UART_Init+0x50>)
 80016d8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 80016da:	4b10      	ldr	r3, [pc, #64]	; (800171c <MX_USART6_UART_Init+0x4c>)
 80016dc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80016e0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80016e2:	4b0e      	ldr	r3, [pc, #56]	; (800171c <MX_USART6_UART_Init+0x4c>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80016e8:	4b0c      	ldr	r3, [pc, #48]	; (800171c <MX_USART6_UART_Init+0x4c>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80016ee:	4b0b      	ldr	r3, [pc, #44]	; (800171c <MX_USART6_UART_Init+0x4c>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80016f4:	4b09      	ldr	r3, [pc, #36]	; (800171c <MX_USART6_UART_Init+0x4c>)
 80016f6:	220c      	movs	r2, #12
 80016f8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016fa:	4b08      	ldr	r3, [pc, #32]	; (800171c <MX_USART6_UART_Init+0x4c>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001700:	4b06      	ldr	r3, [pc, #24]	; (800171c <MX_USART6_UART_Init+0x4c>)
 8001702:	2200      	movs	r2, #0
 8001704:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001706:	4805      	ldr	r0, [pc, #20]	; (800171c <MX_USART6_UART_Init+0x4c>)
 8001708:	f005 fdee 	bl	80072e8 <HAL_UART_Init>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001712:	f002 fbd5 	bl	8003ec0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001716:	bf00      	nop
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	20004270 	.word	0x20004270
 8001720:	40011400 	.word	0x40011400

08001724 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b08c      	sub	sp, #48	; 0x30
 8001728:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800172a:	f107 031c 	add.w	r3, r7, #28
 800172e:	2200      	movs	r2, #0
 8001730:	601a      	str	r2, [r3, #0]
 8001732:	605a      	str	r2, [r3, #4]
 8001734:	609a      	str	r2, [r3, #8]
 8001736:	60da      	str	r2, [r3, #12]
 8001738:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800173a:	2300      	movs	r3, #0
 800173c:	61bb      	str	r3, [r7, #24]
 800173e:	4b58      	ldr	r3, [pc, #352]	; (80018a0 <MX_GPIO_Init+0x17c>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001742:	4a57      	ldr	r2, [pc, #348]	; (80018a0 <MX_GPIO_Init+0x17c>)
 8001744:	f043 0320 	orr.w	r3, r3, #32
 8001748:	6313      	str	r3, [r2, #48]	; 0x30
 800174a:	4b55      	ldr	r3, [pc, #340]	; (80018a0 <MX_GPIO_Init+0x17c>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174e:	f003 0320 	and.w	r3, r3, #32
 8001752:	61bb      	str	r3, [r7, #24]
 8001754:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001756:	2300      	movs	r3, #0
 8001758:	617b      	str	r3, [r7, #20]
 800175a:	4b51      	ldr	r3, [pc, #324]	; (80018a0 <MX_GPIO_Init+0x17c>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175e:	4a50      	ldr	r2, [pc, #320]	; (80018a0 <MX_GPIO_Init+0x17c>)
 8001760:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001764:	6313      	str	r3, [r2, #48]	; 0x30
 8001766:	4b4e      	ldr	r3, [pc, #312]	; (80018a0 <MX_GPIO_Init+0x17c>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800176e:	617b      	str	r3, [r7, #20]
 8001770:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001772:	2300      	movs	r3, #0
 8001774:	613b      	str	r3, [r7, #16]
 8001776:	4b4a      	ldr	r3, [pc, #296]	; (80018a0 <MX_GPIO_Init+0x17c>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177a:	4a49      	ldr	r2, [pc, #292]	; (80018a0 <MX_GPIO_Init+0x17c>)
 800177c:	f043 0301 	orr.w	r3, r3, #1
 8001780:	6313      	str	r3, [r2, #48]	; 0x30
 8001782:	4b47      	ldr	r3, [pc, #284]	; (80018a0 <MX_GPIO_Init+0x17c>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001786:	f003 0301 	and.w	r3, r3, #1
 800178a:	613b      	str	r3, [r7, #16]
 800178c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800178e:	2300      	movs	r3, #0
 8001790:	60fb      	str	r3, [r7, #12]
 8001792:	4b43      	ldr	r3, [pc, #268]	; (80018a0 <MX_GPIO_Init+0x17c>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001796:	4a42      	ldr	r2, [pc, #264]	; (80018a0 <MX_GPIO_Init+0x17c>)
 8001798:	f043 0302 	orr.w	r3, r3, #2
 800179c:	6313      	str	r3, [r2, #48]	; 0x30
 800179e:	4b40      	ldr	r3, [pc, #256]	; (80018a0 <MX_GPIO_Init+0x17c>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a2:	f003 0302 	and.w	r3, r3, #2
 80017a6:	60fb      	str	r3, [r7, #12]
 80017a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017aa:	2300      	movs	r3, #0
 80017ac:	60bb      	str	r3, [r7, #8]
 80017ae:	4b3c      	ldr	r3, [pc, #240]	; (80018a0 <MX_GPIO_Init+0x17c>)
 80017b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b2:	4a3b      	ldr	r2, [pc, #236]	; (80018a0 <MX_GPIO_Init+0x17c>)
 80017b4:	f043 0308 	orr.w	r3, r3, #8
 80017b8:	6313      	str	r3, [r2, #48]	; 0x30
 80017ba:	4b39      	ldr	r3, [pc, #228]	; (80018a0 <MX_GPIO_Init+0x17c>)
 80017bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017be:	f003 0308 	and.w	r3, r3, #8
 80017c2:	60bb      	str	r3, [r7, #8]
 80017c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017c6:	2300      	movs	r3, #0
 80017c8:	607b      	str	r3, [r7, #4]
 80017ca:	4b35      	ldr	r3, [pc, #212]	; (80018a0 <MX_GPIO_Init+0x17c>)
 80017cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ce:	4a34      	ldr	r2, [pc, #208]	; (80018a0 <MX_GPIO_Init+0x17c>)
 80017d0:	f043 0304 	orr.w	r3, r3, #4
 80017d4:	6313      	str	r3, [r2, #48]	; 0x30
 80017d6:	4b32      	ldr	r3, [pc, #200]	; (80018a0 <MX_GPIO_Init+0x17c>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017da:	f003 0304 	and.w	r3, r3, #4
 80017de:	607b      	str	r3, [r7, #4]
 80017e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80017e2:	2300      	movs	r3, #0
 80017e4:	603b      	str	r3, [r7, #0]
 80017e6:	4b2e      	ldr	r3, [pc, #184]	; (80018a0 <MX_GPIO_Init+0x17c>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ea:	4a2d      	ldr	r2, [pc, #180]	; (80018a0 <MX_GPIO_Init+0x17c>)
 80017ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80017f0:	6313      	str	r3, [r2, #48]	; 0x30
 80017f2:	4b2b      	ldr	r3, [pc, #172]	; (80018a0 <MX_GPIO_Init+0x17c>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017fa:	603b      	str	r3, [r7, #0]
 80017fc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_4|LEDBlue_Pin|LEDGreen_Pin, GPIO_PIN_RESET);
 80017fe:	2200      	movs	r2, #0
 8001800:	f44f 61c2 	mov.w	r1, #1552	; 0x610
 8001804:	4827      	ldr	r0, [pc, #156]	; (80018a4 <MX_GPIO_Init+0x180>)
 8001806:	f003 faf1 	bl	8004dec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(rightPWMGND_GPIO_Port, rightPWMGND_Pin, GPIO_PIN_RESET);
 800180a:	2200      	movs	r2, #0
 800180c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001810:	4825      	ldr	r0, [pc, #148]	; (80018a8 <MX_GPIO_Init+0x184>)
 8001812:	f003 faeb 	bl	8004dec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(leftPWMGND_GPIO_Port, leftPWMGND_Pin, GPIO_PIN_RESET);
 8001816:	2200      	movs	r2, #0
 8001818:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800181c:	4823      	ldr	r0, [pc, #140]	; (80018ac <MX_GPIO_Init+0x188>)
 800181e:	f003 fae5 	bl	8004dec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PF4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001822:	2310      	movs	r3, #16
 8001824:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001826:	2301      	movs	r3, #1
 8001828:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800182a:	2302      	movs	r3, #2
 800182c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800182e:	2300      	movs	r3, #0
 8001830:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001832:	f107 031c 	add.w	r3, r7, #28
 8001836:	4619      	mov	r1, r3
 8001838:	481a      	ldr	r0, [pc, #104]	; (80018a4 <MX_GPIO_Init+0x180>)
 800183a:	f003 f93b 	bl	8004ab4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEDBlue_Pin LEDGreen_Pin */
  GPIO_InitStruct.Pin = LEDBlue_Pin|LEDGreen_Pin;
 800183e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001842:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001844:	2301      	movs	r3, #1
 8001846:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001848:	2300      	movs	r3, #0
 800184a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800184c:	2300      	movs	r3, #0
 800184e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001850:	f107 031c 	add.w	r3, r7, #28
 8001854:	4619      	mov	r1, r3
 8001856:	4813      	ldr	r0, [pc, #76]	; (80018a4 <MX_GPIO_Init+0x180>)
 8001858:	f003 f92c 	bl	8004ab4 <HAL_GPIO_Init>

  /*Configure GPIO pin : rightPWMGND_Pin */
  GPIO_InitStruct.Pin = rightPWMGND_Pin;
 800185c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001860:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001862:	2301      	movs	r3, #1
 8001864:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001866:	2302      	movs	r3, #2
 8001868:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800186a:	2300      	movs	r3, #0
 800186c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(rightPWMGND_GPIO_Port, &GPIO_InitStruct);
 800186e:	f107 031c 	add.w	r3, r7, #28
 8001872:	4619      	mov	r1, r3
 8001874:	480c      	ldr	r0, [pc, #48]	; (80018a8 <MX_GPIO_Init+0x184>)
 8001876:	f003 f91d 	bl	8004ab4 <HAL_GPIO_Init>

  /*Configure GPIO pin : leftPWMGND_Pin */
  GPIO_InitStruct.Pin = leftPWMGND_Pin;
 800187a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800187e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001880:	2301      	movs	r3, #1
 8001882:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001884:	2302      	movs	r3, #2
 8001886:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001888:	2300      	movs	r3, #0
 800188a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(leftPWMGND_GPIO_Port, &GPIO_InitStruct);
 800188c:	f107 031c 	add.w	r3, r7, #28
 8001890:	4619      	mov	r1, r3
 8001892:	4806      	ldr	r0, [pc, #24]	; (80018ac <MX_GPIO_Init+0x188>)
 8001894:	f003 f90e 	bl	8004ab4 <HAL_GPIO_Init>

}
 8001898:	bf00      	nop
 800189a:	3730      	adds	r7, #48	; 0x30
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	40023800 	.word	0x40023800
 80018a4:	40021400 	.word	0x40021400
 80018a8:	40020c00 	.word	0x40020c00
 80018ac:	40020000 	.word	0x40020000

080018b0 <Car_Initial>:

/* USER CODE BEGIN 4 */
void Car_Initial(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	af00      	add	r7, sp, #0
	taskENTER_CRITICAL();
 80018b4:	f008 fe46 	bl	800a544 <vPortEnterCritical>
	state=Initial;
 80018b8:	4b11      	ldr	r3, [pc, #68]	; (8001900 <Car_Initial+0x50>)
 80018ba:	2201      	movs	r2, #1
 80018bc:	701a      	strb	r2, [r3, #0]
	temp_state = Unknow;
 80018be:	4b11      	ldr	r3, [pc, #68]	; (8001904 <Car_Initial+0x54>)
 80018c0:	2228      	movs	r2, #40	; 0x28
 80018c2:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2,(uint8_t*) &Rx_Buf,2);
 80018c4:	2202      	movs	r2, #2
 80018c6:	4910      	ldr	r1, [pc, #64]	; (8001908 <Car_Initial+0x58>)
 80018c8:	4810      	ldr	r0, [pc, #64]	; (800190c <Car_Initial+0x5c>)
 80018ca:	f005 fe8e 	bl	80075ea <HAL_UART_Receive_IT>
	HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);//??????????????????????????????????????????????????????????????????????????????PWM
 80018ce:	2100      	movs	r1, #0
 80018d0:	480f      	ldr	r0, [pc, #60]	; (8001910 <Car_Initial+0x60>)
 80018d2:	f004 fcbb 	bl	800624c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);//??????????????????????????????????????????????????????????????????????????????PWM
 80018d6:	2100      	movs	r1, #0
 80018d8:	480e      	ldr	r0, [pc, #56]	; (8001914 <Car_Initial+0x64>)
 80018da:	f004 fcb7 	bl	800624c <HAL_TIM_PWM_Start>
	taskEXIT_CRITICAL();
 80018de:	f008 fe61 	bl	800a5a4 <vPortExitCritical>
	HAL_TIM_Encoder_Start(&htim2,TIM_CHANNEL_ALL);
 80018e2:	213c      	movs	r1, #60	; 0x3c
 80018e4:	480c      	ldr	r0, [pc, #48]	; (8001918 <Car_Initial+0x68>)
 80018e6:	f004 fe1f 	bl	8006528 <HAL_TIM_Encoder_Start>
	__HAL_TIM_SET_COUNTER(&htim2,1000);
 80018ea:	4b0b      	ldr	r3, [pc, #44]	; (8001918 <Car_Initial+0x68>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80018f2:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_Base_Start_IT(&htim2);
 80018f4:	4808      	ldr	r0, [pc, #32]	; (8001918 <Car_Initial+0x68>)
 80018f6:	f004 fbdf 	bl	80060b8 <HAL_TIM_Base_Start_IT>
	//vTaskSuspend(UART_RTHandle);//Suspend UART R and T
	//vTaskSuspend(PIDCameraHandle);//Suspend PID module
}
 80018fa:	bf00      	nop
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	200041a8 	.word	0x200041a8
 8001904:	20004260 	.word	0x20004260
 8001908:	200002f8 	.word	0x200002f8
 800190c:	20004340 	.word	0x20004340
 8001910:	20004160 	.word	0x20004160
 8001914:	200040c0 	.word	0x200040c0
 8001918:	200042f8 	.word	0x200042f8

0800191c <Car_Stop>:

void Car_Stop(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
	taskENTER_CRITICAL();
 8001920:	f008 fe10 	bl	800a544 <vPortEnterCritical>
	PWM_SET_LEFT(1);
 8001924:	2001      	movs	r0, #1
 8001926:	f000 fde7 	bl	80024f8 <PWM_SET_LEFT>
	PWM_SET_RIGHT(1);
 800192a:	2001      	movs	r0, #1
 800192c:	f000 fe1c 	bl	8002568 <PWM_SET_RIGHT>
	taskEXIT_CRITICAL();
 8001930:	f008 fe38 	bl	800a5a4 <vPortExitCritical>
}
 8001934:	bf00      	nop
 8001936:	bd80      	pop	{r7, pc}

08001938 <Car_Turning>:

void Car_Turning(float increment_angle,float Accept_Error)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001942:	edc7 0a00 	vstr	s1, [r7]
  	  	  vTaskSuspend(DistanceCheckHandle);
 8001946:	4b19      	ldr	r3, [pc, #100]	; (80019ac <Car_Turning+0x74>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4618      	mov	r0, r3
 800194c:	f007 fd66 	bl	800941c <vTaskSuspend>
	  	  vTaskSuspend(GoStraightHandle);
 8001950:	4b17      	ldr	r3, [pc, #92]	; (80019b0 <Car_Turning+0x78>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4618      	mov	r0, r3
 8001956:	f007 fd61 	bl	800941c <vTaskSuspend>
	  	  vTaskSuspend(MileageHandle);
 800195a:	4b16      	ldr	r3, [pc, #88]	; (80019b4 <Car_Turning+0x7c>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4618      	mov	r0, r3
 8001960:	f007 fd5c 	bl	800941c <vTaskSuspend>
  	  	  Car_Stop();
 8001964:	f7ff ffda 	bl	800191c <Car_Stop>
  	  	  delay(50);
 8001968:	2032      	movs	r0, #50	; 0x32
 800196a:	f000 f893 	bl	8001a94 <delay>
  	  	  distance_flag=0;
 800196e:	4b12      	ldr	r3, [pc, #72]	; (80019b8 <Car_Turning+0x80>)
 8001970:	2200      	movs	r2, #0
 8001972:	601a      	str	r2, [r3, #0]
  	  	  gyro_reset_flag=0;
 8001974:	4b11      	ldr	r3, [pc, #68]	; (80019bc <Car_Turning+0x84>)
 8001976:	2200      	movs	r2, #0
 8001978:	601a      	str	r2, [r3, #0]
	  	  vTaskResume(GyroReceiveHandle);
 800197a:	4b11      	ldr	r3, [pc, #68]	; (80019c0 <Car_Turning+0x88>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4618      	mov	r0, r3
 8001980:	f007 fe10 	bl	80095a4 <vTaskResume>
	  	  delay(500);
 8001984:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001988:	f000 f884 	bl	8001a94 <delay>
	  	  PID_Turning(increment_angle,Accept_Error);
 800198c:	edd7 0a00 	vldr	s1, [r7]
 8001990:	ed97 0a01 	vldr	s0, [r7, #4]
 8001994:	f000 f8f6 	bl	8001b84 <PID_Turning>
	  	  gyro_reset_flag=1;
 8001998:	4b08      	ldr	r3, [pc, #32]	; (80019bc <Car_Turning+0x84>)
 800199a:	2201      	movs	r2, #1
 800199c:	601a      	str	r2, [r3, #0]
	  	  Car_Stop();
 800199e:	f7ff ffbd 	bl	800191c <Car_Stop>
}
 80019a2:	bf00      	nop
 80019a4:	3708      	adds	r7, #8
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	20004158 	.word	0x20004158
 80019b0:	2000415c 	.word	0x2000415c
 80019b4:	200040b8 	.word	0x200040b8
 80019b8:	20000328 	.word	0x20000328
 80019bc:	20000330 	.word	0x20000330
 80019c0:	2000439c 	.word	0x2000439c

080019c4 <Car_Go_Mile>:

void Car_Go_Mile(uint32_t pulse_incremnet,int speed)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 80019cc:	6039      	str	r1, [r7, #0]
	  	  Global_critical_pulses=pulse_incremnet+Global_number_of_pulses;
 80019ce:	4b27      	ldr	r3, [pc, #156]	; (8001a6c <Car_Go_Mile+0xa8>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	461a      	mov	r2, r3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	4413      	add	r3, r2
 80019d8:	461a      	mov	r2, r3
 80019da:	4b25      	ldr	r3, [pc, #148]	; (8001a70 <Car_Go_Mile+0xac>)
 80019dc:	601a      	str	r2, [r3, #0]
		  gyro_reset_flag=0;
 80019de:	4b25      	ldr	r3, [pc, #148]	; (8001a74 <Car_Go_Mile+0xb0>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	601a      	str	r2, [r3, #0]
		  vTaskResume(GyroReceiveHandle);
 80019e4:	4b24      	ldr	r3, [pc, #144]	; (8001a78 <Car_Go_Mile+0xb4>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4618      	mov	r0, r3
 80019ea:	f007 fddb 	bl	80095a4 <vTaskResume>
		  vTaskResume(MileageHandle);
 80019ee:	4b23      	ldr	r3, [pc, #140]	; (8001a7c <Car_Go_Mile+0xb8>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4618      	mov	r0, r3
 80019f4:	f007 fdd6 	bl	80095a4 <vTaskResume>
		  delay(100);
 80019f8:	2064      	movs	r0, #100	; 0x64
 80019fa:	f000 f84b 	bl	8001a94 <delay>
		  osSemaphoreWait(MileageSemHandle, 0);
 80019fe:	4b20      	ldr	r3, [pc, #128]	; (8001a80 <Car_Go_Mile+0xbc>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	2100      	movs	r1, #0
 8001a04:	4618      	mov	r0, r3
 8001a06:	f006 fc2f 	bl	8008268 <osSemaphoreWait>
		  PID_Straight_Reset_Flag=1;
 8001a0a:	4b1e      	ldr	r3, [pc, #120]	; (8001a84 <Car_Go_Mile+0xc0>)
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	601a      	str	r2, [r3, #0]
	  	  Global_go_straight_speed=speed;
 8001a10:	4a1d      	ldr	r2, [pc, #116]	; (8001a88 <Car_Go_Mile+0xc4>)
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	6013      	str	r3, [r2, #0]
	  	  vTaskResume(GoStraightHandle);
 8001a16:	4b1d      	ldr	r3, [pc, #116]	; (8001a8c <Car_Go_Mile+0xc8>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f007 fdc2 	bl	80095a4 <vTaskResume>
	  	  delay(200);
 8001a20:	20c8      	movs	r0, #200	; 0xc8
 8001a22:	f000 f837 	bl	8001a94 <delay>
	  	  PID_Straight_Reset_Flag=0;
 8001a26:	4b17      	ldr	r3, [pc, #92]	; (8001a84 <Car_Go_Mile+0xc0>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	601a      	str	r2, [r3, #0]
	      osSemaphoreWait(MileageSemHandle, osWaitForever);
 8001a2c:	4b14      	ldr	r3, [pc, #80]	; (8001a80 <Car_Go_Mile+0xbc>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f04f 31ff 	mov.w	r1, #4294967295
 8001a34:	4618      	mov	r0, r3
 8001a36:	f006 fc17 	bl	8008268 <osSemaphoreWait>
	      PID_Straight_Reset_Flag=1;
 8001a3a:	4b12      	ldr	r3, [pc, #72]	; (8001a84 <Car_Go_Mile+0xc0>)
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	601a      	str	r2, [r3, #0]
	      vTaskSuspend(GoStraightHandle);
 8001a40:	4b12      	ldr	r3, [pc, #72]	; (8001a8c <Car_Go_Mile+0xc8>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4618      	mov	r0, r3
 8001a46:	f007 fce9 	bl	800941c <vTaskSuspend>
	      camera_recieve_IT_flag=0;
 8001a4a:	4b11      	ldr	r3, [pc, #68]	; (8001a90 <Car_Go_Mile+0xcc>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	601a      	str	r2, [r3, #0]
		  Car_Stop();
 8001a50:	f7ff ff64 	bl	800191c <Car_Stop>
		  gyro_reset_flag=1;
 8001a54:	4b07      	ldr	r3, [pc, #28]	; (8001a74 <Car_Go_Mile+0xb0>)
 8001a56:	2201      	movs	r2, #1
 8001a58:	601a      	str	r2, [r3, #0]
		  vTaskSuspend(MileageHandle);
 8001a5a:	4b08      	ldr	r3, [pc, #32]	; (8001a7c <Car_Go_Mile+0xb8>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f007 fcdc 	bl	800941c <vTaskSuspend>
}
 8001a64:	bf00      	nop
 8001a66:	3708      	adds	r7, #8
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	20000334 	.word	0x20000334
 8001a70:	20000338 	.word	0x20000338
 8001a74:	20000330 	.word	0x20000330
 8001a78:	2000439c 	.word	0x2000439c
 8001a7c:	200040b8 	.word	0x200040b8
 8001a80:	20004238 	.word	0x20004238
 8001a84:	20000008 	.word	0x20000008
 8001a88:	20000000 	.word	0x20000000
 8001a8c:	2000415c 	.word	0x2000415c
 8001a90:	2000032c 	.word	0x2000032c

08001a94 <delay>:

void delay(uint32_t time_ms)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
	uint32_t PreviousWakeTime=osKernelSysTick();
 8001a9c:	f006 fb55 	bl	800814a <osKernelSysTick>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	60fb      	str	r3, [r7, #12]
	osDelayUntil(&PreviousWakeTime, time_ms);
 8001aa4:	f107 030c 	add.w	r3, r7, #12
 8001aa8:	6879      	ldr	r1, [r7, #4]
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f006 fc60 	bl	8008370 <osDelayUntil>
}
 8001ab0:	bf00      	nop
 8001ab2:	3710      	adds	r7, #16
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <Angle_Diff>:

float Angle_Diff(float target, float input)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b085      	sub	sp, #20
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	ed87 0a01 	vstr	s0, [r7, #4]
 8001ac2:	edc7 0a00 	vstr	s1, [r7]
	float Error;
	if(target >= 180)
 8001ac6:	edd7 7a01 	vldr	s15, [r7, #4]
 8001aca:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8001b78 <Angle_Diff+0xc0>
 8001ace:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ad6:	db08      	blt.n	8001aea <Angle_Diff+0x32>
		target=-360+target;
 8001ad8:	edd7 7a01 	vldr	s15, [r7, #4]
 8001adc:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8001b7c <Angle_Diff+0xc4>
 8001ae0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001ae4:	edc7 7a01 	vstr	s15, [r7, #4]
 8001ae8:	e010      	b.n	8001b0c <Angle_Diff+0x54>
	else if(target <=-180)
 8001aea:	edd7 7a01 	vldr	s15, [r7, #4]
 8001aee:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8001b80 <Angle_Diff+0xc8>
 8001af2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001af6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001afa:	d807      	bhi.n	8001b0c <Angle_Diff+0x54>
		target=360+target;
 8001afc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b00:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001b7c <Angle_Diff+0xc4>
 8001b04:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b08:	edc7 7a01 	vstr	s15, [r7, #4]
	Error = target - input;
 8001b0c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001b10:	edd7 7a00 	vldr	s15, [r7]
 8001b14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b18:	edc7 7a03 	vstr	s15, [r7, #12]
		if(Error >= 180)
 8001b1c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b20:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8001b78 <Angle_Diff+0xc0>
 8001b24:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b2c:	db08      	blt.n	8001b40 <Angle_Diff+0x88>
			Error=Error-360;
 8001b2e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b32:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8001b7c <Angle_Diff+0xc4>
 8001b36:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001b3a:	edc7 7a03 	vstr	s15, [r7, #12]
 8001b3e:	e010      	b.n	8001b62 <Angle_Diff+0xaa>
		else if(Error <= -180)
 8001b40:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b44:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8001b80 <Angle_Diff+0xc8>
 8001b48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b50:	d807      	bhi.n	8001b62 <Angle_Diff+0xaa>
			Error=Error+360;
 8001b52:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b56:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8001b7c <Angle_Diff+0xc4>
 8001b5a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b5e:	edc7 7a03 	vstr	s15, [r7, #12]
	return Error;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	ee07 3a90 	vmov	s15, r3
}
 8001b68:	eeb0 0a67 	vmov.f32	s0, s15
 8001b6c:	3714      	adds	r7, #20
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr
 8001b76:	bf00      	nop
 8001b78:	43340000 	.word	0x43340000
 8001b7c:	43b40000 	.word	0x43b40000
 8001b80:	c3340000 	.word	0xc3340000

08001b84 <PID_Turning>:
// 		}
// 	 }
//}

int PID_Turning(float increment_angle,float Accept_Error)//If we want to turn right, parameter is negative
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b092      	sub	sp, #72	; 0x48
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	ed87 0a01 	vstr	s0, [r7, #4]
 8001b8e:	edc7 0a00 	vstr	s1, [r7]

	float PID_target=0;
 8001b92:	f04f 0300 	mov.w	r3, #0
 8001b96:	647b      	str	r3, [r7, #68]	; 0x44
	float PID_Error_Last=0;
 8001b98:	f04f 0300 	mov.w	r3, #0
 8001b9c:	643b      	str	r3, [r7, #64]	; 0x40
	float initial_yaw=0;
 8001b9e:	f04f 0300 	mov.w	r3, #0
 8001ba2:	63fb      	str	r3, [r7, #60]	; 0x3c
	float PID_Output=0,PID_Input=0;;
 8001ba4:	f04f 0300 	mov.w	r3, #0
 8001ba8:	62bb      	str	r3, [r7, #40]	; 0x28
 8001baa:	f04f 0300 	mov.w	r3, #0
 8001bae:	627b      	str	r3, [r7, #36]	; 0x24
	float Error = 0, Error_Total=0;
 8001bb0:	f04f 0300 	mov.w	r3, #0
 8001bb4:	623b      	str	r3, [r7, #32]
 8001bb6:	f04f 0300 	mov.w	r3, #0
 8001bba:	63bb      	str	r3, [r7, #56]	; 0x38
	float KP=8, KI=2, KD=1;
 8001bbc:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8001bc0:	61fb      	str	r3, [r7, #28]
 8001bc2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001bc6:	61bb      	str	r3, [r7, #24]
 8001bc8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001bcc:	617b      	str	r3, [r7, #20]
	//13 2 0.5
	//15 2 0
	int t=0;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	637b      	str	r3, [r7, #52]	; 0x34
	float pwm_left=0,pwm_right=0;
 8001bd2:	f04f 0300 	mov.w	r3, #0
 8001bd6:	613b      	str	r3, [r7, #16]
 8001bd8:	f04f 0300 	mov.w	r3, #0
 8001bdc:	60fb      	str	r3, [r7, #12]
	uint8_t Flag=0; //Indicate that if verifying process begin.
 8001bde:	2300      	movs	r3, #0
 8001be0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	Car_Stop();
 8001be4:	f7ff fe9a 	bl	800191c <Car_Stop>
	//delay(1500);
	for(int i=0;i<10;i++)			//Get average initial direction
 8001be8:	2300      	movs	r3, #0
 8001bea:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001bec:	e012      	b.n	8001c14 <PID_Turning+0x90>
	{
			osSemaphoreWait(GyroReadySemHandle, osWaitForever);
 8001bee:	4ba3      	ldr	r3, [pc, #652]	; (8001e7c <PID_Turning+0x2f8>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f04f 31ff 	mov.w	r1, #4294967295
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f006 fb36 	bl	8008268 <osSemaphoreWait>
			initial_yaw+=angle.z;
 8001bfc:	4ba0      	ldr	r3, [pc, #640]	; (8001e80 <PID_Turning+0x2fc>)
 8001bfe:	edd3 7a02 	vldr	s15, [r3, #8]
 8001c02:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001c06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c0a:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	for(int i=0;i<10;i++)			//Get average initial direction
 8001c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c10:	3301      	adds	r3, #1
 8001c12:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c16:	2b09      	cmp	r3, #9
 8001c18:	dde9      	ble.n	8001bee <PID_Turning+0x6a>
	}
	initial_yaw=initial_yaw/10;
 8001c1a:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001c1e:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001c22:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c26:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	PID_target=initial_yaw + increment_angle;
 8001c2a:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001c2e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c36:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
	if(PID_target > 180)
 8001c3a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001c3e:	ed9f 7a91 	vldr	s14, [pc, #580]	; 8001e84 <PID_Turning+0x300>
 8001c42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c4a:	dd07      	ble.n	8001c5c <PID_Turning+0xd8>
		PID_target=-360+PID_target;
 8001c4c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001c50:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 8001e88 <PID_Turning+0x304>
 8001c54:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001c58:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
	if(PID_target <-180)
 8001c5c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001c60:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8001e8c <PID_Turning+0x308>
 8001c64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c6c:	d507      	bpl.n	8001c7e <PID_Turning+0xfa>
		PID_target=360+PID_target;
 8001c6e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001c72:	ed9f 7a85 	vldr	s14, [pc, #532]	; 8001e88 <PID_Turning+0x304>
 8001c76:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c7a:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
  for(;;)
  {
	  	 osSemaphoreWait(GyroReadySemHandle, osWaitForever);
 8001c7e:	4b7f      	ldr	r3, [pc, #508]	; (8001e7c <PID_Turning+0x2f8>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f04f 31ff 	mov.w	r1, #4294967295
 8001c86:	4618      	mov	r0, r3
 8001c88:	f006 faee 	bl	8008268 <osSemaphoreWait>
	  	 PID_Input = angle.z;
 8001c8c:	4b7c      	ldr	r3, [pc, #496]	; (8001e80 <PID_Turning+0x2fc>)
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	627b      	str	r3, [r7, #36]	; 0x24
	  	 Error=Angle_Diff(PID_target, PID_Input);
 8001c92:	edd7 0a09 	vldr	s1, [r7, #36]	; 0x24
 8001c96:	ed97 0a11 	vldr	s0, [r7, #68]	; 0x44
 8001c9a:	f7ff ff0d 	bl	8001ab8 <Angle_Diff>
 8001c9e:	ed87 0a08 	vstr	s0, [r7, #32]
	  	 if(( (Error > -Accept_Error) && (Error < Accept_Error) ) && Flag == 0)
 8001ca2:	edd7 7a00 	vldr	s15, [r7]
 8001ca6:	eef1 7a67 	vneg.f32	s15, s15
 8001caa:	ed97 7a08 	vldr	s14, [r7, #32]
 8001cae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cb6:	dd17      	ble.n	8001ce8 <PID_Turning+0x164>
 8001cb8:	ed97 7a08 	vldr	s14, [r7, #32]
 8001cbc:	edd7 7a00 	vldr	s15, [r7]
 8001cc0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cc8:	d50e      	bpl.n	8001ce8 <PID_Turning+0x164>
 8001cca:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d10a      	bne.n	8001ce8 <PID_Turning+0x164>
	  	 {
	  		 t++;
 8001cd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cd4:	3301      	adds	r3, #1
 8001cd6:	637b      	str	r3, [r7, #52]	; 0x34
	  		if(t>2)
 8001cd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cda:	2b02      	cmp	r3, #2
 8001cdc:	dd04      	ble.n	8001ce8 <PID_Turning+0x164>
	  		{
	  			Flag = 1;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	  			t=0;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	637b      	str	r3, [r7, #52]	; 0x34
	  		}
	  	 }
	  	 if(Flag)
 8001ce8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d026      	beq.n	8001d3e <PID_Turning+0x1ba>
	  	 {
	  		if(t>Angle_stable_cycles)
 8001cf0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cf2:	2b03      	cmp	r3, #3
 8001cf4:	dd06      	ble.n	8001d04 <PID_Turning+0x180>
	  		{
	  			Flag=0;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	  			t=0;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	637b      	str	r3, [r7, #52]	; 0x34
	  			return 0;
 8001d00:	2300      	movs	r3, #0
 8001d02:	e0b7      	b.n	8001e74 <PID_Turning+0x2f0>
	  		}
	  		else if((Error > -Accept_Error) && (Error < Accept_Error))
 8001d04:	edd7 7a00 	vldr	s15, [r7]
 8001d08:	eef1 7a67 	vneg.f32	s15, s15
 8001d0c:	ed97 7a08 	vldr	s14, [r7, #32]
 8001d10:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d18:	dd0c      	ble.n	8001d34 <PID_Turning+0x1b0>
 8001d1a:	ed97 7a08 	vldr	s14, [r7, #32]
 8001d1e:	edd7 7a00 	vldr	s15, [r7]
 8001d22:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d2a:	d503      	bpl.n	8001d34 <PID_Turning+0x1b0>
	  		{
	  			t++;
 8001d2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d2e:	3301      	adds	r3, #1
 8001d30:	637b      	str	r3, [r7, #52]	; 0x34
 8001d32:	e004      	b.n	8001d3e <PID_Turning+0x1ba>
	  		}
	  		else
	  		{
	  			Flag=0;
 8001d34:	2300      	movs	r3, #0
 8001d36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	  			t=0;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	637b      	str	r3, [r7, #52]	; 0x34
	  		}
	  	 }
	  	 Error_Total=Error_Total+KI*Error;
 8001d3e:	ed97 7a06 	vldr	s14, [r7, #24]
 8001d42:	edd7 7a08 	vldr	s15, [r7, #32]
 8001d46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d4a:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8001d4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d52:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	     PID_Output = KP * Error  +
 8001d56:	ed97 7a07 	vldr	s14, [r7, #28]
 8001d5a:	edd7 7a08 	vldr	s15, [r7, #32]
 8001d5e:	ee27 7a27 	vmul.f32	s14, s14, s15
	 				  KD * (Error - PID_Error_Last ) +
 8001d62:	edd7 6a08 	vldr	s13, [r7, #32]
 8001d66:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001d6a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001d6e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d72:	ee66 7aa7 	vmul.f32	s15, s13, s15
	     PID_Output = KP * Error  +
 8001d76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d7a:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8001d7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d82:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
					  Error_Total;
	     PID_Error_Last = Error;
 8001d86:	6a3b      	ldr	r3, [r7, #32]
 8001d88:	643b      	str	r3, [r7, #64]	; 0x40
	     pwm_right =   PID_Output;
 8001d8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d8c:	60fb      	str	r3, [r7, #12]
	     pwm_left  = - PID_Output;
 8001d8e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001d92:	eef1 7a67 	vneg.f32	s15, s15
 8001d96:	edc7 7a04 	vstr	s15, [r7, #16]
	     pwm_right += pwm_right>0 ?PWM_Lowest:-PWM_Lowest;
 8001d9a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d9e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001da6:	dd02      	ble.n	8001dae <PID_Turning+0x22a>
 8001da8:	eddf 7a39 	vldr	s15, [pc, #228]	; 8001e90 <PID_Turning+0x30c>
 8001dac:	e001      	b.n	8001db2 <PID_Turning+0x22e>
 8001dae:	eddf 7a39 	vldr	s15, [pc, #228]	; 8001e94 <PID_Turning+0x310>
 8001db2:	ed97 7a03 	vldr	s14, [r7, #12]
 8001db6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dba:	edc7 7a03 	vstr	s15, [r7, #12]
	     pwm_left  += pwm_left>0  ?PWM_Lowest:-PWM_Lowest;
 8001dbe:	edd7 7a04 	vldr	s15, [r7, #16]
 8001dc2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001dc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dca:	dd02      	ble.n	8001dd2 <PID_Turning+0x24e>
 8001dcc:	eddf 7a30 	vldr	s15, [pc, #192]	; 8001e90 <PID_Turning+0x30c>
 8001dd0:	e001      	b.n	8001dd6 <PID_Turning+0x252>
 8001dd2:	eddf 7a30 	vldr	s15, [pc, #192]	; 8001e94 <PID_Turning+0x310>
 8001dd6:	ed97 7a04 	vldr	s14, [r7, #16]
 8001dda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dde:	edc7 7a04 	vstr	s15, [r7, #16]
	     pwm_right =  pwm_right>= PWM_Higest?PWM_Higest:pwm_right;
 8001de2:	edd7 7a03 	vldr	s15, [r7, #12]
 8001de6:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8001e98 <PID_Turning+0x314>
 8001dea:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001df2:	db01      	blt.n	8001df8 <PID_Turning+0x274>
 8001df4:	4b29      	ldr	r3, [pc, #164]	; (8001e9c <PID_Turning+0x318>)
 8001df6:	e000      	b.n	8001dfa <PID_Turning+0x276>
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	60fb      	str	r3, [r7, #12]
	     pwm_right =  pwm_right<= -PWM_Higest?-PWM_Higest:pwm_right;
 8001dfc:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e00:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8001ea0 <PID_Turning+0x31c>
 8001e04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e0c:	d801      	bhi.n	8001e12 <PID_Turning+0x28e>
 8001e0e:	4b25      	ldr	r3, [pc, #148]	; (8001ea4 <PID_Turning+0x320>)
 8001e10:	e000      	b.n	8001e14 <PID_Turning+0x290>
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	60fb      	str	r3, [r7, #12]
	     pwm_left  =  pwm_left >= PWM_Higest?PWM_Higest:pwm_left;
 8001e16:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e1a:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8001e98 <PID_Turning+0x314>
 8001e1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e26:	db01      	blt.n	8001e2c <PID_Turning+0x2a8>
 8001e28:	4b1c      	ldr	r3, [pc, #112]	; (8001e9c <PID_Turning+0x318>)
 8001e2a:	e000      	b.n	8001e2e <PID_Turning+0x2aa>
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	613b      	str	r3, [r7, #16]
	     pwm_left  =  pwm_left <= -PWM_Higest?-PWM_Higest:pwm_left;// 
 8001e30:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e34:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001ea0 <PID_Turning+0x31c>
 8001e38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e40:	d801      	bhi.n	8001e46 <PID_Turning+0x2c2>
 8001e42:	4b18      	ldr	r3, [pc, #96]	; (8001ea4 <PID_Turning+0x320>)
 8001e44:	e000      	b.n	8001e48 <PID_Turning+0x2c4>
 8001e46:	693b      	ldr	r3, [r7, #16]
 8001e48:	613b      	str	r3, [r7, #16]
	    	 taskENTER_CRITICAL();
 8001e4a:	f008 fb7b 	bl	800a544 <vPortEnterCritical>
	    	 PWM_SET_RIGHT ((int32_t)   pwm_right);
 8001e4e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e52:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e56:	ee17 0a90 	vmov	r0, s15
 8001e5a:	f000 fb85 	bl	8002568 <PWM_SET_RIGHT>
	    	 PWM_SET_LEFT  ((int32_t)   pwm_left );
 8001e5e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e62:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e66:	ee17 0a90 	vmov	r0, s15
 8001e6a:	f000 fb45 	bl	80024f8 <PWM_SET_LEFT>
	    	 taskEXIT_CRITICAL();
 8001e6e:	f008 fb99 	bl	800a5a4 <vPortExitCritical>
	  	 osSemaphoreWait(GyroReadySemHandle, osWaitForever);
 8001e72:	e704      	b.n	8001c7e <PID_Turning+0xfa>
  }

}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3748      	adds	r7, #72	; 0x48
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	20004264 	.word	0x20004264
 8001e80:	20000304 	.word	0x20000304
 8001e84:	43340000 	.word	0x43340000
 8001e88:	43b40000 	.word	0x43b40000
 8001e8c:	c3340000 	.word	0xc3340000
 8001e90:	43480000 	.word	0x43480000
 8001e94:	c3480000 	.word	0xc3480000
 8001e98:	44af0000 	.word	0x44af0000
 8001e9c:	44af0000 	.word	0x44af0000
 8001ea0:	c4af0000 	.word	0xc4af0000
 8001ea4:	c4af0000 	.word	0xc4af0000

08001ea8 <PID_Straight>:
void PID_Straight(float speed)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b092      	sub	sp, #72	; 0x48
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	ed87 0a01 	vstr	s0, [r7, #4]
					float PID_target=0;
 8001eb2:	f04f 0300 	mov.w	r3, #0
 8001eb6:	633b      	str	r3, [r7, #48]	; 0x30
					float PID_Error_Last=0;
 8001eb8:	f04f 0300 	mov.w	r3, #0
 8001ebc:	647b      	str	r3, [r7, #68]	; 0x44
					float initial_yaw=0;
 8001ebe:	f04f 0300 	mov.w	r3, #0
 8001ec2:	643b      	str	r3, [r7, #64]	; 0x40
					float PID_Output=0,PID_Input=0;
 8001ec4:	f04f 0300 	mov.w	r3, #0
 8001ec8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001eca:	f04f 0300 	mov.w	r3, #0
 8001ece:	62bb      	str	r3, [r7, #40]	; 0x28
					float Error = 0, Error_Total=0,Error_Total_Total=0;
 8001ed0:	f04f 0300 	mov.w	r3, #0
 8001ed4:	627b      	str	r3, [r7, #36]	; 0x24
 8001ed6:	f04f 0300 	mov.w	r3, #0
 8001eda:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001edc:	f04f 0300 	mov.w	r3, #0
 8001ee0:	63bb      	str	r3, [r7, #56]	; 0x38
					float KP=15, KI=7, KD=10, KI2=0.014;
 8001ee2:	4b6b      	ldr	r3, [pc, #428]	; (8002090 <PID_Straight+0x1e8>)
 8001ee4:	623b      	str	r3, [r7, #32]
 8001ee6:	4b6b      	ldr	r3, [pc, #428]	; (8002094 <PID_Straight+0x1ec>)
 8001ee8:	61fb      	str	r3, [r7, #28]
 8001eea:	4b6b      	ldr	r3, [pc, #428]	; (8002098 <PID_Straight+0x1f0>)
 8001eec:	61bb      	str	r3, [r7, #24]
 8001eee:	4b6b      	ldr	r3, [pc, #428]	; (800209c <PID_Straight+0x1f4>)
 8001ef0:	617b      	str	r3, [r7, #20]
					int32_t pwm_right=0;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	613b      	str	r3, [r7, #16]
					int32_t pwm_left=0;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	60fb      	str	r3, [r7, #12]
					//uint8_t Flag=0; //Indicate that if verifying process begin.
					Car_Stop();
 8001efa:	f7ff fd0f 	bl	800191c <Car_Stop>
					if (PID_Straight_Reset_Flag)
 8001efe:	4b68      	ldr	r3, [pc, #416]	; (80020a0 <PID_Straight+0x1f8>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	f040 80bb 	bne.w	800207e <PID_Straight+0x1d6>
						return;
					osSemaphoreWait(GyroReadySemHandle, osWaitForever);
 8001f08:	4b66      	ldr	r3, [pc, #408]	; (80020a4 <PID_Straight+0x1fc>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f10:	4618      	mov	r0, r3
 8001f12:	f006 f9a9 	bl	8008268 <osSemaphoreWait>
					for(int i=0;i<10;i++)			//Get average initial direction
 8001f16:	2300      	movs	r3, #0
 8001f18:	637b      	str	r3, [r7, #52]	; 0x34
 8001f1a:	e015      	b.n	8001f48 <PID_Straight+0xa0>
					{
							osSemaphoreWait(GyroReadySemHandle, osWaitForever);
 8001f1c:	4b61      	ldr	r3, [pc, #388]	; (80020a4 <PID_Straight+0x1fc>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f04f 31ff 	mov.w	r1, #4294967295
 8001f24:	4618      	mov	r0, r3
 8001f26:	f006 f99f 	bl	8008268 <osSemaphoreWait>
							initial_yaw+=angle.z;
 8001f2a:	4b5f      	ldr	r3, [pc, #380]	; (80020a8 <PID_Straight+0x200>)
 8001f2c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001f30:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001f34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f38:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
							delay(10);
 8001f3c:	200a      	movs	r0, #10
 8001f3e:	f7ff fda9 	bl	8001a94 <delay>
					for(int i=0;i<10;i++)			//Get average initial direction
 8001f42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f44:	3301      	adds	r3, #1
 8001f46:	637b      	str	r3, [r7, #52]	; 0x34
 8001f48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f4a:	2b09      	cmp	r3, #9
 8001f4c:	dde6      	ble.n	8001f1c <PID_Straight+0x74>
					}
					initial_yaw=initial_yaw/10;
 8001f4e:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001f52:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001f56:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f5a:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
					PID_target=initial_yaw;
 8001f5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f60:	633b      	str	r3, [r7, #48]	; 0x30
				  for(;;)
				  {
					  	 if (PID_Straight_Reset_Flag)
 8001f62:	4b4f      	ldr	r3, [pc, #316]	; (80020a0 <PID_Straight+0x1f8>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	f040 808b 	bne.w	8002082 <PID_Straight+0x1da>
					  		 return;
		  	  	  	  	 //HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_10);//Green
					  	 osSemaphoreWait(GyroReadySemHandle, osWaitForever);
 8001f6c:	4b4d      	ldr	r3, [pc, #308]	; (80020a4 <PID_Straight+0x1fc>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f04f 31ff 	mov.w	r1, #4294967295
 8001f74:	4618      	mov	r0, r3
 8001f76:	f006 f977 	bl	8008268 <osSemaphoreWait>
					  	 PID_Input = angle.z;
 8001f7a:	4b4b      	ldr	r3, [pc, #300]	; (80020a8 <PID_Straight+0x200>)
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	62bb      	str	r3, [r7, #40]	; 0x28
					  	 Error=Angle_Diff(PID_target, PID_Input);
 8001f80:	edd7 0a0a 	vldr	s1, [r7, #40]	; 0x28
 8001f84:	ed97 0a0c 	vldr	s0, [r7, #48]	; 0x30
 8001f88:	f7ff fd96 	bl	8001ab8 <Angle_Diff>
 8001f8c:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
						 Error_Total=Error_Total+KI*Error;
 8001f90:	ed97 7a07 	vldr	s14, [r7, #28]
 8001f94:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001f98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f9c:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001fa0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fa4:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
					     Error_Total_Total= Error_Total_Total+KI2*Error_Total;
 8001fa8:	ed97 7a05 	vldr	s14, [r7, #20]
 8001fac:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001fb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fb4:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8001fb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fbc:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
					     PID_Output = KP * Error  +
 8001fc0:	ed97 7a08 	vldr	s14, [r7, #32]
 8001fc4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001fc8:	ee27 7a27 	vmul.f32	s14, s14, s15
					 				  KD * (Error - PID_Error_Last ) +
 8001fcc:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8001fd0:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001fd4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001fd8:	edd7 7a06 	vldr	s15, [r7, #24]
 8001fdc:	ee66 7aa7 	vmul.f32	s15, s13, s15
					     PID_Output = KP * Error  +
 8001fe0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fe4:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001fe8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fec:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
									  Error_Total;
					     PID_Error_Last = Error;
 8001ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff2:	647b      	str	r3, [r7, #68]	; 0x44

					     pwm_right=	speed+	(int32_t) 	PID_Output;
 8001ff4:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001ff8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ffc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002000:	edd7 7a01 	vldr	s15, [r7, #4]
 8002004:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002008:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800200c:	ee17 3a90 	vmov	r3, s15
 8002010:	613b      	str	r3, [r7, #16]
					     pwm_left=	speed-	(int32_t)  	PID_Output;
 8002012:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002016:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800201a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800201e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002022:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002026:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800202a:	ee17 3a90 	vmov	r3, s15
 800202e:	60fb      	str	r3, [r7, #12]
					     pwm_right = pwm_right<PWM_Lowest ? PWM_Lowest : pwm_right;
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	2bc8      	cmp	r3, #200	; 0xc8
 8002034:	bfb8      	it	lt
 8002036:	23c8      	movlt	r3, #200	; 0xc8
 8002038:	613b      	str	r3, [r7, #16]
					     pwm_right = pwm_right>PWM_Higest ? PWM_Higest : pwm_right;
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 8002040:	bfa8      	it	ge
 8002042:	f44f 63af 	movge.w	r3, #1400	; 0x578
 8002046:	613b      	str	r3, [r7, #16]
					     pwm_left = pwm_left<PWM_Lowest ? PWM_Lowest : pwm_left;
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	2bc8      	cmp	r3, #200	; 0xc8
 800204c:	bfb8      	it	lt
 800204e:	23c8      	movlt	r3, #200	; 0xc8
 8002050:	60fb      	str	r3, [r7, #12]
					     pwm_left = pwm_left>PWM_Higest ? PWM_Higest : pwm_left;
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 8002058:	bfa8      	it	ge
 800205a:	f44f 63af 	movge.w	r3, #1400	; 0x578
 800205e:	60fb      	str	r3, [r7, #12]
					     if (PID_Straight_Reset_Flag)
 8002060:	4b0f      	ldr	r3, [pc, #60]	; (80020a0 <PID_Straight+0x1f8>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d10e      	bne.n	8002086 <PID_Straight+0x1de>
					     	return;
					     taskENTER_CRITICAL();
 8002068:	f008 fa6c 	bl	800a544 <vPortEnterCritical>
					     PWM_SET_RIGHT (pwm_right);
 800206c:	6938      	ldr	r0, [r7, #16]
 800206e:	f000 fa7b 	bl	8002568 <PWM_SET_RIGHT>
					     PWM_SET_LEFT(pwm_left);
 8002072:	68f8      	ldr	r0, [r7, #12]
 8002074:	f000 fa40 	bl	80024f8 <PWM_SET_LEFT>
					     taskEXIT_CRITICAL();
 8002078:	f008 fa94 	bl	800a5a4 <vPortExitCritical>
					  	 if (PID_Straight_Reset_Flag)
 800207c:	e771      	b.n	8001f62 <PID_Straight+0xba>
						return;
 800207e:	bf00      	nop
 8002080:	e002      	b.n	8002088 <PID_Straight+0x1e0>
					  		 return;
 8002082:	bf00      	nop
 8002084:	e000      	b.n	8002088 <PID_Straight+0x1e0>
					     	return;
 8002086:	bf00      	nop
					     }
}
 8002088:	3748      	adds	r7, #72	; 0x48
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	41700000 	.word	0x41700000
 8002094:	40e00000 	.word	0x40e00000
 8002098:	41200000 	.word	0x41200000
 800209c:	3c656042 	.word	0x3c656042
 80020a0:	20000008 	.word	0x20000008
 80020a4:	20004264 	.word	0x20004264
 80020a8:	20000304 	.word	0x20000304

080020ac <Ultrasonic_Feedback>:

Distance Ultrasonic_Feedback(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b088      	sub	sp, #32
 80020b0:	af00      	add	r7, sp, #0
	uint8_t info=0xA0;
 80020b2:	23a0      	movs	r3, #160	; 0xa0
 80020b4:	74fb      	strb	r3, [r7, #19]
	uint8_t Rx_Buf[3]={0,0,0};
 80020b6:	4a2b      	ldr	r2, [pc, #172]	; (8002164 <Ultrasonic_Feedback+0xb8>)
 80020b8:	f107 0310 	add.w	r3, r7, #16
 80020bc:	6812      	ldr	r2, [r2, #0]
 80020be:	4611      	mov	r1, r2
 80020c0:	8019      	strh	r1, [r3, #0]
 80020c2:	3302      	adds	r3, #2
 80020c4:	0c12      	lsrs	r2, r2, #16
 80020c6:	701a      	strb	r2, [r3, #0]
	uint32_t Data=0x00000000;
 80020c8:	2300      	movs	r3, #0
 80020ca:	61fb      	str	r3, [r7, #28]
	Distance distance={0.0,0.0};
 80020cc:	f04f 0300 	mov.w	r3, #0
 80020d0:	60bb      	str	r3, [r7, #8]
 80020d2:	f04f 0300 	mov.w	r3, #0
 80020d6:	60fb      	str	r3, [r7, #12]
	taskENTER_CRITICAL();
 80020d8:	f008 fa34 	bl	800a544 <vPortEnterCritical>
	HAL_UART_Transmit(&huart5,(uint8_t*) &info,1,1000);
 80020dc:	f107 0113 	add.w	r1, r7, #19
 80020e0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020e4:	2201      	movs	r2, #1
 80020e6:	4820      	ldr	r0, [pc, #128]	; (8002168 <Ultrasonic_Feedback+0xbc>)
 80020e8:	f005 f94b 	bl	8007382 <HAL_UART_Transmit>
	delay(200);
 80020ec:	20c8      	movs	r0, #200	; 0xc8
 80020ee:	f7ff fcd1 	bl	8001a94 <delay>
	HAL_UART_Receive(&huart5,(uint8_t*) &Rx_Buf,3,1000);
 80020f2:	f107 0110 	add.w	r1, r7, #16
 80020f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020fa:	2203      	movs	r2, #3
 80020fc:	481a      	ldr	r0, [pc, #104]	; (8002168 <Ultrasonic_Feedback+0xbc>)
 80020fe:	f005 f9d2 	bl	80074a6 <HAL_UART_Receive>
	taskEXIT_CRITICAL();
 8002102:	f008 fa4f 	bl	800a5a4 <vPortExitCritical>
	Data=Data | (((uint32_t) (Rx_Buf[0]))<<16);
 8002106:	7c3b      	ldrb	r3, [r7, #16]
 8002108:	041b      	lsls	r3, r3, #16
 800210a:	69fa      	ldr	r2, [r7, #28]
 800210c:	4313      	orrs	r3, r2
 800210e:	61fb      	str	r3, [r7, #28]
	Data=Data | (((uint32_t) (Rx_Buf[1]))<<8);
 8002110:	7c7b      	ldrb	r3, [r7, #17]
 8002112:	021b      	lsls	r3, r3, #8
 8002114:	69fa      	ldr	r2, [r7, #28]
 8002116:	4313      	orrs	r3, r2
 8002118:	61fb      	str	r3, [r7, #28]
	Data=Data |((uint32_t) (Rx_Buf[2]));
 800211a:	7cbb      	ldrb	r3, [r7, #18]
 800211c:	461a      	mov	r2, r3
 800211e:	69fb      	ldr	r3, [r7, #28]
 8002120:	4313      	orrs	r3, r2
 8002122:	61fb      	str	r3, [r7, #28]
	//HAL_UART_Transmit(&huart1, (uint8_t *) &Data, 4, 0xFFFF);
	distance.front=Data/1000;
 8002124:	69fb      	ldr	r3, [r7, #28]
 8002126:	4a11      	ldr	r2, [pc, #68]	; (800216c <Ultrasonic_Feedback+0xc0>)
 8002128:	fba2 2303 	umull	r2, r3, r2, r3
 800212c:	099b      	lsrs	r3, r3, #6
 800212e:	ee07 3a90 	vmov	s15, r3
 8002132:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002136:	edc7 7a02 	vstr	s15, [r7, #8]
	return distance;
 800213a:	f107 0314 	add.w	r3, r7, #20
 800213e:	f107 0208 	add.w	r2, r7, #8
 8002142:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002146:	e883 0003 	stmia.w	r3, {r0, r1}
 800214a:	697a      	ldr	r2, [r7, #20]
 800214c:	69bb      	ldr	r3, [r7, #24]
 800214e:	ee07 2a10 	vmov	s14, r2
 8002152:	ee07 3a90 	vmov	s15, r3
}
 8002156:	eeb0 0a47 	vmov.f32	s0, s14
 800215a:	eef0 0a67 	vmov.f32	s1, s15
 800215e:	3720      	adds	r7, #32
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	0800bcc8 	.word	0x0800bcc8
 8002168:	200041ac 	.word	0x200041ac
 800216c:	10624dd3 	.word	0x10624dd3

08002170 <Ultrasonic_Feedback_front>:

void Ultrasonic_Feedback_front(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0

	HAL_UART_Receive_IT(&huart5,(uint8_t*) &Rx_Buf_Front,3);
 8002174:	2203      	movs	r2, #3
 8002176:	4906      	ldr	r1, [pc, #24]	; (8002190 <Ultrasonic_Feedback_front+0x20>)
 8002178:	4806      	ldr	r0, [pc, #24]	; (8002194 <Ultrasonic_Feedback_front+0x24>)
 800217a:	f005 fa36 	bl	80075ea <HAL_UART_Receive_IT>
	HAL_UART_Transmit(&huart5,(uint8_t*) &info,1,0xFFFF);
 800217e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002182:	2201      	movs	r2, #1
 8002184:	4904      	ldr	r1, [pc, #16]	; (8002198 <Ultrasonic_Feedback_front+0x28>)
 8002186:	4803      	ldr	r0, [pc, #12]	; (8002194 <Ultrasonic_Feedback_front+0x24>)
 8002188:	f005 f8fb 	bl	8007382 <HAL_UART_Transmit>

}
 800218c:	bf00      	nop
 800218e:	bd80      	pop	{r7, pc}
 8002190:	20000300 	.word	0x20000300
 8002194:	200041ac 	.word	0x200041ac
 8002198:	2000000c 	.word	0x2000000c

0800219c <Ultrasonic_Feedback_right>:


}

float Ultrasonic_Feedback_right(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b082      	sub	sp, #8
 80021a0:	af00      	add	r7, sp, #0
    float diatance_temp=0;
 80021a2:	f04f 0300 	mov.w	r3, #0
 80021a6:	607b      	str	r3, [r7, #4]

	HAL_UART_Receive_IT(&huart4,(uint8_t*) &Rx_Buf_Right,3);
 80021a8:	2203      	movs	r2, #3
 80021aa:	490e      	ldr	r1, [pc, #56]	; (80021e4 <Ultrasonic_Feedback_right+0x48>)
 80021ac:	480e      	ldr	r0, [pc, #56]	; (80021e8 <Ultrasonic_Feedback_right+0x4c>)
 80021ae:	f005 fa1c 	bl	80075ea <HAL_UART_Receive_IT>
	HAL_UART_Transmit(&huart4,(uint8_t*) &info,1,0xFFFF);
 80021b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021b6:	2201      	movs	r2, #1
 80021b8:	490c      	ldr	r1, [pc, #48]	; (80021ec <Ultrasonic_Feedback_right+0x50>)
 80021ba:	480b      	ldr	r0, [pc, #44]	; (80021e8 <Ultrasonic_Feedback_right+0x4c>)
 80021bc:	f005 f8e1 	bl	8007382 <HAL_UART_Transmit>
	osSemaphoreWait(gomile6SemHandle, 500);
 80021c0:	4b0b      	ldr	r3, [pc, #44]	; (80021f0 <Ultrasonic_Feedback_right+0x54>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80021c8:	4618      	mov	r0, r3
 80021ca:	f006 f84d 	bl	8008268 <osSemaphoreWait>
	diatance_temp=right_distance.right;
 80021ce:	4b09      	ldr	r3, [pc, #36]	; (80021f4 <Ultrasonic_Feedback_right+0x58>)
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	607b      	str	r3, [r7, #4]
	return diatance_temp;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	ee07 3a90 	vmov	s15, r3

	//delay(200);
}
 80021da:	eeb0 0a67 	vmov.f32	s0, s15
 80021de:	3708      	adds	r7, #8
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	200002fc 	.word	0x200002fc
 80021e8:	200042b4 	.word	0x200042b4
 80021ec:	2000000c 	.word	0x2000000c
 80021f0:	200040b0 	.word	0x200040b0
 80021f4:	20000318 	.word	0x20000318

080021f8 <HAL_UART_RxCpltCallback>:
//						     }
//
//}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
  {
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b084      	sub	sp, #16
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  	if (huart->Instance==USART2){
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a6c      	ldr	r2, [pc, #432]	; (80023b8 <HAL_UART_RxCpltCallback+0x1c0>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d142      	bne.n	8002290 <HAL_UART_RxCpltCallback+0x98>
  		Camera_Data=0x0000;
 800220a:	4b6c      	ldr	r3, [pc, #432]	; (80023bc <HAL_UART_RxCpltCallback+0x1c4>)
 800220c:	2200      	movs	r2, #0
 800220e:	801a      	strh	r2, [r3, #0]
  		Camera_Data=Camera_Data | (((uint16_t) (Rx_Buf[0]))<<8);
 8002210:	4b6b      	ldr	r3, [pc, #428]	; (80023c0 <HAL_UART_RxCpltCallback+0x1c8>)
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	b2db      	uxtb	r3, r3
 8002216:	021b      	lsls	r3, r3, #8
 8002218:	b21a      	sxth	r2, r3
 800221a:	4b68      	ldr	r3, [pc, #416]	; (80023bc <HAL_UART_RxCpltCallback+0x1c4>)
 800221c:	881b      	ldrh	r3, [r3, #0]
 800221e:	b29b      	uxth	r3, r3
 8002220:	b21b      	sxth	r3, r3
 8002222:	4313      	orrs	r3, r2
 8002224:	b21b      	sxth	r3, r3
 8002226:	b29a      	uxth	r2, r3
 8002228:	4b64      	ldr	r3, [pc, #400]	; (80023bc <HAL_UART_RxCpltCallback+0x1c4>)
 800222a:	801a      	strh	r2, [r3, #0]
  		Camera_Data=Camera_Data|((uint16_t) (Rx_Buf[1]));
 800222c:	4b64      	ldr	r3, [pc, #400]	; (80023c0 <HAL_UART_RxCpltCallback+0x1c8>)
 800222e:	785b      	ldrb	r3, [r3, #1]
 8002230:	b2db      	uxtb	r3, r3
 8002232:	b29a      	uxth	r2, r3
 8002234:	4b61      	ldr	r3, [pc, #388]	; (80023bc <HAL_UART_RxCpltCallback+0x1c4>)
 8002236:	881b      	ldrh	r3, [r3, #0]
 8002238:	b29b      	uxth	r3, r3
 800223a:	4313      	orrs	r3, r2
 800223c:	b29a      	uxth	r2, r3
 800223e:	4b5f      	ldr	r3, [pc, #380]	; (80023bc <HAL_UART_RxCpltCallback+0x1c4>)
 8002240:	801a      	strh	r2, [r3, #0]
  		HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_10);//Green LED
 8002242:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002246:	485f      	ldr	r0, [pc, #380]	; (80023c4 <HAL_UART_RxCpltCallback+0x1cc>)
 8002248:	f002 fde9 	bl	8004e1e <HAL_GPIO_TogglePin>
  		Rx_Buf[0]=0;
 800224c:	4b5c      	ldr	r3, [pc, #368]	; (80023c0 <HAL_UART_RxCpltCallback+0x1c8>)
 800224e:	2200      	movs	r2, #0
 8002250:	701a      	strb	r2, [r3, #0]
  		Rx_Buf[1]=0;
 8002252:	4b5b      	ldr	r3, [pc, #364]	; (80023c0 <HAL_UART_RxCpltCallback+0x1c8>)
 8002254:	2200      	movs	r2, #0
 8002256:	705a      	strb	r2, [r3, #1]
  		osSemaphoreRelease(CameraUARTSemHandle);
 8002258:	4b5b      	ldr	r3, [pc, #364]	; (80023c8 <HAL_UART_RxCpltCallback+0x1d0>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4618      	mov	r0, r3
 800225e:	f006 f851 	bl	8008304 <osSemaphoreRelease>
  		if((Camera_Data & 0x4000) != 0)//IF Apriltag is found
 8002262:	4b56      	ldr	r3, [pc, #344]	; (80023bc <HAL_UART_RxCpltCallback+0x1c4>)
 8002264:	881b      	ldrh	r3, [r3, #0]
 8002266:	b29b      	uxth	r3, r3
 8002268:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800226c:	2b00      	cmp	r3, #0
 800226e:	d004      	beq.n	800227a <HAL_UART_RxCpltCallback+0x82>
  		{
  			osSemaphoreRelease(ApriltagSemHandle);
 8002270:	4b56      	ldr	r3, [pc, #344]	; (80023cc <HAL_UART_RxCpltCallback+0x1d4>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4618      	mov	r0, r3
 8002276:	f006 f845 	bl	8008304 <osSemaphoreRelease>
  		}
  		if(camera_recieve_IT_flag)
 800227a:	4b55      	ldr	r3, [pc, #340]	; (80023d0 <HAL_UART_RxCpltCallback+0x1d8>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	2b00      	cmp	r3, #0
 8002280:	f000 8096 	beq.w	80023b0 <HAL_UART_RxCpltCallback+0x1b8>
  			HAL_UART_Receive_IT(&huart2,(uint8_t*) &Rx_Buf,2);
 8002284:	2202      	movs	r2, #2
 8002286:	494e      	ldr	r1, [pc, #312]	; (80023c0 <HAL_UART_RxCpltCallback+0x1c8>)
 8002288:	4852      	ldr	r0, [pc, #328]	; (80023d4 <HAL_UART_RxCpltCallback+0x1dc>)
 800228a:	f005 f9ae 	bl	80075ea <HAL_UART_Receive_IT>
  		 		HAL_UART_Transmit(&huart5,(uint8_t*) &info,1,0xFFFF);
  		 	}
  			//HAL_UART_Receive_IT(&huart5,(uint8_t*) &Rx_Buf_Sonic,3);
  			//HAL_UART_Transmit(&huart5,(uint8_t*) &info,1,1000);
  		}
  }
 800228e:	e08f      	b.n	80023b0 <HAL_UART_RxCpltCallback+0x1b8>
  	else if (huart->Instance==UART4)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a50      	ldr	r2, [pc, #320]	; (80023d8 <HAL_UART_RxCpltCallback+0x1e0>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d131      	bne.n	80022fe <HAL_UART_RxCpltCallback+0x106>
		uint32_t Data=0x00000000;
 800229a:	2300      	movs	r3, #0
 800229c:	60bb      	str	r3, [r7, #8]
	 	Data=Data | (((uint32_t) (Rx_Buf_Right[0]))<<16);
 800229e:	4b4f      	ldr	r3, [pc, #316]	; (80023dc <HAL_UART_RxCpltCallback+0x1e4>)
 80022a0:	781b      	ldrb	r3, [r3, #0]
 80022a2:	b2db      	uxtb	r3, r3
 80022a4:	041b      	lsls	r3, r3, #16
 80022a6:	68ba      	ldr	r2, [r7, #8]
 80022a8:	4313      	orrs	r3, r2
 80022aa:	60bb      	str	r3, [r7, #8]
	 	Data=Data | (((uint32_t) (Rx_Buf_Right[1]))<<8);
 80022ac:	4b4b      	ldr	r3, [pc, #300]	; (80023dc <HAL_UART_RxCpltCallback+0x1e4>)
 80022ae:	785b      	ldrb	r3, [r3, #1]
 80022b0:	b2db      	uxtb	r3, r3
 80022b2:	021b      	lsls	r3, r3, #8
 80022b4:	68ba      	ldr	r2, [r7, #8]
 80022b6:	4313      	orrs	r3, r2
 80022b8:	60bb      	str	r3, [r7, #8]
	 	Data=Data |((uint32_t) (Rx_Buf_Right[2]));
 80022ba:	4b48      	ldr	r3, [pc, #288]	; (80023dc <HAL_UART_RxCpltCallback+0x1e4>)
 80022bc:	789b      	ldrb	r3, [r3, #2]
 80022be:	b2db      	uxtb	r3, r3
 80022c0:	461a      	mov	r2, r3
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	4313      	orrs	r3, r2
 80022c6:	60bb      	str	r3, [r7, #8]
	 	Rx_Buf_Right[0]=0;
 80022c8:	4b44      	ldr	r3, [pc, #272]	; (80023dc <HAL_UART_RxCpltCallback+0x1e4>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	701a      	strb	r2, [r3, #0]
		Rx_Buf_Right[1]=0;
 80022ce:	4b43      	ldr	r3, [pc, #268]	; (80023dc <HAL_UART_RxCpltCallback+0x1e4>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	705a      	strb	r2, [r3, #1]
	    Rx_Buf_Right[2]=0;
 80022d4:	4b41      	ldr	r3, [pc, #260]	; (80023dc <HAL_UART_RxCpltCallback+0x1e4>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	709a      	strb	r2, [r3, #2]
	 	right_distance.right=Data/1000;
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	4a40      	ldr	r2, [pc, #256]	; (80023e0 <HAL_UART_RxCpltCallback+0x1e8>)
 80022de:	fba2 2303 	umull	r2, r3, r2, r3
 80022e2:	099b      	lsrs	r3, r3, #6
 80022e4:	ee07 3a90 	vmov	s15, r3
 80022e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022ec:	4b3d      	ldr	r3, [pc, #244]	; (80023e4 <HAL_UART_RxCpltCallback+0x1ec>)
 80022ee:	edc3 7a01 	vstr	s15, [r3, #4]
	 	osSemaphoreRelease(gomile6SemHandle);
 80022f2:	4b3d      	ldr	r3, [pc, #244]	; (80023e8 <HAL_UART_RxCpltCallback+0x1f0>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4618      	mov	r0, r3
 80022f8:	f006 f804 	bl	8008304 <osSemaphoreRelease>
  }
 80022fc:	e058      	b.n	80023b0 <HAL_UART_RxCpltCallback+0x1b8>
  	else if (huart->Instance==UART5){
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a3a      	ldr	r2, [pc, #232]	; (80023ec <HAL_UART_RxCpltCallback+0x1f4>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d153      	bne.n	80023b0 <HAL_UART_RxCpltCallback+0x1b8>
  			uint32_t Data=0x00000000;
 8002308:	2300      	movs	r3, #0
 800230a:	60fb      	str	r3, [r7, #12]
  			Data=Data | (((uint32_t) (Rx_Buf_Front[0]))<<16);
 800230c:	4b38      	ldr	r3, [pc, #224]	; (80023f0 <HAL_UART_RxCpltCallback+0x1f8>)
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	b2db      	uxtb	r3, r3
 8002312:	041b      	lsls	r3, r3, #16
 8002314:	68fa      	ldr	r2, [r7, #12]
 8002316:	4313      	orrs	r3, r2
 8002318:	60fb      	str	r3, [r7, #12]
  			Data=Data | (((uint32_t) (Rx_Buf_Front[1]))<<8);
 800231a:	4b35      	ldr	r3, [pc, #212]	; (80023f0 <HAL_UART_RxCpltCallback+0x1f8>)
 800231c:	785b      	ldrb	r3, [r3, #1]
 800231e:	b2db      	uxtb	r3, r3
 8002320:	021b      	lsls	r3, r3, #8
 8002322:	68fa      	ldr	r2, [r7, #12]
 8002324:	4313      	orrs	r3, r2
 8002326:	60fb      	str	r3, [r7, #12]
  			Data=Data |((uint32_t) (Rx_Buf_Front[2]));
 8002328:	4b31      	ldr	r3, [pc, #196]	; (80023f0 <HAL_UART_RxCpltCallback+0x1f8>)
 800232a:	789b      	ldrb	r3, [r3, #2]
 800232c:	b2db      	uxtb	r3, r3
 800232e:	461a      	mov	r2, r3
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	4313      	orrs	r3, r2
 8002334:	60fb      	str	r3, [r7, #12]
  			front_distance.front=Data/1000;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	4a29      	ldr	r2, [pc, #164]	; (80023e0 <HAL_UART_RxCpltCallback+0x1e8>)
 800233a:	fba2 2303 	umull	r2, r3, r2, r3
 800233e:	099b      	lsrs	r3, r3, #6
 8002340:	ee07 3a90 	vmov	s15, r3
 8002344:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002348:	4b2a      	ldr	r3, [pc, #168]	; (80023f4 <HAL_UART_RxCpltCallback+0x1fc>)
 800234a:	edc3 7a00 	vstr	s15, [r3]
  			Rx_Buf_Front[0]=0;
 800234e:	4b28      	ldr	r3, [pc, #160]	; (80023f0 <HAL_UART_RxCpltCallback+0x1f8>)
 8002350:	2200      	movs	r2, #0
 8002352:	701a      	strb	r2, [r3, #0]
  			Rx_Buf_Front[1]=0;
 8002354:	4b26      	ldr	r3, [pc, #152]	; (80023f0 <HAL_UART_RxCpltCallback+0x1f8>)
 8002356:	2200      	movs	r2, #0
 8002358:	705a      	strb	r2, [r3, #1]
  			Rx_Buf_Front[2]=0;
 800235a:	4b25      	ldr	r3, [pc, #148]	; (80023f0 <HAL_UART_RxCpltCallback+0x1f8>)
 800235c:	2200      	movs	r2, #0
 800235e:	709a      	strb	r2, [r3, #2]
  		 	front_distance.front=Data/1000;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	4a1f      	ldr	r2, [pc, #124]	; (80023e0 <HAL_UART_RxCpltCallback+0x1e8>)
 8002364:	fba2 2303 	umull	r2, r3, r2, r3
 8002368:	099b      	lsrs	r3, r3, #6
 800236a:	ee07 3a90 	vmov	s15, r3
 800236e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002372:	4b20      	ldr	r3, [pc, #128]	; (80023f4 <HAL_UART_RxCpltCallback+0x1fc>)
 8002374:	edc3 7a00 	vstr	s15, [r3]
  		 	if(front_distance.front<250){
 8002378:	4b1e      	ldr	r3, [pc, #120]	; (80023f4 <HAL_UART_RxCpltCallback+0x1fc>)
 800237a:	edd3 7a00 	vldr	s15, [r3]
 800237e:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80023f8 <HAL_UART_RxCpltCallback+0x200>
 8002382:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800238a:	d505      	bpl.n	8002398 <HAL_UART_RxCpltCallback+0x1a0>
  	  		 	osSemaphoreRelease(UltraFrontSemHandle);
 800238c:	4b1b      	ldr	r3, [pc, #108]	; (80023fc <HAL_UART_RxCpltCallback+0x204>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4618      	mov	r0, r3
 8002392:	f005 ffb7 	bl	8008304 <osSemaphoreRelease>
  }
 8002396:	e00b      	b.n	80023b0 <HAL_UART_RxCpltCallback+0x1b8>
  		 		HAL_UART_Receive_IT(&huart5,(uint8_t*) &Rx_Buf_Front,3);
 8002398:	2203      	movs	r2, #3
 800239a:	4915      	ldr	r1, [pc, #84]	; (80023f0 <HAL_UART_RxCpltCallback+0x1f8>)
 800239c:	4818      	ldr	r0, [pc, #96]	; (8002400 <HAL_UART_RxCpltCallback+0x208>)
 800239e:	f005 f924 	bl	80075ea <HAL_UART_Receive_IT>
  		 		HAL_UART_Transmit(&huart5,(uint8_t*) &info,1,0xFFFF);
 80023a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023a6:	2201      	movs	r2, #1
 80023a8:	4916      	ldr	r1, [pc, #88]	; (8002404 <HAL_UART_RxCpltCallback+0x20c>)
 80023aa:	4815      	ldr	r0, [pc, #84]	; (8002400 <HAL_UART_RxCpltCallback+0x208>)
 80023ac:	f004 ffe9 	bl	8007382 <HAL_UART_Transmit>
  }
 80023b0:	bf00      	nop
 80023b2:	3710      	adds	r7, #16
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	40004400 	.word	0x40004400
 80023bc:	200002fa 	.word	0x200002fa
 80023c0:	200002f8 	.word	0x200002f8
 80023c4:	40021400 	.word	0x40021400
 80023c8:	20004150 	.word	0x20004150
 80023cc:	20004268 	.word	0x20004268
 80023d0:	2000032c 	.word	0x2000032c
 80023d4:	20004340 	.word	0x20004340
 80023d8:	40004c00 	.word	0x40004c00
 80023dc:	200002fc 	.word	0x200002fc
 80023e0:	10624dd3 	.word	0x10624dd3
 80023e4:	20000318 	.word	0x20000318
 80023e8:	200040b0 	.word	0x200040b0
 80023ec:	40005000 	.word	0x40005000
 80023f0:	20000300 	.word	0x20000300
 80023f4:	20000320 	.word	0x20000320
 80023f8:	437a0000 	.word	0x437a0000
 80023fc:	20004154 	.word	0x20004154
 8002400:	200041ac 	.word	0x200041ac
 8002404:	2000000c 	.word	0x2000000c

08002408 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b084      	sub	sp, #16
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
	if (huart->Instance==USART2)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a16      	ldr	r2, [pc, #88]	; (8002470 <HAL_UART_ErrorCallback+0x68>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d110      	bne.n	800243c <HAL_UART_ErrorCallback+0x34>
	{
		__HAL_UART_CLEAR_OREFLAG(&huart2);
 800241a:	2300      	movs	r3, #0
 800241c:	60fb      	str	r3, [r7, #12]
 800241e:	4b15      	ldr	r3, [pc, #84]	; (8002474 <HAL_UART_ErrorCallback+0x6c>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	60fb      	str	r3, [r7, #12]
 8002426:	4b13      	ldr	r3, [pc, #76]	; (8002474 <HAL_UART_ErrorCallback+0x6c>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	60fb      	str	r3, [r7, #12]
 800242e:	68fb      	ldr	r3, [r7, #12]
		HAL_UART_Receive_IT(&huart2,(uint8_t*) &Rx_Buf,2);
 8002430:	2202      	movs	r2, #2
 8002432:	4911      	ldr	r1, [pc, #68]	; (8002478 <HAL_UART_ErrorCallback+0x70>)
 8002434:	480f      	ldr	r0, [pc, #60]	; (8002474 <HAL_UART_ErrorCallback+0x6c>)
 8002436:	f005 f8d8 	bl	80075ea <HAL_UART_Receive_IT>
	else if (huart->Instance==UART4)
	{
		__HAL_UART_CLEAR_OREFLAG(&huart4);
		HAL_UART_Receive_IT(&huart4,(uint8_t*) &Rx_Buf,3);
	}
}
 800243a:	e014      	b.n	8002466 <HAL_UART_ErrorCallback+0x5e>
	else if (huart->Instance==UART4)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a0e      	ldr	r2, [pc, #56]	; (800247c <HAL_UART_ErrorCallback+0x74>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d10f      	bne.n	8002466 <HAL_UART_ErrorCallback+0x5e>
		__HAL_UART_CLEAR_OREFLAG(&huart4);
 8002446:	2300      	movs	r3, #0
 8002448:	60bb      	str	r3, [r7, #8]
 800244a:	4b0d      	ldr	r3, [pc, #52]	; (8002480 <HAL_UART_ErrorCallback+0x78>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	60bb      	str	r3, [r7, #8]
 8002452:	4b0b      	ldr	r3, [pc, #44]	; (8002480 <HAL_UART_ErrorCallback+0x78>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	60bb      	str	r3, [r7, #8]
 800245a:	68bb      	ldr	r3, [r7, #8]
		HAL_UART_Receive_IT(&huart4,(uint8_t*) &Rx_Buf,3);
 800245c:	2203      	movs	r2, #3
 800245e:	4906      	ldr	r1, [pc, #24]	; (8002478 <HAL_UART_ErrorCallback+0x70>)
 8002460:	4807      	ldr	r0, [pc, #28]	; (8002480 <HAL_UART_ErrorCallback+0x78>)
 8002462:	f005 f8c2 	bl	80075ea <HAL_UART_Receive_IT>
}
 8002466:	bf00      	nop
 8002468:	3710      	adds	r7, #16
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	40004400 	.word	0x40004400
 8002474:	20004340 	.word	0x20004340
 8002478:	200002f8 	.word	0x200002f8
 800247c:	40004c00 	.word	0x40004c00
 8002480:	200042b4 	.word	0x200042b4

08002484 <color_judge>:

void color_judge(void)
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0
	finalcolor=blue>pink? 1:2;
 8002488:	4b17      	ldr	r3, [pc, #92]	; (80024e8 <color_judge+0x64>)
 800248a:	881a      	ldrh	r2, [r3, #0]
 800248c:	4b17      	ldr	r3, [pc, #92]	; (80024ec <color_judge+0x68>)
 800248e:	881b      	ldrh	r3, [r3, #0]
 8002490:	429a      	cmp	r2, r3
 8002492:	d901      	bls.n	8002498 <color_judge+0x14>
 8002494:	2201      	movs	r2, #1
 8002496:	e000      	b.n	800249a <color_judge+0x16>
 8002498:	2202      	movs	r2, #2
 800249a:	4b15      	ldr	r3, [pc, #84]	; (80024f0 <color_judge+0x6c>)
 800249c:	701a      	strb	r2, [r3, #0]
	if(finalcolor==1)
 800249e:	4b14      	ldr	r3, [pc, #80]	; (80024f0 <color_judge+0x6c>)
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	d10b      	bne.n	80024be <color_judge+0x3a>
	{
	    finalcolor=blue>yellow? 1:3;
 80024a6:	4b10      	ldr	r3, [pc, #64]	; (80024e8 <color_judge+0x64>)
 80024a8:	881a      	ldrh	r2, [r3, #0]
 80024aa:	4b12      	ldr	r3, [pc, #72]	; (80024f4 <color_judge+0x70>)
 80024ac:	881b      	ldrh	r3, [r3, #0]
 80024ae:	429a      	cmp	r2, r3
 80024b0:	d901      	bls.n	80024b6 <color_judge+0x32>
 80024b2:	2201      	movs	r2, #1
 80024b4:	e000      	b.n	80024b8 <color_judge+0x34>
 80024b6:	2203      	movs	r2, #3
 80024b8:	4b0d      	ldr	r3, [pc, #52]	; (80024f0 <color_judge+0x6c>)
 80024ba:	701a      	strb	r2, [r3, #0]
	else if(finalcolor==2)
	{
		finalcolor=pink>yellow? 2:3;
	}

}
 80024bc:	e00e      	b.n	80024dc <color_judge+0x58>
	else if(finalcolor==2)
 80024be:	4b0c      	ldr	r3, [pc, #48]	; (80024f0 <color_judge+0x6c>)
 80024c0:	781b      	ldrb	r3, [r3, #0]
 80024c2:	2b02      	cmp	r3, #2
 80024c4:	d10a      	bne.n	80024dc <color_judge+0x58>
		finalcolor=pink>yellow? 2:3;
 80024c6:	4b09      	ldr	r3, [pc, #36]	; (80024ec <color_judge+0x68>)
 80024c8:	881a      	ldrh	r2, [r3, #0]
 80024ca:	4b0a      	ldr	r3, [pc, #40]	; (80024f4 <color_judge+0x70>)
 80024cc:	881b      	ldrh	r3, [r3, #0]
 80024ce:	429a      	cmp	r2, r3
 80024d0:	d901      	bls.n	80024d6 <color_judge+0x52>
 80024d2:	2202      	movs	r2, #2
 80024d4:	e000      	b.n	80024d8 <color_judge+0x54>
 80024d6:	2203      	movs	r2, #3
 80024d8:	4b05      	ldr	r3, [pc, #20]	; (80024f0 <color_judge+0x6c>)
 80024da:	701a      	strb	r2, [r3, #0]
}
 80024dc:	bf00      	nop
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	2000033c 	.word	0x2000033c
 80024ec:	2000033e 	.word	0x2000033e
 80024f0:	200040bc 	.word	0x200040bc
 80024f4:	20000340 	.word	0x20000340

080024f8 <PWM_SET_LEFT>:

void PWM_SET_LEFT(int32_t duty)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b082      	sub	sp, #8
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
	if ( duty < 0 )
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2b00      	cmp	r3, #0
 8002504:	da11      	bge.n	800252a <PWM_SET_LEFT+0x32>
		{
		if (duty <= -2000)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	f513 6ffa 	cmn.w	r3, #2000	; 0x7d0
 800250c:	dc02      	bgt.n	8002514 <PWM_SET_LEFT+0x1c>
			duty = 1;
 800250e:	2301      	movs	r3, #1
 8002510:	607b      	str	r3, [r7, #4]
 8002512:	e003      	b.n	800251c <PWM_SET_LEFT+0x24>
		else
			duty = 2000 + duty;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800251a:	607b      	str	r3, [r7, #4]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800251c:	2201      	movs	r2, #1
 800251e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002522:	480f      	ldr	r0, [pc, #60]	; (8002560 <PWM_SET_LEFT+0x68>)
 8002524:	f002 fc62 	bl	8004dec <HAL_GPIO_WritePin>
 8002528:	e00a      	b.n	8002540 <PWM_SET_LEFT+0x48>
		}
	else
		{
			if (duty == 0)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d101      	bne.n	8002534 <PWM_SET_LEFT+0x3c>
				duty = 1;
 8002530:	2301      	movs	r3, #1
 8002532:	607b      	str	r3, [r7, #4]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002534:	2200      	movs	r2, #0
 8002536:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800253a:	4809      	ldr	r0, [pc, #36]	; (8002560 <PWM_SET_LEFT+0x68>)
 800253c:	f002 fc56 	bl	8004dec <HAL_GPIO_WritePin>
		}
	if (duty > 2000)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002546:	dd02      	ble.n	800254e <PWM_SET_LEFT+0x56>
		duty = 2000;
 8002548:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800254c:	607b      	str	r3, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,duty);
 800254e:	4b05      	ldr	r3, [pc, #20]	; (8002564 <PWM_SET_LEFT+0x6c>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	687a      	ldr	r2, [r7, #4]
 8002554:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002556:	bf00      	nop
 8002558:	3708      	adds	r7, #8
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	40020000 	.word	0x40020000
 8002564:	20004160 	.word	0x20004160

08002568 <PWM_SET_RIGHT>:

void PWM_SET_RIGHT(int32_t duty)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
	duty=duty*PWM_Bias;
 8002570:	6878      	ldr	r0, [r7, #4]
 8002572:	f7fd ffcf 	bl	8000514 <__aeabi_i2d>
 8002576:	a329      	add	r3, pc, #164	; (adr r3, 800261c <PWM_SET_RIGHT+0xb4>)
 8002578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800257c:	f7fe f834 	bl	80005e8 <__aeabi_dmul>
 8002580:	4602      	mov	r2, r0
 8002582:	460b      	mov	r3, r1
 8002584:	4610      	mov	r0, r2
 8002586:	4619      	mov	r1, r3
 8002588:	f7fe fa40 	bl	8000a0c <__aeabi_d2iz>
 800258c:	4603      	mov	r3, r0
 800258e:	607b      	str	r3, [r7, #4]
	if ( duty < 0 )
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2b00      	cmp	r3, #0
 8002594:	da1d      	bge.n	80025d2 <PWM_SET_RIGHT+0x6a>
		{
		if (duty <= -2000*PWM_Bias)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	4a1d      	ldr	r2, [pc, #116]	; (8002610 <PWM_SET_RIGHT+0xa8>)
 800259a:	4293      	cmp	r3, r2
 800259c:	da02      	bge.n	80025a4 <PWM_SET_RIGHT+0x3c>
			duty = 1;
 800259e:	2301      	movs	r3, #1
 80025a0:	607b      	str	r3, [r7, #4]
 80025a2:	e00f      	b.n	80025c4 <PWM_SET_RIGHT+0x5c>
		else
			duty = 2000*PWM_Bias + duty;
 80025a4:	6878      	ldr	r0, [r7, #4]
 80025a6:	f7fd ffb5 	bl	8000514 <__aeabi_i2d>
 80025aa:	a317      	add	r3, pc, #92	; (adr r3, 8002608 <PWM_SET_RIGHT+0xa0>)
 80025ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025b0:	f7fd fe64 	bl	800027c <__adddf3>
 80025b4:	4602      	mov	r2, r0
 80025b6:	460b      	mov	r3, r1
 80025b8:	4610      	mov	r0, r2
 80025ba:	4619      	mov	r1, r3
 80025bc:	f7fe fa26 	bl	8000a0c <__aeabi_d2iz>
 80025c0:	4603      	mov	r3, r0
 80025c2:	607b      	str	r3, [r7, #4]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 80025c4:	2201      	movs	r2, #1
 80025c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80025ca:	4812      	ldr	r0, [pc, #72]	; (8002614 <PWM_SET_RIGHT+0xac>)
 80025cc:	f002 fc0e 	bl	8004dec <HAL_GPIO_WritePin>
 80025d0:	e00a      	b.n	80025e8 <PWM_SET_RIGHT+0x80>
		}
	else
		{
			if (duty == 0)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d101      	bne.n	80025dc <PWM_SET_RIGHT+0x74>
				duty = 1;
 80025d8:	2301      	movs	r3, #1
 80025da:	607b      	str	r3, [r7, #4]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 80025dc:	2200      	movs	r2, #0
 80025de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80025e2:	480c      	ldr	r0, [pc, #48]	; (8002614 <PWM_SET_RIGHT+0xac>)
 80025e4:	f002 fc02 	bl	8004dec <HAL_GPIO_WritePin>
		}
	if (duty > 2000*PWM_Bias)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	f240 724a 	movw	r2, #1866	; 0x74a
 80025ee:	4293      	cmp	r3, r2
 80025f0:	dd02      	ble.n	80025f8 <PWM_SET_RIGHT+0x90>
		duty = 2000*PWM_Bias;
 80025f2:	f240 734a 	movw	r3, #1866	; 0x74a
 80025f6:	607b      	str	r3, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,duty);
 80025f8:	4b07      	ldr	r3, [pc, #28]	; (8002618 <PWM_SET_RIGHT+0xb0>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002600:	bf00      	nop
 8002602:	3708      	adds	r7, #8
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}
 8002608:	cccccccd 	.word	0xcccccccd
 800260c:	409d28cc 	.word	0x409d28cc
 8002610:	fffff8b6 	.word	0xfffff8b6
 8002614:	40020c00 	.word	0x40020c00
 8002618:	200040c0 	.word	0x200040c0
 800261c:	87fcb924 	.word	0x87fcb924
 8002620:	3feddbf4 	.word	0x3feddbf4

08002624 <PID_Apriltag>:

int PID_Apriltag(float Accept_Error)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b08e      	sub	sp, #56	; 0x38
 8002628:	af00      	add	r7, sp, #0
 800262a:	ed87 0a01 	vstr	s0, [r7, #4]

	float PID_target=0;
 800262e:	f04f 0300 	mov.w	r3, #0
 8002632:	623b      	str	r3, [r7, #32]
	float PID_Error_Last=0;
 8002634:	f04f 0300 	mov.w	r3, #0
 8002638:	637b      	str	r3, [r7, #52]	; 0x34
	float PID_Output=0,PID_Input=0;;
 800263a:	f04f 0300 	mov.w	r3, #0
 800263e:	633b      	str	r3, [r7, #48]	; 0x30
 8002640:	f04f 0300 	mov.w	r3, #0
 8002644:	61fb      	str	r3, [r7, #28]
	float Error = 0, Error_Total=0;
 8002646:	f04f 0300 	mov.w	r3, #0
 800264a:	61bb      	str	r3, [r7, #24]
 800264c:	f04f 0300 	mov.w	r3, #0
 8002650:	62fb      	str	r3, [r7, #44]	; 0x2c
	float KP=2, KI=0, KD=0.5;
 8002652:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002656:	617b      	str	r3, [r7, #20]
 8002658:	f04f 0300 	mov.w	r3, #0
 800265c:	613b      	str	r3, [r7, #16]
 800265e:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8002662:	60fb      	str	r3, [r7, #12]
	int t=0;
 8002664:	2300      	movs	r3, #0
 8002666:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t Flag=0; //Indicate that if verifying process begin.
 8002668:	2300      	movs	r3, #0
 800266a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	Car_Stop();
 800266e:	f7ff f955 	bl	800191c <Car_Stop>
 	osSemaphoreWait(ApriltagSemHandle, 1000);
 8002672:	4b78      	ldr	r3, [pc, #480]	; (8002854 <PID_Apriltag+0x230>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800267a:	4618      	mov	r0, r3
 800267c:	f005 fdf4 	bl	8008268 <osSemaphoreWait>
  for(;;)
  {
	  	 osSemaphoreWait(CameraUARTSemHandle, 0);
 8002680:	4b75      	ldr	r3, [pc, #468]	; (8002858 <PID_Apriltag+0x234>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	2100      	movs	r1, #0
 8002686:	4618      	mov	r0, r3
 8002688:	f005 fdee 	bl	8008268 <osSemaphoreWait>
	  	 osSemaphoreWait(CameraUARTSemHandle, osWaitForever);
 800268c:	4b72      	ldr	r3, [pc, #456]	; (8002858 <PID_Apriltag+0x234>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f04f 31ff 	mov.w	r1, #4294967295
 8002694:	4618      	mov	r0, r3
 8002696:	f005 fde7 	bl	8008268 <osSemaphoreWait>
	  	 PID_Input = (Camera_Data & (0x07FF))-1000;
 800269a:	4b70      	ldr	r3, [pc, #448]	; (800285c <PID_Apriltag+0x238>)
 800269c:	881b      	ldrh	r3, [r3, #0]
 800269e:	b29b      	uxth	r3, r3
 80026a0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80026a4:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80026a8:	ee07 3a90 	vmov	s15, r3
 80026ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026b0:	edc7 7a07 	vstr	s15, [r7, #28]
	  	 Error=PID_target - PID_Input;
 80026b4:	ed97 7a08 	vldr	s14, [r7, #32]
 80026b8:	edd7 7a07 	vldr	s15, [r7, #28]
 80026bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026c0:	edc7 7a06 	vstr	s15, [r7, #24]
	  	 if(( (Error > -Accept_Error) && (Error < Accept_Error) ) && Flag == 0)
 80026c4:	edd7 7a01 	vldr	s15, [r7, #4]
 80026c8:	eef1 7a67 	vneg.f32	s15, s15
 80026cc:	ed97 7a06 	vldr	s14, [r7, #24]
 80026d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80026d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026d8:	dd17      	ble.n	800270a <PID_Apriltag+0xe6>
 80026da:	ed97 7a06 	vldr	s14, [r7, #24]
 80026de:	edd7 7a01 	vldr	s15, [r7, #4]
 80026e2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80026e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026ea:	d50e      	bpl.n	800270a <PID_Apriltag+0xe6>
 80026ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d10a      	bne.n	800270a <PID_Apriltag+0xe6>
	  	 {
	  		 t++;
 80026f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026f6:	3301      	adds	r3, #1
 80026f8:	62bb      	str	r3, [r7, #40]	; 0x28
	  		if(t>2)
 80026fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026fc:	2b02      	cmp	r3, #2
 80026fe:	dd04      	ble.n	800270a <PID_Apriltag+0xe6>
	  		{
	  			Flag = 1;
 8002700:	2301      	movs	r3, #1
 8002702:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	  			t=0;
 8002706:	2300      	movs	r3, #0
 8002708:	62bb      	str	r3, [r7, #40]	; 0x28
	  		}
	  	 }
	  	 if(Flag)
 800270a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800270e:	2b00      	cmp	r3, #0
 8002710:	d026      	beq.n	8002760 <PID_Apriltag+0x13c>
	  	 {
	  		if(t>3)
 8002712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002714:	2b03      	cmp	r3, #3
 8002716:	dd06      	ble.n	8002726 <PID_Apriltag+0x102>
	  		{
	  			Flag=0;
 8002718:	2300      	movs	r3, #0
 800271a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	  			t=0;
 800271e:	2300      	movs	r3, #0
 8002720:	62bb      	str	r3, [r7, #40]	; 0x28
	  			return 0;
 8002722:	2300      	movs	r3, #0
 8002724:	e092      	b.n	800284c <PID_Apriltag+0x228>
	  		}
	  		else if((Error > -Accept_Error) && (Error < Accept_Error))
 8002726:	edd7 7a01 	vldr	s15, [r7, #4]
 800272a:	eef1 7a67 	vneg.f32	s15, s15
 800272e:	ed97 7a06 	vldr	s14, [r7, #24]
 8002732:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002736:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800273a:	dd0c      	ble.n	8002756 <PID_Apriltag+0x132>
 800273c:	ed97 7a06 	vldr	s14, [r7, #24]
 8002740:	edd7 7a01 	vldr	s15, [r7, #4]
 8002744:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002748:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800274c:	d503      	bpl.n	8002756 <PID_Apriltag+0x132>
	  		{
	  			t++;
 800274e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002750:	3301      	adds	r3, #1
 8002752:	62bb      	str	r3, [r7, #40]	; 0x28
 8002754:	e004      	b.n	8002760 <PID_Apriltag+0x13c>
	  		}
	  		else
	  		{
	  			Flag=0;
 8002756:	2300      	movs	r3, #0
 8002758:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	  			t=0;
 800275c:	2300      	movs	r3, #0
 800275e:	62bb      	str	r3, [r7, #40]	; 0x28
	  		}
	  	 }
	  	 Error_Total=Error_Total+KI*Error;
 8002760:	ed97 7a04 	vldr	s14, [r7, #16]
 8002764:	edd7 7a06 	vldr	s15, [r7, #24]
 8002768:	ee67 7a27 	vmul.f32	s15, s14, s15
 800276c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002770:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002774:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	     PID_Output = KP * Error  +
 8002778:	ed97 7a05 	vldr	s14, [r7, #20]
 800277c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002780:	ee27 7a27 	vmul.f32	s14, s14, s15
	 				  KD * (Error - PID_Error_Last ) +
 8002784:	edd7 6a06 	vldr	s13, [r7, #24]
 8002788:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800278c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002790:	edd7 7a03 	vldr	s15, [r7, #12]
 8002794:	ee66 7aa7 	vmul.f32	s15, s13, s15
	     PID_Output = KP * Error  +
 8002798:	ee77 7a27 	vadd.f32	s15, s14, s15
 800279c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80027a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027a4:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
					  Error_Total;
	     PID_Error_Last = Error;
 80027a8:	69bb      	ldr	r3, [r7, #24]
 80027aa:	637b      	str	r3, [r7, #52]	; 0x34
	     if(PID_Output < 0)
 80027ac:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80027b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80027b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027b8:	d513      	bpl.n	80027e2 <PID_Apriltag+0x1be>
	     {
	    	 PID_Output-=PWM_Lowest;
 80027ba:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80027be:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8002860 <PID_Apriltag+0x23c>
 80027c2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80027c6:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	    	 if(-PID_Output > PWM_Higest)
 80027ca:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80027ce:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8002864 <PID_Apriltag+0x240>
 80027d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027da:	d520      	bpl.n	800281e <PID_Apriltag+0x1fa>
	    	 	PID_Output=-PWM_Higest;
 80027dc:	4b22      	ldr	r3, [pc, #136]	; (8002868 <PID_Apriltag+0x244>)
 80027de:	633b      	str	r3, [r7, #48]	; 0x30
 80027e0:	e01d      	b.n	800281e <PID_Apriltag+0x1fa>
	     }

	     else if(PID_Output > 0)
 80027e2:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80027e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80027ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027ee:	dd13      	ble.n	8002818 <PID_Apriltag+0x1f4>
	     {
	    	 PID_Output+=PWM_Lowest;
 80027f0:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80027f4:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8002860 <PID_Apriltag+0x23c>
 80027f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80027fc:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	    	 if(-PID_Output > PWM_Higest)
 8002800:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002804:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8002864 <PID_Apriltag+0x240>
 8002808:	eef4 7ac7 	vcmpe.f32	s15, s14
 800280c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002810:	d505      	bpl.n	800281e <PID_Apriltag+0x1fa>
	    	 	PID_Output=-PWM_Higest;
 8002812:	4b15      	ldr	r3, [pc, #84]	; (8002868 <PID_Apriltag+0x244>)
 8002814:	633b      	str	r3, [r7, #48]	; 0x30
 8002816:	e002      	b.n	800281e <PID_Apriltag+0x1fa>
	     }
	     else
	    	PID_Output=0;
 8002818:	f04f 0300 	mov.w	r3, #0
 800281c:	633b      	str	r3, [r7, #48]	; 0x30
	    	 taskENTER_CRITICAL();
 800281e:	f007 fe91 	bl	800a544 <vPortEnterCritical>
	    	 PWM_SET_RIGHT ((int32_t) (-PID_Output));
 8002822:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002826:	eef1 7a67 	vneg.f32	s15, s15
 800282a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800282e:	ee17 0a90 	vmov	r0, s15
 8002832:	f7ff fe99 	bl	8002568 <PWM_SET_RIGHT>
	    	 PWM_SET_LEFT  ((int32_t)   PID_Output );
 8002836:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800283a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800283e:	ee17 0a90 	vmov	r0, s15
 8002842:	f7ff fe59 	bl	80024f8 <PWM_SET_LEFT>
	    	 taskEXIT_CRITICAL();
 8002846:	f007 fead 	bl	800a5a4 <vPortExitCritical>
	  	 osSemaphoreWait(CameraUARTSemHandle, 0);
 800284a:	e719      	b.n	8002680 <PID_Apriltag+0x5c>
	     }
	     delay(2);

}
 800284c:	4618      	mov	r0, r3
 800284e:	3738      	adds	r7, #56	; 0x38
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	20004268 	.word	0x20004268
 8002858:	20004150 	.word	0x20004150
 800285c:	200002fa 	.word	0x200002fa
 8002860:	43480000 	.word	0x43480000
 8002864:	c4af0000 	.word	0xc4af0000
 8002868:	c4af0000 	.word	0xc4af0000

0800286c <Apriltag_Verify>:

int Apriltag_Verify(void)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b082      	sub	sp, #8
 8002870:	af00      	add	r7, sp, #0
	int sem_count=0;
 8002872:	2300      	movs	r3, #0
 8002874:	607b      	str	r3, [r7, #4]
	for(int i=0;i<10;i++)
 8002876:	2300      	movs	r3, #0
 8002878:	603b      	str	r3, [r7, #0]
 800287a:	e00f      	b.n	800289c <Apriltag_Verify+0x30>
	{
		if(osSemaphoreWait(ApriltagSemHandle, 500)==0)
 800287c:	4b0e      	ldr	r3, [pc, #56]	; (80028b8 <Apriltag_Verify+0x4c>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8002884:	4618      	mov	r0, r3
 8002886:	f005 fcef 	bl	8008268 <osSemaphoreWait>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d102      	bne.n	8002896 <Apriltag_Verify+0x2a>
			sem_count++;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	3301      	adds	r3, #1
 8002894:	607b      	str	r3, [r7, #4]
	for(int i=0;i<10;i++)
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	3301      	adds	r3, #1
 800289a:	603b      	str	r3, [r7, #0]
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	2b09      	cmp	r3, #9
 80028a0:	ddec      	ble.n	800287c <Apriltag_Verify+0x10>
	}
	if(sem_count>8)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2b08      	cmp	r3, #8
 80028a6:	dd01      	ble.n	80028ac <Apriltag_Verify+0x40>
		return 1;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e000      	b.n	80028ae <Apriltag_Verify+0x42>
	else
		return 0;
 80028ac:	2300      	movs	r3, #0
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3708      	adds	r7, #8
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	20004268 	.word	0x20004268

080028bc <stepping>:

void stepping(void)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b08a      	sub	sp, #40	; 0x28
 80028c0:	af00      	add	r7, sp, #0
     float Ultra_Input=0, Ultra_Input_last=0;
 80028c2:	f04f 0300 	mov.w	r3, #0
 80028c6:	61fb      	str	r3, [r7, #28]
 80028c8:	f04f 0300 	mov.w	r3, #0
 80028cc:	627b      	str	r3, [r7, #36]	; 0x24
     float error=0;
 80028ce:	f04f 0300 	mov.w	r3, #0
 80028d2:	61bb      	str	r3, [r7, #24]
     int32_t pulse_increment=50;
 80028d4:	2332      	movs	r3, #50	; 0x32
 80028d6:	617b      	str	r3, [r7, #20]
     //float pulse_increment_float=0;
     float Kp=20;
 80028d8:	4b4e      	ldr	r3, [pc, #312]	; (8002a14 <stepping+0x158>)
 80028da:	613b      	str	r3, [r7, #16]
     float PWM=0, pwm_left, pwm_right;
 80028dc:	f04f 0300 	mov.w	r3, #0
 80028e0:	60fb      	str	r3, [r7, #12]
     vTaskResume(MileageHandle);
 80028e2:	4b4d      	ldr	r3, [pc, #308]	; (8002a18 <stepping+0x15c>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4618      	mov	r0, r3
 80028e8:	f006 fe5c 	bl	80095a4 <vTaskResume>
//	 int32_t pwm_right=0;
//   int32_t pwm_left=0;

     for(int i=0;;i++)
 80028ec:	2300      	movs	r3, #0
 80028ee:	623b      	str	r3, [r7, #32]
     {
    	  if(distance_flag)
 80028f0:	4b4a      	ldr	r3, [pc, #296]	; (8002a1c <stepping+0x160>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	f040 8089 	bne.w	8002a0c <stepping+0x150>
    	  {
    		  return;
    	  }
		  Global_critical_pulses=0;
 80028fa:	4b49      	ldr	r3, [pc, #292]	; (8002a20 <stepping+0x164>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	601a      	str	r2, [r3, #0]
		  vTaskResume(MileageHandle);
 8002900:	4b45      	ldr	r3, [pc, #276]	; (8002a18 <stepping+0x15c>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4618      	mov	r0, r3
 8002906:	f006 fe4d 	bl	80095a4 <vTaskResume>
		  //osSemaphoreWait(MileageSemHandle, osWaitForever);
		  Global_critical_pulses=pulse_increment+Global_number_of_pulses;
 800290a:	4b46      	ldr	r3, [pc, #280]	; (8002a24 <stepping+0x168>)
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	4413      	add	r3, r2
 8002912:	4a43      	ldr	r2, [pc, #268]	; (8002a20 <stepping+0x164>)
 8002914:	6013      	str	r3, [r2, #0]
	  	  vTaskSuspend(PIDCameraHandle);
 8002916:	4b44      	ldr	r3, [pc, #272]	; (8002a28 <stepping+0x16c>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4618      	mov	r0, r3
 800291c:	f006 fd7e 	bl	800941c <vTaskSuspend>
	  	  //delay(200);
	  	  //PID_Straight_Reset_Flag=0;
	      //osSemaphoreWait(MileageSemHandle, osWaitForever);
	      //PID_Straight_Reset_Flag=1;
	      //vTaskSuspend(GoStraightHandle);
	  	  osSemaphoreRelease(MileageSemHandle);
 8002920:	4b42      	ldr	r3, [pc, #264]	; (8002a2c <stepping+0x170>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4618      	mov	r0, r3
 8002926:	f005 fced 	bl	8008304 <osSemaphoreRelease>
	      osSemaphoreWait(MileageSemHandle, 0);
 800292a:	4b40      	ldr	r3, [pc, #256]	; (8002a2c <stepping+0x170>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	2100      	movs	r1, #0
 8002930:	4618      	mov	r0, r3
 8002932:	f005 fc99 	bl	8008268 <osSemaphoreWait>
	      taskENTER_CRITICAL();
 8002936:	f007 fe05 	bl	800a544 <vPortEnterCritical>
	      PWM_SET_LEFT(1000);
 800293a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800293e:	f7ff fddb 	bl	80024f8 <PWM_SET_LEFT>
	  	  PWM_SET_RIGHT(1000);
 8002942:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002946:	f7ff fe0f 	bl	8002568 <PWM_SET_RIGHT>
	      taskEXIT_CRITICAL();
 800294a:	f007 fe2b 	bl	800a5a4 <vPortExitCritical>
	      osSemaphoreWait(MileageSemHandle, osWaitForever);
 800294e:	4b37      	ldr	r3, [pc, #220]	; (8002a2c <stepping+0x170>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f04f 31ff 	mov.w	r1, #4294967295
 8002956:	4618      	mov	r0, r3
 8002958:	f005 fc86 	bl	8008268 <osSemaphoreWait>
	  	  Car_Stop();
 800295c:	f7fe ffde 	bl	800191c <Car_Stop>
	  	  delay(100);
 8002960:	2064      	movs	r0, #100	; 0x64
 8002962:	f7ff f897 	bl	8001a94 <delay>
	  	  //vTaskSuspend(MileageHandle);
	     Ultra_Input = Ultrasonic_Feedback_right();
 8002966:	f7ff fc19 	bl	800219c <Ultrasonic_Feedback_right>
 800296a:	ed87 0a07 	vstr	s0, [r7, #28]
	     error = Ultra_Input - Ultra_Input_last;
 800296e:	ed97 7a07 	vldr	s14, [r7, #28]
 8002972:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002976:	ee77 7a67 	vsub.f32	s15, s14, s15
 800297a:	edc7 7a06 	vstr	s15, [r7, #24]
	     Ultra_Input_last = Ultra_Input;
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	627b      	str	r3, [r7, #36]	; 0x24
	     }
	     else
	     {
//         if(error>0)
//	     {
	    	 PWM=Kp*error;
 8002982:	ed97 7a04 	vldr	s14, [r7, #16]
 8002986:	edd7 7a06 	vldr	s15, [r7, #24]
 800298a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800298e:	edc7 7a03 	vstr	s15, [r7, #12]
	    	 PWM = PWM >  300 ? 300 : PWM;
 8002992:	edd7 7a03 	vldr	s15, [r7, #12]
 8002996:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8002a30 <stepping+0x174>
 800299a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800299e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029a2:	dd01      	ble.n	80029a8 <stepping+0xec>
 80029a4:	4b23      	ldr	r3, [pc, #140]	; (8002a34 <stepping+0x178>)
 80029a6:	e000      	b.n	80029aa <stepping+0xee>
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	60fb      	str	r3, [r7, #12]
	    	 PWM = PWM < -300 ? -300 : PWM;
 80029ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80029b0:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8002a38 <stepping+0x17c>
 80029b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029bc:	d501      	bpl.n	80029c2 <stepping+0x106>
 80029be:	4b1f      	ldr	r3, [pc, #124]	; (8002a3c <stepping+0x180>)
 80029c0:	e000      	b.n	80029c4 <stepping+0x108>
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	60fb      	str	r3, [r7, #12]
	    	 pwm_right = -PWM;
 80029c6:	edd7 7a03 	vldr	s15, [r7, #12]
 80029ca:	eef1 7a67 	vneg.f32	s15, s15
 80029ce:	edc7 7a02 	vstr	s15, [r7, #8]
	    	 pwm_left = PWM;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	607b      	str	r3, [r7, #4]
			 taskENTER_CRITICAL();
 80029d6:	f007 fdb5 	bl	800a544 <vPortEnterCritical>
	         PWM_SET_RIGHT (pwm_right);
 80029da:	edd7 7a02 	vldr	s15, [r7, #8]
 80029de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029e2:	ee17 0a90 	vmov	r0, s15
 80029e6:	f7ff fdbf 	bl	8002568 <PWM_SET_RIGHT>
	         PWM_SET_LEFT(pwm_left);
 80029ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80029ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029f2:	ee17 0a90 	vmov	r0, s15
 80029f6:	f7ff fd7f 	bl	80024f8 <PWM_SET_LEFT>
			 taskEXIT_CRITICAL();
 80029fa:	f007 fdd3 	bl	800a5a4 <vPortExitCritical>
			 delay(100);
 80029fe:	2064      	movs	r0, #100	; 0x64
 8002a00:	f7ff f848 	bl	8001a94 <delay>
     for(int i=0;;i++)
 8002a04:	6a3b      	ldr	r3, [r7, #32]
 8002a06:	3301      	adds	r3, #1
 8002a08:	623b      	str	r3, [r7, #32]
    	  if(distance_flag)
 8002a0a:	e771      	b.n	80028f0 <stepping+0x34>
    		  return;
 8002a0c:	bf00      	nop
	     }
     }
}
 8002a0e:	3728      	adds	r7, #40	; 0x28
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	41a00000 	.word	0x41a00000
 8002a18:	200040b8 	.word	0x200040b8
 8002a1c:	20000328 	.word	0x20000328
 8002a20:	20000338 	.word	0x20000338
 8002a24:	20000334 	.word	0x20000334
 8002a28:	2000414c 	.word	0x2000414c
 8002a2c:	20004238 	.word	0x20004238
 8002a30:	43960000 	.word	0x43960000
 8002a34:	43960000 	.word	0x43960000
 8002a38:	c3960000 	.word	0xc3960000
 8002a3c:	c3960000 	.word	0xc3960000

08002a40 <stepping2>:

void stepping2(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b08c      	sub	sp, #48	; 0x30
 8002a44:	af00      	add	r7, sp, #0
     float Ultra_Input=0, Ultra_Input_last=0,Ultra_Input_last_last=0;
 8002a46:	f04f 0300 	mov.w	r3, #0
 8002a4a:	623b      	str	r3, [r7, #32]
 8002a4c:	f04f 0300 	mov.w	r3, #0
 8002a50:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a52:	f04f 0300 	mov.w	r3, #0
 8002a56:	62bb      	str	r3, [r7, #40]	; 0x28
     float error=0;
 8002a58:	f04f 0300 	mov.w	r3, #0
 8002a5c:	61fb      	str	r3, [r7, #28]
     float judge=0;
 8002a5e:	f04f 0300 	mov.w	r3, #0
 8002a62:	61bb      	str	r3, [r7, #24]
     int32_t pulse_increment=50;
 8002a64:	2332      	movs	r3, #50	; 0x32
 8002a66:	617b      	str	r3, [r7, #20]
     float Kp=15;
 8002a68:	4b63      	ldr	r3, [pc, #396]	; (8002bf8 <stepping2+0x1b8>)
 8002a6a:	613b      	str	r3, [r7, #16]
     float PWM=0, pwm_left, pwm_right;
 8002a6c:	f04f 0300 	mov.w	r3, #0
 8002a70:	60fb      	str	r3, [r7, #12]
     //float pulse_increment_float=0;
     //float Kp=2;
     vTaskResume(MileageHandle);
 8002a72:	4b62      	ldr	r3, [pc, #392]	; (8002bfc <stepping2+0x1bc>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4618      	mov	r0, r3
 8002a78:	f006 fd94 	bl	80095a4 <vTaskResume>
//	 int32_t pwm_right=0;
//   int32_t pwm_left=0;

     for(int i=0;;i++)
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	627b      	str	r3, [r7, #36]	; 0x24
     {

		  Global_critical_pulses=0;
 8002a80:	4b5f      	ldr	r3, [pc, #380]	; (8002c00 <stepping2+0x1c0>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	601a      	str	r2, [r3, #0]
		  vTaskResume(MileageHandle);
 8002a86:	4b5d      	ldr	r3, [pc, #372]	; (8002bfc <stepping2+0x1bc>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f006 fd8a 	bl	80095a4 <vTaskResume>
		  //osSemaphoreWait(MileageSemHandle, osWaitForever);
		  Global_critical_pulses=pulse_increment+Global_number_of_pulses;
 8002a90:	4b5c      	ldr	r3, [pc, #368]	; (8002c04 <stepping2+0x1c4>)
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	4413      	add	r3, r2
 8002a98:	4a59      	ldr	r2, [pc, #356]	; (8002c00 <stepping2+0x1c0>)
 8002a9a:	6013      	str	r3, [r2, #0]
	  	  vTaskSuspend(PIDCameraHandle);
 8002a9c:	4b5a      	ldr	r3, [pc, #360]	; (8002c08 <stepping2+0x1c8>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f006 fcbb 	bl	800941c <vTaskSuspend>
	  	  //delay(200);
	  	  //PID_Straight_Reset_Flag=0;
	      //osSemaphoreWait(MileageSemHandle, osWaitForever);
	      //PID_Straight_Reset_Flag=1;
	      //vTaskSuspend(GoStraightHandle);
	  	  osSemaphoreRelease(MileageSemHandle);
 8002aa6:	4b59      	ldr	r3, [pc, #356]	; (8002c0c <stepping2+0x1cc>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f005 fc2a 	bl	8008304 <osSemaphoreRelease>
	      osSemaphoreWait(MileageSemHandle, 0);
 8002ab0:	4b56      	ldr	r3, [pc, #344]	; (8002c0c <stepping2+0x1cc>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	2100      	movs	r1, #0
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f005 fbd6 	bl	8008268 <osSemaphoreWait>
	      taskENTER_CRITICAL();
 8002abc:	f007 fd42 	bl	800a544 <vPortEnterCritical>
	      PWM_SET_LEFT(1000);
 8002ac0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002ac4:	f7ff fd18 	bl	80024f8 <PWM_SET_LEFT>
	  	  PWM_SET_RIGHT(1000);
 8002ac8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002acc:	f7ff fd4c 	bl	8002568 <PWM_SET_RIGHT>
	      taskEXIT_CRITICAL();
 8002ad0:	f007 fd68 	bl	800a5a4 <vPortExitCritical>
	      osSemaphoreWait(MileageSemHandle, osWaitForever);
 8002ad4:	4b4d      	ldr	r3, [pc, #308]	; (8002c0c <stepping2+0x1cc>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f04f 31ff 	mov.w	r1, #4294967295
 8002adc:	4618      	mov	r0, r3
 8002ade:	f005 fbc3 	bl	8008268 <osSemaphoreWait>
	  	  Car_Stop();
 8002ae2:	f7fe ff1b 	bl	800191c <Car_Stop>
	  	  delay(100);
 8002ae6:	2064      	movs	r0, #100	; 0x64
 8002ae8:	f7fe ffd4 	bl	8001a94 <delay>
	  	  vTaskSuspend(MileageHandle);
 8002aec:	4b43      	ldr	r3, [pc, #268]	; (8002bfc <stepping2+0x1bc>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4618      	mov	r0, r3
 8002af2:	f006 fc93 	bl	800941c <vTaskSuspend>
	     Ultra_Input = Ultrasonic_Feedback_right();
 8002af6:	f7ff fb51 	bl	800219c <Ultrasonic_Feedback_right>
 8002afa:	ed87 0a08 	vstr	s0, [r7, #32]
	     judge = Ultra_Input<Ultra_Input_last? Ultra_Input:Ultra_Input_last;
 8002afe:	ed97 7a08 	vldr	s14, [r7, #32]
 8002b02:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002b06:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b0e:	d501      	bpl.n	8002b14 <stepping2+0xd4>
 8002b10:	6a3b      	ldr	r3, [r7, #32]
 8002b12:	e000      	b.n	8002b16 <stepping2+0xd6>
 8002b14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b16:	61bb      	str	r3, [r7, #24]
	     judge = judge<Ultra_Input_last_last? judge:Ultra_Input_last_last;
 8002b18:	ed97 7a06 	vldr	s14, [r7, #24]
 8002b1c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002b20:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b28:	d501      	bpl.n	8002b2e <stepping2+0xee>
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	e000      	b.n	8002b30 <stepping2+0xf0>
 8002b2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b30:	61bb      	str	r3, [r7, #24]
	     if(judge>3000)
 8002b32:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b36:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8002c10 <stepping2+0x1d0>
 8002b3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b42:	dc55      	bgt.n	8002bf0 <stepping2+0x1b0>
	     {
	    	 return;
	     }
	     error = Ultra_Input - Ultra_Input_last;
 8002b44:	ed97 7a08 	vldr	s14, [r7, #32]
 8002b48:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002b4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b50:	edc7 7a07 	vstr	s15, [r7, #28]
	     Ultra_Input_last_last = Ultra_Input_last;
 8002b54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b56:	62bb      	str	r3, [r7, #40]	; 0x28
	     Ultra_Input_last = Ultra_Input;
 8002b58:	6a3b      	ldr	r3, [r7, #32]
 8002b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
	     if(i==0)
 8002b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d041      	beq.n	8002be6 <stepping2+0x1a6>
	     {
	    	 continue;
	     }
	     else
	     {
	    	 PWM=Kp*error;
 8002b62:	ed97 7a04 	vldr	s14, [r7, #16]
 8002b66:	edd7 7a07 	vldr	s15, [r7, #28]
 8002b6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b6e:	edc7 7a03 	vstr	s15, [r7, #12]
	    	 PWM = PWM >  250 ? 250 : PWM;
 8002b72:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b76:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8002c14 <stepping2+0x1d4>
 8002b7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b82:	dd01      	ble.n	8002b88 <stepping2+0x148>
 8002b84:	4b24      	ldr	r3, [pc, #144]	; (8002c18 <stepping2+0x1d8>)
 8002b86:	e000      	b.n	8002b8a <stepping2+0x14a>
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	60fb      	str	r3, [r7, #12]
	    	 PWM = PWM < -250 ? -250 : PWM;
 8002b8c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b90:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8002c1c <stepping2+0x1dc>
 8002b94:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b9c:	d501      	bpl.n	8002ba2 <stepping2+0x162>
 8002b9e:	4b20      	ldr	r3, [pc, #128]	; (8002c20 <stepping2+0x1e0>)
 8002ba0:	e000      	b.n	8002ba4 <stepping2+0x164>
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	60fb      	str	r3, [r7, #12]
	    	 pwm_right = -PWM;
 8002ba6:	edd7 7a03 	vldr	s15, [r7, #12]
 8002baa:	eef1 7a67 	vneg.f32	s15, s15
 8002bae:	edc7 7a02 	vstr	s15, [r7, #8]
	    	 pwm_left = PWM;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	607b      	str	r3, [r7, #4]
			 taskENTER_CRITICAL();
 8002bb6:	f007 fcc5 	bl	800a544 <vPortEnterCritical>
	         PWM_SET_RIGHT (pwm_right);
 8002bba:	edd7 7a02 	vldr	s15, [r7, #8]
 8002bbe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002bc2:	ee17 0a90 	vmov	r0, s15
 8002bc6:	f7ff fccf 	bl	8002568 <PWM_SET_RIGHT>
	         PWM_SET_LEFT(pwm_left);
 8002bca:	edd7 7a01 	vldr	s15, [r7, #4]
 8002bce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002bd2:	ee17 0a90 	vmov	r0, s15
 8002bd6:	f7ff fc8f 	bl	80024f8 <PWM_SET_LEFT>
			 taskEXIT_CRITICAL();
 8002bda:	f007 fce3 	bl	800a5a4 <vPortExitCritical>
			 delay(100);
 8002bde:	2064      	movs	r0, #100	; 0x64
 8002be0:	f7fe ff58 	bl	8001a94 <delay>
 8002be4:	e000      	b.n	8002be8 <stepping2+0x1a8>
	    	 continue;
 8002be6:	bf00      	nop
     for(int i=0;;i++)
 8002be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bea:	3301      	adds	r3, #1
 8002bec:	627b      	str	r3, [r7, #36]	; 0x24
		  Global_critical_pulses=0;
 8002bee:	e747      	b.n	8002a80 <stepping2+0x40>
	    	 return;
 8002bf0:	bf00      	nop
	     }
     }
}
 8002bf2:	3730      	adds	r7, #48	; 0x30
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	41700000 	.word	0x41700000
 8002bfc:	200040b8 	.word	0x200040b8
 8002c00:	20000338 	.word	0x20000338
 8002c04:	20000334 	.word	0x20000334
 8002c08:	2000414c 	.word	0x2000414c
 8002c0c:	20004238 	.word	0x20004238
 8002c10:	453b8000 	.word	0x453b8000
 8002c14:	437a0000 	.word	0x437a0000
 8002c18:	437a0000 	.word	0x437a0000
 8002c1c:	c37a0000 	.word	0xc37a0000
 8002c20:	c37a0000 	.word	0xc37a0000

08002c24 <feeding>:

void feeding(void)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
	for(int i = 0; i<3; i++)
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	607b      	str	r3, [r7, #4]
 8002c2e:	e014      	b.n	8002c5a <feeding+0x36>
	{
	   HAL_GPIO_WritePin(GPIOF,GPIO_PIN_4,GPIO_PIN_SET);
 8002c30:	2201      	movs	r2, #1
 8002c32:	2110      	movs	r1, #16
 8002c34:	480d      	ldr	r0, [pc, #52]	; (8002c6c <feeding+0x48>)
 8002c36:	f002 f8d9 	bl	8004dec <HAL_GPIO_WritePin>
	   delay(500);
 8002c3a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002c3e:	f7fe ff29 	bl	8001a94 <delay>
	   HAL_GPIO_WritePin(GPIOF,GPIO_PIN_4,GPIO_PIN_RESET);
 8002c42:	2200      	movs	r2, #0
 8002c44:	2110      	movs	r1, #16
 8002c46:	4809      	ldr	r0, [pc, #36]	; (8002c6c <feeding+0x48>)
 8002c48:	f002 f8d0 	bl	8004dec <HAL_GPIO_WritePin>
	   delay(1500);
 8002c4c:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8002c50:	f7fe ff20 	bl	8001a94 <delay>
	for(int i = 0; i<3; i++)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	3301      	adds	r3, #1
 8002c58:	607b      	str	r3, [r7, #4]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2b02      	cmp	r3, #2
 8002c5e:	dde7      	ble.n	8002c30 <feeding+0xc>
	}
}
 8002c60:	bf00      	nop
 8002c62:	bf00      	nop
 8002c64:	3708      	adds	r7, #8
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	40021400 	.word	0x40021400

08002c70 <sendall>:

void sendall(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0

   printf("team32: che che\r\n2429410Z Yiyao Zhong\r\n2429513H Haiyang Hao\r2429453Y Chunlei Yu\r\n2429458Y Xiaoyu Yi\r\n2429488L Yunfei Ling\r\n2429494B Jinsong Bai\r\n2429459L Xiaoyuan Li\r\n2429491L Yuhan Li\r\n2429567W Aodong Wei\r\n2429264Y Jingxuan Yang\r\n");
 8002c74:	4814      	ldr	r0, [pc, #80]	; (8002cc8 <sendall+0x58>)
 8002c76:	f008 f837 	bl	800ace8 <puts>

		HAL_RTC_GetTime(&hrtc,&timenow,RTC_FORMAT_BIN);//get the time from RTC as the real world time
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	4913      	ldr	r1, [pc, #76]	; (8002ccc <sendall+0x5c>)
 8002c7e:	4814      	ldr	r0, [pc, #80]	; (8002cd0 <sendall+0x60>)
 8002c80:	f002 ffe6 	bl	8005c50 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc,&datenow,RTC_FORMAT_BIN);//get the date from RTC as the real world time
 8002c84:	2200      	movs	r2, #0
 8002c86:	4913      	ldr	r1, [pc, #76]	; (8002cd4 <sendall+0x64>)
 8002c88:	4811      	ldr	r0, [pc, #68]	; (8002cd0 <sendall+0x60>)
 8002c8a:	f003 f8e6 	bl	8005e5a <HAL_RTC_GetDate>
		taskENTER_CRITICAL();
 8002c8e:	f007 fc59 	bl	800a544 <vPortEnterCritical>
		printf("%02d/%02d/%02d \r\n", datenow.Year, datenow.Month, datenow.Date);	//print real time date to uart2
 8002c92:	4b10      	ldr	r3, [pc, #64]	; (8002cd4 <sendall+0x64>)
 8002c94:	78db      	ldrb	r3, [r3, #3]
 8002c96:	4619      	mov	r1, r3
 8002c98:	4b0e      	ldr	r3, [pc, #56]	; (8002cd4 <sendall+0x64>)
 8002c9a:	785b      	ldrb	r3, [r3, #1]
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	4b0d      	ldr	r3, [pc, #52]	; (8002cd4 <sendall+0x64>)
 8002ca0:	789b      	ldrb	r3, [r3, #2]
 8002ca2:	480d      	ldr	r0, [pc, #52]	; (8002cd8 <sendall+0x68>)
 8002ca4:	f007 ff9a 	bl	800abdc <iprintf>
		printf("%02d:%02d:%02d \r\n", timenow.Hours, timenow.Minutes, timenow.Seconds);//print real world time to uart2
 8002ca8:	4b08      	ldr	r3, [pc, #32]	; (8002ccc <sendall+0x5c>)
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	4619      	mov	r1, r3
 8002cae:	4b07      	ldr	r3, [pc, #28]	; (8002ccc <sendall+0x5c>)
 8002cb0:	785b      	ldrb	r3, [r3, #1]
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	4b05      	ldr	r3, [pc, #20]	; (8002ccc <sendall+0x5c>)
 8002cb6:	789b      	ldrb	r3, [r3, #2]
 8002cb8:	4808      	ldr	r0, [pc, #32]	; (8002cdc <sendall+0x6c>)
 8002cba:	f007 ff8f 	bl	800abdc <iprintf>
		taskEXIT_CRITICAL();
 8002cbe:	f007 fc71 	bl	800a5a4 <vPortExitCritical>
}
 8002cc2:	bf00      	nop
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	bf00      	nop
 8002cc8:	0800bccc 	.word	0x0800bccc
 8002ccc:	20004384 	.word	0x20004384
 8002cd0:	2000423c 	.word	0x2000423c
 8002cd4:	200040b4 	.word	0x200040b4
 8002cd8:	0800bdb4 	.word	0x0800bdb4
 8002cdc:	0800bdc8 	.word	0x0800bdc8

08002ce0 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b082      	sub	sp, #8
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart6, (uint8_t*)&ch,1,HAL_MAX_DELAY);
 8002ce8:	1d39      	adds	r1, r7, #4
 8002cea:	f04f 33ff 	mov.w	r3, #4294967295
 8002cee:	2201      	movs	r2, #1
 8002cf0:	4803      	ldr	r0, [pc, #12]	; (8002d00 <__io_putchar+0x20>)
 8002cf2:	f004 fb46 	bl	8007382 <HAL_UART_Transmit>
    return ch;
 8002cf6:	687b      	ldr	r3, [r7, #4]
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	3708      	adds	r7, #8
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	20004270 	.word	0x20004270

08002d04 <State_Transition>:
//	HAL_UART_Transmit(&huart6, &temp, 1, 0xFFFF);
//    return ch;
//}

uint8_t State_Transition(State* current_state)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
	State next_state = Unknow;
 8002d0c:	2328      	movs	r3, #40	; 0x28
 8002d0e:	73fb      	strb	r3, [r7, #15]
	switch(state)
 8002d10:	4bab      	ldr	r3, [pc, #684]	; (8002fc0 <State_Transition+0x2bc>)
 8002d12:	781b      	ldrb	r3, [r3, #0]
 8002d14:	3b01      	subs	r3, #1
 8002d16:	2b25      	cmp	r3, #37	; 0x25
 8002d18:	f200 8140 	bhi.w	8002f9c <State_Transition+0x298>
 8002d1c:	a201      	add	r2, pc, #4	; (adr r2, 8002d24 <State_Transition+0x20>)
 8002d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d22:	bf00      	nop
 8002d24:	08002dbd 	.word	0x08002dbd
 8002d28:	08002f9d 	.word	0x08002f9d
 8002d2c:	08002f9d 	.word	0x08002f9d
 8002d30:	08002dc3 	.word	0x08002dc3
 8002d34:	08002dc9 	.word	0x08002dc9
 8002d38:	08002dcf 	.word	0x08002dcf
 8002d3c:	08002dd5 	.word	0x08002dd5
 8002d40:	08002ddb 	.word	0x08002ddb
 8002d44:	08002de1 	.word	0x08002de1
 8002d48:	08002de7 	.word	0x08002de7
 8002d4c:	08002ded 	.word	0x08002ded
 8002d50:	08002df3 	.word	0x08002df3
 8002d54:	08002df9 	.word	0x08002df9
 8002d58:	08002dff 	.word	0x08002dff
 8002d5c:	08002e05 	.word	0x08002e05
 8002d60:	08002e6d 	.word	0x08002e6d
 8002d64:	08002f9d 	.word	0x08002f9d
 8002d68:	08002e0b 	.word	0x08002e0b
 8002d6c:	08002e19 	.word	0x08002e19
 8002d70:	08002e27 	.word	0x08002e27
 8002d74:	08002e35 	.word	0x08002e35
 8002d78:	08002e43 	.word	0x08002e43
 8002d7c:	08002e51 	.word	0x08002e51
 8002d80:	08002e5f 	.word	0x08002e5f
 8002d84:	08002f9d 	.word	0x08002f9d
 8002d88:	08002e73 	.word	0x08002e73
 8002d8c:	08002e79 	.word	0x08002e79
 8002d90:	08002e87 	.word	0x08002e87
 8002d94:	08002e8d 	.word	0x08002e8d
 8002d98:	08002e93 	.word	0x08002e93
 8002d9c:	08002ea1 	.word	0x08002ea1
 8002da0:	08002ecf 	.word	0x08002ecf
 8002da4:	08002ea7 	.word	0x08002ea7
 8002da8:	08002f9d 	.word	0x08002f9d
 8002dac:	08002ead 	.word	0x08002ead
 8002db0:	08002f9d 	.word	0x08002f9d
 8002db4:	08002ec3 	.word	0x08002ec3
 8002db8:	08002ec9 	.word	0x08002ec9
	{
		case Initial:
					next_state = Go_Mile_7;
 8002dbc:	231c      	movs	r3, #28
 8002dbe:	73fb      	strb	r3, [r7, #15]
					break;
 8002dc0:	e0ef      	b.n	8002fa2 <State_Transition+0x29e>
		case TurnRight1_1:
					next_state = Go_Mile_2_1;
 8002dc2:	2313      	movs	r3, #19
 8002dc4:	73fb      	strb	r3, [r7, #15]
					break;
 8002dc6:	e0ec      	b.n	8002fa2 <State_Transition+0x29e>
		case TurnRight1_2:
					next_state = Go_Mile_2_2;
 8002dc8:	2314      	movs	r3, #20
 8002dca:	73fb      	strb	r3, [r7, #15]
					break;
 8002dcc:	e0e9      	b.n	8002fa2 <State_Transition+0x29e>
		case TurnRight1_3:
					next_state = Go_Mile_2_3;
 8002dce:	2315      	movs	r3, #21
 8002dd0:	73fb      	strb	r3, [r7, #15]
					break;
 8002dd2:	e0e6      	b.n	8002fa2 <State_Transition+0x29e>
		case TurnRight2_1:
					next_state = Go_Mile_3_1;
 8002dd4:	2316      	movs	r3, #22
 8002dd6:	73fb      	strb	r3, [r7, #15]
					break;
 8002dd8:	e0e3      	b.n	8002fa2 <State_Transition+0x29e>
		case TurnRight2_3:
					next_state = Go_Mile_3_3;
 8002dda:	2317      	movs	r3, #23
 8002ddc:	73fb      	strb	r3, [r7, #15]
					break;
 8002dde:	e0e0      	b.n	8002fa2 <State_Transition+0x29e>
		case TurnRight3_1:
					next_state = Go_Mile_4;
 8002de0:	2318      	movs	r3, #24
 8002de2:	73fb      	strb	r3, [r7, #15]
					break;
 8002de4:	e0dd      	b.n	8002fa2 <State_Transition+0x29e>
		case TurnRight3_3:
					next_state = Go_Mile_4;
 8002de6:	2318      	movs	r3, #24
 8002de8:	73fb      	strb	r3, [r7, #15]
					break;
 8002dea:	e0da      	b.n	8002fa2 <State_Transition+0x29e>
		case TurnRight4:
					next_state = GoStraight_Until_Barrier;
 8002dec:	2310      	movs	r3, #16
 8002dee:	73fb      	strb	r3, [r7, #15]
					break;
 8002df0:	e0d7      	b.n	8002fa2 <State_Transition+0x29e>
		case TurnRight5:
					next_state = Go_Mile_6;
 8002df2:	231a      	movs	r3, #26
 8002df4:	73fb      	strb	r3, [r7, #15]
					break;
 8002df6:	e0d4      	b.n	8002fa2 <State_Transition+0x29e>
		case TurnRight6:
					next_state = Go_Mile_7;
 8002df8:	231c      	movs	r3, #28
 8002dfa:	73fb      	strb	r3, [r7, #15]
					break;
 8002dfc:	e0d1      	b.n	8002fa2 <State_Transition+0x29e>
		case TurnRight7:
					next_state = Go_Mile_8_Until_Apriltag;
 8002dfe:	231d      	movs	r3, #29
 8002e00:	73fb      	strb	r3, [r7, #15]
					break;
 8002e02:	e0ce      	b.n	8002fa2 <State_Transition+0x29e>
		case TurnRight8:
					next_state = Go_Mile_10;
 8002e04:	231f      	movs	r3, #31
 8002e06:	73fb      	strb	r3, [r7, #15]
					break;
 8002e08:	e0cb      	b.n	8002fa2 <State_Transition+0x29e>
		case Go_Mile_1:
						temp_state = *current_state;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	781a      	ldrb	r2, [r3, #0]
 8002e0e:	4b6d      	ldr	r3, [pc, #436]	; (8002fc4 <State_Transition+0x2c0>)
 8002e10:	701a      	strb	r2, [r3, #0]
						next_state = Mile_Adjust;
 8002e12:	2320      	movs	r3, #32
 8002e14:	73fb      	strb	r3, [r7, #15]
					break;
 8002e16:	e0c4      	b.n	8002fa2 <State_Transition+0x29e>
		case Go_Mile_2_1:
						temp_state = *current_state;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	781a      	ldrb	r2, [r3, #0]
 8002e1c:	4b69      	ldr	r3, [pc, #420]	; (8002fc4 <State_Transition+0x2c0>)
 8002e1e:	701a      	strb	r2, [r3, #0]
						next_state = Mile_Adjust;
 8002e20:	2320      	movs	r3, #32
 8002e22:	73fb      	strb	r3, [r7, #15]
					break;
 8002e24:	e0bd      	b.n	8002fa2 <State_Transition+0x29e>
		case Go_Mile_2_2:
						temp_state = *current_state;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	781a      	ldrb	r2, [r3, #0]
 8002e2a:	4b66      	ldr	r3, [pc, #408]	; (8002fc4 <State_Transition+0x2c0>)
 8002e2c:	701a      	strb	r2, [r3, #0]
						next_state = Mile_Adjust;
 8002e2e:	2320      	movs	r3, #32
 8002e30:	73fb      	strb	r3, [r7, #15]
					break;
 8002e32:	e0b6      	b.n	8002fa2 <State_Transition+0x29e>
		case Go_Mile_2_3:
						temp_state = *current_state;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	781a      	ldrb	r2, [r3, #0]
 8002e38:	4b62      	ldr	r3, [pc, #392]	; (8002fc4 <State_Transition+0x2c0>)
 8002e3a:	701a      	strb	r2, [r3, #0]
						next_state = Mile_Adjust;
 8002e3c:	2320      	movs	r3, #32
 8002e3e:	73fb      	strb	r3, [r7, #15]
					break;
 8002e40:	e0af      	b.n	8002fa2 <State_Transition+0x29e>

		case Go_Mile_3_1:
						temp_state = *current_state;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	781a      	ldrb	r2, [r3, #0]
 8002e46:	4b5f      	ldr	r3, [pc, #380]	; (8002fc4 <State_Transition+0x2c0>)
 8002e48:	701a      	strb	r2, [r3, #0]
						next_state = Mile_Adjust;
 8002e4a:	2320      	movs	r3, #32
 8002e4c:	73fb      	strb	r3, [r7, #15]
					break;
 8002e4e:	e0a8      	b.n	8002fa2 <State_Transition+0x29e>
		case Go_Mile_3_3:
						temp_state = *current_state;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	781a      	ldrb	r2, [r3, #0]
 8002e54:	4b5b      	ldr	r3, [pc, #364]	; (8002fc4 <State_Transition+0x2c0>)
 8002e56:	701a      	strb	r2, [r3, #0]
						next_state = Mile_Adjust;
 8002e58:	2320      	movs	r3, #32
 8002e5a:	73fb      	strb	r3, [r7, #15]
					break;
 8002e5c:	e0a1      	b.n	8002fa2 <State_Transition+0x29e>
		case Go_Mile_4:
						temp_state = *current_state;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	781a      	ldrb	r2, [r3, #0]
 8002e62:	4b58      	ldr	r3, [pc, #352]	; (8002fc4 <State_Transition+0x2c0>)
 8002e64:	701a      	strb	r2, [r3, #0]
						next_state = Mile_Adjust;
 8002e66:	2320      	movs	r3, #32
 8002e68:	73fb      	strb	r3, [r7, #15]
					break;
 8002e6a:	e09a      	b.n	8002fa2 <State_Transition+0x29e>
		case GoStraight_Until_Barrier:
						next_state = TurnRight5;
 8002e6c:	230c      	movs	r3, #12
 8002e6e:	73fb      	strb	r3, [r7, #15]
					break;
 8002e70:	e097      	b.n	8002fa2 <State_Transition+0x29e>
		case Go_Mile_6:
						next_state = Go_Mile_6_7;
 8002e72:	231b      	movs	r3, #27
 8002e74:	73fb      	strb	r3, [r7, #15]
					 break;
 8002e76:	e094      	b.n	8002fa2 <State_Transition+0x29e>
		case Go_Mile_6_7:
						temp_state = *current_state;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	781a      	ldrb	r2, [r3, #0]
 8002e7c:	4b51      	ldr	r3, [pc, #324]	; (8002fc4 <State_Transition+0x2c0>)
 8002e7e:	701a      	strb	r2, [r3, #0]
						next_state = Mile_Adjust;
 8002e80:	2320      	movs	r3, #32
 8002e82:	73fb      	strb	r3, [r7, #15]
					break;
 8002e84:	e08d      	b.n	8002fa2 <State_Transition+0x29e>
		case Go_Mile_7:
						next_state = TurnRight7;
 8002e86:	230e      	movs	r3, #14
 8002e88:	73fb      	strb	r3, [r7, #15]
					break;
 8002e8a:	e08a      	b.n	8002fa2 <State_Transition+0x29e>
		case Go_Mile_8_Until_Apriltag:
					next_state=Apriltag_Check;
 8002e8c:	2323      	movs	r3, #35	; 0x23
 8002e8e:	73fb      	strb	r3, [r7, #15]
					break;
 8002e90:	e087      	b.n	8002fa2 <State_Transition+0x29e>
		case Go_Mile_9:
						temp_state = *current_state;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	781a      	ldrb	r2, [r3, #0]
 8002e96:	4b4b      	ldr	r3, [pc, #300]	; (8002fc4 <State_Transition+0x2c0>)
 8002e98:	701a      	strb	r2, [r3, #0]
						next_state = Mile_Adjust;
 8002e9a:	2320      	movs	r3, #32
 8002e9c:	73fb      	strb	r3, [r7, #15]
					break;
 8002e9e:	e080      	b.n	8002fa2 <State_Transition+0x29e>
		case Go_Mile_10:
					next_state=Communication;
 8002ea0:	2326      	movs	r3, #38	; 0x26
 8002ea2:	73fb      	strb	r3, [r7, #15]
					break;
 8002ea4:	e07d      	b.n	8002fa2 <State_Transition+0x29e>
		case Apriltag_Adjust1:
					next_state = Feeding;
 8002ea6:	2325      	movs	r3, #37	; 0x25
 8002ea8:	73fb      	strb	r3, [r7, #15]
					break;
 8002eaa:	e07a      	b.n	8002fa2 <State_Transition+0x29e>
		case Apriltag_Check:
					if(Apriltag_Verify())
 8002eac:	f7ff fcde 	bl	800286c <Apriltag_Verify>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d002      	beq.n	8002ebc <State_Transition+0x1b8>
						next_state = Apriltag_Adjust1;
 8002eb6:	2321      	movs	r3, #33	; 0x21
 8002eb8:	73fb      	strb	r3, [r7, #15]
					else
						next_state=Go_Mile_8_Until_Apriltag;
					break;
 8002eba:	e072      	b.n	8002fa2 <State_Transition+0x29e>
						next_state=Go_Mile_8_Until_Apriltag;
 8002ebc:	231d      	movs	r3, #29
 8002ebe:	73fb      	strb	r3, [r7, #15]
					break;
 8002ec0:	e06f      	b.n	8002fa2 <State_Transition+0x29e>
		case Feeding:
					next_state=Go_Mile_9;
 8002ec2:	231e      	movs	r3, #30
 8002ec4:	73fb      	strb	r3, [r7, #15]
					break;
 8002ec6:	e06c      	b.n	8002fa2 <State_Transition+0x29e>
		case Communication:
					next_state=Communication;
 8002ec8:	2326      	movs	r3, #38	; 0x26
 8002eca:	73fb      	strb	r3, [r7, #15]
					break;
 8002ecc:	e069      	b.n	8002fa2 <State_Transition+0x29e>
		case Mile_Adjust:
					switch (temp_state)
 8002ece:	4b3d      	ldr	r3, [pc, #244]	; (8002fc4 <State_Transition+0x2c0>)
 8002ed0:	781b      	ldrb	r3, [r3, #0]
 8002ed2:	3b10      	subs	r3, #16
 8002ed4:	2b0f      	cmp	r3, #15
 8002ed6:	d85d      	bhi.n	8002f94 <State_Transition+0x290>
 8002ed8:	a201      	add	r2, pc, #4	; (adr r2, 8002ee0 <State_Transition+0x1dc>)
 8002eda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ede:	bf00      	nop
 8002ee0:	08002f71 	.word	0x08002f71
 8002ee4:	08002f95 	.word	0x08002f95
 8002ee8:	08002f21 	.word	0x08002f21
 8002eec:	08002f4d 	.word	0x08002f4d
 8002ef0:	08002f53 	.word	0x08002f53
 8002ef4:	08002f59 	.word	0x08002f59
 8002ef8:	08002f5f 	.word	0x08002f5f
 8002efc:	08002f65 	.word	0x08002f65
 8002f00:	08002f6b 	.word	0x08002f6b
 8002f04:	08002f95 	.word	0x08002f95
 8002f08:	08002f77 	.word	0x08002f77
 8002f0c:	08002f7d 	.word	0x08002f7d
 8002f10:	08002f83 	.word	0x08002f83
 8002f14:	08002f95 	.word	0x08002f95
 8002f18:	08002f89 	.word	0x08002f89
 8002f1c:	08002f8f 	.word	0x08002f8f
					{
					case Go_Mile_1:
		                switch(finalcolor)
 8002f20:	4b29      	ldr	r3, [pc, #164]	; (8002fc8 <State_Transition+0x2c4>)
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	2b03      	cmp	r3, #3
 8002f26:	d00c      	beq.n	8002f42 <State_Transition+0x23e>
 8002f28:	2b03      	cmp	r3, #3
 8002f2a:	dc0d      	bgt.n	8002f48 <State_Transition+0x244>
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d002      	beq.n	8002f36 <State_Transition+0x232>
 8002f30:	2b02      	cmp	r3, #2
 8002f32:	d003      	beq.n	8002f3c <State_Transition+0x238>
		                	break;
		                case 3:
		                	next_state = TurnRight1_2;
		                	break;
		                default:
		                	break;
 8002f34:	e008      	b.n	8002f48 <State_Transition+0x244>
		                	next_state = TurnRight1_3;
 8002f36:	2306      	movs	r3, #6
 8002f38:	73fb      	strb	r3, [r7, #15]
		                	break;
 8002f3a:	e006      	b.n	8002f4a <State_Transition+0x246>
		                	next_state = TurnRight1_1;
 8002f3c:	2304      	movs	r3, #4
 8002f3e:	73fb      	strb	r3, [r7, #15]
		                	break;
 8002f40:	e003      	b.n	8002f4a <State_Transition+0x246>
		                	next_state = TurnRight1_2;
 8002f42:	2305      	movs	r3, #5
 8002f44:	73fb      	strb	r3, [r7, #15]
		                	break;
 8002f46:	e000      	b.n	8002f4a <State_Transition+0x246>
		                	break;
 8002f48:	bf00      	nop
		                }
					break;
 8002f4a:	e026      	b.n	8002f9a <State_Transition+0x296>
					case Go_Mile_2_1:
						next_state = TurnRight2_1;
 8002f4c:	2307      	movs	r3, #7
 8002f4e:	73fb      	strb	r3, [r7, #15]
						break;
 8002f50:	e023      	b.n	8002f9a <State_Transition+0x296>
					case Go_Mile_2_2:
						next_state = Go_Mile_4;
 8002f52:	2318      	movs	r3, #24
 8002f54:	73fb      	strb	r3, [r7, #15]
						break;
 8002f56:	e020      	b.n	8002f9a <State_Transition+0x296>
					case Go_Mile_2_3:
						next_state = TurnRight2_3;
 8002f58:	2308      	movs	r3, #8
 8002f5a:	73fb      	strb	r3, [r7, #15]
						break;
 8002f5c:	e01d      	b.n	8002f9a <State_Transition+0x296>
					case Go_Mile_3_1:
						next_state = TurnRight3_1;
 8002f5e:	2309      	movs	r3, #9
 8002f60:	73fb      	strb	r3, [r7, #15]
						break;
 8002f62:	e01a      	b.n	8002f9a <State_Transition+0x296>
					case Go_Mile_3_3:
						next_state = TurnRight3_3;
 8002f64:	230a      	movs	r3, #10
 8002f66:	73fb      	strb	r3, [r7, #15]
						break;
 8002f68:	e017      	b.n	8002f9a <State_Transition+0x296>
					case Go_Mile_4:
						next_state = TurnRight4;
 8002f6a:	230b      	movs	r3, #11
 8002f6c:	73fb      	strb	r3, [r7, #15]
						break;
 8002f6e:	e014      	b.n	8002f9a <State_Transition+0x296>
					case GoStraight_Until_Barrier:
						next_state = TurnRight5;
 8002f70:	230c      	movs	r3, #12
 8002f72:	73fb      	strb	r3, [r7, #15]
						break;
 8002f74:	e011      	b.n	8002f9a <State_Transition+0x296>
					case Go_Mile_6:
						next_state = Go_Mile_6_7;
 8002f76:	231b      	movs	r3, #27
 8002f78:	73fb      	strb	r3, [r7, #15]
						break;
 8002f7a:	e00e      	b.n	8002f9a <State_Transition+0x296>
					case Go_Mile_6_7:
						next_state = TurnRight6;
 8002f7c:	230d      	movs	r3, #13
 8002f7e:	73fb      	strb	r3, [r7, #15]
						break;
 8002f80:	e00b      	b.n	8002f9a <State_Transition+0x296>
					case Go_Mile_7:
						next_state = TurnRight7;
 8002f82:	230e      	movs	r3, #14
 8002f84:	73fb      	strb	r3, [r7, #15]
						break;
 8002f86:	e008      	b.n	8002f9a <State_Transition+0x296>
					case Go_Mile_9:
						next_state = TurnRight8;
 8002f88:	230f      	movs	r3, #15
 8002f8a:	73fb      	strb	r3, [r7, #15]
						break;
 8002f8c:	e005      	b.n	8002f9a <State_Transition+0x296>
					case Go_Mile_10:
						next_state = Idle;
 8002f8e:	2327      	movs	r3, #39	; 0x27
 8002f90:	73fb      	strb	r3, [r7, #15]
						break;
 8002f92:	e002      	b.n	8002f9a <State_Transition+0x296>
					default:
						next_state = Initial;
 8002f94:	2301      	movs	r3, #1
 8002f96:	73fb      	strb	r3, [r7, #15]
						break;
 8002f98:	bf00      	nop
					}
					break;
 8002f9a:	e002      	b.n	8002fa2 <State_Transition+0x29e>
		default:
					next_state = Initial;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	73fb      	strb	r3, [r7, #15]
					break;
 8002fa0:	bf00      	nop
	}
	if (next_state == *current_state)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	781b      	ldrb	r3, [r3, #0]
 8002fa6:	7bfa      	ldrb	r2, [r7, #15]
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d101      	bne.n	8002fb0 <State_Transition+0x2ac>
		return 1;
 8002fac:	2301      	movs	r3, #1
 8002fae:	e003      	b.n	8002fb8 <State_Transition+0x2b4>
	else
	{

		*current_state=next_state;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	7bfa      	ldrb	r2, [r7, #15]
 8002fb4:	701a      	strb	r2, [r3, #0]
		return 0;
 8002fb6:	2300      	movs	r3, #0
	}
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3710      	adds	r7, #16
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	200041a8 	.word	0x200041a8
 8002fc4:	20004260 	.word	0x20004260
 8002fc8:	200040bc 	.word	0x200040bc

08002fcc <StreamTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StreamTask */
void StreamTask(void const * argument)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b084      	sub	sp, #16
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint8_t Same_State_Flag=0;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	73fb      	strb	r3, [r7, #15]
	uint32_t pulse_incremnet=0;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	60bb      	str	r3, [r7, #8]
	Car_Initial();
 8002fdc:	f7fe fc68 	bl	80018b0 <Car_Initial>
	delay(1000);
 8002fe0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002fe4:	f7fe fd56 	bl	8001a94 <delay>
  /* Infinite loop */
  for(;;)
  {

	  delay(50);
 8002fe8:	2032      	movs	r0, #50	; 0x32
 8002fea:	f7fe fd53 	bl	8001a94 <delay>
	  //delay(10);
	  //PreviousWakeTime = osKernelSysTick()
	  //osDelayUntil(&PreviousWakeTime = osKernelSysTick(), 500);
	  //HAL_UART_Transmit(&huart5,(uint8_t*) &info,1,1000);

	  Same_State_Flag = State_Transition(&state);
 8002fee:	48bc      	ldr	r0, [pc, #752]	; (80032e0 <StreamTask+0x314>)
 8002ff0:	f7ff fe88 	bl	8002d04 <State_Transition>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	73fb      	strb	r3, [r7, #15]
	  if(Same_State_Flag)
 8002ff8:	7bfb      	ldrb	r3, [r7, #15]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	f040 839c 	bne.w	8003738 <StreamTask+0x76c>
		  continue;
	  switch(state)
 8003000:	4bb7      	ldr	r3, [pc, #732]	; (80032e0 <StreamTask+0x314>)
 8003002:	781b      	ldrb	r3, [r3, #0]
 8003004:	3b01      	subs	r3, #1
 8003006:	2b26      	cmp	r3, #38	; 0x26
 8003008:	f200 8393 	bhi.w	8003732 <StreamTask+0x766>
 800300c:	a201      	add	r2, pc, #4	; (adr r2, 8003014 <StreamTask+0x48>)
 800300e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003012:	bf00      	nop
 8003014:	080030b1 	.word	0x080030b1
 8003018:	080030cb 	.word	0x080030cb
 800301c:	080030eb 	.word	0x080030eb
 8003020:	080030f9 	.word	0x080030f9
 8003024:	08003107 	.word	0x08003107
 8003028:	08003115 	.word	0x08003115
 800302c:	08003123 	.word	0x08003123
 8003030:	08003131 	.word	0x08003131
 8003034:	0800313f 	.word	0x0800313f
 8003038:	0800314d 	.word	0x0800314d
 800303c:	0800315b 	.word	0x0800315b
 8003040:	08003169 	.word	0x08003169
 8003044:	08003177 	.word	0x08003177
 8003048:	08003185 	.word	0x08003185
 800304c:	08003193 	.word	0x08003193
 8003050:	080031a1 	.word	0x080031a1
 8003054:	0800323b 	.word	0x0800323b
 8003058:	08003335 	.word	0x08003335
 800305c:	0800340f 	.word	0x0800340f
 8003060:	0800341d 	.word	0x0800341d
 8003064:	0800342b 	.word	0x0800342b
 8003068:	08003439 	.word	0x08003439
 800306c:	08003447 	.word	0x08003447
 8003070:	08003455 	.word	0x08003455
 8003074:	08003463 	.word	0x08003463
 8003078:	080034cd 	.word	0x080034cd
 800307c:	0800350f 	.word	0x0800350f
 8003080:	0800351b 	.word	0x0800351b
 8003084:	0800356d 	.word	0x0800356d
 8003088:	08003661 	.word	0x08003661
 800308c:	0800366f 	.word	0x0800366f
 8003090:	080036d9 	.word	0x080036d9
 8003094:	08003683 	.word	0x08003683
 8003098:	08003733 	.word	0x08003733
 800309c:	0800367d 	.word	0x0800367d
 80030a0:	08003733 	.word	0x08003733
 80030a4:	080036c3 	.word	0x080036c3
 80030a8:	080036cd 	.word	0x080036cd
 80030ac:	0800372d 	.word	0x0800372d
	  {
	  case Initial:
		  	  	  	  	  state= Idle;
 80030b0:	4b8b      	ldr	r3, [pc, #556]	; (80032e0 <StreamTask+0x314>)
 80030b2:	2227      	movs	r2, #39	; 0x27
 80030b4:	701a      	strb	r2, [r3, #0]
		  	  	  	  	  delay(500);
 80030b6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80030ba:	f7fe fceb 	bl	8001a94 <delay>
		  	  	  	      state= Initial;
 80030be:	4b88      	ldr	r3, [pc, #544]	; (80032e0 <StreamTask+0x314>)
 80030c0:	2201      	movs	r2, #1
 80030c2:	701a      	strb	r2, [r3, #0]
		  	  	  	  	  Car_Initial();
 80030c4:	f7fe fbf4 	bl	80018b0 <Car_Initial>
		  	  	  	  	  break;
 80030c8:	e337      	b.n	800373a <StreamTask+0x76e>
	  case Line_Search:
		  	  	  	  	  state= Idle;
 80030ca:	4b85      	ldr	r3, [pc, #532]	; (80032e0 <StreamTask+0x314>)
 80030cc:	2227      	movs	r2, #39	; 0x27
 80030ce:	701a      	strb	r2, [r3, #0]
		  		  	  	  delay(500);
 80030d0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80030d4:	f7fe fcde 	bl	8001a94 <delay>
		  		  	  	  state= Line_Search;
 80030d8:	4b81      	ldr	r3, [pc, #516]	; (80032e0 <StreamTask+0x314>)
 80030da:	2202      	movs	r2, #2
 80030dc:	701a      	strb	r2, [r3, #0]
		  	  	  	  	  vTaskResume(PIDCameraHandle);
 80030de:	4b81      	ldr	r3, [pc, #516]	; (80032e4 <StreamTask+0x318>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4618      	mov	r0, r3
 80030e4:	f006 fa5e 	bl	80095a4 <vTaskResume>
		  	  	  	  	  //vTaskResume(GyroReceiveHandle);
		  	  	  	  	  break;
 80030e8:	e327      	b.n	800373a <StreamTask+0x76e>
	  case TurnRight:
		  	  	  	  	  Car_Turning(-90,1);
 80030ea:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80030ee:	ed9f 0a7e 	vldr	s0, [pc, #504]	; 80032e8 <StreamTask+0x31c>
 80030f2:	f7fe fc21 	bl	8001938 <Car_Turning>
		  	  	  	  	  break;
 80030f6:	e320      	b.n	800373a <StreamTask+0x76e>
	  case TurnRight1_1:
						  Car_Turning(45,1);
 80030f8:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80030fc:	ed9f 0a7b 	vldr	s0, [pc, #492]	; 80032ec <StreamTask+0x320>
 8003100:	f7fe fc1a 	bl	8001938 <Car_Turning>
						  break;
 8003104:	e319      	b.n	800373a <StreamTask+0x76e>
	  case TurnRight1_2:
						  Car_Turning(90,1);
 8003106:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 800310a:	ed9f 0a79 	vldr	s0, [pc, #484]	; 80032f0 <StreamTask+0x324>
 800310e:	f7fe fc13 	bl	8001938 <Car_Turning>
						  break;
 8003112:	e312      	b.n	800373a <StreamTask+0x76e>
	  case TurnRight1_3:
						  Car_Turning(136,1);
 8003114:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8003118:	ed9f 0a76 	vldr	s0, [pc, #472]	; 80032f4 <StreamTask+0x328>
 800311c:	f7fe fc0c 	bl	8001938 <Car_Turning>
						  break;
 8003120:	e30b      	b.n	800373a <StreamTask+0x76e>
	  case TurnRight2_1:
						  Car_Turning(90,1);
 8003122:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8003126:	ed9f 0a72 	vldr	s0, [pc, #456]	; 80032f0 <StreamTask+0x324>
 800312a:	f7fe fc05 	bl	8001938 <Car_Turning>
						  break;
 800312e:	e304      	b.n	800373a <StreamTask+0x76e>
	  case TurnRight2_3:
						  Car_Turning(-90,1);
 8003130:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8003134:	ed9f 0a6c 	vldr	s0, [pc, #432]	; 80032e8 <StreamTask+0x31c>
 8003138:	f7fe fbfe 	bl	8001938 <Car_Turning>
						  break;
 800313c:	e2fd      	b.n	800373a <StreamTask+0x76e>
	  case TurnRight3_1:
						  Car_Turning(-45,1);
 800313e:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8003142:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 80032f8 <StreamTask+0x32c>
 8003146:	f7fe fbf7 	bl	8001938 <Car_Turning>
						  break;
 800314a:	e2f6      	b.n	800373a <StreamTask+0x76e>
	  case TurnRight3_3:
						  Car_Turning(45,1);
 800314c:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8003150:	ed9f 0a66 	vldr	s0, [pc, #408]	; 80032ec <StreamTask+0x320>
 8003154:	f7fe fbf0 	bl	8001938 <Car_Turning>
						  break;
 8003158:	e2ef      	b.n	800373a <StreamTask+0x76e>
	  case TurnRight4:
						  Car_Turning(-90,1);
 800315a:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 800315e:	ed9f 0a62 	vldr	s0, [pc, #392]	; 80032e8 <StreamTask+0x31c>
 8003162:	f7fe fbe9 	bl	8001938 <Car_Turning>
						  break;
 8003166:	e2e8      	b.n	800373a <StreamTask+0x76e>
	  case TurnRight5:
						  Car_Turning(90,2);
 8003168:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800316c:	ed9f 0a60 	vldr	s0, [pc, #384]	; 80032f0 <StreamTask+0x324>
 8003170:	f7fe fbe2 	bl	8001938 <Car_Turning>
						  break;
 8003174:	e2e1      	b.n	800373a <StreamTask+0x76e>
	  case TurnRight6:
						  Car_Turning(-90,2);
 8003176:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800317a:	ed9f 0a5b 	vldr	s0, [pc, #364]	; 80032e8 <StreamTask+0x31c>
 800317e:	f7fe fbdb 	bl	8001938 <Car_Turning>
						  break;
 8003182:	e2da      	b.n	800373a <StreamTask+0x76e>
	  case TurnRight7:
						  Car_Turning(90,2);
 8003184:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8003188:	ed9f 0a59 	vldr	s0, [pc, #356]	; 80032f0 <StreamTask+0x324>
 800318c:	f7fe fbd4 	bl	8001938 <Car_Turning>
						  break;
 8003190:	e2d3      	b.n	800373a <StreamTask+0x76e>
	  case TurnRight8:
						  Car_Turning(90,2);
 8003192:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8003196:	ed9f 0a56 	vldr	s0, [pc, #344]	; 80032f0 <StreamTask+0x324>
 800319a:	f7fe fbcd 	bl	8001938 <Car_Turning>
						  break;
 800319e:	e2cc      	b.n	800373a <StreamTask+0x76e>
	  case GoStraight_Until_Barrier:
		  	  	  	  	  //state= Idle;
		  	  	  	  	  vTaskSuspend(PIDCameraHandle);
 80031a0:	4b50      	ldr	r3, [pc, #320]	; (80032e4 <StreamTask+0x318>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4618      	mov	r0, r3
 80031a6:	f006 f939 	bl	800941c <vTaskSuspend>
		  	  	  	  	  vTaskSuspend(GyroReceiveHandle);
 80031aa:	4b54      	ldr	r3, [pc, #336]	; (80032fc <StreamTask+0x330>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4618      	mov	r0, r3
 80031b0:	f006 f934 	bl	800941c <vTaskSuspend>
		  	  	  	  	  camera_recieve_IT_flag=0;
 80031b4:	4b52      	ldr	r3, [pc, #328]	; (8003300 <StreamTask+0x334>)
 80031b6:	2200      	movs	r2, #0
 80031b8:	601a      	str	r2, [r3, #0]
		  	  	  	  	  delay(500);
 80031ba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80031be:	f7fe fc69 	bl	8001a94 <delay>
		  	  	  	  	  //state= GoStraight;
		  	  	  	  	  critical_distance.front=280;
 80031c2:	4b50      	ldr	r3, [pc, #320]	; (8003304 <StreamTask+0x338>)
 80031c4:	4a50      	ldr	r2, [pc, #320]	; (8003308 <StreamTask+0x33c>)
 80031c6:	601a      	str	r2, [r3, #0]
		  	  	  	  	  vTaskResume(DistanceCheckHandle);
 80031c8:	4b50      	ldr	r3, [pc, #320]	; (800330c <StreamTask+0x340>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4618      	mov	r0, r3
 80031ce:	f006 f9e9 	bl	80095a4 <vTaskResume>
		  	  	  	  	  gyro_reset_flag=0;
 80031d2:	4b4f      	ldr	r3, [pc, #316]	; (8003310 <StreamTask+0x344>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	601a      	str	r2, [r3, #0]

		  				  vTaskResume(GyroReceiveHandle);
 80031d8:	4b48      	ldr	r3, [pc, #288]	; (80032fc <StreamTask+0x330>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4618      	mov	r0, r3
 80031de:	f006 f9e1 	bl	80095a4 <vTaskResume>
		  				  Global_go_straight_speed=PWM_Mid;
 80031e2:	4b4c      	ldr	r3, [pc, #304]	; (8003314 <StreamTask+0x348>)
 80031e4:	f240 424c 	movw	r2, #1100	; 0x44c
 80031e8:	601a      	str	r2, [r3, #0]
		  				PID_Straight_Reset_Flag=1;
 80031ea:	4b4b      	ldr	r3, [pc, #300]	; (8003318 <StreamTask+0x34c>)
 80031ec:	2201      	movs	r2, #1
 80031ee:	601a      	str	r2, [r3, #0]
		  					  	  vTaskResume(GoStraightHandle);
 80031f0:	4b4a      	ldr	r3, [pc, #296]	; (800331c <StreamTask+0x350>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4618      	mov	r0, r3
 80031f6:	f006 f9d5 	bl	80095a4 <vTaskResume>
		  					  	  delay(500);
 80031fa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80031fe:	f7fe fc49 	bl	8001a94 <delay>
		  					  	PID_Straight_Reset_Flag=0;
 8003202:	4b45      	ldr	r3, [pc, #276]	; (8003318 <StreamTask+0x34c>)
 8003204:	2200      	movs	r2, #0
 8003206:	601a      	str	r2, [r3, #0]
		  	  	  	  	  osSemaphoreWait(CriticalDistanceSemHandle, osWaitForever);
 8003208:	4b45      	ldr	r3, [pc, #276]	; (8003320 <StreamTask+0x354>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f04f 31ff 	mov.w	r1, #4294967295
 8003210:	4618      	mov	r0, r3
 8003212:	f005 f829 	bl	8008268 <osSemaphoreWait>
		  	  	  	  	  osSemaphoreWait(CriticalDistanceSemHandle, osWaitForever);
 8003216:	4b42      	ldr	r3, [pc, #264]	; (8003320 <StreamTask+0x354>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f04f 31ff 	mov.w	r1, #4294967295
 800321e:	4618      	mov	r0, r3
 8003220:	f005 f822 	bl	8008268 <osSemaphoreWait>
		  	  	  	  	  PID_Straight_Reset_Flag=1;
 8003224:	4b3c      	ldr	r3, [pc, #240]	; (8003318 <StreamTask+0x34c>)
 8003226:	2201      	movs	r2, #1
 8003228:	601a      	str	r2, [r3, #0]
		  	  	  	  	  vTaskSuspend(GoStraightHandle);
 800322a:	4b3c      	ldr	r3, [pc, #240]	; (800331c <StreamTask+0x350>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4618      	mov	r0, r3
 8003230:	f006 f8f4 	bl	800941c <vTaskSuspend>
		  	  	  	  	  Car_Stop();
 8003234:	f7fe fb72 	bl	800191c <Car_Stop>
		  	  	  	      //vTaskSuspend(DistanceCheckHandle);
		  	  	  	  	  break;
 8003238:	e27f      	b.n	800373a <StreamTask+0x76e>
	  case Go_Mile:
	  					  vTaskSuspend(DistanceCheckHandle);
 800323a:	4b34      	ldr	r3, [pc, #208]	; (800330c <StreamTask+0x340>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4618      	mov	r0, r3
 8003240:	f006 f8ec 	bl	800941c <vTaskSuspend>
						  //pulse_incremnet=6900;//
						  pulse_incremnet=33000;//
 8003244:	f248 03e8 	movw	r3, #33000	; 0x80e8
 8003248:	60bb      	str	r3, [r7, #8]
						  //pulse_incremnet=600; //
						  gyro_reset_flag=0;
 800324a:	4b31      	ldr	r3, [pc, #196]	; (8003310 <StreamTask+0x344>)
 800324c:	2200      	movs	r2, #0
 800324e:	601a      	str	r2, [r3, #0]
						  vTaskResume(GyroReceiveHandle);
 8003250:	4b2a      	ldr	r3, [pc, #168]	; (80032fc <StreamTask+0x330>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4618      	mov	r0, r3
 8003256:	f006 f9a5 	bl	80095a4 <vTaskResume>
						  Global_critical_pulses=0;
 800325a:	4b32      	ldr	r3, [pc, #200]	; (8003324 <StreamTask+0x358>)
 800325c:	2200      	movs	r2, #0
 800325e:	601a      	str	r2, [r3, #0]
						  vTaskResume(MileageHandle);
 8003260:	4b31      	ldr	r3, [pc, #196]	; (8003328 <StreamTask+0x35c>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4618      	mov	r0, r3
 8003266:	f006 f99d 	bl	80095a4 <vTaskResume>
						  delay(500);
 800326a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800326e:	f7fe fc11 	bl	8001a94 <delay>
						  osSemaphoreWait(MileageSemHandle, osWaitForever);
 8003272:	4b2e      	ldr	r3, [pc, #184]	; (800332c <StreamTask+0x360>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f04f 31ff 	mov.w	r1, #4294967295
 800327a:	4618      	mov	r0, r3
 800327c:	f004 fff4 	bl	8008268 <osSemaphoreWait>
						  Global_critical_pulses=pulse_incremnet+Global_number_of_pulses;
 8003280:	4b2b      	ldr	r3, [pc, #172]	; (8003330 <StreamTask+0x364>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	461a      	mov	r2, r3
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	4413      	add	r3, r2
 800328a:	461a      	mov	r2, r3
 800328c:	4b25      	ldr	r3, [pc, #148]	; (8003324 <StreamTask+0x358>)
 800328e:	601a      	str	r2, [r3, #0]
		  	  	  	  	  PID_Straight_Reset_Flag=1;
 8003290:	4b21      	ldr	r3, [pc, #132]	; (8003318 <StreamTask+0x34c>)
 8003292:	2201      	movs	r2, #1
 8003294:	601a      	str	r2, [r3, #0]
		  	  	  	  	  Global_go_straight_speed=PWM_Mid;
 8003296:	4b1f      	ldr	r3, [pc, #124]	; (8003314 <StreamTask+0x348>)
 8003298:	f240 424c 	movw	r2, #1100	; 0x44c
 800329c:	601a      	str	r2, [r3, #0]
		  	  	  	  	  vTaskResume(GoStraightHandle);
 800329e:	4b1f      	ldr	r3, [pc, #124]	; (800331c <StreamTask+0x350>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4618      	mov	r0, r3
 80032a4:	f006 f97e 	bl	80095a4 <vTaskResume>
		  	  	  	  	  delay(200);
 80032a8:	20c8      	movs	r0, #200	; 0xc8
 80032aa:	f7fe fbf3 	bl	8001a94 <delay>
		  	  	  	  	  PID_Straight_Reset_Flag=0;
 80032ae:	4b1a      	ldr	r3, [pc, #104]	; (8003318 <StreamTask+0x34c>)
 80032b0:	2200      	movs	r2, #0
 80032b2:	601a      	str	r2, [r3, #0]
		  	  	  	      osSemaphoreWait(MileageSemHandle, osWaitForever);
 80032b4:	4b1d      	ldr	r3, [pc, #116]	; (800332c <StreamTask+0x360>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f04f 31ff 	mov.w	r1, #4294967295
 80032bc:	4618      	mov	r0, r3
 80032be:	f004 ffd3 	bl	8008268 <osSemaphoreWait>
		  	  	  	      PID_Straight_Reset_Flag=1;
 80032c2:	4b15      	ldr	r3, [pc, #84]	; (8003318 <StreamTask+0x34c>)
 80032c4:	2201      	movs	r2, #1
 80032c6:	601a      	str	r2, [r3, #0]
		  	  	  	      vTaskSuspend(GoStraightHandle);
 80032c8:	4b14      	ldr	r3, [pc, #80]	; (800331c <StreamTask+0x350>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4618      	mov	r0, r3
 80032ce:	f006 f8a5 	bl	800941c <vTaskSuspend>
		  	  	  		  Car_Stop();
 80032d2:	f7fe fb23 	bl	800191c <Car_Stop>
		  	  	  		  gyro_reset_flag=1;
 80032d6:	4b0e      	ldr	r3, [pc, #56]	; (8003310 <StreamTask+0x344>)
 80032d8:	2201      	movs	r2, #1
 80032da:	601a      	str	r2, [r3, #0]
		  	  	  		  //vTaskSuspend(MileageHandle);
		  	  	  	  	  break;
 80032dc:	e22d      	b.n	800373a <StreamTask+0x76e>
 80032de:	bf00      	nop
 80032e0:	200041a8 	.word	0x200041a8
 80032e4:	2000414c 	.word	0x2000414c
 80032e8:	c2b40000 	.word	0xc2b40000
 80032ec:	42340000 	.word	0x42340000
 80032f0:	42b40000 	.word	0x42b40000
 80032f4:	43080000 	.word	0x43080000
 80032f8:	c2340000 	.word	0xc2340000
 80032fc:	2000439c 	.word	0x2000439c
 8003300:	2000032c 	.word	0x2000032c
 8003304:	20000310 	.word	0x20000310
 8003308:	438c0000 	.word	0x438c0000
 800330c:	20004158 	.word	0x20004158
 8003310:	20000330 	.word	0x20000330
 8003314:	20000000 	.word	0x20000000
 8003318:	20000008 	.word	0x20000008
 800331c:	2000415c 	.word	0x2000415c
 8003320:	200040ac 	.word	0x200040ac
 8003324:	20000338 	.word	0x20000338
 8003328:	200040b8 	.word	0x200040b8
 800332c:	20004238 	.word	0x20004238
 8003330:	20000334 	.word	0x20000334
	  case Go_Mile_1:
						  vTaskSuspend(DistanceCheckHandle);
 8003334:	4bb7      	ldr	r3, [pc, #732]	; (8003614 <StreamTask+0x648>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4618      	mov	r0, r3
 800333a:	f006 f86f 	bl	800941c <vTaskSuspend>
						  //pulse_incremnet=6900;//
						  pulse_incremnet=1130;//
 800333e:	f240 436a 	movw	r3, #1130	; 0x46a
 8003342:	60bb      	str	r3, [r7, #8]
						  //pulse_incremnet=100; //
						  camera_recieve_IT_flag=1;
 8003344:	4bb4      	ldr	r3, [pc, #720]	; (8003618 <StreamTask+0x64c>)
 8003346:	2201      	movs	r2, #1
 8003348:	601a      	str	r2, [r3, #0]
						  HAL_UART_Receive_IT(&huart2,(uint8_t*) &Rx_Buf,2);
 800334a:	2202      	movs	r2, #2
 800334c:	49b3      	ldr	r1, [pc, #716]	; (800361c <StreamTask+0x650>)
 800334e:	48b4      	ldr	r0, [pc, #720]	; (8003620 <StreamTask+0x654>)
 8003350:	f004 f94b 	bl	80075ea <HAL_UART_Receive_IT>
						  vTaskResume(ColorcheckHandle);
 8003354:	4bb3      	ldr	r3, [pc, #716]	; (8003624 <StreamTask+0x658>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4618      	mov	r0, r3
 800335a:	f006 f923 	bl	80095a4 <vTaskResume>
						  gyro_reset_flag=0;
 800335e:	4bb2      	ldr	r3, [pc, #712]	; (8003628 <StreamTask+0x65c>)
 8003360:	2200      	movs	r2, #0
 8003362:	601a      	str	r2, [r3, #0]
						  vTaskResume(GyroReceiveHandle);
 8003364:	4bb1      	ldr	r3, [pc, #708]	; (800362c <StreamTask+0x660>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4618      	mov	r0, r3
 800336a:	f006 f91b 	bl	80095a4 <vTaskResume>
						  Global_critical_pulses=0;
 800336e:	4bb0      	ldr	r3, [pc, #704]	; (8003630 <StreamTask+0x664>)
 8003370:	2200      	movs	r2, #0
 8003372:	601a      	str	r2, [r3, #0]
						  vTaskResume(MileageHandle);
 8003374:	4baf      	ldr	r3, [pc, #700]	; (8003634 <StreamTask+0x668>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4618      	mov	r0, r3
 800337a:	f006 f913 	bl	80095a4 <vTaskResume>
						  delay(500);
 800337e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003382:	f7fe fb87 	bl	8001a94 <delay>
						  osSemaphoreWait(MileageSemHandle, 0);
 8003386:	4bac      	ldr	r3, [pc, #688]	; (8003638 <StreamTask+0x66c>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	2100      	movs	r1, #0
 800338c:	4618      	mov	r0, r3
 800338e:	f004 ff6b 	bl	8008268 <osSemaphoreWait>
						  Global_critical_pulses=pulse_incremnet+Global_number_of_pulses;
 8003392:	4baa      	ldr	r3, [pc, #680]	; (800363c <StreamTask+0x670>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	461a      	mov	r2, r3
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	4413      	add	r3, r2
 800339c:	461a      	mov	r2, r3
 800339e:	4ba4      	ldr	r3, [pc, #656]	; (8003630 <StreamTask+0x664>)
 80033a0:	601a      	str	r2, [r3, #0]
		  	  	  	  	  PID_Straight_Reset_Flag=1;
 80033a2:	4ba7      	ldr	r3, [pc, #668]	; (8003640 <StreamTask+0x674>)
 80033a4:	2201      	movs	r2, #1
 80033a6:	601a      	str	r2, [r3, #0]
		  	  	  	  	  Global_go_straight_speed=PWM_Mid;
 80033a8:	4ba6      	ldr	r3, [pc, #664]	; (8003644 <StreamTask+0x678>)
 80033aa:	f240 424c 	movw	r2, #1100	; 0x44c
 80033ae:	601a      	str	r2, [r3, #0]
		  	  	  	  	  vTaskResume(GoStraightHandle);
 80033b0:	4ba5      	ldr	r3, [pc, #660]	; (8003648 <StreamTask+0x67c>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4618      	mov	r0, r3
 80033b6:	f006 f8f5 	bl	80095a4 <vTaskResume>
		  	  	  	  	  delay(200);
 80033ba:	20c8      	movs	r0, #200	; 0xc8
 80033bc:	f7fe fb6a 	bl	8001a94 <delay>
		  	  	  	  	  PID_Straight_Reset_Flag=0;
 80033c0:	4b9f      	ldr	r3, [pc, #636]	; (8003640 <StreamTask+0x674>)
 80033c2:	2200      	movs	r2, #0
 80033c4:	601a      	str	r2, [r3, #0]
		  	  	  	      osSemaphoreWait(MileageSemHandle, osWaitForever);
 80033c6:	4b9c      	ldr	r3, [pc, #624]	; (8003638 <StreamTask+0x66c>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f04f 31ff 	mov.w	r1, #4294967295
 80033ce:	4618      	mov	r0, r3
 80033d0:	f004 ff4a 	bl	8008268 <osSemaphoreWait>
		  	  	  	      PID_Straight_Reset_Flag=1;
 80033d4:	4b9a      	ldr	r3, [pc, #616]	; (8003640 <StreamTask+0x674>)
 80033d6:	2201      	movs	r2, #1
 80033d8:	601a      	str	r2, [r3, #0]
		  	  	  	      vTaskSuspend(GoStraightHandle);
 80033da:	4b9b      	ldr	r3, [pc, #620]	; (8003648 <StreamTask+0x67c>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4618      	mov	r0, r3
 80033e0:	f006 f81c 	bl	800941c <vTaskSuspend>
		  	  	  	      vTaskSuspend(ColorcheckHandle);
 80033e4:	4b8f      	ldr	r3, [pc, #572]	; (8003624 <StreamTask+0x658>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4618      	mov	r0, r3
 80033ea:	f006 f817 	bl	800941c <vTaskSuspend>
		  	  	  	      camera_recieve_IT_flag=0;
 80033ee:	4b8a      	ldr	r3, [pc, #552]	; (8003618 <StreamTask+0x64c>)
 80033f0:	2200      	movs	r2, #0
 80033f2:	601a      	str	r2, [r3, #0]
		  	  	  	      color_judge();
 80033f4:	f7ff f846 	bl	8002484 <color_judge>
		  	  	  		  Car_Stop();
 80033f8:	f7fe fa90 	bl	800191c <Car_Stop>
		  	  	  		  gyro_reset_flag=1;
 80033fc:	4b8a      	ldr	r3, [pc, #552]	; (8003628 <StreamTask+0x65c>)
 80033fe:	2201      	movs	r2, #1
 8003400:	601a      	str	r2, [r3, #0]
		  	  	  		  vTaskSuspend(MileageHandle);
 8003402:	4b8c      	ldr	r3, [pc, #560]	; (8003634 <StreamTask+0x668>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4618      	mov	r0, r3
 8003408:	f006 f808 	bl	800941c <vTaskSuspend>
		  	  	  	  	  break;
 800340c:	e195      	b.n	800373a <StreamTask+0x76e>
	  case Go_Mile_2_1:
		  	  	  	  	  Car_Go_Mile(1280, PWM_Mid-100);
 800340e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003412:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8003416:	f7fe fad5 	bl	80019c4 <Car_Go_Mile>
		  	  	  	  	  break;
 800341a:	e18e      	b.n	800373a <StreamTask+0x76e>
	  case Go_Mile_2_2:
	  	  	  	  	  	  Car_Go_Mile(2000, PWM_Mid-100);
 800341c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003420:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003424:	f7fe face 	bl	80019c4 <Car_Go_Mile>
	  	  	  	  	  	  break;
 8003428:	e187      	b.n	800373a <StreamTask+0x76e>
	  case Go_Mile_2_3:
	  	  	  	  	  	  Car_Go_Mile(1295, PWM_Mid-100);
 800342a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800342e:	f240 500f 	movw	r0, #1295	; 0x50f
 8003432:	f7fe fac7 	bl	80019c4 <Car_Go_Mile>
	  	  	  	  	  	  break;
 8003436:	e180      	b.n	800373a <StreamTask+0x76e>
	  case Go_Mile_3_1:
  	  	  	  	  	  	  Car_Go_Mile(1450, PWM_Mid-100);
 8003438:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800343c:	f240 50aa 	movw	r0, #1450	; 0x5aa
 8003440:	f7fe fac0 	bl	80019c4 <Car_Go_Mile>
  	  	  	  	  	  	  break;
 8003444:	e179      	b.n	800373a <StreamTask+0x76e>
	  case Go_Mile_3_3:
						  Car_Go_Mile(1480, PWM_Mid-100);
 8003446:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800344a:	f44f 60b9 	mov.w	r0, #1480	; 0x5c8
 800344e:	f7fe fab9 	bl	80019c4 <Car_Go_Mile>
						  break;
 8003452:	e172      	b.n	800373a <StreamTask+0x76e>
	  case Go_Mile_4:
						  Car_Go_Mile(2100, PWM_Mid);
 8003454:	f240 414c 	movw	r1, #1100	; 0x44c
 8003458:	f640 0034 	movw	r0, #2100	; 0x834
 800345c:	f7fe fab2 	bl	80019c4 <Car_Go_Mile>
						  break;
 8003460:	e16b      	b.n	800373a <StreamTask+0x76e>
	  case Go_Mile_5:
		                  Ultrasonic_Feedback_front();
 8003462:	f7fe fe85 	bl	8002170 <Ultrasonic_Feedback_front>
						  gyro_reset_flag=0;
 8003466:	4b70      	ldr	r3, [pc, #448]	; (8003628 <StreamTask+0x65c>)
 8003468:	2200      	movs	r2, #0
 800346a:	601a      	str	r2, [r3, #0]
						  vTaskResume(GyroReceiveHandle);
 800346c:	4b6f      	ldr	r3, [pc, #444]	; (800362c <StreamTask+0x660>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4618      	mov	r0, r3
 8003472:	f006 f897 	bl	80095a4 <vTaskResume>
						  delay(500);
 8003476:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800347a:	f7fe fb0b 	bl	8001a94 <delay>
		  	  	  	  	  PID_Straight_Reset_Flag=1;
 800347e:	4b70      	ldr	r3, [pc, #448]	; (8003640 <StreamTask+0x674>)
 8003480:	2201      	movs	r2, #1
 8003482:	601a      	str	r2, [r3, #0]
		  	  	  	  	  Global_go_straight_speed=PWM_Mid;
 8003484:	4b6f      	ldr	r3, [pc, #444]	; (8003644 <StreamTask+0x678>)
 8003486:	f240 424c 	movw	r2, #1100	; 0x44c
 800348a:	601a      	str	r2, [r3, #0]
		  	  	  	  	  vTaskResume(GoStraightHandle);
 800348c:	4b6e      	ldr	r3, [pc, #440]	; (8003648 <StreamTask+0x67c>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4618      	mov	r0, r3
 8003492:	f006 f887 	bl	80095a4 <vTaskResume>
		  	  	  	  	  delay(200);
 8003496:	20c8      	movs	r0, #200	; 0xc8
 8003498:	f7fe fafc 	bl	8001a94 <delay>
		  	  	  	  	  PID_Straight_Reset_Flag=0;
 800349c:	4b68      	ldr	r3, [pc, #416]	; (8003640 <StreamTask+0x674>)
 800349e:	2200      	movs	r2, #0
 80034a0:	601a      	str	r2, [r3, #0]
		  	  	  	      osSemaphoreWait(UltraFrontSemHandle, osWaitForever);
 80034a2:	4b6a      	ldr	r3, [pc, #424]	; (800364c <StreamTask+0x680>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f04f 31ff 	mov.w	r1, #4294967295
 80034aa:	4618      	mov	r0, r3
 80034ac:	f004 fedc 	bl	8008268 <osSemaphoreWait>
		  	  	  	      PID_Straight_Reset_Flag=1;
 80034b0:	4b63      	ldr	r3, [pc, #396]	; (8003640 <StreamTask+0x674>)
 80034b2:	2201      	movs	r2, #1
 80034b4:	601a      	str	r2, [r3, #0]
		  	  	  	      vTaskSuspend(GoStraightHandle);
 80034b6:	4b64      	ldr	r3, [pc, #400]	; (8003648 <StreamTask+0x67c>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4618      	mov	r0, r3
 80034bc:	f005 ffae 	bl	800941c <vTaskSuspend>
		  	  	  		  Car_Stop();
 80034c0:	f7fe fa2c 	bl	800191c <Car_Stop>
		  	  	  		  gyro_reset_flag=1;
 80034c4:	4b58      	ldr	r3, [pc, #352]	; (8003628 <StreamTask+0x65c>)
 80034c6:	2201      	movs	r2, #1
 80034c8:	601a      	str	r2, [r3, #0]
		  	  	  	  	  break;
 80034ca:	e136      	b.n	800373a <StreamTask+0x76e>
	  case Go_Mile_6:
	  	  	              vTaskSuspend(GyroReceiveHandle);
 80034cc:	4b57      	ldr	r3, [pc, #348]	; (800362c <StreamTask+0x660>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4618      	mov	r0, r3
 80034d2:	f005 ffa3 	bl	800941c <vTaskSuspend>
		                  Global_critical_pulses=0;
 80034d6:	4b56      	ldr	r3, [pc, #344]	; (8003630 <StreamTask+0x664>)
 80034d8:	2200      	movs	r2, #0
 80034da:	601a      	str	r2, [r3, #0]
	  	  	              vTaskSuspend(DistanceCheckHandle);
 80034dc:	4b4d      	ldr	r3, [pc, #308]	; (8003614 <StreamTask+0x648>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4618      	mov	r0, r3
 80034e2:	f005 ff9b 	bl	800941c <vTaskSuspend>
		  	  	  	  	  camera_recieve_IT_flag=0;
 80034e6:	4b4c      	ldr	r3, [pc, #304]	; (8003618 <StreamTask+0x64c>)
 80034e8:	2200      	movs	r2, #0
 80034ea:	601a      	str	r2, [r3, #0]
		  	  	  	  	  delay(500);
 80034ec:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80034f0:	f7fe fad0 	bl	8001a94 <delay>
		  	  	  	      distance_flag=0;
 80034f4:	4b56      	ldr	r3, [pc, #344]	; (8003650 <StreamTask+0x684>)
 80034f6:	2200      	movs	r2, #0
 80034f8:	601a      	str	r2, [r3, #0]
	  	                  stepping2();
 80034fa:	f7ff faa1 	bl	8002a40 <stepping2>
		  	  	  	      Car_Stop();
 80034fe:	f7fe fa0d 	bl	800191c <Car_Stop>
	  		              vTaskSuspend(GyroReceiveHandle);
 8003502:	4b4a      	ldr	r3, [pc, #296]	; (800362c <StreamTask+0x660>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4618      	mov	r0, r3
 8003508:	f005 ff88 	bl	800941c <vTaskSuspend>
	  		              break;
 800350c:	e115      	b.n	800373a <StreamTask+0x76e>
	  case Go_Mile_6_7:
		  	  	  	  	  Car_Go_Mile(1, PWM_Mid);
 800350e:	f240 414c 	movw	r1, #1100	; 0x44c
 8003512:	2001      	movs	r0, #1
 8003514:	f7fe fa56 	bl	80019c4 <Car_Go_Mile>
		  	  	  	  	  break;
 8003518:	e10f      	b.n	800373a <StreamTask+0x76e>
	  case Go_Mile_7:
	  	  	              vTaskSuspend(GyroReceiveHandle);
 800351a:	4b44      	ldr	r3, [pc, #272]	; (800362c <StreamTask+0x660>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4618      	mov	r0, r3
 8003520:	f005 ff7c 	bl	800941c <vTaskSuspend>
		                  Global_critical_pulses=0;
 8003524:	4b42      	ldr	r3, [pc, #264]	; (8003630 <StreamTask+0x664>)
 8003526:	2200      	movs	r2, #0
 8003528:	601a      	str	r2, [r3, #0]
		  	  	  	  	  camera_recieve_IT_flag=0;
 800352a:	4b3b      	ldr	r3, [pc, #236]	; (8003618 <StreamTask+0x64c>)
 800352c:	2200      	movs	r2, #0
 800352e:	601a      	str	r2, [r3, #0]
		  	  	  	  	  delay(500);
 8003530:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003534:	f7fe faae 	bl	8001a94 <delay>
		  	  	  	  	  critical_distance.front=280;
 8003538:	4b46      	ldr	r3, [pc, #280]	; (8003654 <StreamTask+0x688>)
 800353a:	4a47      	ldr	r2, [pc, #284]	; (8003658 <StreamTask+0x68c>)
 800353c:	601a      	str	r2, [r3, #0]
		  	  	  	  	  vTaskResume(DistanceCheckHandle);
 800353e:	4b35      	ldr	r3, [pc, #212]	; (8003614 <StreamTask+0x648>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4618      	mov	r0, r3
 8003544:	f006 f82e 	bl	80095a4 <vTaskResume>
		  	  	  	      distance_flag=0;
 8003548:	4b41      	ldr	r3, [pc, #260]	; (8003650 <StreamTask+0x684>)
 800354a:	2200      	movs	r2, #0
 800354c:	601a      	str	r2, [r3, #0]
	  	                  stepping();
 800354e:	f7ff f9b5 	bl	80028bc <stepping>
		  	  	  	      Car_Stop();
 8003552:	f7fe f9e3 	bl	800191c <Car_Stop>
		  	  	  	      vTaskSuspend(DistanceCheckHandle);
 8003556:	4b2f      	ldr	r3, [pc, #188]	; (8003614 <StreamTask+0x648>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4618      	mov	r0, r3
 800355c:	f005 ff5e 	bl	800941c <vTaskSuspend>
	  		              vTaskSuspend(GyroReceiveHandle);
 8003560:	4b32      	ldr	r3, [pc, #200]	; (800362c <StreamTask+0x660>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4618      	mov	r0, r3
 8003566:	f005 ff59 	bl	800941c <vTaskSuspend>
	  		              break;
 800356a:	e0e6      	b.n	800373a <StreamTask+0x76e>
	  case Go_Mile_8_Until_Apriltag:
						  vTaskSuspend(DistanceCheckHandle);
 800356c:	4b29      	ldr	r3, [pc, #164]	; (8003614 <StreamTask+0x648>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4618      	mov	r0, r3
 8003572:	f005 ff53 	bl	800941c <vTaskSuspend>
						  gyro_reset_flag=0;
 8003576:	4b2c      	ldr	r3, [pc, #176]	; (8003628 <StreamTask+0x65c>)
 8003578:	2200      	movs	r2, #0
 800357a:	601a      	str	r2, [r3, #0]
						  camera_recieve_IT_flag=1;
 800357c:	4b26      	ldr	r3, [pc, #152]	; (8003618 <StreamTask+0x64c>)
 800357e:	2201      	movs	r2, #1
 8003580:	601a      	str	r2, [r3, #0]
						  HAL_UART_Receive_IT(&huart2,(uint8_t*) &Rx_Buf,2);
 8003582:	2202      	movs	r2, #2
 8003584:	4925      	ldr	r1, [pc, #148]	; (800361c <StreamTask+0x650>)
 8003586:	4826      	ldr	r0, [pc, #152]	; (8003620 <StreamTask+0x654>)
 8003588:	f004 f82f 	bl	80075ea <HAL_UART_Receive_IT>
						  vTaskResume(GyroReceiveHandle);
 800358c:	4b27      	ldr	r3, [pc, #156]	; (800362c <StreamTask+0x660>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4618      	mov	r0, r3
 8003592:	f006 f807 	bl	80095a4 <vTaskResume>
						  delay(500);
 8003596:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800359a:	f7fe fa7b 	bl	8001a94 <delay>
						  PID_Straight_Reset_Flag=1;
 800359e:	4b28      	ldr	r3, [pc, #160]	; (8003640 <StreamTask+0x674>)
 80035a0:	2201      	movs	r2, #1
 80035a2:	601a      	str	r2, [r3, #0]
						  Global_go_straight_speed=PWM_Mid-200;
 80035a4:	4b27      	ldr	r3, [pc, #156]	; (8003644 <StreamTask+0x678>)
 80035a6:	f44f 7261 	mov.w	r2, #900	; 0x384
 80035aa:	601a      	str	r2, [r3, #0]
						  vTaskResume(GoStraightHandle);
 80035ac:	4b26      	ldr	r3, [pc, #152]	; (8003648 <StreamTask+0x67c>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4618      	mov	r0, r3
 80035b2:	f005 fff7 	bl	80095a4 <vTaskResume>
						  delay(500);
 80035b6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80035ba:	f7fe fa6b 	bl	8001a94 <delay>
						  PID_Straight_Reset_Flag=0;
 80035be:	4b20      	ldr	r3, [pc, #128]	; (8003640 <StreamTask+0x674>)
 80035c0:	2200      	movs	r2, #0
 80035c2:	601a      	str	r2, [r3, #0]
						  osSemaphoreWait(ApriltagSemHandle, 0);
 80035c4:	4b25      	ldr	r3, [pc, #148]	; (800365c <StreamTask+0x690>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	2100      	movs	r1, #0
 80035ca:	4618      	mov	r0, r3
 80035cc:	f004 fe4c 	bl	8008268 <osSemaphoreWait>
						  osSemaphoreWait(ApriltagSemHandle, osWaitForever);
 80035d0:	4b22      	ldr	r3, [pc, #136]	; (800365c <StreamTask+0x690>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f04f 31ff 	mov.w	r1, #4294967295
 80035d8:	4618      	mov	r0, r3
 80035da:	f004 fe45 	bl	8008268 <osSemaphoreWait>
						  PID_Straight_Reset_Flag=1;
 80035de:	4b18      	ldr	r3, [pc, #96]	; (8003640 <StreamTask+0x674>)
 80035e0:	2201      	movs	r2, #1
 80035e2:	601a      	str	r2, [r3, #0]
						  vTaskSuspend(GoStraightHandle);
 80035e4:	4b18      	ldr	r3, [pc, #96]	; (8003648 <StreamTask+0x67c>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4618      	mov	r0, r3
 80035ea:	f005 ff17 	bl	800941c <vTaskSuspend>
						  PWM_SET_LEFT(PWM_Mid-100);
 80035ee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80035f2:	f7fe ff81 	bl	80024f8 <PWM_SET_LEFT>
						  PWM_SET_RIGHT(PWM_Mid-100);
 80035f6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80035fa:	f7fe ffb5 	bl	8002568 <PWM_SET_RIGHT>
						  delay(1200);
 80035fe:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8003602:	f7fe fa47 	bl	8001a94 <delay>
						  Car_Stop();
 8003606:	f7fe f989 	bl	800191c <Car_Stop>
						  gyro_reset_flag=1;
 800360a:	4b07      	ldr	r3, [pc, #28]	; (8003628 <StreamTask+0x65c>)
 800360c:	2201      	movs	r2, #1
 800360e:	601a      	str	r2, [r3, #0]
						  //vTaskSuspend(MileageHandle);
						  break;
 8003610:	e093      	b.n	800373a <StreamTask+0x76e>
 8003612:	bf00      	nop
 8003614:	20004158 	.word	0x20004158
 8003618:	2000032c 	.word	0x2000032c
 800361c:	200002f8 	.word	0x200002f8
 8003620:	20004340 	.word	0x20004340
 8003624:	2000425c 	.word	0x2000425c
 8003628:	20000330 	.word	0x20000330
 800362c:	2000439c 	.word	0x2000439c
 8003630:	20000338 	.word	0x20000338
 8003634:	200040b8 	.word	0x200040b8
 8003638:	20004238 	.word	0x20004238
 800363c:	20000334 	.word	0x20000334
 8003640:	20000008 	.word	0x20000008
 8003644:	20000000 	.word	0x20000000
 8003648:	2000415c 	.word	0x2000415c
 800364c:	20004154 	.word	0x20004154
 8003650:	20000328 	.word	0x20000328
 8003654:	20000310 	.word	0x20000310
 8003658:	438c0000 	.word	0x438c0000
 800365c:	20004268 	.word	0x20004268
	  case Go_Mile_9:
  	  	  	  	  	  	  Car_Go_Mile(300, PWM_Mid);
 8003660:	f240 414c 	movw	r1, #1100	; 0x44c
 8003664:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003668:	f7fe f9ac 	bl	80019c4 <Car_Go_Mile>
  	  	  	  	  	  	  break;
 800366c:	e065      	b.n	800373a <StreamTask+0x76e>
	  case Go_Mile_10:
  	  	  	  	  	  	  Car_Go_Mile(3550, PWM_Mid);
 800366e:	f240 414c 	movw	r1, #1100	; 0x44c
 8003672:	f640 50de 	movw	r0, #3550	; 0xdde
 8003676:	f7fe f9a5 	bl	80019c4 <Car_Go_Mile>
  	  	  	  	  	  	  break;
 800367a:	e05e      	b.n	800373a <StreamTask+0x76e>
	  case Apriltag_Check:
		  	  	  	  	  Car_Stop();
 800367c:	f7fe f94e 	bl	800191c <Car_Stop>
		  	  	  	  	  break;
 8003680:	e05b      	b.n	800373a <StreamTask+0x76e>
	  case Apriltag_Adjust1:
						  vTaskSuspend(DistanceCheckHandle);
 8003682:	4b2e      	ldr	r3, [pc, #184]	; (800373c <StreamTask+0x770>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4618      	mov	r0, r3
 8003688:	f005 fec8 	bl	800941c <vTaskSuspend>
						  vTaskSuspend(GoStraightHandle);
 800368c:	4b2c      	ldr	r3, [pc, #176]	; (8003740 <StreamTask+0x774>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4618      	mov	r0, r3
 8003692:	f005 fec3 	bl	800941c <vTaskSuspend>
						  //vTaskSuspend(MileageHandle);
						  gyro_reset_flag=1;
 8003696:	4b2b      	ldr	r3, [pc, #172]	; (8003744 <StreamTask+0x778>)
 8003698:	2201      	movs	r2, #1
 800369a:	601a      	str	r2, [r3, #0]
						  Car_Stop();
 800369c:	f7fe f93e 	bl	800191c <Car_Stop>
						  delay(50);
 80036a0:	2032      	movs	r0, #50	; 0x32
 80036a2:	f7fe f9f7 	bl	8001a94 <delay>
						  distance_flag=0;
 80036a6:	4b28      	ldr	r3, [pc, #160]	; (8003748 <StreamTask+0x77c>)
 80036a8:	2200      	movs	r2, #0
 80036aa:	601a      	str	r2, [r3, #0]
						  delay(500);
 80036ac:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80036b0:	f7fe f9f0 	bl	8001a94 <delay>
						  PID_Apriltag(5);
 80036b4:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 80036b8:	f7fe ffb4 	bl	8002624 <PID_Apriltag>
						  Car_Stop();
 80036bc:	f7fe f92e 	bl	800191c <Car_Stop>
						  break;
 80036c0:	e03b      	b.n	800373a <StreamTask+0x76e>
	  case Feeding:
		  	  	  	  	  Car_Stop();
 80036c2:	f7fe f92b 	bl	800191c <Car_Stop>
		  	  	  	  	  feeding();
 80036c6:	f7ff faad 	bl	8002c24 <feeding>
		  	  	  	  	  break;
 80036ca:	e036      	b.n	800373a <StreamTask+0x76e>
	  case Communication:
		  	  	  	  	  vTaskResume(WirelessHandle);
 80036cc:	4b1f      	ldr	r3, [pc, #124]	; (800374c <StreamTask+0x780>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4618      	mov	r0, r3
 80036d2:	f005 ff67 	bl	80095a4 <vTaskResume>
		  	  	  	  	  break;
 80036d6:	e030      	b.n	800373a <StreamTask+0x76e>
	  case Mile_Adjust:
		  	  	  	  	  vTaskResume(MileageHandle);
 80036d8:	4b1d      	ldr	r3, [pc, #116]	; (8003750 <StreamTask+0x784>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4618      	mov	r0, r3
 80036de:	f005 ff61 	bl	80095a4 <vTaskResume>
		  	  	  	  	  osSemaphoreWait(MileageNegSemHandle, 0);
 80036e2:	4b1c      	ldr	r3, [pc, #112]	; (8003754 <StreamTask+0x788>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2100      	movs	r1, #0
 80036e8:	4618      	mov	r0, r3
 80036ea:	f004 fdbd 	bl	8008268 <osSemaphoreWait>
		  	  	  	  	  Car_Stop();
 80036ee:	f7fe f915 	bl	800191c <Car_Stop>
		  	  	  	  	  delay(500);
 80036f2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80036f6:	f7fe f9cd 	bl	8001a94 <delay>
		  	  	  	  	  PWM_SET_LEFT(-PWM_Lowest-80);
 80036fa:	4817      	ldr	r0, [pc, #92]	; (8003758 <StreamTask+0x78c>)
 80036fc:	f7fe fefc 	bl	80024f8 <PWM_SET_LEFT>
		  	  	  		  PWM_SET_RIGHT(-PWM_Lowest-80);
 8003700:	4815      	ldr	r0, [pc, #84]	; (8003758 <StreamTask+0x78c>)
 8003702:	f7fe ff31 	bl	8002568 <PWM_SET_RIGHT>
		  	  	  		  osSemaphoreWait(MileageNegSemHandle, osWaitForever);
 8003706:	4b13      	ldr	r3, [pc, #76]	; (8003754 <StreamTask+0x788>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f04f 31ff 	mov.w	r1, #4294967295
 800370e:	4618      	mov	r0, r3
 8003710:	f004 fdaa 	bl	8008268 <osSemaphoreWait>
		  	  	  		  Car_Stop();
 8003714:	f7fe f902 	bl	800191c <Car_Stop>
		  	  	  		  delay(1000);
 8003718:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800371c:	f7fe f9ba 	bl	8001a94 <delay>
		  	  	  		  vTaskSuspend(MileageHandle);
 8003720:	4b0b      	ldr	r3, [pc, #44]	; (8003750 <StreamTask+0x784>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4618      	mov	r0, r3
 8003726:	f005 fe79 	bl	800941c <vTaskSuspend>
		  	  	  	  	  break;
 800372a:	e006      	b.n	800373a <StreamTask+0x76e>
	  case Idle:
		  	  	  	  	  Car_Stop();
 800372c:	f7fe f8f6 	bl	800191c <Car_Stop>
		  	  	  	  	  break;
 8003730:	e003      	b.n	800373a <StreamTask+0x76e>
	  default :
		  	  	  	  	  Car_Initial();
 8003732:	f7fe f8bd 	bl	80018b0 <Car_Initial>
		  	  	  	  	  break;
 8003736:	e000      	b.n	800373a <StreamTask+0x76e>
		  continue;
 8003738:	bf00      	nop
	  delay(50);
 800373a:	e455      	b.n	8002fe8 <StreamTask+0x1c>
 800373c:	20004158 	.word	0x20004158
 8003740:	2000415c 	.word	0x2000415c
 8003744:	20000330 	.word	0x20000330
 8003748:	20000328 	.word	0x20000328
 800374c:	20004398 	.word	0x20004398
 8003750:	200040b8 	.word	0x200040b8
 8003754:	2000426c 	.word	0x2000426c
 8003758:	fffffee8 	.word	0xfffffee8

0800375c <PIDCameraTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_PIDCameraTask */
void PIDCameraTask(void const * argument)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b088      	sub	sp, #32
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN PIDCameraTask */
		vTaskSuspend(PIDCameraHandle);
 8003764:	4b5f      	ldr	r3, [pc, #380]	; (80038e4 <PIDCameraTask+0x188>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4618      	mov	r0, r3
 800376a:	f005 fe57 	bl	800941c <vTaskSuspend>
		float PID_Error_Last=0;
 800376e:	f04f 0300 	mov.w	r3, #0
 8003772:	61fb      	str	r3, [r7, #28]
		float PID_Output=0;                    // PWM
 8003774:	f04f 0300 	mov.w	r3, #0
 8003778:	61bb      	str	r3, [r7, #24]
		float Error = 0, Error_Total=0;
 800377a:	f04f 0300 	mov.w	r3, #0
 800377e:	613b      	str	r3, [r7, #16]
 8003780:	f04f 0300 	mov.w	r3, #0
 8003784:	617b      	str	r3, [r7, #20]
		int32_t PID_Input=0;
 8003786:	2300      	movs	r3, #0
 8003788:	60fb      	str	r3, [r7, #12]
		camera_recieve_IT_flag=1;
 800378a:	4b57      	ldr	r3, [pc, #348]	; (80038e8 <PIDCameraTask+0x18c>)
 800378c:	2201      	movs	r2, #1
 800378e:	601a      	str	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2,(uint8_t*) &Rx_Buf,2);
 8003790:	2202      	movs	r2, #2
 8003792:	4956      	ldr	r1, [pc, #344]	; (80038ec <PIDCameraTask+0x190>)
 8003794:	4856      	ldr	r0, [pc, #344]	; (80038f0 <PIDCameraTask+0x194>)
 8003796:	f003 ff28 	bl	80075ea <HAL_UART_Receive_IT>
	  /* Infinite loop */
	  for(;;)
	  {
		  if(state == Idle)
 800379a:	4b56      	ldr	r3, [pc, #344]	; (80038f4 <PIDCameraTask+0x198>)
 800379c:	781b      	ldrb	r3, [r3, #0]
 800379e:	2b27      	cmp	r3, #39	; 0x27
 80037a0:	d105      	bne.n	80037ae <PIDCameraTask+0x52>
		  {
			  vTaskSuspend(PIDCameraHandle);
 80037a2:	4b50      	ldr	r3, [pc, #320]	; (80038e4 <PIDCameraTask+0x188>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4618      	mov	r0, r3
 80037a8:	f005 fe38 	bl	800941c <vTaskSuspend>
			  continue;
 80037ac:	e098      	b.n	80038e0 <PIDCameraTask+0x184>
		  }
//		  	 if(camera_ready_flag==0)
//		  		 continue;
//		  	 camera_ready_flag=0;
		  	 osSemaphoreWait(CameraUARTSemHandle, osWaitForever);
 80037ae:	4b52      	ldr	r3, [pc, #328]	; (80038f8 <PIDCameraTask+0x19c>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f04f 31ff 	mov.w	r1, #4294967295
 80037b6:	4618      	mov	r0, r3
 80037b8:	f004 fd56 	bl	8008268 <osSemaphoreWait>
		  	 HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_10);//Green LED
 80037bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80037c0:	484e      	ldr	r0, [pc, #312]	; (80038fc <PIDCameraTask+0x1a0>)
 80037c2:	f001 fb2c 	bl	8004e1e <HAL_GPIO_TogglePin>
		  	 //delay(10);
		  	 //Data=0x03E8;
		  	 //PID_Input=-300;
		  	 PID_Input = (Camera_Data & (0x07FF))-1000;
 80037c6:	4b4e      	ldr	r3, [pc, #312]	; (8003900 <PIDCameraTask+0x1a4>)
 80037c8:	881b      	ldrh	r3, [r3, #0]
 80037ca:	b29b      	uxth	r3, r3
 80037cc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80037d0:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80037d4:	60fb      	str	r3, [r7, #12]
		  	 if (PID_Input == -1000)
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 80037dc:	d07f      	beq.n	80038de <PIDCameraTask+0x182>
		  		 continue;
		  	 Error = PID_Target - PID_Input;		  //  =  - 
 80037de:	4b49      	ldr	r3, [pc, #292]	; (8003904 <PIDCameraTask+0x1a8>)
 80037e0:	881b      	ldrh	r3, [r3, #0]
 80037e2:	b29b      	uxth	r3, r3
 80037e4:	461a      	mov	r2, r3
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	1ad3      	subs	r3, r2, r3
 80037ea:	ee07 3a90 	vmov	s15, r3
 80037ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80037f2:	edc7 7a04 	vstr	s15, [r7, #16]
		  	 PID_Output = Kp * Error  +
 80037f6:	4b44      	ldr	r3, [pc, #272]	; (8003908 <PIDCameraTask+0x1ac>)
 80037f8:	ed93 7a00 	vldr	s14, [r3]
 80037fc:	edd7 7a04 	vldr	s15, [r7, #16]
 8003800:	ee27 7a27 	vmul.f32	s14, s14, s15
		  				  Kd * (Error - PID_Error_Last ) +
 8003804:	edd7 6a04 	vldr	s13, [r7, #16]
 8003808:	edd7 7a07 	vldr	s15, [r7, #28]
 800380c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003810:	4b3e      	ldr	r3, [pc, #248]	; (800390c <PIDCameraTask+0x1b0>)
 8003812:	edd3 7a00 	vldr	s15, [r3]
 8003816:	ee66 7aa7 	vmul.f32	s15, s13, s15
		  	 PID_Output = Kp * Error  +
 800381a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800381e:	ed97 7a05 	vldr	s14, [r7, #20]
 8003822:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003826:	edc7 7a06 	vstr	s15, [r7, #24]
		  				  Error_Total;
		  	 Error_Total=Error_Total+Ki*Error;
 800382a:	4b39      	ldr	r3, [pc, #228]	; (8003910 <PIDCameraTask+0x1b4>)
 800382c:	ed93 7a00 	vldr	s14, [r3]
 8003830:	edd7 7a04 	vldr	s15, [r7, #16]
 8003834:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003838:	ed97 7a05 	vldr	s14, [r7, #20]
 800383c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003840:	edc7 7a05 	vstr	s15, [r7, #20]
		  	 PID_Error_Last = Error;
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	61fb      	str	r3, [r7, #28]
		  	 if(PID_Output < 0)
 8003848:	edd7 7a06 	vldr	s15, [r7, #24]
 800384c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003850:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003854:	d508      	bpl.n	8003868 <PIDCameraTask+0x10c>
		  		 PID_Output-=PWM_Lowest;
 8003856:	edd7 7a06 	vldr	s15, [r7, #24]
 800385a:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8003914 <PIDCameraTask+0x1b8>
 800385e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003862:	edc7 7a06 	vstr	s15, [r7, #24]
 8003866:	e007      	b.n	8003878 <PIDCameraTask+0x11c>
		  	 else
		  		 PID_Output+=PWM_Lowest;
 8003868:	edd7 7a06 	vldr	s15, [r7, #24]
 800386c:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8003914 <PIDCameraTask+0x1b8>
 8003870:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003874:	edc7 7a06 	vstr	s15, [r7, #24]
		     if(PID_Output > PWM_Higest-PWM_Mid) 			PID_Output =	2000-PWM_Mid;	    // 
 8003878:	edd7 7a06 	vldr	s15, [r7, #24]
 800387c:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8003918 <PIDCameraTask+0x1bc>
 8003880:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003888:	dd02      	ble.n	8003890 <PIDCameraTask+0x134>
 800388a:	4b24      	ldr	r3, [pc, #144]	; (800391c <PIDCameraTask+0x1c0>)
 800388c:	61bb      	str	r3, [r7, #24]
 800388e:	e00a      	b.n	80038a6 <PIDCameraTask+0x14a>
		     else if(PID_Output <-(PWM_Higest-PWM_Mid)) 	PID_Output = 	-(2000-PWM_Mid);
 8003890:	edd7 7a06 	vldr	s15, [r7, #24]
 8003894:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8003920 <PIDCameraTask+0x1c4>
 8003898:	eef4 7ac7 	vcmpe.f32	s15, s14
 800389c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038a0:	d501      	bpl.n	80038a6 <PIDCameraTask+0x14a>
 80038a2:	4b20      	ldr	r3, [pc, #128]	; (8003924 <PIDCameraTask+0x1c8>)
 80038a4:	61bb      	str	r3, [r7, #24]
		     taskENTER_CRITICAL();
 80038a6:	f006 fe4d 	bl	800a544 <vPortEnterCritical>
		     PWM_SET_RIGHT ((PWM_Mid + (int32_t) PID_Output));
 80038aa:	edd7 7a06 	vldr	s15, [r7, #24]
 80038ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80038b2:	ee17 3a90 	vmov	r3, s15
 80038b6:	f203 434c 	addw	r3, r3, #1100	; 0x44c
 80038ba:	4618      	mov	r0, r3
 80038bc:	f7fe fe54 	bl	8002568 <PWM_SET_RIGHT>
		     PWM_SET_LEFT  ((PWM_Mid - (int32_t) PID_Output));
 80038c0:	edd7 7a06 	vldr	s15, [r7, #24]
 80038c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80038c8:	ee17 3a90 	vmov	r3, s15
 80038cc:	f5c3 6389 	rsb	r3, r3, #1096	; 0x448
 80038d0:	3304      	adds	r3, #4
 80038d2:	4618      	mov	r0, r3
 80038d4:	f7fe fe10 	bl	80024f8 <PWM_SET_LEFT>
		     taskEXIT_CRITICAL();
 80038d8:	f006 fe64 	bl	800a5a4 <vPortExitCritical>
 80038dc:	e75d      	b.n	800379a <PIDCameraTask+0x3e>
		  		 continue;
 80038de:	bf00      	nop
		  if(state == Idle)
 80038e0:	e75b      	b.n	800379a <PIDCameraTask+0x3e>
 80038e2:	bf00      	nop
 80038e4:	2000414c 	.word	0x2000414c
 80038e8:	2000032c 	.word	0x2000032c
 80038ec:	200002f8 	.word	0x200002f8
 80038f0:	20004340 	.word	0x20004340
 80038f4:	200041a8 	.word	0x200041a8
 80038f8:	20004150 	.word	0x20004150
 80038fc:	40021400 	.word	0x40021400
 8003900:	200002fa 	.word	0x200002fa
 8003904:	20000342 	.word	0x20000342
 8003908:	20000010 	.word	0x20000010
 800390c:	20000348 	.word	0x20000348
 8003910:	20000344 	.word	0x20000344
 8003914:	43480000 	.word	0x43480000
 8003918:	43960000 	.word	0x43960000
 800391c:	44610000 	.word	0x44610000
 8003920:	c3960000 	.word	0xc3960000
 8003924:	c4610000 	.word	0xc4610000

08003928 <GyroReceiveTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_GyroReceiveTask */
void GyroReceiveTask(void const * argument)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b08e      	sub	sp, #56	; 0x38
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GyroReceiveTask */
	vTaskSuspend(GyroReceiveHandle);
 8003930:	4ba6      	ldr	r3, [pc, #664]	; (8003bcc <GyroReceiveTask+0x2a4>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4618      	mov	r0, r3
 8003936:	f005 fd71 	bl	800941c <vTaskSuspend>
  /* Infinite loop */
  for(;;)
  {
	  delay(100);
 800393a:	2064      	movs	r0, #100	; 0x64
 800393c:	f7fe f8aa 	bl	8001a94 <delay>
	  uint8_t AxH=0, AxL=0;
 8003940:	2300      	movs	r3, #0
 8003942:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003946:	2300      	movs	r3, #0
 8003948:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	  int16_t Ax=0;
 800394c:	2300      	movs	r3, #0
 800394e:	853b      	strh	r3, [r7, #40]	; 0x28

	  uint8_t AyH=0,AyL=0;
 8003950:	2300      	movs	r3, #0
 8003952:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003956:	2300      	movs	r3, #0
 8003958:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	  int16_t Ay=0;
 800395c:	2300      	movs	r3, #0
 800395e:	84bb      	strh	r3, [r7, #36]	; 0x24

	  uint8_t YawH=0,YawL=0;
 8003960:	2300      	movs	r3, #0
 8003962:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003966:	2300      	movs	r3, #0
 8003968:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	  int16_t Yaw=0;
 800396c:	2300      	movs	r3, #0
 800396e:	843b      	strh	r3, [r7, #32]

	  uint8_t sum=0;
 8003970:	2300      	movs	r3, #0
 8003972:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	  int i=0;
 8003976:	2300      	movs	r3, #0
 8003978:	633b      	str	r3, [r7, #48]	; 0x30
	  int h=0;
 800397a:	2300      	movs	r3, #0
 800397c:	62fb      	str	r3, [r7, #44]	; 0x2c
	  uint8_t GyroData[21]={0};
 800397e:	2300      	movs	r3, #0
 8003980:	60bb      	str	r3, [r7, #8]
 8003982:	f107 030c 	add.w	r3, r7, #12
 8003986:	2200      	movs	r2, #0
 8003988:	601a      	str	r2, [r3, #0]
 800398a:	605a      	str	r2, [r3, #4]
 800398c:	609a      	str	r2, [r3, #8]
 800398e:	60da      	str	r2, [r3, #12]
 8003990:	741a      	strb	r2, [r3, #16]
	  taskENTER_CRITICAL();
 8003992:	f006 fdd7 	bl	800a544 <vPortEnterCritical>
	  HAL_UART_Receive(&huart3, (uint8_t *) &GyroData, sizeof(GyroData), 50);
 8003996:	f107 0108 	add.w	r1, r7, #8
 800399a:	2332      	movs	r3, #50	; 0x32
 800399c:	2215      	movs	r2, #21
 800399e:	488c      	ldr	r0, [pc, #560]	; (8003bd0 <GyroReceiveTask+0x2a8>)
 80039a0:	f003 fd81 	bl	80074a6 <HAL_UART_Receive>
	  taskEXIT_CRITICAL();
 80039a4:	f006 fdfe 	bl	800a5a4 <vPortExitCritical>
	  while(h<14)
 80039a8:	e009      	b.n	80039be <GyroReceiveTask+0x96>
	  {
		  if(GyroData[h]==0x55)
 80039aa:	f107 0208 	add.w	r2, r7, #8
 80039ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039b0:	4413      	add	r3, r2
 80039b2:	781b      	ldrb	r3, [r3, #0]
 80039b4:	2b55      	cmp	r3, #85	; 0x55
 80039b6:	d006      	beq.n	80039c6 <GyroReceiveTask+0x9e>
			  break;
		  h++;
 80039b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039ba:	3301      	adds	r3, #1
 80039bc:	62fb      	str	r3, [r7, #44]	; 0x2c
	  while(h<14)
 80039be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039c0:	2b0d      	cmp	r3, #13
 80039c2:	ddf2      	ble.n	80039aa <GyroReceiveTask+0x82>
 80039c4:	e000      	b.n	80039c8 <GyroReceiveTask+0xa0>
			  break;
 80039c6:	bf00      	nop
	  }
	  if(GyroData[h]!=0x55)
 80039c8:	f107 0208 	add.w	r2, r7, #8
 80039cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039ce:	4413      	add	r3, r2
 80039d0:	781b      	ldrb	r3, [r3, #0]
 80039d2:	2b55      	cmp	r3, #85	; 0x55
 80039d4:	f040 80f3 	bne.w	8003bbe <GyroReceiveTask+0x296>
		  continue;
	  if(GyroData[h+1]!=0x53)
 80039d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039da:	3301      	adds	r3, #1
 80039dc:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80039e0:	4413      	add	r3, r2
 80039e2:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 80039e6:	2b53      	cmp	r3, #83	; 0x53
 80039e8:	f040 80eb 	bne.w	8003bc2 <GyroReceiveTask+0x29a>
		  continue;
	  i=0;
 80039ec:	2300      	movs	r3, #0
 80039ee:	633b      	str	r3, [r7, #48]	; 0x30
	  sum=0;
 80039f0:	2300      	movs	r3, #0
 80039f2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	  while(i<10)
 80039f6:	e00f      	b.n	8003a18 <GyroReceiveTask+0xf0>
	  {
		  sum=sum+GyroData[h+i];
 80039f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80039fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039fc:	4413      	add	r3, r2
 80039fe:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003a02:	4413      	add	r3, r2
 8003a04:	f813 2c30 	ldrb.w	r2, [r3, #-48]
 8003a08:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003a0c:	4413      	add	r3, r2
 8003a0e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		  i++;
 8003a12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a14:	3301      	adds	r3, #1
 8003a16:	633b      	str	r3, [r7, #48]	; 0x30
	  while(i<10)
 8003a18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a1a:	2b09      	cmp	r3, #9
 8003a1c:	ddec      	ble.n	80039f8 <GyroReceiveTask+0xd0>
	  }
	  	  if (sum!=GyroData[h+10])
 8003a1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a20:	330a      	adds	r3, #10
 8003a22:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003a26:	4413      	add	r3, r2
 8003a28:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8003a2c:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8003a30:	429a      	cmp	r2, r3
 8003a32:	f040 80c8 	bne.w	8003bc6 <GyroReceiveTask+0x29e>
	  		  continue;
	  AxL=GyroData[h+2];
 8003a36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a38:	3302      	adds	r3, #2
 8003a3a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003a3e:	4413      	add	r3, r2
 8003a40:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8003a44:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	  AxH=GyroData[h+3];
 8003a48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a4a:	3303      	adds	r3, #3
 8003a4c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003a50:	4413      	add	r3, r2
 8003a52:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8003a56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

	  AyL=GyroData[h+4];
 8003a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a5c:	3304      	adds	r3, #4
 8003a5e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003a62:	4413      	add	r3, r2
 8003a64:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8003a68:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	  AyH=GyroData[h+5];
 8003a6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a6e:	3305      	adds	r3, #5
 8003a70:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003a74:	4413      	add	r3, r2
 8003a76:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8003a7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	  YawL=GyroData[h+6];
 8003a7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a80:	3306      	adds	r3, #6
 8003a82:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003a86:	4413      	add	r3, r2
 8003a88:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8003a8c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	  YawH=GyroData[h+7];
 8003a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a92:	3307      	adds	r3, #7
 8003a94:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003a98:	4413      	add	r3, r2
 8003a9a:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8003a9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	  Ax=((((int16_t) AxH)<<8) | AxL);
 8003aa2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003aa6:	021b      	lsls	r3, r3, #8
 8003aa8:	b21a      	sxth	r2, r3
 8003aaa:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8003aae:	b21b      	sxth	r3, r3
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	853b      	strh	r3, [r7, #40]	; 0x28
	  Ay=((((int16_t) AyH)<<8) | AyL);
 8003ab4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003ab8:	021b      	lsls	r3, r3, #8
 8003aba:	b21a      	sxth	r2, r3
 8003abc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003ac0:	b21b      	sxth	r3, r3
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	84bb      	strh	r3, [r7, #36]	; 0x24
	  Yaw=((((int16_t) YawH)<<8) | YawL);
 8003ac6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003aca:	021b      	lsls	r3, r3, #8
 8003acc:	b21a      	sxth	r2, r3
 8003ace:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8003ad2:	b21b      	sxth	r3, r3
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	843b      	strh	r3, [r7, #32]
	  //HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_10);//Green LED
	  //taskENTER_CRITICAL();
	  //HAL_UART_Transmit(&huart1, (uint8_t *) &Yaw, sizeof(Yaw), 0xFFFF);
	  //taskEXIT_CRITICAL();
	  if(gyro_reset_flag)
 8003ad8:	4b3e      	ldr	r3, [pc, #248]	; (8003bd4 <GyroReceiveTask+0x2ac>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d005      	beq.n	8003aec <GyroReceiveTask+0x1c4>
	  {
		  vTaskSuspend(GyroReceiveHandle);
 8003ae0:	4b3a      	ldr	r3, [pc, #232]	; (8003bcc <GyroReceiveTask+0x2a4>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f005 fc99 	bl	800941c <vTaskSuspend>
		  continue;
 8003aea:	e06d      	b.n	8003bc8 <GyroReceiveTask+0x2a0>
	  }

	  angle.x=(((float)Ax) / 32768.0 * 180.0);
 8003aec:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8003af0:	ee07 3a90 	vmov	s15, r3
 8003af4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003af8:	ee17 0a90 	vmov	r0, s15
 8003afc:	f7fc fd1c 	bl	8000538 <__aeabi_f2d>
 8003b00:	f04f 0200 	mov.w	r2, #0
 8003b04:	4b34      	ldr	r3, [pc, #208]	; (8003bd8 <GyroReceiveTask+0x2b0>)
 8003b06:	f7fc fe99 	bl	800083c <__aeabi_ddiv>
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	460b      	mov	r3, r1
 8003b0e:	4610      	mov	r0, r2
 8003b10:	4619      	mov	r1, r3
 8003b12:	f04f 0200 	mov.w	r2, #0
 8003b16:	4b31      	ldr	r3, [pc, #196]	; (8003bdc <GyroReceiveTask+0x2b4>)
 8003b18:	f7fc fd66 	bl	80005e8 <__aeabi_dmul>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	460b      	mov	r3, r1
 8003b20:	4610      	mov	r0, r2
 8003b22:	4619      	mov	r1, r3
 8003b24:	f7fc ff9a 	bl	8000a5c <__aeabi_d2f>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	4a2d      	ldr	r2, [pc, #180]	; (8003be0 <GyroReceiveTask+0x2b8>)
 8003b2c:	6013      	str	r3, [r2, #0]
	  angle.y=(((float)Ay) / 32768.0 * 180.0);
 8003b2e:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8003b32:	ee07 3a90 	vmov	s15, r3
 8003b36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b3a:	ee17 0a90 	vmov	r0, s15
 8003b3e:	f7fc fcfb 	bl	8000538 <__aeabi_f2d>
 8003b42:	f04f 0200 	mov.w	r2, #0
 8003b46:	4b24      	ldr	r3, [pc, #144]	; (8003bd8 <GyroReceiveTask+0x2b0>)
 8003b48:	f7fc fe78 	bl	800083c <__aeabi_ddiv>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	460b      	mov	r3, r1
 8003b50:	4610      	mov	r0, r2
 8003b52:	4619      	mov	r1, r3
 8003b54:	f04f 0200 	mov.w	r2, #0
 8003b58:	4b20      	ldr	r3, [pc, #128]	; (8003bdc <GyroReceiveTask+0x2b4>)
 8003b5a:	f7fc fd45 	bl	80005e8 <__aeabi_dmul>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	460b      	mov	r3, r1
 8003b62:	4610      	mov	r0, r2
 8003b64:	4619      	mov	r1, r3
 8003b66:	f7fc ff79 	bl	8000a5c <__aeabi_d2f>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	4a1c      	ldr	r2, [pc, #112]	; (8003be0 <GyroReceiveTask+0x2b8>)
 8003b6e:	6053      	str	r3, [r2, #4]
	  angle.z=(((float)Yaw) / 32768.0 * 180.0);
 8003b70:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8003b74:	ee07 3a90 	vmov	s15, r3
 8003b78:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b7c:	ee17 0a90 	vmov	r0, s15
 8003b80:	f7fc fcda 	bl	8000538 <__aeabi_f2d>
 8003b84:	f04f 0200 	mov.w	r2, #0
 8003b88:	4b13      	ldr	r3, [pc, #76]	; (8003bd8 <GyroReceiveTask+0x2b0>)
 8003b8a:	f7fc fe57 	bl	800083c <__aeabi_ddiv>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	460b      	mov	r3, r1
 8003b92:	4610      	mov	r0, r2
 8003b94:	4619      	mov	r1, r3
 8003b96:	f04f 0200 	mov.w	r2, #0
 8003b9a:	4b10      	ldr	r3, [pc, #64]	; (8003bdc <GyroReceiveTask+0x2b4>)
 8003b9c:	f7fc fd24 	bl	80005e8 <__aeabi_dmul>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	460b      	mov	r3, r1
 8003ba4:	4610      	mov	r0, r2
 8003ba6:	4619      	mov	r1, r3
 8003ba8:	f7fc ff58 	bl	8000a5c <__aeabi_d2f>
 8003bac:	4603      	mov	r3, r0
 8003bae:	4a0c      	ldr	r2, [pc, #48]	; (8003be0 <GyroReceiveTask+0x2b8>)
 8003bb0:	6093      	str	r3, [r2, #8]
	  osSemaphoreRelease(GyroReadySemHandle);
 8003bb2:	4b0c      	ldr	r3, [pc, #48]	; (8003be4 <GyroReceiveTask+0x2bc>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f004 fba4 	bl	8008304 <osSemaphoreRelease>
 8003bbc:	e6bd      	b.n	800393a <GyroReceiveTask+0x12>
		  continue;
 8003bbe:	bf00      	nop
 8003bc0:	e6bb      	b.n	800393a <GyroReceiveTask+0x12>
		  continue;
 8003bc2:	bf00      	nop
 8003bc4:	e6b9      	b.n	800393a <GyroReceiveTask+0x12>
	  		  continue;
 8003bc6:	bf00      	nop
  {
 8003bc8:	e6b7      	b.n	800393a <GyroReceiveTask+0x12>
 8003bca:	bf00      	nop
 8003bcc:	2000439c 	.word	0x2000439c
 8003bd0:	20004108 	.word	0x20004108
 8003bd4:	20000330 	.word	0x20000330
 8003bd8:	40e00000 	.word	0x40e00000
 8003bdc:	40668000 	.word	0x40668000
 8003be0:	20000304 	.word	0x20000304
 8003be4:	20004264 	.word	0x20004264

08003be8 <DistanceCheckTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_DistanceCheckTask */
void DistanceCheckTask(void const * argument)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b088      	sub	sp, #32
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN DistanceCheckTask */
	vTaskSuspend(DistanceCheckHandle);
 8003bf0:	4b25      	ldr	r3, [pc, #148]	; (8003c88 <DistanceCheckTask+0xa0>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f005 fc11 	bl	800941c <vTaskSuspend>
  /* Infinite loop */
  for(;;)
  {
	  Distance distance={0.0,0.0};
 8003bfa:	f04f 0300 	mov.w	r3, #0
 8003bfe:	617b      	str	r3, [r7, #20]
 8003c00:	f04f 0300 	mov.w	r3, #0
 8003c04:	61bb      	str	r3, [r7, #24]
	  Distance temp=Ultrasonic_Feedback();
 8003c06:	f7fe fa51 	bl	80020ac <Ultrasonic_Feedback>
 8003c0a:	eeb0 7a40 	vmov.f32	s14, s0
 8003c0e:	eef0 7a60 	vmov.f32	s15, s1
 8003c12:	ed87 7a03 	vstr	s14, [r7, #12]
 8003c16:	edc7 7a04 	vstr	s15, [r7, #16]
	  //HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_10);//Green LED
	  for(int i=0;i<1;i++)
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	61fb      	str	r3, [r7, #28]
 8003c1e:	e00a      	b.n	8003c36 <DistanceCheckTask+0x4e>
	  {
		  distance.front+=temp.front;
 8003c20:	ed97 7a05 	vldr	s14, [r7, #20]
 8003c24:	edd7 7a03 	vldr	s15, [r7, #12]
 8003c28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c2c:	edc7 7a05 	vstr	s15, [r7, #20]
	  for(int i=0;i<1;i++)
 8003c30:	69fb      	ldr	r3, [r7, #28]
 8003c32:	3301      	adds	r3, #1
 8003c34:	61fb      	str	r3, [r7, #28]
 8003c36:	69fb      	ldr	r3, [r7, #28]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	ddf1      	ble.n	8003c20 <DistanceCheckTask+0x38>
	  }
	  distance.front/=1;
 8003c3c:	697b      	ldr	r3, [r7, #20]
 8003c3e:	617b      	str	r3, [r7, #20]
	  if(distance.front < critical_distance.front)
 8003c40:	ed97 7a05 	vldr	s14, [r7, #20]
 8003c44:	4b11      	ldr	r3, [pc, #68]	; (8003c8c <DistanceCheckTask+0xa4>)
 8003c46:	edd3 7a00 	vldr	s15, [r3]
 8003c4a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c52:	d50e      	bpl.n	8003c72 <DistanceCheckTask+0x8a>
	  {
		  distance_flag=1;
 8003c54:	4b0e      	ldr	r3, [pc, #56]	; (8003c90 <DistanceCheckTask+0xa8>)
 8003c56:	2201      	movs	r2, #1
 8003c58:	601a      	str	r2, [r3, #0]
		  osSemaphoreRelease(CriticalDistanceSemHandle);
 8003c5a:	4b0e      	ldr	r3, [pc, #56]	; (8003c94 <DistanceCheckTask+0xac>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f004 fb50 	bl	8008304 <osSemaphoreRelease>
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9, GPIO_PIN_SET);
 8003c64:	2201      	movs	r2, #1
 8003c66:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003c6a:	480b      	ldr	r0, [pc, #44]	; (8003c98 <DistanceCheckTask+0xb0>)
 8003c6c:	f001 f8be 	bl	8004dec <HAL_GPIO_WritePin>
 8003c70:	e7c3      	b.n	8003bfa <DistanceCheckTask+0x12>
	  }
	  else
	  {
		  distance_flag=0;
 8003c72:	4b07      	ldr	r3, [pc, #28]	; (8003c90 <DistanceCheckTask+0xa8>)
 8003c74:	2200      	movs	r2, #0
 8003c76:	601a      	str	r2, [r3, #0]
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9, GPIO_PIN_RESET);
 8003c78:	2200      	movs	r2, #0
 8003c7a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003c7e:	4806      	ldr	r0, [pc, #24]	; (8003c98 <DistanceCheckTask+0xb0>)
 8003c80:	f001 f8b4 	bl	8004dec <HAL_GPIO_WritePin>
  {
 8003c84:	e7b9      	b.n	8003bfa <DistanceCheckTask+0x12>
 8003c86:	bf00      	nop
 8003c88:	20004158 	.word	0x20004158
 8003c8c:	20000310 	.word	0x20000310
 8003c90:	20000328 	.word	0x20000328
 8003c94:	200040ac 	.word	0x200040ac
 8003c98:	40021400 	.word	0x40021400

08003c9c <MileageTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_MileageTask */
void MileageTask(void const * argument)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b082      	sub	sp, #8
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN MileageTask */
	//uint8_t mileage_counter;
	vTaskSuspend(MileageHandle);
 8003ca4:	4b13      	ldr	r3, [pc, #76]	; (8003cf4 <MileageTask+0x58>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f005 fbb7 	bl	800941c <vTaskSuspend>
  for(;;)
  {
	  //taskENTER_CRITICAL();
	  //mileage_counter=__HAL_TIM_GET_COUNTER(&htim2);
	  //number_of_pulses=1000*(mileage_IT_number-1)+mileage_counter;
	  Global_number_of_pulses=5000*mileage_IT_number+__HAL_TIM_GET_COUNTER(&htim2);
 8003cae:	4b12      	ldr	r3, [pc, #72]	; (8003cf8 <MileageTask+0x5c>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cb6:	fb02 f303 	mul.w	r3, r2, r3
 8003cba:	461a      	mov	r2, r3
 8003cbc:	4b0f      	ldr	r3, [pc, #60]	; (8003cfc <MileageTask+0x60>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cc2:	4413      	add	r3, r2
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	4b0e      	ldr	r3, [pc, #56]	; (8003d00 <MileageTask+0x64>)
 8003cc8:	601a      	str	r2, [r3, #0]
	  //taskEXIT_CRITICAL();
	  //HAL_UART_Transmit(&huart1, &number_of_pulses, sizeof(number_of_pulses), 1000);
	  if (Global_number_of_pulses>Global_critical_pulses)
 8003cca:	4b0d      	ldr	r3, [pc, #52]	; (8003d00 <MileageTask+0x64>)
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	4b0d      	ldr	r3, [pc, #52]	; (8003d04 <MileageTask+0x68>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	429a      	cmp	r2, r3
 8003cd4:	dd05      	ble.n	8003ce2 <MileageTask+0x46>
		  osSemaphoreRelease(MileageSemHandle);
 8003cd6:	4b0c      	ldr	r3, [pc, #48]	; (8003d08 <MileageTask+0x6c>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f004 fb12 	bl	8008304 <osSemaphoreRelease>
 8003ce0:	e004      	b.n	8003cec <MileageTask+0x50>
	  else
		  osSemaphoreRelease(MileageNegSemHandle);
 8003ce2:	4b0a      	ldr	r3, [pc, #40]	; (8003d0c <MileageTask+0x70>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f004 fb0c 	bl	8008304 <osSemaphoreRelease>
	  delay(50);
 8003cec:	2032      	movs	r0, #50	; 0x32
 8003cee:	f7fd fed1 	bl	8001a94 <delay>
	  Global_number_of_pulses=5000*mileage_IT_number+__HAL_TIM_GET_COUNTER(&htim2);
 8003cf2:	e7dc      	b.n	8003cae <MileageTask+0x12>
 8003cf4:	200040b8 	.word	0x200040b8
 8003cf8:	20000004 	.word	0x20000004
 8003cfc:	200042f8 	.word	0x200042f8
 8003d00:	20000334 	.word	0x20000334
 8003d04:	20000338 	.word	0x20000338
 8003d08:	20004238 	.word	0x20004238
 8003d0c:	2000426c 	.word	0x2000426c

08003d10 <GoStraightTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_GoStraightTask */
void GoStraightTask(void const * argument)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b082      	sub	sp, #8
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GoStraightTask */
	vTaskSuspend(GoStraightHandle);
 8003d18:	4b0c      	ldr	r3, [pc, #48]	; (8003d4c <GoStraightTask+0x3c>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f005 fb7d 	bl	800941c <vTaskSuspend>
  /* Infinite loop */
  for(;;)
  {
	if (PID_Straight_Reset_Flag)
 8003d22:	4b0b      	ldr	r3, [pc, #44]	; (8003d50 <GoStraightTask+0x40>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d10d      	bne.n	8003d46 <GoStraightTask+0x36>
		continue;
	PID_Straight((float)Global_go_straight_speed);
 8003d2a:	4b0a      	ldr	r3, [pc, #40]	; (8003d54 <GoStraightTask+0x44>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	ee07 3a90 	vmov	s15, r3
 8003d32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d36:	eeb0 0a67 	vmov.f32	s0, s15
 8003d3a:	f7fe f8b5 	bl	8001ea8 <PID_Straight>
    delay(100);
 8003d3e:	2064      	movs	r0, #100	; 0x64
 8003d40:	f7fd fea8 	bl	8001a94 <delay>
 8003d44:	e7ed      	b.n	8003d22 <GoStraightTask+0x12>
		continue;
 8003d46:	bf00      	nop
	if (PID_Straight_Reset_Flag)
 8003d48:	e7eb      	b.n	8003d22 <GoStraightTask+0x12>
 8003d4a:	bf00      	nop
 8003d4c:	2000415c 	.word	0x2000415c
 8003d50:	20000008 	.word	0x20000008
 8003d54:	20000000 	.word	0x20000000

08003d58 <ColorcheckTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ColorcheckTask */
void ColorcheckTask(void const * argument)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b084      	sub	sp, #16
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ColorcheckTask */
	vTaskSuspend(ColorcheckHandle);
 8003d60:	4b1f      	ldr	r3, [pc, #124]	; (8003de0 <ColorcheckTask+0x88>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4618      	mov	r0, r3
 8003d66:	f005 fb59 	bl	800941c <vTaskSuspend>
	uint16_t temp=0;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	81fb      	strh	r3, [r7, #14]
  /* Infinite loop */

	HAL_UART_Receive_IT(&huart2,(uint8_t*) &Rx_Buf,2);
 8003d6e:	2202      	movs	r2, #2
 8003d70:	491c      	ldr	r1, [pc, #112]	; (8003de4 <ColorcheckTask+0x8c>)
 8003d72:	481d      	ldr	r0, [pc, #116]	; (8003de8 <ColorcheckTask+0x90>)
 8003d74:	f003 fc39 	bl	80075ea <HAL_UART_Receive_IT>
	for(;;)
	{
		temp=0;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	81fb      	strh	r3, [r7, #14]
	  osSemaphoreWait(CameraUARTSemHandle, osWaitForever);
 8003d7c:	4b1b      	ldr	r3, [pc, #108]	; (8003dec <ColorcheckTask+0x94>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f04f 31ff 	mov.w	r1, #4294967295
 8003d84:	4618      	mov	r0, r3
 8003d86:	f004 fa6f 	bl	8008268 <osSemaphoreWait>
	  //camera_recieve_IT_flag=0;

	  temp = Camera_Data;
 8003d8a:	4b19      	ldr	r3, [pc, #100]	; (8003df0 <ColorcheckTask+0x98>)
 8003d8c:	881b      	ldrh	r3, [r3, #0]
 8003d8e:	81fb      	strh	r3, [r7, #14]
	  temp = temp&(0x1800);
 8003d90:	89fb      	ldrh	r3, [r7, #14]
 8003d92:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8003d96:	81fb      	strh	r3, [r7, #14]
	  temp = (temp>>11);
 8003d98:	89fb      	ldrh	r3, [r7, #14]
 8003d9a:	0adb      	lsrs	r3, r3, #11
 8003d9c:	81fb      	strh	r3, [r7, #14]
	  switch(temp)
 8003d9e:	89fb      	ldrh	r3, [r7, #14]
 8003da0:	2b03      	cmp	r3, #3
 8003da2:	d014      	beq.n	8003dce <ColorcheckTask+0x76>
 8003da4:	2b03      	cmp	r3, #3
 8003da6:	dc19      	bgt.n	8003ddc <ColorcheckTask+0x84>
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d002      	beq.n	8003db2 <ColorcheckTask+0x5a>
 8003dac:	2b02      	cmp	r3, #2
 8003dae:	d007      	beq.n	8003dc0 <ColorcheckTask+0x68>
		  break;
	  case 3:
		  yellow++;
		  break;
	  default:
		  break;
 8003db0:	e014      	b.n	8003ddc <ColorcheckTask+0x84>
		  blue++;
 8003db2:	4b10      	ldr	r3, [pc, #64]	; (8003df4 <ColorcheckTask+0x9c>)
 8003db4:	881b      	ldrh	r3, [r3, #0]
 8003db6:	3301      	adds	r3, #1
 8003db8:	b29a      	uxth	r2, r3
 8003dba:	4b0e      	ldr	r3, [pc, #56]	; (8003df4 <ColorcheckTask+0x9c>)
 8003dbc:	801a      	strh	r2, [r3, #0]
		  break;
 8003dbe:	e00e      	b.n	8003dde <ColorcheckTask+0x86>
		  pink++;
 8003dc0:	4b0d      	ldr	r3, [pc, #52]	; (8003df8 <ColorcheckTask+0xa0>)
 8003dc2:	881b      	ldrh	r3, [r3, #0]
 8003dc4:	3301      	adds	r3, #1
 8003dc6:	b29a      	uxth	r2, r3
 8003dc8:	4b0b      	ldr	r3, [pc, #44]	; (8003df8 <ColorcheckTask+0xa0>)
 8003dca:	801a      	strh	r2, [r3, #0]
		  break;
 8003dcc:	e007      	b.n	8003dde <ColorcheckTask+0x86>
		  yellow++;
 8003dce:	4b0b      	ldr	r3, [pc, #44]	; (8003dfc <ColorcheckTask+0xa4>)
 8003dd0:	881b      	ldrh	r3, [r3, #0]
 8003dd2:	3301      	adds	r3, #1
 8003dd4:	b29a      	uxth	r2, r3
 8003dd6:	4b09      	ldr	r3, [pc, #36]	; (8003dfc <ColorcheckTask+0xa4>)
 8003dd8:	801a      	strh	r2, [r3, #0]
		  break;
 8003dda:	e000      	b.n	8003dde <ColorcheckTask+0x86>
		  break;
 8003ddc:	bf00      	nop
		temp=0;
 8003dde:	e7cb      	b.n	8003d78 <ColorcheckTask+0x20>
 8003de0:	2000425c 	.word	0x2000425c
 8003de4:	200002f8 	.word	0x200002f8
 8003de8:	20004340 	.word	0x20004340
 8003dec:	20004150 	.word	0x20004150
 8003df0:	200002fa 	.word	0x200002fa
 8003df4:	2000033c 	.word	0x2000033c
 8003df8:	2000033e 	.word	0x2000033e
 8003dfc:	20000340 	.word	0x20000340

08003e00 <WirelessTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_WirelessTask */
void WirelessTask(void const * argument)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN WirelessTask */
	uint8_t Wireless_Rx[1];
	//uint8_t test_data=0x53;
	vTaskSuspend(WirelessHandle);
 8003e08:	4b12      	ldr	r3, [pc, #72]	; (8003e54 <WirelessTask+0x54>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f005 fb05 	bl	800941c <vTaskSuspend>
  /* Infinite loop */
	for(;;){
			//HAL_UART_Transmit(&huart6,&test_data,1,0xFFFF);//retransmission part
			sendall(); //first transmission
 8003e12:	f7fe ff2d 	bl	8002c70 <sendall>
			HAL_UART_Receive(&huart6,Wireless_Rx,1,10000);//retransmission part
 8003e16:	f107 010c 	add.w	r1, r7, #12
 8003e1a:	f242 7310 	movw	r3, #10000	; 0x2710
 8003e1e:	2201      	movs	r2, #1
 8003e20:	480d      	ldr	r0, [pc, #52]	; (8003e58 <WirelessTask+0x58>)
 8003e22:	f003 fb40 	bl	80074a6 <HAL_UART_Receive>
			if (Wireless_Rx[0]==0)
 8003e26:	7b3b      	ldrb	r3, [r7, #12]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d106      	bne.n	8003e3a <WirelessTask+0x3a>
			{
				printf("go ahead\n");
 8003e2c:	480b      	ldr	r0, [pc, #44]	; (8003e5c <WirelessTask+0x5c>)
 8003e2e:	f006 ff5b 	bl	800ace8 <puts>
				delay(500000);
 8003e32:	480b      	ldr	r0, [pc, #44]	; (8003e60 <WirelessTask+0x60>)
 8003e34:	f7fd fe2e 	bl	8001a94 <delay>
 8003e38:	e001      	b.n	8003e3e <WirelessTask+0x3e>
			}
			else
			{
				sendall();
 8003e3a:	f7fe ff19 	bl	8002c70 <sendall>
			}
			HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_10);//Green LED
 8003e3e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003e42:	4808      	ldr	r0, [pc, #32]	; (8003e64 <WirelessTask+0x64>)
 8003e44:	f000 ffeb 	bl	8004e1e <HAL_GPIO_TogglePin>
			delay(1000);
 8003e48:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003e4c:	f7fd fe22 	bl	8001a94 <delay>
			sendall(); //first transmission
 8003e50:	e7df      	b.n	8003e12 <WirelessTask+0x12>
 8003e52:	bf00      	nop
 8003e54:	20004398 	.word	0x20004398
 8003e58:	20004270 	.word	0x20004270
 8003e5c:	0800bddc 	.word	0x0800bddc
 8003e60:	0007a120 	.word	0x0007a120
 8003e64:	40021400 	.word	0x40021400

08003e68 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b082      	sub	sp, #8
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a0f      	ldr	r2, [pc, #60]	; (8003eb4 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d102      	bne.n	8003e80 <HAL_TIM_PeriodElapsedCallback+0x18>
    HAL_IncTick();
 8003e7a:	f000 fc87 	bl	800478c <HAL_IncTick>
	   	else
  		mileage_IT_number++;
  		//HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_10);//Green LED
  	}
  /* USER CODE END Callback 1 */
}
 8003e7e:	e015      	b.n	8003eac <HAL_TIM_PeriodElapsedCallback+0x44>
  else if(htim->Instance==TIM2)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e88:	d110      	bne.n	8003eac <HAL_TIM_PeriodElapsedCallback+0x44>
		if(__HAL_TIM_GET_COUNTER(&htim2)>4000)
 8003e8a:	4b0b      	ldr	r3, [pc, #44]	; (8003eb8 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e90:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8003e94:	d905      	bls.n	8003ea2 <HAL_TIM_PeriodElapsedCallback+0x3a>
	    	mileage_IT_number--;
 8003e96:	4b09      	ldr	r3, [pc, #36]	; (8003ebc <HAL_TIM_PeriodElapsedCallback+0x54>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	3b01      	subs	r3, #1
 8003e9c:	4a07      	ldr	r2, [pc, #28]	; (8003ebc <HAL_TIM_PeriodElapsedCallback+0x54>)
 8003e9e:	6013      	str	r3, [r2, #0]
}
 8003ea0:	e004      	b.n	8003eac <HAL_TIM_PeriodElapsedCallback+0x44>
  		mileage_IT_number++;
 8003ea2:	4b06      	ldr	r3, [pc, #24]	; (8003ebc <HAL_TIM_PeriodElapsedCallback+0x54>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	3301      	adds	r3, #1
 8003ea8:	4a04      	ldr	r2, [pc, #16]	; (8003ebc <HAL_TIM_PeriodElapsedCallback+0x54>)
 8003eaa:	6013      	str	r3, [r2, #0]
}
 8003eac:	bf00      	nop
 8003eae:	3708      	adds	r7, #8
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	40010000 	.word	0x40010000
 8003eb8:	200042f8 	.word	0x200042f8
 8003ebc:	20000004 	.word	0x20000004

08003ec0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003ec4:	b672      	cpsid	i
}
 8003ec6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003ec8:	e7fe      	b.n	8003ec8 <Error_Handler+0x8>
	...

08003ecc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b082      	sub	sp, #8
 8003ed0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	607b      	str	r3, [r7, #4]
 8003ed6:	4b12      	ldr	r3, [pc, #72]	; (8003f20 <HAL_MspInit+0x54>)
 8003ed8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eda:	4a11      	ldr	r2, [pc, #68]	; (8003f20 <HAL_MspInit+0x54>)
 8003edc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ee0:	6453      	str	r3, [r2, #68]	; 0x44
 8003ee2:	4b0f      	ldr	r3, [pc, #60]	; (8003f20 <HAL_MspInit+0x54>)
 8003ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ee6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003eea:	607b      	str	r3, [r7, #4]
 8003eec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003eee:	2300      	movs	r3, #0
 8003ef0:	603b      	str	r3, [r7, #0]
 8003ef2:	4b0b      	ldr	r3, [pc, #44]	; (8003f20 <HAL_MspInit+0x54>)
 8003ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef6:	4a0a      	ldr	r2, [pc, #40]	; (8003f20 <HAL_MspInit+0x54>)
 8003ef8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003efc:	6413      	str	r3, [r2, #64]	; 0x40
 8003efe:	4b08      	ldr	r3, [pc, #32]	; (8003f20 <HAL_MspInit+0x54>)
 8003f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f06:	603b      	str	r3, [r7, #0]
 8003f08:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	210f      	movs	r1, #15
 8003f0e:	f06f 0001 	mvn.w	r0, #1
 8003f12:	f000 fd13 	bl	800493c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f16:	bf00      	nop
 8003f18:	3708      	adds	r7, #8
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	40023800 	.word	0x40023800

08003f24 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b083      	sub	sp, #12
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a05      	ldr	r2, [pc, #20]	; (8003f48 <HAL_RTC_MspInit+0x24>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d102      	bne.n	8003f3c <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003f36:	4b05      	ldr	r3, [pc, #20]	; (8003f4c <HAL_RTC_MspInit+0x28>)
 8003f38:	2201      	movs	r2, #1
 8003f3a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003f3c:	bf00      	nop
 8003f3e:	370c      	adds	r7, #12
 8003f40:	46bd      	mov	sp, r7
 8003f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f46:	4770      	bx	lr
 8003f48:	40002800 	.word	0x40002800
 8003f4c:	42470e3c 	.word	0x42470e3c

08003f50 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b08a      	sub	sp, #40	; 0x28
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f58:	f107 0314 	add.w	r3, r7, #20
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	601a      	str	r2, [r3, #0]
 8003f60:	605a      	str	r2, [r3, #4]
 8003f62:	609a      	str	r2, [r3, #8]
 8003f64:	60da      	str	r2, [r3, #12]
 8003f66:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f70:	d133      	bne.n	8003fda <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003f72:	2300      	movs	r3, #0
 8003f74:	613b      	str	r3, [r7, #16]
 8003f76:	4b1b      	ldr	r3, [pc, #108]	; (8003fe4 <HAL_TIM_Encoder_MspInit+0x94>)
 8003f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f7a:	4a1a      	ldr	r2, [pc, #104]	; (8003fe4 <HAL_TIM_Encoder_MspInit+0x94>)
 8003f7c:	f043 0301 	orr.w	r3, r3, #1
 8003f80:	6413      	str	r3, [r2, #64]	; 0x40
 8003f82:	4b18      	ldr	r3, [pc, #96]	; (8003fe4 <HAL_TIM_Encoder_MspInit+0x94>)
 8003f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f86:	f003 0301 	and.w	r3, r3, #1
 8003f8a:	613b      	str	r3, [r7, #16]
 8003f8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f8e:	2300      	movs	r3, #0
 8003f90:	60fb      	str	r3, [r7, #12]
 8003f92:	4b14      	ldr	r3, [pc, #80]	; (8003fe4 <HAL_TIM_Encoder_MspInit+0x94>)
 8003f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f96:	4a13      	ldr	r2, [pc, #76]	; (8003fe4 <HAL_TIM_Encoder_MspInit+0x94>)
 8003f98:	f043 0301 	orr.w	r3, r3, #1
 8003f9c:	6313      	str	r3, [r2, #48]	; 0x30
 8003f9e:	4b11      	ldr	r3, [pc, #68]	; (8003fe4 <HAL_TIM_Encoder_MspInit+0x94>)
 8003fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fa2:	f003 0301 	and.w	r3, r3, #1
 8003fa6:	60fb      	str	r3, [r7, #12]
 8003fa8:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 8003faa:	2322      	movs	r3, #34	; 0x22
 8003fac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fae:	2302      	movs	r3, #2
 8003fb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003fb2:	2302      	movs	r3, #2
 8003fb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fbe:	f107 0314 	add.w	r3, r7, #20
 8003fc2:	4619      	mov	r1, r3
 8003fc4:	4808      	ldr	r0, [pc, #32]	; (8003fe8 <HAL_TIM_Encoder_MspInit+0x98>)
 8003fc6:	f000 fd75 	bl	8004ab4 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8003fca:	2200      	movs	r2, #0
 8003fcc:	2105      	movs	r1, #5
 8003fce:	201c      	movs	r0, #28
 8003fd0:	f000 fcb4 	bl	800493c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003fd4:	201c      	movs	r0, #28
 8003fd6:	f000 fccd 	bl	8004974 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003fda:	bf00      	nop
 8003fdc:	3728      	adds	r7, #40	; 0x28
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	40023800 	.word	0x40023800
 8003fe8:	40020000 	.word	0x40020000

08003fec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b085      	sub	sp, #20
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a15      	ldr	r2, [pc, #84]	; (8004050 <HAL_TIM_Base_MspInit+0x64>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d10e      	bne.n	800401c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003ffe:	2300      	movs	r3, #0
 8004000:	60fb      	str	r3, [r7, #12]
 8004002:	4b14      	ldr	r3, [pc, #80]	; (8004054 <HAL_TIM_Base_MspInit+0x68>)
 8004004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004006:	4a13      	ldr	r2, [pc, #76]	; (8004054 <HAL_TIM_Base_MspInit+0x68>)
 8004008:	f043 0302 	orr.w	r3, r3, #2
 800400c:	6413      	str	r3, [r2, #64]	; 0x40
 800400e:	4b11      	ldr	r3, [pc, #68]	; (8004054 <HAL_TIM_Base_MspInit+0x68>)
 8004010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004012:	f003 0302 	and.w	r3, r3, #2
 8004016:	60fb      	str	r3, [r7, #12]
 8004018:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800401a:	e012      	b.n	8004042 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM4)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a0d      	ldr	r2, [pc, #52]	; (8004058 <HAL_TIM_Base_MspInit+0x6c>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d10d      	bne.n	8004042 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004026:	2300      	movs	r3, #0
 8004028:	60bb      	str	r3, [r7, #8]
 800402a:	4b0a      	ldr	r3, [pc, #40]	; (8004054 <HAL_TIM_Base_MspInit+0x68>)
 800402c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800402e:	4a09      	ldr	r2, [pc, #36]	; (8004054 <HAL_TIM_Base_MspInit+0x68>)
 8004030:	f043 0304 	orr.w	r3, r3, #4
 8004034:	6413      	str	r3, [r2, #64]	; 0x40
 8004036:	4b07      	ldr	r3, [pc, #28]	; (8004054 <HAL_TIM_Base_MspInit+0x68>)
 8004038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800403a:	f003 0304 	and.w	r3, r3, #4
 800403e:	60bb      	str	r3, [r7, #8]
 8004040:	68bb      	ldr	r3, [r7, #8]
}
 8004042:	bf00      	nop
 8004044:	3714      	adds	r7, #20
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr
 800404e:	bf00      	nop
 8004050:	40000400 	.word	0x40000400
 8004054:	40023800 	.word	0x40023800
 8004058:	40000800 	.word	0x40000800

0800405c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b08a      	sub	sp, #40	; 0x28
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004064:	f107 0314 	add.w	r3, r7, #20
 8004068:	2200      	movs	r2, #0
 800406a:	601a      	str	r2, [r3, #0]
 800406c:	605a      	str	r2, [r3, #4]
 800406e:	609a      	str	r2, [r3, #8]
 8004070:	60da      	str	r2, [r3, #12]
 8004072:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a24      	ldr	r2, [pc, #144]	; (800410c <HAL_TIM_MspPostInit+0xb0>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d11e      	bne.n	80040bc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800407e:	2300      	movs	r3, #0
 8004080:	613b      	str	r3, [r7, #16]
 8004082:	4b23      	ldr	r3, [pc, #140]	; (8004110 <HAL_TIM_MspPostInit+0xb4>)
 8004084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004086:	4a22      	ldr	r2, [pc, #136]	; (8004110 <HAL_TIM_MspPostInit+0xb4>)
 8004088:	f043 0301 	orr.w	r3, r3, #1
 800408c:	6313      	str	r3, [r2, #48]	; 0x30
 800408e:	4b20      	ldr	r3, [pc, #128]	; (8004110 <HAL_TIM_MspPostInit+0xb4>)
 8004090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004092:	f003 0301 	and.w	r3, r3, #1
 8004096:	613b      	str	r3, [r7, #16]
 8004098:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = leftPWM_Pin;
 800409a:	2340      	movs	r3, #64	; 0x40
 800409c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800409e:	2302      	movs	r3, #2
 80040a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040a2:	2300      	movs	r3, #0
 80040a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040a6:	2300      	movs	r3, #0
 80040a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80040aa:	2302      	movs	r3, #2
 80040ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(leftPWM_GPIO_Port, &GPIO_InitStruct);
 80040ae:	f107 0314 	add.w	r3, r7, #20
 80040b2:	4619      	mov	r1, r3
 80040b4:	4817      	ldr	r0, [pc, #92]	; (8004114 <HAL_TIM_MspPostInit+0xb8>)
 80040b6:	f000 fcfd 	bl	8004ab4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80040ba:	e023      	b.n	8004104 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM4)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a15      	ldr	r2, [pc, #84]	; (8004118 <HAL_TIM_MspPostInit+0xbc>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d11e      	bne.n	8004104 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80040c6:	2300      	movs	r3, #0
 80040c8:	60fb      	str	r3, [r7, #12]
 80040ca:	4b11      	ldr	r3, [pc, #68]	; (8004110 <HAL_TIM_MspPostInit+0xb4>)
 80040cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ce:	4a10      	ldr	r2, [pc, #64]	; (8004110 <HAL_TIM_MspPostInit+0xb4>)
 80040d0:	f043 0308 	orr.w	r3, r3, #8
 80040d4:	6313      	str	r3, [r2, #48]	; 0x30
 80040d6:	4b0e      	ldr	r3, [pc, #56]	; (8004110 <HAL_TIM_MspPostInit+0xb4>)
 80040d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040da:	f003 0308 	and.w	r3, r3, #8
 80040de:	60fb      	str	r3, [r7, #12]
 80040e0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = rightPWM_Pin;
 80040e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80040e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040e8:	2302      	movs	r3, #2
 80040ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040ec:	2300      	movs	r3, #0
 80040ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040f0:	2300      	movs	r3, #0
 80040f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80040f4:	2302      	movs	r3, #2
 80040f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(rightPWM_GPIO_Port, &GPIO_InitStruct);
 80040f8:	f107 0314 	add.w	r3, r7, #20
 80040fc:	4619      	mov	r1, r3
 80040fe:	4807      	ldr	r0, [pc, #28]	; (800411c <HAL_TIM_MspPostInit+0xc0>)
 8004100:	f000 fcd8 	bl	8004ab4 <HAL_GPIO_Init>
}
 8004104:	bf00      	nop
 8004106:	3728      	adds	r7, #40	; 0x28
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}
 800410c:	40000400 	.word	0x40000400
 8004110:	40023800 	.word	0x40023800
 8004114:	40020000 	.word	0x40020000
 8004118:	40000800 	.word	0x40000800
 800411c:	40020c00 	.word	0x40020c00

08004120 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b094      	sub	sp, #80	; 0x50
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004128:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800412c:	2200      	movs	r2, #0
 800412e:	601a      	str	r2, [r3, #0]
 8004130:	605a      	str	r2, [r3, #4]
 8004132:	609a      	str	r2, [r3, #8]
 8004134:	60da      	str	r2, [r3, #12]
 8004136:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a98      	ldr	r2, [pc, #608]	; (80043a0 <HAL_UART_MspInit+0x280>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d135      	bne.n	80041ae <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8004142:	2300      	movs	r3, #0
 8004144:	63bb      	str	r3, [r7, #56]	; 0x38
 8004146:	4b97      	ldr	r3, [pc, #604]	; (80043a4 <HAL_UART_MspInit+0x284>)
 8004148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800414a:	4a96      	ldr	r2, [pc, #600]	; (80043a4 <HAL_UART_MspInit+0x284>)
 800414c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004150:	6413      	str	r3, [r2, #64]	; 0x40
 8004152:	4b94      	ldr	r3, [pc, #592]	; (80043a4 <HAL_UART_MspInit+0x284>)
 8004154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004156:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800415a:	63bb      	str	r3, [r7, #56]	; 0x38
 800415c:	6bbb      	ldr	r3, [r7, #56]	; 0x38

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800415e:	2300      	movs	r3, #0
 8004160:	637b      	str	r3, [r7, #52]	; 0x34
 8004162:	4b90      	ldr	r3, [pc, #576]	; (80043a4 <HAL_UART_MspInit+0x284>)
 8004164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004166:	4a8f      	ldr	r2, [pc, #572]	; (80043a4 <HAL_UART_MspInit+0x284>)
 8004168:	f043 0304 	orr.w	r3, r3, #4
 800416c:	6313      	str	r3, [r2, #48]	; 0x30
 800416e:	4b8d      	ldr	r3, [pc, #564]	; (80043a4 <HAL_UART_MspInit+0x284>)
 8004170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004172:	f003 0304 	and.w	r3, r3, #4
 8004176:	637b      	str	r3, [r7, #52]	; 0x34
 8004178:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800417a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800417e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004180:	2302      	movs	r3, #2
 8004182:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004184:	2301      	movs	r3, #1
 8004186:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004188:	2303      	movs	r3, #3
 800418a:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800418c:	2308      	movs	r3, #8
 800418e:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004190:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004194:	4619      	mov	r1, r3
 8004196:	4884      	ldr	r0, [pc, #528]	; (80043a8 <HAL_UART_MspInit+0x288>)
 8004198:	f000 fc8c 	bl	8004ab4 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 800419c:	2200      	movs	r2, #0
 800419e:	2105      	movs	r1, #5
 80041a0:	2034      	movs	r0, #52	; 0x34
 80041a2:	f000 fbcb 	bl	800493c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80041a6:	2034      	movs	r0, #52	; 0x34
 80041a8:	f000 fbe4 	bl	8004974 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80041ac:	e13e      	b.n	800442c <HAL_UART_MspInit+0x30c>
  else if(huart->Instance==UART5)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a7e      	ldr	r2, [pc, #504]	; (80043ac <HAL_UART_MspInit+0x28c>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d14b      	bne.n	8004250 <HAL_UART_MspInit+0x130>
    __HAL_RCC_UART5_CLK_ENABLE();
 80041b8:	2300      	movs	r3, #0
 80041ba:	633b      	str	r3, [r7, #48]	; 0x30
 80041bc:	4b79      	ldr	r3, [pc, #484]	; (80043a4 <HAL_UART_MspInit+0x284>)
 80041be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c0:	4a78      	ldr	r2, [pc, #480]	; (80043a4 <HAL_UART_MspInit+0x284>)
 80041c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80041c6:	6413      	str	r3, [r2, #64]	; 0x40
 80041c8:	4b76      	ldr	r3, [pc, #472]	; (80043a4 <HAL_UART_MspInit+0x284>)
 80041ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80041d0:	633b      	str	r3, [r7, #48]	; 0x30
 80041d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80041d4:	2300      	movs	r3, #0
 80041d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80041d8:	4b72      	ldr	r3, [pc, #456]	; (80043a4 <HAL_UART_MspInit+0x284>)
 80041da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041dc:	4a71      	ldr	r2, [pc, #452]	; (80043a4 <HAL_UART_MspInit+0x284>)
 80041de:	f043 0304 	orr.w	r3, r3, #4
 80041e2:	6313      	str	r3, [r2, #48]	; 0x30
 80041e4:	4b6f      	ldr	r3, [pc, #444]	; (80043a4 <HAL_UART_MspInit+0x284>)
 80041e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041e8:	f003 0304 	and.w	r3, r3, #4
 80041ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80041ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80041f0:	2300      	movs	r3, #0
 80041f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80041f4:	4b6b      	ldr	r3, [pc, #428]	; (80043a4 <HAL_UART_MspInit+0x284>)
 80041f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041f8:	4a6a      	ldr	r2, [pc, #424]	; (80043a4 <HAL_UART_MspInit+0x284>)
 80041fa:	f043 0308 	orr.w	r3, r3, #8
 80041fe:	6313      	str	r3, [r2, #48]	; 0x30
 8004200:	4b68      	ldr	r3, [pc, #416]	; (80043a4 <HAL_UART_MspInit+0x284>)
 8004202:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004204:	f003 0308 	and.w	r3, r3, #8
 8004208:	62bb      	str	r3, [r7, #40]	; 0x28
 800420a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800420c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004210:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004212:	2302      	movs	r3, #2
 8004214:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004216:	2301      	movs	r3, #1
 8004218:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800421a:	2303      	movs	r3, #3
 800421c:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800421e:	2308      	movs	r3, #8
 8004220:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004222:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004226:	4619      	mov	r1, r3
 8004228:	485f      	ldr	r0, [pc, #380]	; (80043a8 <HAL_UART_MspInit+0x288>)
 800422a:	f000 fc43 	bl	8004ab4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800422e:	2304      	movs	r3, #4
 8004230:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004232:	2302      	movs	r3, #2
 8004234:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004236:	2301      	movs	r3, #1
 8004238:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800423a:	2303      	movs	r3, #3
 800423c:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800423e:	2308      	movs	r3, #8
 8004240:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004242:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004246:	4619      	mov	r1, r3
 8004248:	4859      	ldr	r0, [pc, #356]	; (80043b0 <HAL_UART_MspInit+0x290>)
 800424a:	f000 fc33 	bl	8004ab4 <HAL_GPIO_Init>
}
 800424e:	e0ed      	b.n	800442c <HAL_UART_MspInit+0x30c>
  else if(huart->Instance==USART1)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a57      	ldr	r2, [pc, #348]	; (80043b4 <HAL_UART_MspInit+0x294>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d135      	bne.n	80042c6 <HAL_UART_MspInit+0x1a6>
    __HAL_RCC_USART1_CLK_ENABLE();
 800425a:	2300      	movs	r3, #0
 800425c:	627b      	str	r3, [r7, #36]	; 0x24
 800425e:	4b51      	ldr	r3, [pc, #324]	; (80043a4 <HAL_UART_MspInit+0x284>)
 8004260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004262:	4a50      	ldr	r2, [pc, #320]	; (80043a4 <HAL_UART_MspInit+0x284>)
 8004264:	f043 0310 	orr.w	r3, r3, #16
 8004268:	6453      	str	r3, [r2, #68]	; 0x44
 800426a:	4b4e      	ldr	r3, [pc, #312]	; (80043a4 <HAL_UART_MspInit+0x284>)
 800426c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800426e:	f003 0310 	and.w	r3, r3, #16
 8004272:	627b      	str	r3, [r7, #36]	; 0x24
 8004274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004276:	2300      	movs	r3, #0
 8004278:	623b      	str	r3, [r7, #32]
 800427a:	4b4a      	ldr	r3, [pc, #296]	; (80043a4 <HAL_UART_MspInit+0x284>)
 800427c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800427e:	4a49      	ldr	r2, [pc, #292]	; (80043a4 <HAL_UART_MspInit+0x284>)
 8004280:	f043 0301 	orr.w	r3, r3, #1
 8004284:	6313      	str	r3, [r2, #48]	; 0x30
 8004286:	4b47      	ldr	r3, [pc, #284]	; (80043a4 <HAL_UART_MspInit+0x284>)
 8004288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800428a:	f003 0301 	and.w	r3, r3, #1
 800428e:	623b      	str	r3, [r7, #32]
 8004290:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004292:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004296:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004298:	2302      	movs	r3, #2
 800429a:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800429c:	2300      	movs	r3, #0
 800429e:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042a0:	2303      	movs	r3, #3
 80042a2:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80042a4:	2307      	movs	r3, #7
 80042a6:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042a8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80042ac:	4619      	mov	r1, r3
 80042ae:	4842      	ldr	r0, [pc, #264]	; (80043b8 <HAL_UART_MspInit+0x298>)
 80042b0:	f000 fc00 	bl	8004ab4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80042b4:	2200      	movs	r2, #0
 80042b6:	2105      	movs	r1, #5
 80042b8:	2025      	movs	r0, #37	; 0x25
 80042ba:	f000 fb3f 	bl	800493c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80042be:	2025      	movs	r0, #37	; 0x25
 80042c0:	f000 fb58 	bl	8004974 <HAL_NVIC_EnableIRQ>
}
 80042c4:	e0b2      	b.n	800442c <HAL_UART_MspInit+0x30c>
  else if(huart->Instance==USART2)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a3c      	ldr	r2, [pc, #240]	; (80043bc <HAL_UART_MspInit+0x29c>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d134      	bne.n	800433a <HAL_UART_MspInit+0x21a>
    __HAL_RCC_USART2_CLK_ENABLE();
 80042d0:	2300      	movs	r3, #0
 80042d2:	61fb      	str	r3, [r7, #28]
 80042d4:	4b33      	ldr	r3, [pc, #204]	; (80043a4 <HAL_UART_MspInit+0x284>)
 80042d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d8:	4a32      	ldr	r2, [pc, #200]	; (80043a4 <HAL_UART_MspInit+0x284>)
 80042da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80042de:	6413      	str	r3, [r2, #64]	; 0x40
 80042e0:	4b30      	ldr	r3, [pc, #192]	; (80043a4 <HAL_UART_MspInit+0x284>)
 80042e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042e8:	61fb      	str	r3, [r7, #28]
 80042ea:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042ec:	2300      	movs	r3, #0
 80042ee:	61bb      	str	r3, [r7, #24]
 80042f0:	4b2c      	ldr	r3, [pc, #176]	; (80043a4 <HAL_UART_MspInit+0x284>)
 80042f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042f4:	4a2b      	ldr	r2, [pc, #172]	; (80043a4 <HAL_UART_MspInit+0x284>)
 80042f6:	f043 0301 	orr.w	r3, r3, #1
 80042fa:	6313      	str	r3, [r2, #48]	; 0x30
 80042fc:	4b29      	ldr	r3, [pc, #164]	; (80043a4 <HAL_UART_MspInit+0x284>)
 80042fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004300:	f003 0301 	and.w	r3, r3, #1
 8004304:	61bb      	str	r3, [r7, #24]
 8004306:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004308:	230c      	movs	r3, #12
 800430a:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800430c:	2302      	movs	r3, #2
 800430e:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004310:	2300      	movs	r3, #0
 8004312:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004314:	2303      	movs	r3, #3
 8004316:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004318:	2307      	movs	r3, #7
 800431a:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800431c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004320:	4619      	mov	r1, r3
 8004322:	4825      	ldr	r0, [pc, #148]	; (80043b8 <HAL_UART_MspInit+0x298>)
 8004324:	f000 fbc6 	bl	8004ab4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8004328:	2200      	movs	r2, #0
 800432a:	2105      	movs	r1, #5
 800432c:	2026      	movs	r0, #38	; 0x26
 800432e:	f000 fb05 	bl	800493c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004332:	2026      	movs	r0, #38	; 0x26
 8004334:	f000 fb1e 	bl	8004974 <HAL_NVIC_EnableIRQ>
}
 8004338:	e078      	b.n	800442c <HAL_UART_MspInit+0x30c>
  else if(huart->Instance==USART3)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a20      	ldr	r2, [pc, #128]	; (80043c0 <HAL_UART_MspInit+0x2a0>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d141      	bne.n	80043c8 <HAL_UART_MspInit+0x2a8>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004344:	2300      	movs	r3, #0
 8004346:	617b      	str	r3, [r7, #20]
 8004348:	4b16      	ldr	r3, [pc, #88]	; (80043a4 <HAL_UART_MspInit+0x284>)
 800434a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800434c:	4a15      	ldr	r2, [pc, #84]	; (80043a4 <HAL_UART_MspInit+0x284>)
 800434e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004352:	6413      	str	r3, [r2, #64]	; 0x40
 8004354:	4b13      	ldr	r3, [pc, #76]	; (80043a4 <HAL_UART_MspInit+0x284>)
 8004356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004358:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800435c:	617b      	str	r3, [r7, #20]
 800435e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004360:	2300      	movs	r3, #0
 8004362:	613b      	str	r3, [r7, #16]
 8004364:	4b0f      	ldr	r3, [pc, #60]	; (80043a4 <HAL_UART_MspInit+0x284>)
 8004366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004368:	4a0e      	ldr	r2, [pc, #56]	; (80043a4 <HAL_UART_MspInit+0x284>)
 800436a:	f043 0302 	orr.w	r3, r3, #2
 800436e:	6313      	str	r3, [r2, #48]	; 0x30
 8004370:	4b0c      	ldr	r3, [pc, #48]	; (80043a4 <HAL_UART_MspInit+0x284>)
 8004372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004374:	f003 0302 	and.w	r3, r3, #2
 8004378:	613b      	str	r3, [r7, #16]
 800437a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800437c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004380:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004382:	2302      	movs	r3, #2
 8004384:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004386:	2300      	movs	r3, #0
 8004388:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800438a:	2303      	movs	r3, #3
 800438c:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800438e:	2307      	movs	r3, #7
 8004390:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004392:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004396:	4619      	mov	r1, r3
 8004398:	480a      	ldr	r0, [pc, #40]	; (80043c4 <HAL_UART_MspInit+0x2a4>)
 800439a:	f000 fb8b 	bl	8004ab4 <HAL_GPIO_Init>
}
 800439e:	e045      	b.n	800442c <HAL_UART_MspInit+0x30c>
 80043a0:	40004c00 	.word	0x40004c00
 80043a4:	40023800 	.word	0x40023800
 80043a8:	40020800 	.word	0x40020800
 80043ac:	40005000 	.word	0x40005000
 80043b0:	40020c00 	.word	0x40020c00
 80043b4:	40011000 	.word	0x40011000
 80043b8:	40020000 	.word	0x40020000
 80043bc:	40004400 	.word	0x40004400
 80043c0:	40004800 	.word	0x40004800
 80043c4:	40020400 	.word	0x40020400
  else if(huart->Instance==USART6)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a19      	ldr	r2, [pc, #100]	; (8004434 <HAL_UART_MspInit+0x314>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d12c      	bne.n	800442c <HAL_UART_MspInit+0x30c>
    __HAL_RCC_USART6_CLK_ENABLE();
 80043d2:	2300      	movs	r3, #0
 80043d4:	60fb      	str	r3, [r7, #12]
 80043d6:	4b18      	ldr	r3, [pc, #96]	; (8004438 <HAL_UART_MspInit+0x318>)
 80043d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043da:	4a17      	ldr	r2, [pc, #92]	; (8004438 <HAL_UART_MspInit+0x318>)
 80043dc:	f043 0320 	orr.w	r3, r3, #32
 80043e0:	6453      	str	r3, [r2, #68]	; 0x44
 80043e2:	4b15      	ldr	r3, [pc, #84]	; (8004438 <HAL_UART_MspInit+0x318>)
 80043e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043e6:	f003 0320 	and.w	r3, r3, #32
 80043ea:	60fb      	str	r3, [r7, #12]
 80043ec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80043ee:	2300      	movs	r3, #0
 80043f0:	60bb      	str	r3, [r7, #8]
 80043f2:	4b11      	ldr	r3, [pc, #68]	; (8004438 <HAL_UART_MspInit+0x318>)
 80043f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043f6:	4a10      	ldr	r2, [pc, #64]	; (8004438 <HAL_UART_MspInit+0x318>)
 80043f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80043fc:	6313      	str	r3, [r2, #48]	; 0x30
 80043fe:	4b0e      	ldr	r3, [pc, #56]	; (8004438 <HAL_UART_MspInit+0x318>)
 8004400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004402:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004406:	60bb      	str	r3, [r7, #8]
 8004408:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 800440a:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 800440e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004410:	2302      	movs	r3, #2
 8004412:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004414:	2300      	movs	r3, #0
 8004416:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004418:	2303      	movs	r3, #3
 800441a:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800441c:	2308      	movs	r3, #8
 800441e:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004420:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004424:	4619      	mov	r1, r3
 8004426:	4805      	ldr	r0, [pc, #20]	; (800443c <HAL_UART_MspInit+0x31c>)
 8004428:	f000 fb44 	bl	8004ab4 <HAL_GPIO_Init>
}
 800442c:	bf00      	nop
 800442e:	3750      	adds	r7, #80	; 0x50
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}
 8004434:	40011400 	.word	0x40011400
 8004438:	40023800 	.word	0x40023800
 800443c:	40021800 	.word	0x40021800

08004440 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b08c      	sub	sp, #48	; 0x30
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004448:	2300      	movs	r3, #0
 800444a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800444c:	2300      	movs	r3, #0
 800444e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8004450:	2200      	movs	r2, #0
 8004452:	6879      	ldr	r1, [r7, #4]
 8004454:	2019      	movs	r0, #25
 8004456:	f000 fa71 	bl	800493c <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800445a:	2019      	movs	r0, #25
 800445c:	f000 fa8a 	bl	8004974 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8004460:	2300      	movs	r3, #0
 8004462:	60fb      	str	r3, [r7, #12]
 8004464:	4b1f      	ldr	r3, [pc, #124]	; (80044e4 <HAL_InitTick+0xa4>)
 8004466:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004468:	4a1e      	ldr	r2, [pc, #120]	; (80044e4 <HAL_InitTick+0xa4>)
 800446a:	f043 0301 	orr.w	r3, r3, #1
 800446e:	6453      	str	r3, [r2, #68]	; 0x44
 8004470:	4b1c      	ldr	r3, [pc, #112]	; (80044e4 <HAL_InitTick+0xa4>)
 8004472:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004474:	f003 0301 	and.w	r3, r3, #1
 8004478:	60fb      	str	r3, [r7, #12]
 800447a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800447c:	f107 0210 	add.w	r2, r7, #16
 8004480:	f107 0314 	add.w	r3, r7, #20
 8004484:	4611      	mov	r1, r2
 8004486:	4618      	mov	r0, r3
 8004488:	f001 f964 	bl	8005754 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800448c:	f001 f94e 	bl	800572c <HAL_RCC_GetPCLK2Freq>
 8004490:	4603      	mov	r3, r0
 8004492:	005b      	lsls	r3, r3, #1
 8004494:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004496:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004498:	4a13      	ldr	r2, [pc, #76]	; (80044e8 <HAL_InitTick+0xa8>)
 800449a:	fba2 2303 	umull	r2, r3, r2, r3
 800449e:	0c9b      	lsrs	r3, r3, #18
 80044a0:	3b01      	subs	r3, #1
 80044a2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80044a4:	4b11      	ldr	r3, [pc, #68]	; (80044ec <HAL_InitTick+0xac>)
 80044a6:	4a12      	ldr	r2, [pc, #72]	; (80044f0 <HAL_InitTick+0xb0>)
 80044a8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80044aa:	4b10      	ldr	r3, [pc, #64]	; (80044ec <HAL_InitTick+0xac>)
 80044ac:	f240 32e7 	movw	r2, #999	; 0x3e7
 80044b0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80044b2:	4a0e      	ldr	r2, [pc, #56]	; (80044ec <HAL_InitTick+0xac>)
 80044b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044b6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80044b8:	4b0c      	ldr	r3, [pc, #48]	; (80044ec <HAL_InitTick+0xac>)
 80044ba:	2200      	movs	r2, #0
 80044bc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80044be:	4b0b      	ldr	r3, [pc, #44]	; (80044ec <HAL_InitTick+0xac>)
 80044c0:	2200      	movs	r2, #0
 80044c2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80044c4:	4809      	ldr	r0, [pc, #36]	; (80044ec <HAL_InitTick+0xac>)
 80044c6:	f001 fda7 	bl	8006018 <HAL_TIM_Base_Init>
 80044ca:	4603      	mov	r3, r0
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d104      	bne.n	80044da <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80044d0:	4806      	ldr	r0, [pc, #24]	; (80044ec <HAL_InitTick+0xac>)
 80044d2:	f001 fdf1 	bl	80060b8 <HAL_TIM_Base_Start_IT>
 80044d6:	4603      	mov	r3, r0
 80044d8:	e000      	b.n	80044dc <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3730      	adds	r7, #48	; 0x30
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}
 80044e4:	40023800 	.word	0x40023800
 80044e8:	431bde83 	.word	0x431bde83
 80044ec:	200043a0 	.word	0x200043a0
 80044f0:	40010000 	.word	0x40010000

080044f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 80044f8:	f001 f95e 	bl	80057b8 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80044fc:	e7fe      	b.n	80044fc <NMI_Handler+0x8>

080044fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80044fe:	b480      	push	{r7}
 8004500:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004502:	e7fe      	b.n	8004502 <HardFault_Handler+0x4>

08004504 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004504:	b480      	push	{r7}
 8004506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004508:	e7fe      	b.n	8004508 <MemManage_Handler+0x4>

0800450a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800450a:	b480      	push	{r7}
 800450c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800450e:	e7fe      	b.n	800450e <BusFault_Handler+0x4>

08004510 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004510:	b480      	push	{r7}
 8004512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004514:	e7fe      	b.n	8004514 <UsageFault_Handler+0x4>

08004516 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004516:	b480      	push	{r7}
 8004518:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800451a:	bf00      	nop
 800451c:	46bd      	mov	sp, r7
 800451e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004522:	4770      	bx	lr

08004524 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004528:	4802      	ldr	r0, [pc, #8]	; (8004534 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800452a:	f002 f88b 	bl	8006644 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800452e:	bf00      	nop
 8004530:	bd80      	pop	{r7, pc}
 8004532:	bf00      	nop
 8004534:	200043a0 	.word	0x200043a0

08004538 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800453c:	4802      	ldr	r0, [pc, #8]	; (8004548 <TIM2_IRQHandler+0x10>)
 800453e:	f002 f881 	bl	8006644 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004542:	bf00      	nop
 8004544:	bd80      	pop	{r7, pc}
 8004546:	bf00      	nop
 8004548:	200042f8 	.word	0x200042f8

0800454c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004550:	4802      	ldr	r0, [pc, #8]	; (800455c <USART1_IRQHandler+0x10>)
 8004552:	f003 f87b 	bl	800764c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004556:	bf00      	nop
 8004558:	bd80      	pop	{r7, pc}
 800455a:	bf00      	nop
 800455c:	200041f0 	.word	0x200041f0

08004560 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004564:	4802      	ldr	r0, [pc, #8]	; (8004570 <USART2_IRQHandler+0x10>)
 8004566:	f003 f871 	bl	800764c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800456a:	bf00      	nop
 800456c:	bd80      	pop	{r7, pc}
 800456e:	bf00      	nop
 8004570:	20004340 	.word	0x20004340

08004574 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8004578:	4802      	ldr	r0, [pc, #8]	; (8004584 <UART4_IRQHandler+0x10>)
 800457a:	f003 f867 	bl	800764c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800457e:	bf00      	nop
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	200042b4 	.word	0x200042b4

08004588 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b086      	sub	sp, #24
 800458c:	af00      	add	r7, sp, #0
 800458e:	60f8      	str	r0, [r7, #12]
 8004590:	60b9      	str	r1, [r7, #8]
 8004592:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004594:	2300      	movs	r3, #0
 8004596:	617b      	str	r3, [r7, #20]
 8004598:	e00a      	b.n	80045b0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800459a:	f3af 8000 	nop.w
 800459e:	4601      	mov	r1, r0
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	1c5a      	adds	r2, r3, #1
 80045a4:	60ba      	str	r2, [r7, #8]
 80045a6:	b2ca      	uxtb	r2, r1
 80045a8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	3301      	adds	r3, #1
 80045ae:	617b      	str	r3, [r7, #20]
 80045b0:	697a      	ldr	r2, [r7, #20]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	429a      	cmp	r2, r3
 80045b6:	dbf0      	blt.n	800459a <_read+0x12>
	}

return len;
 80045b8:	687b      	ldr	r3, [r7, #4]
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	3718      	adds	r7, #24
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}

080045c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80045c2:	b580      	push	{r7, lr}
 80045c4:	b086      	sub	sp, #24
 80045c6:	af00      	add	r7, sp, #0
 80045c8:	60f8      	str	r0, [r7, #12]
 80045ca:	60b9      	str	r1, [r7, #8]
 80045cc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80045ce:	2300      	movs	r3, #0
 80045d0:	617b      	str	r3, [r7, #20]
 80045d2:	e009      	b.n	80045e8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	1c5a      	adds	r2, r3, #1
 80045d8:	60ba      	str	r2, [r7, #8]
 80045da:	781b      	ldrb	r3, [r3, #0]
 80045dc:	4618      	mov	r0, r3
 80045de:	f7fe fb7f 	bl	8002ce0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	3301      	adds	r3, #1
 80045e6:	617b      	str	r3, [r7, #20]
 80045e8:	697a      	ldr	r2, [r7, #20]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	429a      	cmp	r2, r3
 80045ee:	dbf1      	blt.n	80045d4 <_write+0x12>
	}
	return len;
 80045f0:	687b      	ldr	r3, [r7, #4]
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3718      	adds	r7, #24
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}

080045fa <_close>:

int _close(int file)
{
 80045fa:	b480      	push	{r7}
 80045fc:	b083      	sub	sp, #12
 80045fe:	af00      	add	r7, sp, #0
 8004600:	6078      	str	r0, [r7, #4]
	return -1;
 8004602:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004606:	4618      	mov	r0, r3
 8004608:	370c      	adds	r7, #12
 800460a:	46bd      	mov	sp, r7
 800460c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004610:	4770      	bx	lr

08004612 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004612:	b480      	push	{r7}
 8004614:	b083      	sub	sp, #12
 8004616:	af00      	add	r7, sp, #0
 8004618:	6078      	str	r0, [r7, #4]
 800461a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004622:	605a      	str	r2, [r3, #4]
	return 0;
 8004624:	2300      	movs	r3, #0
}
 8004626:	4618      	mov	r0, r3
 8004628:	370c      	adds	r7, #12
 800462a:	46bd      	mov	sp, r7
 800462c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004630:	4770      	bx	lr

08004632 <_isatty>:

int _isatty(int file)
{
 8004632:	b480      	push	{r7}
 8004634:	b083      	sub	sp, #12
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]
	return 1;
 800463a:	2301      	movs	r3, #1
}
 800463c:	4618      	mov	r0, r3
 800463e:	370c      	adds	r7, #12
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr

08004648 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004648:	b480      	push	{r7}
 800464a:	b085      	sub	sp, #20
 800464c:	af00      	add	r7, sp, #0
 800464e:	60f8      	str	r0, [r7, #12]
 8004650:	60b9      	str	r1, [r7, #8]
 8004652:	607a      	str	r2, [r7, #4]
	return 0;
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	3714      	adds	r7, #20
 800465a:	46bd      	mov	sp, r7
 800465c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004660:	4770      	bx	lr
	...

08004664 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b086      	sub	sp, #24
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800466c:	4a14      	ldr	r2, [pc, #80]	; (80046c0 <_sbrk+0x5c>)
 800466e:	4b15      	ldr	r3, [pc, #84]	; (80046c4 <_sbrk+0x60>)
 8004670:	1ad3      	subs	r3, r2, r3
 8004672:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004678:	4b13      	ldr	r3, [pc, #76]	; (80046c8 <_sbrk+0x64>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d102      	bne.n	8004686 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004680:	4b11      	ldr	r3, [pc, #68]	; (80046c8 <_sbrk+0x64>)
 8004682:	4a12      	ldr	r2, [pc, #72]	; (80046cc <_sbrk+0x68>)
 8004684:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004686:	4b10      	ldr	r3, [pc, #64]	; (80046c8 <_sbrk+0x64>)
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	4413      	add	r3, r2
 800468e:	693a      	ldr	r2, [r7, #16]
 8004690:	429a      	cmp	r2, r3
 8004692:	d207      	bcs.n	80046a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004694:	f006 fa62 	bl	800ab5c <__errno>
 8004698:	4603      	mov	r3, r0
 800469a:	220c      	movs	r2, #12
 800469c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800469e:	f04f 33ff 	mov.w	r3, #4294967295
 80046a2:	e009      	b.n	80046b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80046a4:	4b08      	ldr	r3, [pc, #32]	; (80046c8 <_sbrk+0x64>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80046aa:	4b07      	ldr	r3, [pc, #28]	; (80046c8 <_sbrk+0x64>)
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	4413      	add	r3, r2
 80046b2:	4a05      	ldr	r2, [pc, #20]	; (80046c8 <_sbrk+0x64>)
 80046b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80046b6:	68fb      	ldr	r3, [r7, #12]
}
 80046b8:	4618      	mov	r0, r3
 80046ba:	3718      	adds	r7, #24
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd80      	pop	{r7, pc}
 80046c0:	20020000 	.word	0x20020000
 80046c4:	00000400 	.word	0x00000400
 80046c8:	2000034c 	.word	0x2000034c
 80046cc:	20004400 	.word	0x20004400

080046d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80046d0:	b480      	push	{r7}
 80046d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80046d4:	4b06      	ldr	r3, [pc, #24]	; (80046f0 <SystemInit+0x20>)
 80046d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046da:	4a05      	ldr	r2, [pc, #20]	; (80046f0 <SystemInit+0x20>)
 80046dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80046e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80046e4:	bf00      	nop
 80046e6:	46bd      	mov	sp, r7
 80046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ec:	4770      	bx	lr
 80046ee:	bf00      	nop
 80046f0:	e000ed00 	.word	0xe000ed00

080046f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80046f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800472c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80046f8:	480d      	ldr	r0, [pc, #52]	; (8004730 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80046fa:	490e      	ldr	r1, [pc, #56]	; (8004734 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80046fc:	4a0e      	ldr	r2, [pc, #56]	; (8004738 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80046fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004700:	e002      	b.n	8004708 <LoopCopyDataInit>

08004702 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004702:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004704:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004706:	3304      	adds	r3, #4

08004708 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004708:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800470a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800470c:	d3f9      	bcc.n	8004702 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800470e:	4a0b      	ldr	r2, [pc, #44]	; (800473c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004710:	4c0b      	ldr	r4, [pc, #44]	; (8004740 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004712:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004714:	e001      	b.n	800471a <LoopFillZerobss>

08004716 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004716:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004718:	3204      	adds	r2, #4

0800471a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800471a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800471c:	d3fb      	bcc.n	8004716 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800471e:	f7ff ffd7 	bl	80046d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004722:	f006 fa21 	bl	800ab68 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004726:	f7fc fb7f 	bl	8000e28 <main>
  bx  lr    
 800472a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800472c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004730:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004734:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8004738:	0800beb0 	.word	0x0800beb0
  ldr r2, =_sbss
 800473c:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8004740:	200043fc 	.word	0x200043fc

08004744 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004744:	e7fe      	b.n	8004744 <ADC_IRQHandler>
	...

08004748 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800474c:	4b0e      	ldr	r3, [pc, #56]	; (8004788 <HAL_Init+0x40>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a0d      	ldr	r2, [pc, #52]	; (8004788 <HAL_Init+0x40>)
 8004752:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004756:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004758:	4b0b      	ldr	r3, [pc, #44]	; (8004788 <HAL_Init+0x40>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a0a      	ldr	r2, [pc, #40]	; (8004788 <HAL_Init+0x40>)
 800475e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004762:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004764:	4b08      	ldr	r3, [pc, #32]	; (8004788 <HAL_Init+0x40>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4a07      	ldr	r2, [pc, #28]	; (8004788 <HAL_Init+0x40>)
 800476a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800476e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004770:	2003      	movs	r0, #3
 8004772:	f000 f8d8 	bl	8004926 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004776:	2000      	movs	r0, #0
 8004778:	f7ff fe62 	bl	8004440 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800477c:	f7ff fba6 	bl	8003ecc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004780:	2300      	movs	r3, #0
}
 8004782:	4618      	mov	r0, r3
 8004784:	bd80      	pop	{r7, pc}
 8004786:	bf00      	nop
 8004788:	40023c00 	.word	0x40023c00

0800478c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800478c:	b480      	push	{r7}
 800478e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004790:	4b06      	ldr	r3, [pc, #24]	; (80047ac <HAL_IncTick+0x20>)
 8004792:	781b      	ldrb	r3, [r3, #0]
 8004794:	461a      	mov	r2, r3
 8004796:	4b06      	ldr	r3, [pc, #24]	; (80047b0 <HAL_IncTick+0x24>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4413      	add	r3, r2
 800479c:	4a04      	ldr	r2, [pc, #16]	; (80047b0 <HAL_IncTick+0x24>)
 800479e:	6013      	str	r3, [r2, #0]
}
 80047a0:	bf00      	nop
 80047a2:	46bd      	mov	sp, r7
 80047a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a8:	4770      	bx	lr
 80047aa:	bf00      	nop
 80047ac:	2000001c 	.word	0x2000001c
 80047b0:	200043e8 	.word	0x200043e8

080047b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80047b4:	b480      	push	{r7}
 80047b6:	af00      	add	r7, sp, #0
  return uwTick;
 80047b8:	4b03      	ldr	r3, [pc, #12]	; (80047c8 <HAL_GetTick+0x14>)
 80047ba:	681b      	ldr	r3, [r3, #0]
}
 80047bc:	4618      	mov	r0, r3
 80047be:	46bd      	mov	sp, r7
 80047c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c4:	4770      	bx	lr
 80047c6:	bf00      	nop
 80047c8:	200043e8 	.word	0x200043e8

080047cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b085      	sub	sp, #20
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	f003 0307 	and.w	r3, r3, #7
 80047da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80047dc:	4b0c      	ldr	r3, [pc, #48]	; (8004810 <__NVIC_SetPriorityGrouping+0x44>)
 80047de:	68db      	ldr	r3, [r3, #12]
 80047e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80047e2:	68ba      	ldr	r2, [r7, #8]
 80047e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80047e8:	4013      	ands	r3, r2
 80047ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80047f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80047f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80047fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80047fe:	4a04      	ldr	r2, [pc, #16]	; (8004810 <__NVIC_SetPriorityGrouping+0x44>)
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	60d3      	str	r3, [r2, #12]
}
 8004804:	bf00      	nop
 8004806:	3714      	adds	r7, #20
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr
 8004810:	e000ed00 	.word	0xe000ed00

08004814 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004814:	b480      	push	{r7}
 8004816:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004818:	4b04      	ldr	r3, [pc, #16]	; (800482c <__NVIC_GetPriorityGrouping+0x18>)
 800481a:	68db      	ldr	r3, [r3, #12]
 800481c:	0a1b      	lsrs	r3, r3, #8
 800481e:	f003 0307 	and.w	r3, r3, #7
}
 8004822:	4618      	mov	r0, r3
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr
 800482c:	e000ed00 	.word	0xe000ed00

08004830 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	4603      	mov	r3, r0
 8004838:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800483a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800483e:	2b00      	cmp	r3, #0
 8004840:	db0b      	blt.n	800485a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004842:	79fb      	ldrb	r3, [r7, #7]
 8004844:	f003 021f 	and.w	r2, r3, #31
 8004848:	4907      	ldr	r1, [pc, #28]	; (8004868 <__NVIC_EnableIRQ+0x38>)
 800484a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800484e:	095b      	lsrs	r3, r3, #5
 8004850:	2001      	movs	r0, #1
 8004852:	fa00 f202 	lsl.w	r2, r0, r2
 8004856:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800485a:	bf00      	nop
 800485c:	370c      	adds	r7, #12
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop
 8004868:	e000e100 	.word	0xe000e100

0800486c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800486c:	b480      	push	{r7}
 800486e:	b083      	sub	sp, #12
 8004870:	af00      	add	r7, sp, #0
 8004872:	4603      	mov	r3, r0
 8004874:	6039      	str	r1, [r7, #0]
 8004876:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800487c:	2b00      	cmp	r3, #0
 800487e:	db0a      	blt.n	8004896 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	b2da      	uxtb	r2, r3
 8004884:	490c      	ldr	r1, [pc, #48]	; (80048b8 <__NVIC_SetPriority+0x4c>)
 8004886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800488a:	0112      	lsls	r2, r2, #4
 800488c:	b2d2      	uxtb	r2, r2
 800488e:	440b      	add	r3, r1
 8004890:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004894:	e00a      	b.n	80048ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	b2da      	uxtb	r2, r3
 800489a:	4908      	ldr	r1, [pc, #32]	; (80048bc <__NVIC_SetPriority+0x50>)
 800489c:	79fb      	ldrb	r3, [r7, #7]
 800489e:	f003 030f 	and.w	r3, r3, #15
 80048a2:	3b04      	subs	r3, #4
 80048a4:	0112      	lsls	r2, r2, #4
 80048a6:	b2d2      	uxtb	r2, r2
 80048a8:	440b      	add	r3, r1
 80048aa:	761a      	strb	r2, [r3, #24]
}
 80048ac:	bf00      	nop
 80048ae:	370c      	adds	r7, #12
 80048b0:	46bd      	mov	sp, r7
 80048b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b6:	4770      	bx	lr
 80048b8:	e000e100 	.word	0xe000e100
 80048bc:	e000ed00 	.word	0xe000ed00

080048c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b089      	sub	sp, #36	; 0x24
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	60f8      	str	r0, [r7, #12]
 80048c8:	60b9      	str	r1, [r7, #8]
 80048ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f003 0307 	and.w	r3, r3, #7
 80048d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80048d4:	69fb      	ldr	r3, [r7, #28]
 80048d6:	f1c3 0307 	rsb	r3, r3, #7
 80048da:	2b04      	cmp	r3, #4
 80048dc:	bf28      	it	cs
 80048de:	2304      	movcs	r3, #4
 80048e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80048e2:	69fb      	ldr	r3, [r7, #28]
 80048e4:	3304      	adds	r3, #4
 80048e6:	2b06      	cmp	r3, #6
 80048e8:	d902      	bls.n	80048f0 <NVIC_EncodePriority+0x30>
 80048ea:	69fb      	ldr	r3, [r7, #28]
 80048ec:	3b03      	subs	r3, #3
 80048ee:	e000      	b.n	80048f2 <NVIC_EncodePriority+0x32>
 80048f0:	2300      	movs	r3, #0
 80048f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048f4:	f04f 32ff 	mov.w	r2, #4294967295
 80048f8:	69bb      	ldr	r3, [r7, #24]
 80048fa:	fa02 f303 	lsl.w	r3, r2, r3
 80048fe:	43da      	mvns	r2, r3
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	401a      	ands	r2, r3
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004908:	f04f 31ff 	mov.w	r1, #4294967295
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	fa01 f303 	lsl.w	r3, r1, r3
 8004912:	43d9      	mvns	r1, r3
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004918:	4313      	orrs	r3, r2
         );
}
 800491a:	4618      	mov	r0, r3
 800491c:	3724      	adds	r7, #36	; 0x24
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr

08004926 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004926:	b580      	push	{r7, lr}
 8004928:	b082      	sub	sp, #8
 800492a:	af00      	add	r7, sp, #0
 800492c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	f7ff ff4c 	bl	80047cc <__NVIC_SetPriorityGrouping>
}
 8004934:	bf00      	nop
 8004936:	3708      	adds	r7, #8
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}

0800493c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800493c:	b580      	push	{r7, lr}
 800493e:	b086      	sub	sp, #24
 8004940:	af00      	add	r7, sp, #0
 8004942:	4603      	mov	r3, r0
 8004944:	60b9      	str	r1, [r7, #8]
 8004946:	607a      	str	r2, [r7, #4]
 8004948:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800494a:	2300      	movs	r3, #0
 800494c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800494e:	f7ff ff61 	bl	8004814 <__NVIC_GetPriorityGrouping>
 8004952:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004954:	687a      	ldr	r2, [r7, #4]
 8004956:	68b9      	ldr	r1, [r7, #8]
 8004958:	6978      	ldr	r0, [r7, #20]
 800495a:	f7ff ffb1 	bl	80048c0 <NVIC_EncodePriority>
 800495e:	4602      	mov	r2, r0
 8004960:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004964:	4611      	mov	r1, r2
 8004966:	4618      	mov	r0, r3
 8004968:	f7ff ff80 	bl	800486c <__NVIC_SetPriority>
}
 800496c:	bf00      	nop
 800496e:	3718      	adds	r7, #24
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}

08004974 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b082      	sub	sp, #8
 8004978:	af00      	add	r7, sp, #0
 800497a:	4603      	mov	r3, r0
 800497c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800497e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004982:	4618      	mov	r0, r3
 8004984:	f7ff ff54 	bl	8004830 <__NVIC_EnableIRQ>
}
 8004988:	bf00      	nop
 800498a:	3708      	adds	r7, #8
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}

08004990 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b084      	sub	sp, #16
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800499c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800499e:	f7ff ff09 	bl	80047b4 <HAL_GetTick>
 80049a2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80049aa:	b2db      	uxtb	r3, r3
 80049ac:	2b02      	cmp	r3, #2
 80049ae:	d008      	beq.n	80049c2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2280      	movs	r2, #128	; 0x80
 80049b4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2200      	movs	r2, #0
 80049ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e052      	b.n	8004a68 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f022 0216 	bic.w	r2, r2, #22
 80049d0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	695a      	ldr	r2, [r3, #20]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80049e0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d103      	bne.n	80049f2 <HAL_DMA_Abort+0x62>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d007      	beq.n	8004a02 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f022 0208 	bic.w	r2, r2, #8
 8004a00:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f022 0201 	bic.w	r2, r2, #1
 8004a10:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a12:	e013      	b.n	8004a3c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004a14:	f7ff fece 	bl	80047b4 <HAL_GetTick>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	68bb      	ldr	r3, [r7, #8]
 8004a1c:	1ad3      	subs	r3, r2, r3
 8004a1e:	2b05      	cmp	r3, #5
 8004a20:	d90c      	bls.n	8004a3c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2220      	movs	r2, #32
 8004a26:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2203      	movs	r2, #3
 8004a34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8004a38:	2303      	movs	r3, #3
 8004a3a:	e015      	b.n	8004a68 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 0301 	and.w	r3, r3, #1
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d1e4      	bne.n	8004a14 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a4e:	223f      	movs	r2, #63	; 0x3f
 8004a50:	409a      	lsls	r2, r3
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2201      	movs	r2, #1
 8004a62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8004a66:	2300      	movs	r3, #0
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	3710      	adds	r7, #16
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}

08004a70 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b083      	sub	sp, #12
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	2b02      	cmp	r3, #2
 8004a82:	d004      	beq.n	8004a8e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2280      	movs	r2, #128	; 0x80
 8004a88:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e00c      	b.n	8004aa8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2205      	movs	r2, #5
 8004a92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	681a      	ldr	r2, [r3, #0]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f022 0201 	bic.w	r2, r2, #1
 8004aa4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004aa6:	2300      	movs	r3, #0
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	370c      	adds	r7, #12
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr

08004ab4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b089      	sub	sp, #36	; 0x24
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
 8004abc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004aca:	2300      	movs	r3, #0
 8004acc:	61fb      	str	r3, [r7, #28]
 8004ace:	e16b      	b.n	8004da8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	69fb      	ldr	r3, [r7, #28]
 8004ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	697a      	ldr	r2, [r7, #20]
 8004ae0:	4013      	ands	r3, r2
 8004ae2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004ae4:	693a      	ldr	r2, [r7, #16]
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	429a      	cmp	r2, r3
 8004aea:	f040 815a 	bne.w	8004da2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	f003 0303 	and.w	r3, r3, #3
 8004af6:	2b01      	cmp	r3, #1
 8004af8:	d005      	beq.n	8004b06 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004b02:	2b02      	cmp	r3, #2
 8004b04:	d130      	bne.n	8004b68 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004b0c:	69fb      	ldr	r3, [r7, #28]
 8004b0e:	005b      	lsls	r3, r3, #1
 8004b10:	2203      	movs	r2, #3
 8004b12:	fa02 f303 	lsl.w	r3, r2, r3
 8004b16:	43db      	mvns	r3, r3
 8004b18:	69ba      	ldr	r2, [r7, #24]
 8004b1a:	4013      	ands	r3, r2
 8004b1c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	68da      	ldr	r2, [r3, #12]
 8004b22:	69fb      	ldr	r3, [r7, #28]
 8004b24:	005b      	lsls	r3, r3, #1
 8004b26:	fa02 f303 	lsl.w	r3, r2, r3
 8004b2a:	69ba      	ldr	r2, [r7, #24]
 8004b2c:	4313      	orrs	r3, r2
 8004b2e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	69ba      	ldr	r2, [r7, #24]
 8004b34:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	69fb      	ldr	r3, [r7, #28]
 8004b40:	fa02 f303 	lsl.w	r3, r2, r3
 8004b44:	43db      	mvns	r3, r3
 8004b46:	69ba      	ldr	r2, [r7, #24]
 8004b48:	4013      	ands	r3, r2
 8004b4a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	091b      	lsrs	r3, r3, #4
 8004b52:	f003 0201 	and.w	r2, r3, #1
 8004b56:	69fb      	ldr	r3, [r7, #28]
 8004b58:	fa02 f303 	lsl.w	r3, r2, r3
 8004b5c:	69ba      	ldr	r2, [r7, #24]
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	69ba      	ldr	r2, [r7, #24]
 8004b66:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	f003 0303 	and.w	r3, r3, #3
 8004b70:	2b03      	cmp	r3, #3
 8004b72:	d017      	beq.n	8004ba4 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	68db      	ldr	r3, [r3, #12]
 8004b78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004b7a:	69fb      	ldr	r3, [r7, #28]
 8004b7c:	005b      	lsls	r3, r3, #1
 8004b7e:	2203      	movs	r2, #3
 8004b80:	fa02 f303 	lsl.w	r3, r2, r3
 8004b84:	43db      	mvns	r3, r3
 8004b86:	69ba      	ldr	r2, [r7, #24]
 8004b88:	4013      	ands	r3, r2
 8004b8a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	689a      	ldr	r2, [r3, #8]
 8004b90:	69fb      	ldr	r3, [r7, #28]
 8004b92:	005b      	lsls	r3, r3, #1
 8004b94:	fa02 f303 	lsl.w	r3, r2, r3
 8004b98:	69ba      	ldr	r2, [r7, #24]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	69ba      	ldr	r2, [r7, #24]
 8004ba2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	f003 0303 	and.w	r3, r3, #3
 8004bac:	2b02      	cmp	r3, #2
 8004bae:	d123      	bne.n	8004bf8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004bb0:	69fb      	ldr	r3, [r7, #28]
 8004bb2:	08da      	lsrs	r2, r3, #3
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	3208      	adds	r2, #8
 8004bb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004bbe:	69fb      	ldr	r3, [r7, #28]
 8004bc0:	f003 0307 	and.w	r3, r3, #7
 8004bc4:	009b      	lsls	r3, r3, #2
 8004bc6:	220f      	movs	r2, #15
 8004bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bcc:	43db      	mvns	r3, r3
 8004bce:	69ba      	ldr	r2, [r7, #24]
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	691a      	ldr	r2, [r3, #16]
 8004bd8:	69fb      	ldr	r3, [r7, #28]
 8004bda:	f003 0307 	and.w	r3, r3, #7
 8004bde:	009b      	lsls	r3, r3, #2
 8004be0:	fa02 f303 	lsl.w	r3, r2, r3
 8004be4:	69ba      	ldr	r2, [r7, #24]
 8004be6:	4313      	orrs	r3, r2
 8004be8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004bea:	69fb      	ldr	r3, [r7, #28]
 8004bec:	08da      	lsrs	r2, r3, #3
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	3208      	adds	r2, #8
 8004bf2:	69b9      	ldr	r1, [r7, #24]
 8004bf4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004bfe:	69fb      	ldr	r3, [r7, #28]
 8004c00:	005b      	lsls	r3, r3, #1
 8004c02:	2203      	movs	r2, #3
 8004c04:	fa02 f303 	lsl.w	r3, r2, r3
 8004c08:	43db      	mvns	r3, r3
 8004c0a:	69ba      	ldr	r2, [r7, #24]
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	f003 0203 	and.w	r2, r3, #3
 8004c18:	69fb      	ldr	r3, [r7, #28]
 8004c1a:	005b      	lsls	r3, r3, #1
 8004c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c20:	69ba      	ldr	r2, [r7, #24]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	69ba      	ldr	r2, [r7, #24]
 8004c2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	f000 80b4 	beq.w	8004da2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	60fb      	str	r3, [r7, #12]
 8004c3e:	4b60      	ldr	r3, [pc, #384]	; (8004dc0 <HAL_GPIO_Init+0x30c>)
 8004c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c42:	4a5f      	ldr	r2, [pc, #380]	; (8004dc0 <HAL_GPIO_Init+0x30c>)
 8004c44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c48:	6453      	str	r3, [r2, #68]	; 0x44
 8004c4a:	4b5d      	ldr	r3, [pc, #372]	; (8004dc0 <HAL_GPIO_Init+0x30c>)
 8004c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c52:	60fb      	str	r3, [r7, #12]
 8004c54:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c56:	4a5b      	ldr	r2, [pc, #364]	; (8004dc4 <HAL_GPIO_Init+0x310>)
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	089b      	lsrs	r3, r3, #2
 8004c5c:	3302      	adds	r3, #2
 8004c5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c62:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004c64:	69fb      	ldr	r3, [r7, #28]
 8004c66:	f003 0303 	and.w	r3, r3, #3
 8004c6a:	009b      	lsls	r3, r3, #2
 8004c6c:	220f      	movs	r2, #15
 8004c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c72:	43db      	mvns	r3, r3
 8004c74:	69ba      	ldr	r2, [r7, #24]
 8004c76:	4013      	ands	r3, r2
 8004c78:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	4a52      	ldr	r2, [pc, #328]	; (8004dc8 <HAL_GPIO_Init+0x314>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d02b      	beq.n	8004cda <HAL_GPIO_Init+0x226>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	4a51      	ldr	r2, [pc, #324]	; (8004dcc <HAL_GPIO_Init+0x318>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d025      	beq.n	8004cd6 <HAL_GPIO_Init+0x222>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	4a50      	ldr	r2, [pc, #320]	; (8004dd0 <HAL_GPIO_Init+0x31c>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d01f      	beq.n	8004cd2 <HAL_GPIO_Init+0x21e>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	4a4f      	ldr	r2, [pc, #316]	; (8004dd4 <HAL_GPIO_Init+0x320>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d019      	beq.n	8004cce <HAL_GPIO_Init+0x21a>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	4a4e      	ldr	r2, [pc, #312]	; (8004dd8 <HAL_GPIO_Init+0x324>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d013      	beq.n	8004cca <HAL_GPIO_Init+0x216>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	4a4d      	ldr	r2, [pc, #308]	; (8004ddc <HAL_GPIO_Init+0x328>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d00d      	beq.n	8004cc6 <HAL_GPIO_Init+0x212>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	4a4c      	ldr	r2, [pc, #304]	; (8004de0 <HAL_GPIO_Init+0x32c>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d007      	beq.n	8004cc2 <HAL_GPIO_Init+0x20e>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	4a4b      	ldr	r2, [pc, #300]	; (8004de4 <HAL_GPIO_Init+0x330>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d101      	bne.n	8004cbe <HAL_GPIO_Init+0x20a>
 8004cba:	2307      	movs	r3, #7
 8004cbc:	e00e      	b.n	8004cdc <HAL_GPIO_Init+0x228>
 8004cbe:	2308      	movs	r3, #8
 8004cc0:	e00c      	b.n	8004cdc <HAL_GPIO_Init+0x228>
 8004cc2:	2306      	movs	r3, #6
 8004cc4:	e00a      	b.n	8004cdc <HAL_GPIO_Init+0x228>
 8004cc6:	2305      	movs	r3, #5
 8004cc8:	e008      	b.n	8004cdc <HAL_GPIO_Init+0x228>
 8004cca:	2304      	movs	r3, #4
 8004ccc:	e006      	b.n	8004cdc <HAL_GPIO_Init+0x228>
 8004cce:	2303      	movs	r3, #3
 8004cd0:	e004      	b.n	8004cdc <HAL_GPIO_Init+0x228>
 8004cd2:	2302      	movs	r3, #2
 8004cd4:	e002      	b.n	8004cdc <HAL_GPIO_Init+0x228>
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e000      	b.n	8004cdc <HAL_GPIO_Init+0x228>
 8004cda:	2300      	movs	r3, #0
 8004cdc:	69fa      	ldr	r2, [r7, #28]
 8004cde:	f002 0203 	and.w	r2, r2, #3
 8004ce2:	0092      	lsls	r2, r2, #2
 8004ce4:	4093      	lsls	r3, r2
 8004ce6:	69ba      	ldr	r2, [r7, #24]
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004cec:	4935      	ldr	r1, [pc, #212]	; (8004dc4 <HAL_GPIO_Init+0x310>)
 8004cee:	69fb      	ldr	r3, [r7, #28]
 8004cf0:	089b      	lsrs	r3, r3, #2
 8004cf2:	3302      	adds	r3, #2
 8004cf4:	69ba      	ldr	r2, [r7, #24]
 8004cf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004cfa:	4b3b      	ldr	r3, [pc, #236]	; (8004de8 <HAL_GPIO_Init+0x334>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d00:	693b      	ldr	r3, [r7, #16]
 8004d02:	43db      	mvns	r3, r3
 8004d04:	69ba      	ldr	r2, [r7, #24]
 8004d06:	4013      	ands	r3, r2
 8004d08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d003      	beq.n	8004d1e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004d16:	69ba      	ldr	r2, [r7, #24]
 8004d18:	693b      	ldr	r3, [r7, #16]
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004d1e:	4a32      	ldr	r2, [pc, #200]	; (8004de8 <HAL_GPIO_Init+0x334>)
 8004d20:	69bb      	ldr	r3, [r7, #24]
 8004d22:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004d24:	4b30      	ldr	r3, [pc, #192]	; (8004de8 <HAL_GPIO_Init+0x334>)
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	43db      	mvns	r3, r3
 8004d2e:	69ba      	ldr	r2, [r7, #24]
 8004d30:	4013      	ands	r3, r2
 8004d32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d003      	beq.n	8004d48 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004d40:	69ba      	ldr	r2, [r7, #24]
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	4313      	orrs	r3, r2
 8004d46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004d48:	4a27      	ldr	r2, [pc, #156]	; (8004de8 <HAL_GPIO_Init+0x334>)
 8004d4a:	69bb      	ldr	r3, [r7, #24]
 8004d4c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004d4e:	4b26      	ldr	r3, [pc, #152]	; (8004de8 <HAL_GPIO_Init+0x334>)
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	43db      	mvns	r3, r3
 8004d58:	69ba      	ldr	r2, [r7, #24]
 8004d5a:	4013      	ands	r3, r2
 8004d5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d003      	beq.n	8004d72 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004d6a:	69ba      	ldr	r2, [r7, #24]
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004d72:	4a1d      	ldr	r2, [pc, #116]	; (8004de8 <HAL_GPIO_Init+0x334>)
 8004d74:	69bb      	ldr	r3, [r7, #24]
 8004d76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004d78:	4b1b      	ldr	r3, [pc, #108]	; (8004de8 <HAL_GPIO_Init+0x334>)
 8004d7a:	68db      	ldr	r3, [r3, #12]
 8004d7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	43db      	mvns	r3, r3
 8004d82:	69ba      	ldr	r2, [r7, #24]
 8004d84:	4013      	ands	r3, r2
 8004d86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d003      	beq.n	8004d9c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004d94:	69ba      	ldr	r2, [r7, #24]
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004d9c:	4a12      	ldr	r2, [pc, #72]	; (8004de8 <HAL_GPIO_Init+0x334>)
 8004d9e:	69bb      	ldr	r3, [r7, #24]
 8004da0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004da2:	69fb      	ldr	r3, [r7, #28]
 8004da4:	3301      	adds	r3, #1
 8004da6:	61fb      	str	r3, [r7, #28]
 8004da8:	69fb      	ldr	r3, [r7, #28]
 8004daa:	2b0f      	cmp	r3, #15
 8004dac:	f67f ae90 	bls.w	8004ad0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004db0:	bf00      	nop
 8004db2:	bf00      	nop
 8004db4:	3724      	adds	r7, #36	; 0x24
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr
 8004dbe:	bf00      	nop
 8004dc0:	40023800 	.word	0x40023800
 8004dc4:	40013800 	.word	0x40013800
 8004dc8:	40020000 	.word	0x40020000
 8004dcc:	40020400 	.word	0x40020400
 8004dd0:	40020800 	.word	0x40020800
 8004dd4:	40020c00 	.word	0x40020c00
 8004dd8:	40021000 	.word	0x40021000
 8004ddc:	40021400 	.word	0x40021400
 8004de0:	40021800 	.word	0x40021800
 8004de4:	40021c00 	.word	0x40021c00
 8004de8:	40013c00 	.word	0x40013c00

08004dec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b083      	sub	sp, #12
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
 8004df4:	460b      	mov	r3, r1
 8004df6:	807b      	strh	r3, [r7, #2]
 8004df8:	4613      	mov	r3, r2
 8004dfa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004dfc:	787b      	ldrb	r3, [r7, #1]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d003      	beq.n	8004e0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004e02:	887a      	ldrh	r2, [r7, #2]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004e08:	e003      	b.n	8004e12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004e0a:	887b      	ldrh	r3, [r7, #2]
 8004e0c:	041a      	lsls	r2, r3, #16
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	619a      	str	r2, [r3, #24]
}
 8004e12:	bf00      	nop
 8004e14:	370c      	adds	r7, #12
 8004e16:	46bd      	mov	sp, r7
 8004e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1c:	4770      	bx	lr

08004e1e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004e1e:	b480      	push	{r7}
 8004e20:	b085      	sub	sp, #20
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	6078      	str	r0, [r7, #4]
 8004e26:	460b      	mov	r3, r1
 8004e28:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	695b      	ldr	r3, [r3, #20]
 8004e2e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004e30:	887a      	ldrh	r2, [r7, #2]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	4013      	ands	r3, r2
 8004e36:	041a      	lsls	r2, r3, #16
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	43d9      	mvns	r1, r3
 8004e3c:	887b      	ldrh	r3, [r7, #2]
 8004e3e:	400b      	ands	r3, r1
 8004e40:	431a      	orrs	r2, r3
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	619a      	str	r2, [r3, #24]
}
 8004e46:	bf00      	nop
 8004e48:	3714      	adds	r7, #20
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr
	...

08004e54 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b086      	sub	sp, #24
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d101      	bne.n	8004e66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	e264      	b.n	8005330 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 0301 	and.w	r3, r3, #1
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d075      	beq.n	8004f5e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004e72:	4ba3      	ldr	r3, [pc, #652]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	f003 030c 	and.w	r3, r3, #12
 8004e7a:	2b04      	cmp	r3, #4
 8004e7c:	d00c      	beq.n	8004e98 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e7e:	4ba0      	ldr	r3, [pc, #640]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004e86:	2b08      	cmp	r3, #8
 8004e88:	d112      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e8a:	4b9d      	ldr	r3, [pc, #628]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e92:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e96:	d10b      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e98:	4b99      	ldr	r3, [pc, #612]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d05b      	beq.n	8004f5c <HAL_RCC_OscConfig+0x108>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d157      	bne.n	8004f5c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004eac:	2301      	movs	r3, #1
 8004eae:	e23f      	b.n	8005330 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004eb8:	d106      	bne.n	8004ec8 <HAL_RCC_OscConfig+0x74>
 8004eba:	4b91      	ldr	r3, [pc, #580]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a90      	ldr	r2, [pc, #576]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8004ec0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ec4:	6013      	str	r3, [r2, #0]
 8004ec6:	e01d      	b.n	8004f04 <HAL_RCC_OscConfig+0xb0>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004ed0:	d10c      	bne.n	8004eec <HAL_RCC_OscConfig+0x98>
 8004ed2:	4b8b      	ldr	r3, [pc, #556]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a8a      	ldr	r2, [pc, #552]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8004ed8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004edc:	6013      	str	r3, [r2, #0]
 8004ede:	4b88      	ldr	r3, [pc, #544]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a87      	ldr	r2, [pc, #540]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8004ee4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ee8:	6013      	str	r3, [r2, #0]
 8004eea:	e00b      	b.n	8004f04 <HAL_RCC_OscConfig+0xb0>
 8004eec:	4b84      	ldr	r3, [pc, #528]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a83      	ldr	r2, [pc, #524]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8004ef2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ef6:	6013      	str	r3, [r2, #0]
 8004ef8:	4b81      	ldr	r3, [pc, #516]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4a80      	ldr	r2, [pc, #512]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8004efe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d013      	beq.n	8004f34 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f0c:	f7ff fc52 	bl	80047b4 <HAL_GetTick>
 8004f10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f12:	e008      	b.n	8004f26 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004f14:	f7ff fc4e 	bl	80047b4 <HAL_GetTick>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	1ad3      	subs	r3, r2, r3
 8004f1e:	2b64      	cmp	r3, #100	; 0x64
 8004f20:	d901      	bls.n	8004f26 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004f22:	2303      	movs	r3, #3
 8004f24:	e204      	b.n	8005330 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f26:	4b76      	ldr	r3, [pc, #472]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d0f0      	beq.n	8004f14 <HAL_RCC_OscConfig+0xc0>
 8004f32:	e014      	b.n	8004f5e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f34:	f7ff fc3e 	bl	80047b4 <HAL_GetTick>
 8004f38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f3a:	e008      	b.n	8004f4e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004f3c:	f7ff fc3a 	bl	80047b4 <HAL_GetTick>
 8004f40:	4602      	mov	r2, r0
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	1ad3      	subs	r3, r2, r3
 8004f46:	2b64      	cmp	r3, #100	; 0x64
 8004f48:	d901      	bls.n	8004f4e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004f4a:	2303      	movs	r3, #3
 8004f4c:	e1f0      	b.n	8005330 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f4e:	4b6c      	ldr	r3, [pc, #432]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d1f0      	bne.n	8004f3c <HAL_RCC_OscConfig+0xe8>
 8004f5a:	e000      	b.n	8004f5e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f003 0302 	and.w	r3, r3, #2
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d063      	beq.n	8005032 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004f6a:	4b65      	ldr	r3, [pc, #404]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	f003 030c 	and.w	r3, r3, #12
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d00b      	beq.n	8004f8e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f76:	4b62      	ldr	r3, [pc, #392]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8004f78:	689b      	ldr	r3, [r3, #8]
 8004f7a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004f7e:	2b08      	cmp	r3, #8
 8004f80:	d11c      	bne.n	8004fbc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f82:	4b5f      	ldr	r3, [pc, #380]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d116      	bne.n	8004fbc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f8e:	4b5c      	ldr	r3, [pc, #368]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f003 0302 	and.w	r3, r3, #2
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d005      	beq.n	8004fa6 <HAL_RCC_OscConfig+0x152>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	68db      	ldr	r3, [r3, #12]
 8004f9e:	2b01      	cmp	r3, #1
 8004fa0:	d001      	beq.n	8004fa6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e1c4      	b.n	8005330 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fa6:	4b56      	ldr	r3, [pc, #344]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	691b      	ldr	r3, [r3, #16]
 8004fb2:	00db      	lsls	r3, r3, #3
 8004fb4:	4952      	ldr	r1, [pc, #328]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004fba:	e03a      	b.n	8005032 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	68db      	ldr	r3, [r3, #12]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d020      	beq.n	8005006 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004fc4:	4b4f      	ldr	r3, [pc, #316]	; (8005104 <HAL_RCC_OscConfig+0x2b0>)
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fca:	f7ff fbf3 	bl	80047b4 <HAL_GetTick>
 8004fce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fd0:	e008      	b.n	8004fe4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004fd2:	f7ff fbef 	bl	80047b4 <HAL_GetTick>
 8004fd6:	4602      	mov	r2, r0
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	1ad3      	subs	r3, r2, r3
 8004fdc:	2b02      	cmp	r3, #2
 8004fde:	d901      	bls.n	8004fe4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004fe0:	2303      	movs	r3, #3
 8004fe2:	e1a5      	b.n	8005330 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fe4:	4b46      	ldr	r3, [pc, #280]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f003 0302 	and.w	r3, r3, #2
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d0f0      	beq.n	8004fd2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ff0:	4b43      	ldr	r3, [pc, #268]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	691b      	ldr	r3, [r3, #16]
 8004ffc:	00db      	lsls	r3, r3, #3
 8004ffe:	4940      	ldr	r1, [pc, #256]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8005000:	4313      	orrs	r3, r2
 8005002:	600b      	str	r3, [r1, #0]
 8005004:	e015      	b.n	8005032 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005006:	4b3f      	ldr	r3, [pc, #252]	; (8005104 <HAL_RCC_OscConfig+0x2b0>)
 8005008:	2200      	movs	r2, #0
 800500a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800500c:	f7ff fbd2 	bl	80047b4 <HAL_GetTick>
 8005010:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005012:	e008      	b.n	8005026 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005014:	f7ff fbce 	bl	80047b4 <HAL_GetTick>
 8005018:	4602      	mov	r2, r0
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	1ad3      	subs	r3, r2, r3
 800501e:	2b02      	cmp	r3, #2
 8005020:	d901      	bls.n	8005026 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005022:	2303      	movs	r3, #3
 8005024:	e184      	b.n	8005330 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005026:	4b36      	ldr	r3, [pc, #216]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f003 0302 	and.w	r3, r3, #2
 800502e:	2b00      	cmp	r3, #0
 8005030:	d1f0      	bne.n	8005014 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f003 0308 	and.w	r3, r3, #8
 800503a:	2b00      	cmp	r3, #0
 800503c:	d030      	beq.n	80050a0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	695b      	ldr	r3, [r3, #20]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d016      	beq.n	8005074 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005046:	4b30      	ldr	r3, [pc, #192]	; (8005108 <HAL_RCC_OscConfig+0x2b4>)
 8005048:	2201      	movs	r2, #1
 800504a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800504c:	f7ff fbb2 	bl	80047b4 <HAL_GetTick>
 8005050:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005052:	e008      	b.n	8005066 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005054:	f7ff fbae 	bl	80047b4 <HAL_GetTick>
 8005058:	4602      	mov	r2, r0
 800505a:	693b      	ldr	r3, [r7, #16]
 800505c:	1ad3      	subs	r3, r2, r3
 800505e:	2b02      	cmp	r3, #2
 8005060:	d901      	bls.n	8005066 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005062:	2303      	movs	r3, #3
 8005064:	e164      	b.n	8005330 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005066:	4b26      	ldr	r3, [pc, #152]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8005068:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800506a:	f003 0302 	and.w	r3, r3, #2
 800506e:	2b00      	cmp	r3, #0
 8005070:	d0f0      	beq.n	8005054 <HAL_RCC_OscConfig+0x200>
 8005072:	e015      	b.n	80050a0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005074:	4b24      	ldr	r3, [pc, #144]	; (8005108 <HAL_RCC_OscConfig+0x2b4>)
 8005076:	2200      	movs	r2, #0
 8005078:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800507a:	f7ff fb9b 	bl	80047b4 <HAL_GetTick>
 800507e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005080:	e008      	b.n	8005094 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005082:	f7ff fb97 	bl	80047b4 <HAL_GetTick>
 8005086:	4602      	mov	r2, r0
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	1ad3      	subs	r3, r2, r3
 800508c:	2b02      	cmp	r3, #2
 800508e:	d901      	bls.n	8005094 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005090:	2303      	movs	r3, #3
 8005092:	e14d      	b.n	8005330 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005094:	4b1a      	ldr	r3, [pc, #104]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 8005096:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005098:	f003 0302 	and.w	r3, r3, #2
 800509c:	2b00      	cmp	r3, #0
 800509e:	d1f0      	bne.n	8005082 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f003 0304 	and.w	r3, r3, #4
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	f000 80a0 	beq.w	80051ee <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050ae:	2300      	movs	r3, #0
 80050b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80050b2:	4b13      	ldr	r3, [pc, #76]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 80050b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d10f      	bne.n	80050de <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80050be:	2300      	movs	r3, #0
 80050c0:	60bb      	str	r3, [r7, #8]
 80050c2:	4b0f      	ldr	r3, [pc, #60]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 80050c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c6:	4a0e      	ldr	r2, [pc, #56]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 80050c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050cc:	6413      	str	r3, [r2, #64]	; 0x40
 80050ce:	4b0c      	ldr	r3, [pc, #48]	; (8005100 <HAL_RCC_OscConfig+0x2ac>)
 80050d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050d6:	60bb      	str	r3, [r7, #8]
 80050d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80050da:	2301      	movs	r3, #1
 80050dc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050de:	4b0b      	ldr	r3, [pc, #44]	; (800510c <HAL_RCC_OscConfig+0x2b8>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d121      	bne.n	800512e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80050ea:	4b08      	ldr	r3, [pc, #32]	; (800510c <HAL_RCC_OscConfig+0x2b8>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a07      	ldr	r2, [pc, #28]	; (800510c <HAL_RCC_OscConfig+0x2b8>)
 80050f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80050f6:	f7ff fb5d 	bl	80047b4 <HAL_GetTick>
 80050fa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050fc:	e011      	b.n	8005122 <HAL_RCC_OscConfig+0x2ce>
 80050fe:	bf00      	nop
 8005100:	40023800 	.word	0x40023800
 8005104:	42470000 	.word	0x42470000
 8005108:	42470e80 	.word	0x42470e80
 800510c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005110:	f7ff fb50 	bl	80047b4 <HAL_GetTick>
 8005114:	4602      	mov	r2, r0
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	1ad3      	subs	r3, r2, r3
 800511a:	2b02      	cmp	r3, #2
 800511c:	d901      	bls.n	8005122 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800511e:	2303      	movs	r3, #3
 8005120:	e106      	b.n	8005330 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005122:	4b85      	ldr	r3, [pc, #532]	; (8005338 <HAL_RCC_OscConfig+0x4e4>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800512a:	2b00      	cmp	r3, #0
 800512c:	d0f0      	beq.n	8005110 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	689b      	ldr	r3, [r3, #8]
 8005132:	2b01      	cmp	r3, #1
 8005134:	d106      	bne.n	8005144 <HAL_RCC_OscConfig+0x2f0>
 8005136:	4b81      	ldr	r3, [pc, #516]	; (800533c <HAL_RCC_OscConfig+0x4e8>)
 8005138:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800513a:	4a80      	ldr	r2, [pc, #512]	; (800533c <HAL_RCC_OscConfig+0x4e8>)
 800513c:	f043 0301 	orr.w	r3, r3, #1
 8005140:	6713      	str	r3, [r2, #112]	; 0x70
 8005142:	e01c      	b.n	800517e <HAL_RCC_OscConfig+0x32a>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	689b      	ldr	r3, [r3, #8]
 8005148:	2b05      	cmp	r3, #5
 800514a:	d10c      	bne.n	8005166 <HAL_RCC_OscConfig+0x312>
 800514c:	4b7b      	ldr	r3, [pc, #492]	; (800533c <HAL_RCC_OscConfig+0x4e8>)
 800514e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005150:	4a7a      	ldr	r2, [pc, #488]	; (800533c <HAL_RCC_OscConfig+0x4e8>)
 8005152:	f043 0304 	orr.w	r3, r3, #4
 8005156:	6713      	str	r3, [r2, #112]	; 0x70
 8005158:	4b78      	ldr	r3, [pc, #480]	; (800533c <HAL_RCC_OscConfig+0x4e8>)
 800515a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800515c:	4a77      	ldr	r2, [pc, #476]	; (800533c <HAL_RCC_OscConfig+0x4e8>)
 800515e:	f043 0301 	orr.w	r3, r3, #1
 8005162:	6713      	str	r3, [r2, #112]	; 0x70
 8005164:	e00b      	b.n	800517e <HAL_RCC_OscConfig+0x32a>
 8005166:	4b75      	ldr	r3, [pc, #468]	; (800533c <HAL_RCC_OscConfig+0x4e8>)
 8005168:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800516a:	4a74      	ldr	r2, [pc, #464]	; (800533c <HAL_RCC_OscConfig+0x4e8>)
 800516c:	f023 0301 	bic.w	r3, r3, #1
 8005170:	6713      	str	r3, [r2, #112]	; 0x70
 8005172:	4b72      	ldr	r3, [pc, #456]	; (800533c <HAL_RCC_OscConfig+0x4e8>)
 8005174:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005176:	4a71      	ldr	r2, [pc, #452]	; (800533c <HAL_RCC_OscConfig+0x4e8>)
 8005178:	f023 0304 	bic.w	r3, r3, #4
 800517c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d015      	beq.n	80051b2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005186:	f7ff fb15 	bl	80047b4 <HAL_GetTick>
 800518a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800518c:	e00a      	b.n	80051a4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800518e:	f7ff fb11 	bl	80047b4 <HAL_GetTick>
 8005192:	4602      	mov	r2, r0
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	1ad3      	subs	r3, r2, r3
 8005198:	f241 3288 	movw	r2, #5000	; 0x1388
 800519c:	4293      	cmp	r3, r2
 800519e:	d901      	bls.n	80051a4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80051a0:	2303      	movs	r3, #3
 80051a2:	e0c5      	b.n	8005330 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051a4:	4b65      	ldr	r3, [pc, #404]	; (800533c <HAL_RCC_OscConfig+0x4e8>)
 80051a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051a8:	f003 0302 	and.w	r3, r3, #2
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d0ee      	beq.n	800518e <HAL_RCC_OscConfig+0x33a>
 80051b0:	e014      	b.n	80051dc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051b2:	f7ff faff 	bl	80047b4 <HAL_GetTick>
 80051b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051b8:	e00a      	b.n	80051d0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80051ba:	f7ff fafb 	bl	80047b4 <HAL_GetTick>
 80051be:	4602      	mov	r2, r0
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	1ad3      	subs	r3, r2, r3
 80051c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d901      	bls.n	80051d0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80051cc:	2303      	movs	r3, #3
 80051ce:	e0af      	b.n	8005330 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051d0:	4b5a      	ldr	r3, [pc, #360]	; (800533c <HAL_RCC_OscConfig+0x4e8>)
 80051d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051d4:	f003 0302 	and.w	r3, r3, #2
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d1ee      	bne.n	80051ba <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80051dc:	7dfb      	ldrb	r3, [r7, #23]
 80051de:	2b01      	cmp	r3, #1
 80051e0:	d105      	bne.n	80051ee <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051e2:	4b56      	ldr	r3, [pc, #344]	; (800533c <HAL_RCC_OscConfig+0x4e8>)
 80051e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e6:	4a55      	ldr	r2, [pc, #340]	; (800533c <HAL_RCC_OscConfig+0x4e8>)
 80051e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80051ec:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	699b      	ldr	r3, [r3, #24]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	f000 809b 	beq.w	800532e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80051f8:	4b50      	ldr	r3, [pc, #320]	; (800533c <HAL_RCC_OscConfig+0x4e8>)
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	f003 030c 	and.w	r3, r3, #12
 8005200:	2b08      	cmp	r3, #8
 8005202:	d05c      	beq.n	80052be <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	699b      	ldr	r3, [r3, #24]
 8005208:	2b02      	cmp	r3, #2
 800520a:	d141      	bne.n	8005290 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800520c:	4b4c      	ldr	r3, [pc, #304]	; (8005340 <HAL_RCC_OscConfig+0x4ec>)
 800520e:	2200      	movs	r2, #0
 8005210:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005212:	f7ff facf 	bl	80047b4 <HAL_GetTick>
 8005216:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005218:	e008      	b.n	800522c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800521a:	f7ff facb 	bl	80047b4 <HAL_GetTick>
 800521e:	4602      	mov	r2, r0
 8005220:	693b      	ldr	r3, [r7, #16]
 8005222:	1ad3      	subs	r3, r2, r3
 8005224:	2b02      	cmp	r3, #2
 8005226:	d901      	bls.n	800522c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005228:	2303      	movs	r3, #3
 800522a:	e081      	b.n	8005330 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800522c:	4b43      	ldr	r3, [pc, #268]	; (800533c <HAL_RCC_OscConfig+0x4e8>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005234:	2b00      	cmp	r3, #0
 8005236:	d1f0      	bne.n	800521a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	69da      	ldr	r2, [r3, #28]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6a1b      	ldr	r3, [r3, #32]
 8005240:	431a      	orrs	r2, r3
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005246:	019b      	lsls	r3, r3, #6
 8005248:	431a      	orrs	r2, r3
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800524e:	085b      	lsrs	r3, r3, #1
 8005250:	3b01      	subs	r3, #1
 8005252:	041b      	lsls	r3, r3, #16
 8005254:	431a      	orrs	r2, r3
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800525a:	061b      	lsls	r3, r3, #24
 800525c:	4937      	ldr	r1, [pc, #220]	; (800533c <HAL_RCC_OscConfig+0x4e8>)
 800525e:	4313      	orrs	r3, r2
 8005260:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005262:	4b37      	ldr	r3, [pc, #220]	; (8005340 <HAL_RCC_OscConfig+0x4ec>)
 8005264:	2201      	movs	r2, #1
 8005266:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005268:	f7ff faa4 	bl	80047b4 <HAL_GetTick>
 800526c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800526e:	e008      	b.n	8005282 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005270:	f7ff faa0 	bl	80047b4 <HAL_GetTick>
 8005274:	4602      	mov	r2, r0
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	1ad3      	subs	r3, r2, r3
 800527a:	2b02      	cmp	r3, #2
 800527c:	d901      	bls.n	8005282 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800527e:	2303      	movs	r3, #3
 8005280:	e056      	b.n	8005330 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005282:	4b2e      	ldr	r3, [pc, #184]	; (800533c <HAL_RCC_OscConfig+0x4e8>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800528a:	2b00      	cmp	r3, #0
 800528c:	d0f0      	beq.n	8005270 <HAL_RCC_OscConfig+0x41c>
 800528e:	e04e      	b.n	800532e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005290:	4b2b      	ldr	r3, [pc, #172]	; (8005340 <HAL_RCC_OscConfig+0x4ec>)
 8005292:	2200      	movs	r2, #0
 8005294:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005296:	f7ff fa8d 	bl	80047b4 <HAL_GetTick>
 800529a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800529c:	e008      	b.n	80052b0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800529e:	f7ff fa89 	bl	80047b4 <HAL_GetTick>
 80052a2:	4602      	mov	r2, r0
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	1ad3      	subs	r3, r2, r3
 80052a8:	2b02      	cmp	r3, #2
 80052aa:	d901      	bls.n	80052b0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80052ac:	2303      	movs	r3, #3
 80052ae:	e03f      	b.n	8005330 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052b0:	4b22      	ldr	r3, [pc, #136]	; (800533c <HAL_RCC_OscConfig+0x4e8>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d1f0      	bne.n	800529e <HAL_RCC_OscConfig+0x44a>
 80052bc:	e037      	b.n	800532e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	699b      	ldr	r3, [r3, #24]
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	d101      	bne.n	80052ca <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	e032      	b.n	8005330 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80052ca:	4b1c      	ldr	r3, [pc, #112]	; (800533c <HAL_RCC_OscConfig+0x4e8>)
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	699b      	ldr	r3, [r3, #24]
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d028      	beq.n	800532a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d121      	bne.n	800532a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052f0:	429a      	cmp	r2, r3
 80052f2:	d11a      	bne.n	800532a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80052f4:	68fa      	ldr	r2, [r7, #12]
 80052f6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80052fa:	4013      	ands	r3, r2
 80052fc:	687a      	ldr	r2, [r7, #4]
 80052fe:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005300:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005302:	4293      	cmp	r3, r2
 8005304:	d111      	bne.n	800532a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005310:	085b      	lsrs	r3, r3, #1
 8005312:	3b01      	subs	r3, #1
 8005314:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005316:	429a      	cmp	r2, r3
 8005318:	d107      	bne.n	800532a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005324:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005326:	429a      	cmp	r2, r3
 8005328:	d001      	beq.n	800532e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e000      	b.n	8005330 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800532e:	2300      	movs	r3, #0
}
 8005330:	4618      	mov	r0, r3
 8005332:	3718      	adds	r7, #24
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}
 8005338:	40007000 	.word	0x40007000
 800533c:	40023800 	.word	0x40023800
 8005340:	42470060 	.word	0x42470060

08005344 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b084      	sub	sp, #16
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
 800534c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d101      	bne.n	8005358 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	e0cc      	b.n	80054f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005358:	4b68      	ldr	r3, [pc, #416]	; (80054fc <HAL_RCC_ClockConfig+0x1b8>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f003 0307 	and.w	r3, r3, #7
 8005360:	683a      	ldr	r2, [r7, #0]
 8005362:	429a      	cmp	r2, r3
 8005364:	d90c      	bls.n	8005380 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005366:	4b65      	ldr	r3, [pc, #404]	; (80054fc <HAL_RCC_ClockConfig+0x1b8>)
 8005368:	683a      	ldr	r2, [r7, #0]
 800536a:	b2d2      	uxtb	r2, r2
 800536c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800536e:	4b63      	ldr	r3, [pc, #396]	; (80054fc <HAL_RCC_ClockConfig+0x1b8>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f003 0307 	and.w	r3, r3, #7
 8005376:	683a      	ldr	r2, [r7, #0]
 8005378:	429a      	cmp	r2, r3
 800537a:	d001      	beq.n	8005380 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	e0b8      	b.n	80054f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f003 0302 	and.w	r3, r3, #2
 8005388:	2b00      	cmp	r3, #0
 800538a:	d020      	beq.n	80053ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f003 0304 	and.w	r3, r3, #4
 8005394:	2b00      	cmp	r3, #0
 8005396:	d005      	beq.n	80053a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005398:	4b59      	ldr	r3, [pc, #356]	; (8005500 <HAL_RCC_ClockConfig+0x1bc>)
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	4a58      	ldr	r2, [pc, #352]	; (8005500 <HAL_RCC_ClockConfig+0x1bc>)
 800539e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80053a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f003 0308 	and.w	r3, r3, #8
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d005      	beq.n	80053bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80053b0:	4b53      	ldr	r3, [pc, #332]	; (8005500 <HAL_RCC_ClockConfig+0x1bc>)
 80053b2:	689b      	ldr	r3, [r3, #8]
 80053b4:	4a52      	ldr	r2, [pc, #328]	; (8005500 <HAL_RCC_ClockConfig+0x1bc>)
 80053b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80053ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80053bc:	4b50      	ldr	r3, [pc, #320]	; (8005500 <HAL_RCC_ClockConfig+0x1bc>)
 80053be:	689b      	ldr	r3, [r3, #8]
 80053c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	494d      	ldr	r1, [pc, #308]	; (8005500 <HAL_RCC_ClockConfig+0x1bc>)
 80053ca:	4313      	orrs	r3, r2
 80053cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f003 0301 	and.w	r3, r3, #1
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d044      	beq.n	8005464 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	2b01      	cmp	r3, #1
 80053e0:	d107      	bne.n	80053f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053e2:	4b47      	ldr	r3, [pc, #284]	; (8005500 <HAL_RCC_ClockConfig+0x1bc>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d119      	bne.n	8005422 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053ee:	2301      	movs	r3, #1
 80053f0:	e07f      	b.n	80054f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	2b02      	cmp	r3, #2
 80053f8:	d003      	beq.n	8005402 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80053fe:	2b03      	cmp	r3, #3
 8005400:	d107      	bne.n	8005412 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005402:	4b3f      	ldr	r3, [pc, #252]	; (8005500 <HAL_RCC_ClockConfig+0x1bc>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800540a:	2b00      	cmp	r3, #0
 800540c:	d109      	bne.n	8005422 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e06f      	b.n	80054f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005412:	4b3b      	ldr	r3, [pc, #236]	; (8005500 <HAL_RCC_ClockConfig+0x1bc>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f003 0302 	and.w	r3, r3, #2
 800541a:	2b00      	cmp	r3, #0
 800541c:	d101      	bne.n	8005422 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800541e:	2301      	movs	r3, #1
 8005420:	e067      	b.n	80054f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005422:	4b37      	ldr	r3, [pc, #220]	; (8005500 <HAL_RCC_ClockConfig+0x1bc>)
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	f023 0203 	bic.w	r2, r3, #3
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	4934      	ldr	r1, [pc, #208]	; (8005500 <HAL_RCC_ClockConfig+0x1bc>)
 8005430:	4313      	orrs	r3, r2
 8005432:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005434:	f7ff f9be 	bl	80047b4 <HAL_GetTick>
 8005438:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800543a:	e00a      	b.n	8005452 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800543c:	f7ff f9ba 	bl	80047b4 <HAL_GetTick>
 8005440:	4602      	mov	r2, r0
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	1ad3      	subs	r3, r2, r3
 8005446:	f241 3288 	movw	r2, #5000	; 0x1388
 800544a:	4293      	cmp	r3, r2
 800544c:	d901      	bls.n	8005452 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800544e:	2303      	movs	r3, #3
 8005450:	e04f      	b.n	80054f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005452:	4b2b      	ldr	r3, [pc, #172]	; (8005500 <HAL_RCC_ClockConfig+0x1bc>)
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	f003 020c 	and.w	r2, r3, #12
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	009b      	lsls	r3, r3, #2
 8005460:	429a      	cmp	r2, r3
 8005462:	d1eb      	bne.n	800543c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005464:	4b25      	ldr	r3, [pc, #148]	; (80054fc <HAL_RCC_ClockConfig+0x1b8>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f003 0307 	and.w	r3, r3, #7
 800546c:	683a      	ldr	r2, [r7, #0]
 800546e:	429a      	cmp	r2, r3
 8005470:	d20c      	bcs.n	800548c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005472:	4b22      	ldr	r3, [pc, #136]	; (80054fc <HAL_RCC_ClockConfig+0x1b8>)
 8005474:	683a      	ldr	r2, [r7, #0]
 8005476:	b2d2      	uxtb	r2, r2
 8005478:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800547a:	4b20      	ldr	r3, [pc, #128]	; (80054fc <HAL_RCC_ClockConfig+0x1b8>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f003 0307 	and.w	r3, r3, #7
 8005482:	683a      	ldr	r2, [r7, #0]
 8005484:	429a      	cmp	r2, r3
 8005486:	d001      	beq.n	800548c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005488:	2301      	movs	r3, #1
 800548a:	e032      	b.n	80054f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f003 0304 	and.w	r3, r3, #4
 8005494:	2b00      	cmp	r3, #0
 8005496:	d008      	beq.n	80054aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005498:	4b19      	ldr	r3, [pc, #100]	; (8005500 <HAL_RCC_ClockConfig+0x1bc>)
 800549a:	689b      	ldr	r3, [r3, #8]
 800549c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	68db      	ldr	r3, [r3, #12]
 80054a4:	4916      	ldr	r1, [pc, #88]	; (8005500 <HAL_RCC_ClockConfig+0x1bc>)
 80054a6:	4313      	orrs	r3, r2
 80054a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f003 0308 	and.w	r3, r3, #8
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d009      	beq.n	80054ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80054b6:	4b12      	ldr	r3, [pc, #72]	; (8005500 <HAL_RCC_ClockConfig+0x1bc>)
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	691b      	ldr	r3, [r3, #16]
 80054c2:	00db      	lsls	r3, r3, #3
 80054c4:	490e      	ldr	r1, [pc, #56]	; (8005500 <HAL_RCC_ClockConfig+0x1bc>)
 80054c6:	4313      	orrs	r3, r2
 80054c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80054ca:	f000 f82d 	bl	8005528 <HAL_RCC_GetSysClockFreq>
 80054ce:	4602      	mov	r2, r0
 80054d0:	4b0b      	ldr	r3, [pc, #44]	; (8005500 <HAL_RCC_ClockConfig+0x1bc>)
 80054d2:	689b      	ldr	r3, [r3, #8]
 80054d4:	091b      	lsrs	r3, r3, #4
 80054d6:	f003 030f 	and.w	r3, r3, #15
 80054da:	490a      	ldr	r1, [pc, #40]	; (8005504 <HAL_RCC_ClockConfig+0x1c0>)
 80054dc:	5ccb      	ldrb	r3, [r1, r3]
 80054de:	fa22 f303 	lsr.w	r3, r2, r3
 80054e2:	4a09      	ldr	r2, [pc, #36]	; (8005508 <HAL_RCC_ClockConfig+0x1c4>)
 80054e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80054e6:	4b09      	ldr	r3, [pc, #36]	; (800550c <HAL_RCC_ClockConfig+0x1c8>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4618      	mov	r0, r3
 80054ec:	f7fe ffa8 	bl	8004440 <HAL_InitTick>

  return HAL_OK;
 80054f0:	2300      	movs	r3, #0
}
 80054f2:	4618      	mov	r0, r3
 80054f4:	3710      	adds	r7, #16
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd80      	pop	{r7, pc}
 80054fa:	bf00      	nop
 80054fc:	40023c00 	.word	0x40023c00
 8005500:	40023800 	.word	0x40023800
 8005504:	0800bdf0 	.word	0x0800bdf0
 8005508:	20000014 	.word	0x20000014
 800550c:	20000018 	.word	0x20000018

08005510 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8005510:	b480      	push	{r7}
 8005512:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8005514:	4b03      	ldr	r3, [pc, #12]	; (8005524 <HAL_RCC_EnableCSS+0x14>)
 8005516:	2201      	movs	r2, #1
 8005518:	601a      	str	r2, [r3, #0]
}
 800551a:	bf00      	nop
 800551c:	46bd      	mov	sp, r7
 800551e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005522:	4770      	bx	lr
 8005524:	4247004c 	.word	0x4247004c

08005528 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005528:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800552c:	b084      	sub	sp, #16
 800552e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005530:	2300      	movs	r3, #0
 8005532:	607b      	str	r3, [r7, #4]
 8005534:	2300      	movs	r3, #0
 8005536:	60fb      	str	r3, [r7, #12]
 8005538:	2300      	movs	r3, #0
 800553a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800553c:	2300      	movs	r3, #0
 800553e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005540:	4b67      	ldr	r3, [pc, #412]	; (80056e0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005542:	689b      	ldr	r3, [r3, #8]
 8005544:	f003 030c 	and.w	r3, r3, #12
 8005548:	2b08      	cmp	r3, #8
 800554a:	d00d      	beq.n	8005568 <HAL_RCC_GetSysClockFreq+0x40>
 800554c:	2b08      	cmp	r3, #8
 800554e:	f200 80bd 	bhi.w	80056cc <HAL_RCC_GetSysClockFreq+0x1a4>
 8005552:	2b00      	cmp	r3, #0
 8005554:	d002      	beq.n	800555c <HAL_RCC_GetSysClockFreq+0x34>
 8005556:	2b04      	cmp	r3, #4
 8005558:	d003      	beq.n	8005562 <HAL_RCC_GetSysClockFreq+0x3a>
 800555a:	e0b7      	b.n	80056cc <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800555c:	4b61      	ldr	r3, [pc, #388]	; (80056e4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800555e:	60bb      	str	r3, [r7, #8]
       break;
 8005560:	e0b7      	b.n	80056d2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005562:	4b61      	ldr	r3, [pc, #388]	; (80056e8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8005564:	60bb      	str	r3, [r7, #8]
      break;
 8005566:	e0b4      	b.n	80056d2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005568:	4b5d      	ldr	r3, [pc, #372]	; (80056e0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005570:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005572:	4b5b      	ldr	r3, [pc, #364]	; (80056e0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800557a:	2b00      	cmp	r3, #0
 800557c:	d04d      	beq.n	800561a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800557e:	4b58      	ldr	r3, [pc, #352]	; (80056e0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	099b      	lsrs	r3, r3, #6
 8005584:	461a      	mov	r2, r3
 8005586:	f04f 0300 	mov.w	r3, #0
 800558a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800558e:	f04f 0100 	mov.w	r1, #0
 8005592:	ea02 0800 	and.w	r8, r2, r0
 8005596:	ea03 0901 	and.w	r9, r3, r1
 800559a:	4640      	mov	r0, r8
 800559c:	4649      	mov	r1, r9
 800559e:	f04f 0200 	mov.w	r2, #0
 80055a2:	f04f 0300 	mov.w	r3, #0
 80055a6:	014b      	lsls	r3, r1, #5
 80055a8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80055ac:	0142      	lsls	r2, r0, #5
 80055ae:	4610      	mov	r0, r2
 80055b0:	4619      	mov	r1, r3
 80055b2:	ebb0 0008 	subs.w	r0, r0, r8
 80055b6:	eb61 0109 	sbc.w	r1, r1, r9
 80055ba:	f04f 0200 	mov.w	r2, #0
 80055be:	f04f 0300 	mov.w	r3, #0
 80055c2:	018b      	lsls	r3, r1, #6
 80055c4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80055c8:	0182      	lsls	r2, r0, #6
 80055ca:	1a12      	subs	r2, r2, r0
 80055cc:	eb63 0301 	sbc.w	r3, r3, r1
 80055d0:	f04f 0000 	mov.w	r0, #0
 80055d4:	f04f 0100 	mov.w	r1, #0
 80055d8:	00d9      	lsls	r1, r3, #3
 80055da:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80055de:	00d0      	lsls	r0, r2, #3
 80055e0:	4602      	mov	r2, r0
 80055e2:	460b      	mov	r3, r1
 80055e4:	eb12 0208 	adds.w	r2, r2, r8
 80055e8:	eb43 0309 	adc.w	r3, r3, r9
 80055ec:	f04f 0000 	mov.w	r0, #0
 80055f0:	f04f 0100 	mov.w	r1, #0
 80055f4:	0259      	lsls	r1, r3, #9
 80055f6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80055fa:	0250      	lsls	r0, r2, #9
 80055fc:	4602      	mov	r2, r0
 80055fe:	460b      	mov	r3, r1
 8005600:	4610      	mov	r0, r2
 8005602:	4619      	mov	r1, r3
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	461a      	mov	r2, r3
 8005608:	f04f 0300 	mov.w	r3, #0
 800560c:	f7fb fa76 	bl	8000afc <__aeabi_uldivmod>
 8005610:	4602      	mov	r2, r0
 8005612:	460b      	mov	r3, r1
 8005614:	4613      	mov	r3, r2
 8005616:	60fb      	str	r3, [r7, #12]
 8005618:	e04a      	b.n	80056b0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800561a:	4b31      	ldr	r3, [pc, #196]	; (80056e0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	099b      	lsrs	r3, r3, #6
 8005620:	461a      	mov	r2, r3
 8005622:	f04f 0300 	mov.w	r3, #0
 8005626:	f240 10ff 	movw	r0, #511	; 0x1ff
 800562a:	f04f 0100 	mov.w	r1, #0
 800562e:	ea02 0400 	and.w	r4, r2, r0
 8005632:	ea03 0501 	and.w	r5, r3, r1
 8005636:	4620      	mov	r0, r4
 8005638:	4629      	mov	r1, r5
 800563a:	f04f 0200 	mov.w	r2, #0
 800563e:	f04f 0300 	mov.w	r3, #0
 8005642:	014b      	lsls	r3, r1, #5
 8005644:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005648:	0142      	lsls	r2, r0, #5
 800564a:	4610      	mov	r0, r2
 800564c:	4619      	mov	r1, r3
 800564e:	1b00      	subs	r0, r0, r4
 8005650:	eb61 0105 	sbc.w	r1, r1, r5
 8005654:	f04f 0200 	mov.w	r2, #0
 8005658:	f04f 0300 	mov.w	r3, #0
 800565c:	018b      	lsls	r3, r1, #6
 800565e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005662:	0182      	lsls	r2, r0, #6
 8005664:	1a12      	subs	r2, r2, r0
 8005666:	eb63 0301 	sbc.w	r3, r3, r1
 800566a:	f04f 0000 	mov.w	r0, #0
 800566e:	f04f 0100 	mov.w	r1, #0
 8005672:	00d9      	lsls	r1, r3, #3
 8005674:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005678:	00d0      	lsls	r0, r2, #3
 800567a:	4602      	mov	r2, r0
 800567c:	460b      	mov	r3, r1
 800567e:	1912      	adds	r2, r2, r4
 8005680:	eb45 0303 	adc.w	r3, r5, r3
 8005684:	f04f 0000 	mov.w	r0, #0
 8005688:	f04f 0100 	mov.w	r1, #0
 800568c:	0299      	lsls	r1, r3, #10
 800568e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005692:	0290      	lsls	r0, r2, #10
 8005694:	4602      	mov	r2, r0
 8005696:	460b      	mov	r3, r1
 8005698:	4610      	mov	r0, r2
 800569a:	4619      	mov	r1, r3
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	461a      	mov	r2, r3
 80056a0:	f04f 0300 	mov.w	r3, #0
 80056a4:	f7fb fa2a 	bl	8000afc <__aeabi_uldivmod>
 80056a8:	4602      	mov	r2, r0
 80056aa:	460b      	mov	r3, r1
 80056ac:	4613      	mov	r3, r2
 80056ae:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80056b0:	4b0b      	ldr	r3, [pc, #44]	; (80056e0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	0c1b      	lsrs	r3, r3, #16
 80056b6:	f003 0303 	and.w	r3, r3, #3
 80056ba:	3301      	adds	r3, #1
 80056bc:	005b      	lsls	r3, r3, #1
 80056be:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80056c0:	68fa      	ldr	r2, [r7, #12]
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80056c8:	60bb      	str	r3, [r7, #8]
      break;
 80056ca:	e002      	b.n	80056d2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80056cc:	4b05      	ldr	r3, [pc, #20]	; (80056e4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80056ce:	60bb      	str	r3, [r7, #8]
      break;
 80056d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80056d2:	68bb      	ldr	r3, [r7, #8]
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3710      	adds	r7, #16
 80056d8:	46bd      	mov	sp, r7
 80056da:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80056de:	bf00      	nop
 80056e0:	40023800 	.word	0x40023800
 80056e4:	00f42400 	.word	0x00f42400
 80056e8:	007a1200 	.word	0x007a1200

080056ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056ec:	b480      	push	{r7}
 80056ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80056f0:	4b03      	ldr	r3, [pc, #12]	; (8005700 <HAL_RCC_GetHCLKFreq+0x14>)
 80056f2:	681b      	ldr	r3, [r3, #0]
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	46bd      	mov	sp, r7
 80056f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fc:	4770      	bx	lr
 80056fe:	bf00      	nop
 8005700:	20000014 	.word	0x20000014

08005704 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005708:	f7ff fff0 	bl	80056ec <HAL_RCC_GetHCLKFreq>
 800570c:	4602      	mov	r2, r0
 800570e:	4b05      	ldr	r3, [pc, #20]	; (8005724 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005710:	689b      	ldr	r3, [r3, #8]
 8005712:	0a9b      	lsrs	r3, r3, #10
 8005714:	f003 0307 	and.w	r3, r3, #7
 8005718:	4903      	ldr	r1, [pc, #12]	; (8005728 <HAL_RCC_GetPCLK1Freq+0x24>)
 800571a:	5ccb      	ldrb	r3, [r1, r3]
 800571c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005720:	4618      	mov	r0, r3
 8005722:	bd80      	pop	{r7, pc}
 8005724:	40023800 	.word	0x40023800
 8005728:	0800be00 	.word	0x0800be00

0800572c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005730:	f7ff ffdc 	bl	80056ec <HAL_RCC_GetHCLKFreq>
 8005734:	4602      	mov	r2, r0
 8005736:	4b05      	ldr	r3, [pc, #20]	; (800574c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005738:	689b      	ldr	r3, [r3, #8]
 800573a:	0b5b      	lsrs	r3, r3, #13
 800573c:	f003 0307 	and.w	r3, r3, #7
 8005740:	4903      	ldr	r1, [pc, #12]	; (8005750 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005742:	5ccb      	ldrb	r3, [r1, r3]
 8005744:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005748:	4618      	mov	r0, r3
 800574a:	bd80      	pop	{r7, pc}
 800574c:	40023800 	.word	0x40023800
 8005750:	0800be00 	.word	0x0800be00

08005754 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005754:	b480      	push	{r7}
 8005756:	b083      	sub	sp, #12
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
 800575c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	220f      	movs	r2, #15
 8005762:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005764:	4b12      	ldr	r3, [pc, #72]	; (80057b0 <HAL_RCC_GetClockConfig+0x5c>)
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	f003 0203 	and.w	r2, r3, #3
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005770:	4b0f      	ldr	r3, [pc, #60]	; (80057b0 <HAL_RCC_GetClockConfig+0x5c>)
 8005772:	689b      	ldr	r3, [r3, #8]
 8005774:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800577c:	4b0c      	ldr	r3, [pc, #48]	; (80057b0 <HAL_RCC_GetClockConfig+0x5c>)
 800577e:	689b      	ldr	r3, [r3, #8]
 8005780:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005788:	4b09      	ldr	r3, [pc, #36]	; (80057b0 <HAL_RCC_GetClockConfig+0x5c>)
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	08db      	lsrs	r3, r3, #3
 800578e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005796:	4b07      	ldr	r3, [pc, #28]	; (80057b4 <HAL_RCC_GetClockConfig+0x60>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f003 0207 	and.w	r2, r3, #7
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	601a      	str	r2, [r3, #0]
}
 80057a2:	bf00      	nop
 80057a4:	370c      	adds	r7, #12
 80057a6:	46bd      	mov	sp, r7
 80057a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ac:	4770      	bx	lr
 80057ae:	bf00      	nop
 80057b0:	40023800 	.word	0x40023800
 80057b4:	40023c00 	.word	0x40023c00

080057b8 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 80057bc:	4b06      	ldr	r3, [pc, #24]	; (80057d8 <HAL_RCC_NMI_IRQHandler+0x20>)
 80057be:	68db      	ldr	r3, [r3, #12]
 80057c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057c4:	2b80      	cmp	r3, #128	; 0x80
 80057c6:	d104      	bne.n	80057d2 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 80057c8:	f000 f80a 	bl	80057e0 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 80057cc:	4b03      	ldr	r3, [pc, #12]	; (80057dc <HAL_RCC_NMI_IRQHandler+0x24>)
 80057ce:	2280      	movs	r2, #128	; 0x80
 80057d0:	701a      	strb	r2, [r3, #0]
  }
}
 80057d2:	bf00      	nop
 80057d4:	bd80      	pop	{r7, pc}
 80057d6:	bf00      	nop
 80057d8:	40023800 	.word	0x40023800
 80057dc:	4002380e 	.word	0x4002380e

080057e0 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 80057e0:	b480      	push	{r7}
 80057e2:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 80057e4:	bf00      	nop
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr
	...

080057f0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b086      	sub	sp, #24
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80057f8:	2300      	movs	r3, #0
 80057fa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80057fc:	2300      	movs	r3, #0
 80057fe:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f003 0301 	and.w	r3, r3, #1
 8005808:	2b00      	cmp	r3, #0
 800580a:	d105      	bne.n	8005818 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005814:	2b00      	cmp	r3, #0
 8005816:	d035      	beq.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005818:	4b62      	ldr	r3, [pc, #392]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800581a:	2200      	movs	r2, #0
 800581c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800581e:	f7fe ffc9 	bl	80047b4 <HAL_GetTick>
 8005822:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005824:	e008      	b.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005826:	f7fe ffc5 	bl	80047b4 <HAL_GetTick>
 800582a:	4602      	mov	r2, r0
 800582c:	697b      	ldr	r3, [r7, #20]
 800582e:	1ad3      	subs	r3, r2, r3
 8005830:	2b02      	cmp	r3, #2
 8005832:	d901      	bls.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005834:	2303      	movs	r3, #3
 8005836:	e0b0      	b.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005838:	4b5b      	ldr	r3, [pc, #364]	; (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005840:	2b00      	cmp	r3, #0
 8005842:	d1f0      	bne.n	8005826 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	019a      	lsls	r2, r3, #6
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	689b      	ldr	r3, [r3, #8]
 800584e:	071b      	lsls	r3, r3, #28
 8005850:	4955      	ldr	r1, [pc, #340]	; (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005852:	4313      	orrs	r3, r2
 8005854:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005858:	4b52      	ldr	r3, [pc, #328]	; (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800585a:	2201      	movs	r2, #1
 800585c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800585e:	f7fe ffa9 	bl	80047b4 <HAL_GetTick>
 8005862:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005864:	e008      	b.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005866:	f7fe ffa5 	bl	80047b4 <HAL_GetTick>
 800586a:	4602      	mov	r2, r0
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	1ad3      	subs	r3, r2, r3
 8005870:	2b02      	cmp	r3, #2
 8005872:	d901      	bls.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005874:	2303      	movs	r3, #3
 8005876:	e090      	b.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005878:	4b4b      	ldr	r3, [pc, #300]	; (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005880:	2b00      	cmp	r3, #0
 8005882:	d0f0      	beq.n	8005866 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f003 0302 	and.w	r3, r3, #2
 800588c:	2b00      	cmp	r3, #0
 800588e:	f000 8083 	beq.w	8005998 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005892:	2300      	movs	r3, #0
 8005894:	60fb      	str	r3, [r7, #12]
 8005896:	4b44      	ldr	r3, [pc, #272]	; (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800589a:	4a43      	ldr	r2, [pc, #268]	; (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800589c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058a0:	6413      	str	r3, [r2, #64]	; 0x40
 80058a2:	4b41      	ldr	r3, [pc, #260]	; (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80058a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058aa:	60fb      	str	r3, [r7, #12]
 80058ac:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80058ae:	4b3f      	ldr	r3, [pc, #252]	; (80059ac <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4a3e      	ldr	r2, [pc, #248]	; (80059ac <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80058b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058b8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80058ba:	f7fe ff7b 	bl	80047b4 <HAL_GetTick>
 80058be:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80058c0:	e008      	b.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80058c2:	f7fe ff77 	bl	80047b4 <HAL_GetTick>
 80058c6:	4602      	mov	r2, r0
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	1ad3      	subs	r3, r2, r3
 80058cc:	2b02      	cmp	r3, #2
 80058ce:	d901      	bls.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80058d0:	2303      	movs	r3, #3
 80058d2:	e062      	b.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80058d4:	4b35      	ldr	r3, [pc, #212]	; (80059ac <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d0f0      	beq.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80058e0:	4b31      	ldr	r3, [pc, #196]	; (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80058e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058e8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d02f      	beq.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	68db      	ldr	r3, [r3, #12]
 80058f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058f8:	693a      	ldr	r2, [r7, #16]
 80058fa:	429a      	cmp	r2, r3
 80058fc:	d028      	beq.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80058fe:	4b2a      	ldr	r3, [pc, #168]	; (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005900:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005902:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005906:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005908:	4b29      	ldr	r3, [pc, #164]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800590a:	2201      	movs	r2, #1
 800590c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800590e:	4b28      	ldr	r3, [pc, #160]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005910:	2200      	movs	r2, #0
 8005912:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005914:	4a24      	ldr	r2, [pc, #144]	; (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800591a:	4b23      	ldr	r3, [pc, #140]	; (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800591c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800591e:	f003 0301 	and.w	r3, r3, #1
 8005922:	2b01      	cmp	r3, #1
 8005924:	d114      	bne.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005926:	f7fe ff45 	bl	80047b4 <HAL_GetTick>
 800592a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800592c:	e00a      	b.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800592e:	f7fe ff41 	bl	80047b4 <HAL_GetTick>
 8005932:	4602      	mov	r2, r0
 8005934:	697b      	ldr	r3, [r7, #20]
 8005936:	1ad3      	subs	r3, r2, r3
 8005938:	f241 3288 	movw	r2, #5000	; 0x1388
 800593c:	4293      	cmp	r3, r2
 800593e:	d901      	bls.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005940:	2303      	movs	r3, #3
 8005942:	e02a      	b.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005944:	4b18      	ldr	r3, [pc, #96]	; (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005946:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005948:	f003 0302 	and.w	r3, r3, #2
 800594c:	2b00      	cmp	r3, #0
 800594e:	d0ee      	beq.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005958:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800595c:	d10d      	bne.n	800597a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800595e:	4b12      	ldr	r3, [pc, #72]	; (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	68db      	ldr	r3, [r3, #12]
 800596a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800596e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005972:	490d      	ldr	r1, [pc, #52]	; (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005974:	4313      	orrs	r3, r2
 8005976:	608b      	str	r3, [r1, #8]
 8005978:	e005      	b.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800597a:	4b0b      	ldr	r3, [pc, #44]	; (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	4a0a      	ldr	r2, [pc, #40]	; (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005980:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005984:	6093      	str	r3, [r2, #8]
 8005986:	4b08      	ldr	r3, [pc, #32]	; (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005988:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	68db      	ldr	r3, [r3, #12]
 800598e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005992:	4905      	ldr	r1, [pc, #20]	; (80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005994:	4313      	orrs	r3, r2
 8005996:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005998:	2300      	movs	r3, #0
}
 800599a:	4618      	mov	r0, r3
 800599c:	3718      	adds	r7, #24
 800599e:	46bd      	mov	sp, r7
 80059a0:	bd80      	pop	{r7, pc}
 80059a2:	bf00      	nop
 80059a4:	42470068 	.word	0x42470068
 80059a8:	40023800 	.word	0x40023800
 80059ac:	40007000 	.word	0x40007000
 80059b0:	42470e40 	.word	0x42470e40

080059b4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b082      	sub	sp, #8
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d101      	bne.n	80059c6 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80059c2:	2301      	movs	r3, #1
 80059c4:	e083      	b.n	8005ace <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	7f5b      	ldrb	r3, [r3, #29]
 80059ca:	b2db      	uxtb	r3, r3
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d105      	bne.n	80059dc <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2200      	movs	r2, #0
 80059d4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80059d6:	6878      	ldr	r0, [r7, #4]
 80059d8:	f7fe faa4 	bl	8003f24 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2202      	movs	r2, #2
 80059e0:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	22ca      	movs	r2, #202	; 0xca
 80059e8:	625a      	str	r2, [r3, #36]	; 0x24
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	2253      	movs	r2, #83	; 0x53
 80059f0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f000 faa8 	bl	8005f48 <RTC_EnterInitMode>
 80059f8:	4603      	mov	r3, r0
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d008      	beq.n	8005a10 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	22ff      	movs	r2, #255	; 0xff
 8005a04:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2204      	movs	r2, #4
 8005a0a:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e05e      	b.n	8005ace <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	687a      	ldr	r2, [r7, #4]
 8005a18:	6812      	ldr	r2, [r2, #0]
 8005a1a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005a1e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a22:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	6899      	ldr	r1, [r3, #8]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	685a      	ldr	r2, [r3, #4]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	691b      	ldr	r3, [r3, #16]
 8005a32:	431a      	orrs	r2, r3
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	695b      	ldr	r3, [r3, #20]
 8005a38:	431a      	orrs	r2, r3
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	430a      	orrs	r2, r1
 8005a40:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	687a      	ldr	r2, [r7, #4]
 8005a48:	68d2      	ldr	r2, [r2, #12]
 8005a4a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	6919      	ldr	r1, [r3, #16]
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	041a      	lsls	r2, r3, #16
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	430a      	orrs	r2, r1
 8005a5e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	68da      	ldr	r2, [r3, #12]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a6e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	689b      	ldr	r3, [r3, #8]
 8005a76:	f003 0320 	and.w	r3, r3, #32
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d10e      	bne.n	8005a9c <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f000 fa3a 	bl	8005ef8 <HAL_RTC_WaitForSynchro>
 8005a84:	4603      	mov	r3, r0
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d008      	beq.n	8005a9c <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	22ff      	movs	r2, #255	; 0xff
 8005a90:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2204      	movs	r2, #4
 8005a96:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8005a98:	2301      	movs	r3, #1
 8005a9a:	e018      	b.n	8005ace <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005aaa:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	699a      	ldr	r2, [r3, #24]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	430a      	orrs	r2, r1
 8005abc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	22ff      	movs	r2, #255	; 0xff
 8005ac4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2201      	movs	r2, #1
 8005aca:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8005acc:	2300      	movs	r3, #0
  }
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	3708      	adds	r7, #8
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}

08005ad6 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005ad6:	b590      	push	{r4, r7, lr}
 8005ad8:	b087      	sub	sp, #28
 8005ada:	af00      	add	r7, sp, #0
 8005adc:	60f8      	str	r0, [r7, #12]
 8005ade:	60b9      	str	r1, [r7, #8]
 8005ae0:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	7f1b      	ldrb	r3, [r3, #28]
 8005aea:	2b01      	cmp	r3, #1
 8005aec:	d101      	bne.n	8005af2 <HAL_RTC_SetTime+0x1c>
 8005aee:	2302      	movs	r3, #2
 8005af0:	e0aa      	b.n	8005c48 <HAL_RTC_SetTime+0x172>
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2201      	movs	r2, #1
 8005af6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	2202      	movs	r2, #2
 8005afc:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d126      	bne.n	8005b52 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	689b      	ldr	r3, [r3, #8]
 8005b0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d102      	bne.n	8005b18 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005b12:	68bb      	ldr	r3, [r7, #8]
 8005b14:	2200      	movs	r2, #0
 8005b16:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	781b      	ldrb	r3, [r3, #0]
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	f000 fa3f 	bl	8005fa0 <RTC_ByteToBcd2>
 8005b22:	4603      	mov	r3, r0
 8005b24:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	785b      	ldrb	r3, [r3, #1]
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f000 fa38 	bl	8005fa0 <RTC_ByteToBcd2>
 8005b30:	4603      	mov	r3, r0
 8005b32:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005b34:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8005b36:	68bb      	ldr	r3, [r7, #8]
 8005b38:	789b      	ldrb	r3, [r3, #2]
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	f000 fa30 	bl	8005fa0 <RTC_ByteToBcd2>
 8005b40:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005b42:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	78db      	ldrb	r3, [r3, #3]
 8005b4a:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	617b      	str	r3, [r7, #20]
 8005b50:	e018      	b.n	8005b84 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d102      	bne.n	8005b66 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	2200      	movs	r2, #0
 8005b64:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	781b      	ldrb	r3, [r3, #0]
 8005b6a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	785b      	ldrb	r3, [r3, #1]
 8005b70:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005b72:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8005b74:	68ba      	ldr	r2, [r7, #8]
 8005b76:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005b78:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	78db      	ldrb	r3, [r3, #3]
 8005b7e:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005b80:	4313      	orrs	r3, r2
 8005b82:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	22ca      	movs	r2, #202	; 0xca
 8005b8a:	625a      	str	r2, [r3, #36]	; 0x24
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	2253      	movs	r2, #83	; 0x53
 8005b92:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005b94:	68f8      	ldr	r0, [r7, #12]
 8005b96:	f000 f9d7 	bl	8005f48 <RTC_EnterInitMode>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d00b      	beq.n	8005bb8 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	22ff      	movs	r2, #255	; 0xff
 8005ba6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	2204      	movs	r2, #4
 8005bac:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	e047      	b.n	8005c48 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681a      	ldr	r2, [r3, #0]
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005bc2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005bc6:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	689a      	ldr	r2, [r3, #8]
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005bd6:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	6899      	ldr	r1, [r3, #8]
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	68da      	ldr	r2, [r3, #12]
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	691b      	ldr	r3, [r3, #16]
 8005be6:	431a      	orrs	r2, r3
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	430a      	orrs	r2, r1
 8005bee:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	68da      	ldr	r2, [r3, #12]
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005bfe:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	f003 0320 	and.w	r3, r3, #32
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d111      	bne.n	8005c32 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005c0e:	68f8      	ldr	r0, [r7, #12]
 8005c10:	f000 f972 	bl	8005ef8 <HAL_RTC_WaitForSynchro>
 8005c14:	4603      	mov	r3, r0
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d00b      	beq.n	8005c32 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	22ff      	movs	r2, #255	; 0xff
 8005c20:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2204      	movs	r2, #4
 8005c26:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	e00a      	b.n	8005c48 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	22ff      	movs	r2, #255	; 0xff
 8005c38:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2201      	movs	r2, #1
 8005c3e:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2200      	movs	r2, #0
 8005c44:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8005c46:	2300      	movs	r3, #0
  }
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	371c      	adds	r7, #28
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bd90      	pop	{r4, r7, pc}

08005c50 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b086      	sub	sp, #24
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	60f8      	str	r0, [r7, #12]
 8005c58:	60b9      	str	r1, [r7, #8]
 8005c5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	691b      	ldr	r3, [r3, #16]
 8005c70:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005c74:	68bb      	ldr	r3, [r7, #8]
 8005c76:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005c82:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005c86:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	0c1b      	lsrs	r3, r3, #16
 8005c8c:	b2db      	uxtb	r3, r3
 8005c8e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005c92:	b2da      	uxtb	r2, r3
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	0a1b      	lsrs	r3, r3, #8
 8005c9c:	b2db      	uxtb	r3, r3
 8005c9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ca2:	b2da      	uxtb	r2, r3
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	b2db      	uxtb	r3, r3
 8005cac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005cb0:	b2da      	uxtb	r2, r3
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	0c1b      	lsrs	r3, r3, #16
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cc0:	b2da      	uxtb	r2, r3
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d11a      	bne.n	8005d02 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	781b      	ldrb	r3, [r3, #0]
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	f000 f983 	bl	8005fdc <RTC_Bcd2ToByte>
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	461a      	mov	r2, r3
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	785b      	ldrb	r3, [r3, #1]
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	f000 f97a 	bl	8005fdc <RTC_Bcd2ToByte>
 8005ce8:	4603      	mov	r3, r0
 8005cea:	461a      	mov	r2, r3
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	789b      	ldrb	r3, [r3, #2]
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	f000 f971 	bl	8005fdc <RTC_Bcd2ToByte>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005d02:	2300      	movs	r3, #0
}
 8005d04:	4618      	mov	r0, r3
 8005d06:	3718      	adds	r7, #24
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}

08005d0c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005d0c:	b590      	push	{r4, r7, lr}
 8005d0e:	b087      	sub	sp, #28
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	60f8      	str	r0, [r7, #12]
 8005d14:	60b9      	str	r1, [r7, #8]
 8005d16:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005d18:	2300      	movs	r3, #0
 8005d1a:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	7f1b      	ldrb	r3, [r3, #28]
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	d101      	bne.n	8005d28 <HAL_RTC_SetDate+0x1c>
 8005d24:	2302      	movs	r3, #2
 8005d26:	e094      	b.n	8005e52 <HAL_RTC_SetDate+0x146>
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2202      	movs	r2, #2
 8005d32:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d10e      	bne.n	8005d58 <HAL_RTC_SetDate+0x4c>
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	785b      	ldrb	r3, [r3, #1]
 8005d3e:	f003 0310 	and.w	r3, r3, #16
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d008      	beq.n	8005d58 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	785b      	ldrb	r3, [r3, #1]
 8005d4a:	f023 0310 	bic.w	r3, r3, #16
 8005d4e:	b2db      	uxtb	r3, r3
 8005d50:	330a      	adds	r3, #10
 8005d52:	b2da      	uxtb	r2, r3
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d11c      	bne.n	8005d98 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005d5e:	68bb      	ldr	r3, [r7, #8]
 8005d60:	78db      	ldrb	r3, [r3, #3]
 8005d62:	4618      	mov	r0, r3
 8005d64:	f000 f91c 	bl	8005fa0 <RTC_ByteToBcd2>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	785b      	ldrb	r3, [r3, #1]
 8005d70:	4618      	mov	r0, r3
 8005d72:	f000 f915 	bl	8005fa0 <RTC_ByteToBcd2>
 8005d76:	4603      	mov	r3, r0
 8005d78:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005d7a:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	789b      	ldrb	r3, [r3, #2]
 8005d80:	4618      	mov	r0, r3
 8005d82:	f000 f90d 	bl	8005fa0 <RTC_ByteToBcd2>
 8005d86:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005d88:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	781b      	ldrb	r3, [r3, #0]
 8005d90:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005d92:	4313      	orrs	r3, r2
 8005d94:	617b      	str	r3, [r7, #20]
 8005d96:	e00e      	b.n	8005db6 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	78db      	ldrb	r3, [r3, #3]
 8005d9c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	785b      	ldrb	r3, [r3, #1]
 8005da2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005da4:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8005da6:	68ba      	ldr	r2, [r7, #8]
 8005da8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8005daa:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	781b      	ldrb	r3, [r3, #0]
 8005db0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005db2:	4313      	orrs	r3, r2
 8005db4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	22ca      	movs	r2, #202	; 0xca
 8005dbc:	625a      	str	r2, [r3, #36]	; 0x24
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	2253      	movs	r2, #83	; 0x53
 8005dc4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005dc6:	68f8      	ldr	r0, [r7, #12]
 8005dc8:	f000 f8be 	bl	8005f48 <RTC_EnterInitMode>
 8005dcc:	4603      	mov	r3, r0
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d00b      	beq.n	8005dea <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	22ff      	movs	r2, #255	; 0xff
 8005dd8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2204      	movs	r2, #4
 8005dde:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2200      	movs	r2, #0
 8005de4:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005de6:	2301      	movs	r3, #1
 8005de8:	e033      	b.n	8005e52 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681a      	ldr	r2, [r3, #0]
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005df4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005df8:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	68da      	ldr	r2, [r3, #12]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005e08:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	f003 0320 	and.w	r3, r3, #32
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d111      	bne.n	8005e3c <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005e18:	68f8      	ldr	r0, [r7, #12]
 8005e1a:	f000 f86d 	bl	8005ef8 <HAL_RTC_WaitForSynchro>
 8005e1e:	4603      	mov	r3, r0
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d00b      	beq.n	8005e3c <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	22ff      	movs	r2, #255	; 0xff
 8005e2a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2204      	movs	r2, #4
 8005e30:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2200      	movs	r2, #0
 8005e36:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	e00a      	b.n	8005e52 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	22ff      	movs	r2, #255	; 0xff
 8005e42:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	2201      	movs	r2, #1
 8005e48:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8005e50:	2300      	movs	r3, #0
  }
}
 8005e52:	4618      	mov	r0, r3
 8005e54:	371c      	adds	r7, #28
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bd90      	pop	{r4, r7, pc}

08005e5a <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005e5a:	b580      	push	{r7, lr}
 8005e5c:	b086      	sub	sp, #24
 8005e5e:	af00      	add	r7, sp, #0
 8005e60:	60f8      	str	r0, [r7, #12]
 8005e62:	60b9      	str	r1, [r7, #8]
 8005e64:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005e66:	2300      	movs	r3, #0
 8005e68:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005e74:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005e78:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	0c1b      	lsrs	r3, r3, #16
 8005e7e:	b2da      	uxtb	r2, r3
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8005e84:	697b      	ldr	r3, [r7, #20]
 8005e86:	0a1b      	lsrs	r3, r3, #8
 8005e88:	b2db      	uxtb	r3, r3
 8005e8a:	f003 031f 	and.w	r3, r3, #31
 8005e8e:	b2da      	uxtb	r2, r3
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	b2db      	uxtb	r3, r3
 8005e98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005e9c:	b2da      	uxtb	r2, r3
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	0b5b      	lsrs	r3, r3, #13
 8005ea6:	b2db      	uxtb	r3, r3
 8005ea8:	f003 0307 	and.w	r3, r3, #7
 8005eac:	b2da      	uxtb	r2, r3
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d11a      	bne.n	8005eee <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	78db      	ldrb	r3, [r3, #3]
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	f000 f88d 	bl	8005fdc <RTC_Bcd2ToByte>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	461a      	mov	r2, r3
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	785b      	ldrb	r3, [r3, #1]
 8005ece:	4618      	mov	r0, r3
 8005ed0:	f000 f884 	bl	8005fdc <RTC_Bcd2ToByte>
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	461a      	mov	r2, r3
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	789b      	ldrb	r3, [r3, #2]
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	f000 f87b 	bl	8005fdc <RTC_Bcd2ToByte>
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	461a      	mov	r2, r3
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005eee:	2300      	movs	r3, #0
}
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	3718      	adds	r7, #24
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	bd80      	pop	{r7, pc}

08005ef8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b084      	sub	sp, #16
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f00:	2300      	movs	r3, #0
 8005f02:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	68da      	ldr	r2, [r3, #12]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005f12:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005f14:	f7fe fc4e 	bl	80047b4 <HAL_GetTick>
 8005f18:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005f1a:	e009      	b.n	8005f30 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005f1c:	f7fe fc4a 	bl	80047b4 <HAL_GetTick>
 8005f20:	4602      	mov	r2, r0
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	1ad3      	subs	r3, r2, r3
 8005f26:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005f2a:	d901      	bls.n	8005f30 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005f2c:	2303      	movs	r3, #3
 8005f2e:	e007      	b.n	8005f40 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	68db      	ldr	r3, [r3, #12]
 8005f36:	f003 0320 	and.w	r3, r3, #32
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d0ee      	beq.n	8005f1c <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005f3e:	2300      	movs	r3, #0
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	3710      	adds	r7, #16
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}

08005f48 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b084      	sub	sp, #16
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f50:	2300      	movs	r3, #0
 8005f52:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	68db      	ldr	r3, [r3, #12]
 8005f5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d119      	bne.n	8005f96 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f04f 32ff 	mov.w	r2, #4294967295
 8005f6a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005f6c:	f7fe fc22 	bl	80047b4 <HAL_GetTick>
 8005f70:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005f72:	e009      	b.n	8005f88 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005f74:	f7fe fc1e 	bl	80047b4 <HAL_GetTick>
 8005f78:	4602      	mov	r2, r0
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	1ad3      	subs	r3, r2, r3
 8005f7e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005f82:	d901      	bls.n	8005f88 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8005f84:	2303      	movs	r3, #3
 8005f86:	e007      	b.n	8005f98 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	68db      	ldr	r3, [r3, #12]
 8005f8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d0ee      	beq.n	8005f74 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8005f96:	2300      	movs	r3, #0
}
 8005f98:	4618      	mov	r0, r3
 8005f9a:	3710      	adds	r7, #16
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	bd80      	pop	{r7, pc}

08005fa0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	b085      	sub	sp, #20
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005faa:	2300      	movs	r3, #0
 8005fac:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8005fae:	e005      	b.n	8005fbc <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	3301      	adds	r3, #1
 8005fb4:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8005fb6:	79fb      	ldrb	r3, [r7, #7]
 8005fb8:	3b0a      	subs	r3, #10
 8005fba:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8005fbc:	79fb      	ldrb	r3, [r7, #7]
 8005fbe:	2b09      	cmp	r3, #9
 8005fc0:	d8f6      	bhi.n	8005fb0 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	b2db      	uxtb	r3, r3
 8005fc6:	011b      	lsls	r3, r3, #4
 8005fc8:	b2da      	uxtb	r2, r3
 8005fca:	79fb      	ldrb	r3, [r7, #7]
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	b2db      	uxtb	r3, r3
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	3714      	adds	r7, #20
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fda:	4770      	bx	lr

08005fdc <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b085      	sub	sp, #20
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8005fea:	79fb      	ldrb	r3, [r7, #7]
 8005fec:	091b      	lsrs	r3, r3, #4
 8005fee:	b2db      	uxtb	r3, r3
 8005ff0:	461a      	mov	r2, r3
 8005ff2:	4613      	mov	r3, r2
 8005ff4:	009b      	lsls	r3, r3, #2
 8005ff6:	4413      	add	r3, r2
 8005ff8:	005b      	lsls	r3, r3, #1
 8005ffa:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8005ffc:	79fb      	ldrb	r3, [r7, #7]
 8005ffe:	f003 030f 	and.w	r3, r3, #15
 8006002:	b2da      	uxtb	r2, r3
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	b2db      	uxtb	r3, r3
 8006008:	4413      	add	r3, r2
 800600a:	b2db      	uxtb	r3, r3
}
 800600c:	4618      	mov	r0, r3
 800600e:	3714      	adds	r7, #20
 8006010:	46bd      	mov	sp, r7
 8006012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006016:	4770      	bx	lr

08006018 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b082      	sub	sp, #8
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d101      	bne.n	800602a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006026:	2301      	movs	r3, #1
 8006028:	e041      	b.n	80060ae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006030:	b2db      	uxtb	r3, r3
 8006032:	2b00      	cmp	r3, #0
 8006034:	d106      	bne.n	8006044 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2200      	movs	r2, #0
 800603a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800603e:	6878      	ldr	r0, [r7, #4]
 8006040:	f7fd ffd4 	bl	8003fec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2202      	movs	r2, #2
 8006048:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681a      	ldr	r2, [r3, #0]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	3304      	adds	r3, #4
 8006054:	4619      	mov	r1, r3
 8006056:	4610      	mov	r0, r2
 8006058:	f000 fda6 	bl	8006ba8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2201      	movs	r2, #1
 8006060:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2201      	movs	r2, #1
 8006068:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2201      	movs	r2, #1
 8006070:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2201      	movs	r2, #1
 8006078:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2201      	movs	r2, #1
 8006080:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2201      	movs	r2, #1
 8006088:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2201      	movs	r2, #1
 8006090:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2201      	movs	r2, #1
 8006098:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2201      	movs	r2, #1
 80060a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2201      	movs	r2, #1
 80060a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80060ac:	2300      	movs	r3, #0
}
 80060ae:	4618      	mov	r0, r3
 80060b0:	3708      	adds	r7, #8
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bd80      	pop	{r7, pc}
	...

080060b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b085      	sub	sp, #20
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060c6:	b2db      	uxtb	r3, r3
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d001      	beq.n	80060d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80060cc:	2301      	movs	r3, #1
 80060ce:	e04e      	b.n	800616e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2202      	movs	r2, #2
 80060d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	68da      	ldr	r2, [r3, #12]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f042 0201 	orr.w	r2, r2, #1
 80060e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a23      	ldr	r2, [pc, #140]	; (800617c <HAL_TIM_Base_Start_IT+0xc4>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d022      	beq.n	8006138 <HAL_TIM_Base_Start_IT+0x80>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060fa:	d01d      	beq.n	8006138 <HAL_TIM_Base_Start_IT+0x80>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4a1f      	ldr	r2, [pc, #124]	; (8006180 <HAL_TIM_Base_Start_IT+0xc8>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d018      	beq.n	8006138 <HAL_TIM_Base_Start_IT+0x80>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4a1e      	ldr	r2, [pc, #120]	; (8006184 <HAL_TIM_Base_Start_IT+0xcc>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d013      	beq.n	8006138 <HAL_TIM_Base_Start_IT+0x80>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	4a1c      	ldr	r2, [pc, #112]	; (8006188 <HAL_TIM_Base_Start_IT+0xd0>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d00e      	beq.n	8006138 <HAL_TIM_Base_Start_IT+0x80>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	4a1b      	ldr	r2, [pc, #108]	; (800618c <HAL_TIM_Base_Start_IT+0xd4>)
 8006120:	4293      	cmp	r3, r2
 8006122:	d009      	beq.n	8006138 <HAL_TIM_Base_Start_IT+0x80>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4a19      	ldr	r2, [pc, #100]	; (8006190 <HAL_TIM_Base_Start_IT+0xd8>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d004      	beq.n	8006138 <HAL_TIM_Base_Start_IT+0x80>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	4a18      	ldr	r2, [pc, #96]	; (8006194 <HAL_TIM_Base_Start_IT+0xdc>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d111      	bne.n	800615c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	689b      	ldr	r3, [r3, #8]
 800613e:	f003 0307 	and.w	r3, r3, #7
 8006142:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	2b06      	cmp	r3, #6
 8006148:	d010      	beq.n	800616c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	681a      	ldr	r2, [r3, #0]
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f042 0201 	orr.w	r2, r2, #1
 8006158:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800615a:	e007      	b.n	800616c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f042 0201 	orr.w	r2, r2, #1
 800616a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800616c:	2300      	movs	r3, #0
}
 800616e:	4618      	mov	r0, r3
 8006170:	3714      	adds	r7, #20
 8006172:	46bd      	mov	sp, r7
 8006174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006178:	4770      	bx	lr
 800617a:	bf00      	nop
 800617c:	40010000 	.word	0x40010000
 8006180:	40000400 	.word	0x40000400
 8006184:	40000800 	.word	0x40000800
 8006188:	40000c00 	.word	0x40000c00
 800618c:	40010400 	.word	0x40010400
 8006190:	40014000 	.word	0x40014000
 8006194:	40001800 	.word	0x40001800

08006198 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b082      	sub	sp, #8
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d101      	bne.n	80061aa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80061a6:	2301      	movs	r3, #1
 80061a8:	e041      	b.n	800622e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061b0:	b2db      	uxtb	r3, r3
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d106      	bne.n	80061c4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2200      	movs	r2, #0
 80061ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f000 f839 	bl	8006236 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2202      	movs	r2, #2
 80061c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681a      	ldr	r2, [r3, #0]
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	3304      	adds	r3, #4
 80061d4:	4619      	mov	r1, r3
 80061d6:	4610      	mov	r0, r2
 80061d8:	f000 fce6 	bl	8006ba8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2201      	movs	r2, #1
 80061e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2201      	movs	r2, #1
 80061e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2201      	movs	r2, #1
 80061f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2201      	movs	r2, #1
 80061f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2201      	movs	r2, #1
 8006208:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2201      	movs	r2, #1
 8006210:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2201      	movs	r2, #1
 8006218:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2201      	movs	r2, #1
 8006220:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2201      	movs	r2, #1
 8006228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800622c:	2300      	movs	r3, #0
}
 800622e:	4618      	mov	r0, r3
 8006230:	3708      	adds	r7, #8
 8006232:	46bd      	mov	sp, r7
 8006234:	bd80      	pop	{r7, pc}

08006236 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006236:	b480      	push	{r7}
 8006238:	b083      	sub	sp, #12
 800623a:	af00      	add	r7, sp, #0
 800623c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800623e:	bf00      	nop
 8006240:	370c      	adds	r7, #12
 8006242:	46bd      	mov	sp, r7
 8006244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006248:	4770      	bx	lr
	...

0800624c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b084      	sub	sp, #16
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
 8006254:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d109      	bne.n	8006270 <HAL_TIM_PWM_Start+0x24>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006262:	b2db      	uxtb	r3, r3
 8006264:	2b01      	cmp	r3, #1
 8006266:	bf14      	ite	ne
 8006268:	2301      	movne	r3, #1
 800626a:	2300      	moveq	r3, #0
 800626c:	b2db      	uxtb	r3, r3
 800626e:	e022      	b.n	80062b6 <HAL_TIM_PWM_Start+0x6a>
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	2b04      	cmp	r3, #4
 8006274:	d109      	bne.n	800628a <HAL_TIM_PWM_Start+0x3e>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800627c:	b2db      	uxtb	r3, r3
 800627e:	2b01      	cmp	r3, #1
 8006280:	bf14      	ite	ne
 8006282:	2301      	movne	r3, #1
 8006284:	2300      	moveq	r3, #0
 8006286:	b2db      	uxtb	r3, r3
 8006288:	e015      	b.n	80062b6 <HAL_TIM_PWM_Start+0x6a>
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	2b08      	cmp	r3, #8
 800628e:	d109      	bne.n	80062a4 <HAL_TIM_PWM_Start+0x58>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006296:	b2db      	uxtb	r3, r3
 8006298:	2b01      	cmp	r3, #1
 800629a:	bf14      	ite	ne
 800629c:	2301      	movne	r3, #1
 800629e:	2300      	moveq	r3, #0
 80062a0:	b2db      	uxtb	r3, r3
 80062a2:	e008      	b.n	80062b6 <HAL_TIM_PWM_Start+0x6a>
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80062aa:	b2db      	uxtb	r3, r3
 80062ac:	2b01      	cmp	r3, #1
 80062ae:	bf14      	ite	ne
 80062b0:	2301      	movne	r3, #1
 80062b2:	2300      	moveq	r3, #0
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d001      	beq.n	80062be <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80062ba:	2301      	movs	r3, #1
 80062bc:	e07c      	b.n	80063b8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d104      	bne.n	80062ce <HAL_TIM_PWM_Start+0x82>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2202      	movs	r2, #2
 80062c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062cc:	e013      	b.n	80062f6 <HAL_TIM_PWM_Start+0xaa>
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	2b04      	cmp	r3, #4
 80062d2:	d104      	bne.n	80062de <HAL_TIM_PWM_Start+0x92>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2202      	movs	r2, #2
 80062d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062dc:	e00b      	b.n	80062f6 <HAL_TIM_PWM_Start+0xaa>
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	2b08      	cmp	r3, #8
 80062e2:	d104      	bne.n	80062ee <HAL_TIM_PWM_Start+0xa2>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2202      	movs	r2, #2
 80062e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80062ec:	e003      	b.n	80062f6 <HAL_TIM_PWM_Start+0xaa>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2202      	movs	r2, #2
 80062f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	2201      	movs	r2, #1
 80062fc:	6839      	ldr	r1, [r7, #0]
 80062fe:	4618      	mov	r0, r3
 8006300:	f000 ff3c 	bl	800717c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4a2d      	ldr	r2, [pc, #180]	; (80063c0 <HAL_TIM_PWM_Start+0x174>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d004      	beq.n	8006318 <HAL_TIM_PWM_Start+0xcc>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4a2c      	ldr	r2, [pc, #176]	; (80063c4 <HAL_TIM_PWM_Start+0x178>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d101      	bne.n	800631c <HAL_TIM_PWM_Start+0xd0>
 8006318:	2301      	movs	r3, #1
 800631a:	e000      	b.n	800631e <HAL_TIM_PWM_Start+0xd2>
 800631c:	2300      	movs	r3, #0
 800631e:	2b00      	cmp	r3, #0
 8006320:	d007      	beq.n	8006332 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006330:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a22      	ldr	r2, [pc, #136]	; (80063c0 <HAL_TIM_PWM_Start+0x174>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d022      	beq.n	8006382 <HAL_TIM_PWM_Start+0x136>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006344:	d01d      	beq.n	8006382 <HAL_TIM_PWM_Start+0x136>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a1f      	ldr	r2, [pc, #124]	; (80063c8 <HAL_TIM_PWM_Start+0x17c>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d018      	beq.n	8006382 <HAL_TIM_PWM_Start+0x136>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a1d      	ldr	r2, [pc, #116]	; (80063cc <HAL_TIM_PWM_Start+0x180>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d013      	beq.n	8006382 <HAL_TIM_PWM_Start+0x136>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a1c      	ldr	r2, [pc, #112]	; (80063d0 <HAL_TIM_PWM_Start+0x184>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d00e      	beq.n	8006382 <HAL_TIM_PWM_Start+0x136>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a16      	ldr	r2, [pc, #88]	; (80063c4 <HAL_TIM_PWM_Start+0x178>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d009      	beq.n	8006382 <HAL_TIM_PWM_Start+0x136>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4a18      	ldr	r2, [pc, #96]	; (80063d4 <HAL_TIM_PWM_Start+0x188>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d004      	beq.n	8006382 <HAL_TIM_PWM_Start+0x136>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a16      	ldr	r2, [pc, #88]	; (80063d8 <HAL_TIM_PWM_Start+0x18c>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d111      	bne.n	80063a6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	689b      	ldr	r3, [r3, #8]
 8006388:	f003 0307 	and.w	r3, r3, #7
 800638c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	2b06      	cmp	r3, #6
 8006392:	d010      	beq.n	80063b6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	681a      	ldr	r2, [r3, #0]
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f042 0201 	orr.w	r2, r2, #1
 80063a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063a4:	e007      	b.n	80063b6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	681a      	ldr	r2, [r3, #0]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f042 0201 	orr.w	r2, r2, #1
 80063b4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80063b6:	2300      	movs	r3, #0
}
 80063b8:	4618      	mov	r0, r3
 80063ba:	3710      	adds	r7, #16
 80063bc:	46bd      	mov	sp, r7
 80063be:	bd80      	pop	{r7, pc}
 80063c0:	40010000 	.word	0x40010000
 80063c4:	40010400 	.word	0x40010400
 80063c8:	40000400 	.word	0x40000400
 80063cc:	40000800 	.word	0x40000800
 80063d0:	40000c00 	.word	0x40000c00
 80063d4:	40014000 	.word	0x40014000
 80063d8:	40001800 	.word	0x40001800

080063dc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b086      	sub	sp, #24
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
 80063e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d101      	bne.n	80063f0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80063ec:	2301      	movs	r3, #1
 80063ee:	e097      	b.n	8006520 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063f6:	b2db      	uxtb	r3, r3
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d106      	bne.n	800640a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2200      	movs	r2, #0
 8006400:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f7fd fda3 	bl	8003f50 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2202      	movs	r2, #2
 800640e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	689b      	ldr	r3, [r3, #8]
 8006418:	687a      	ldr	r2, [r7, #4]
 800641a:	6812      	ldr	r2, [r2, #0]
 800641c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006420:	f023 0307 	bic.w	r3, r3, #7
 8006424:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	3304      	adds	r3, #4
 800642e:	4619      	mov	r1, r3
 8006430:	4610      	mov	r0, r2
 8006432:	f000 fbb9 	bl	8006ba8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	699b      	ldr	r3, [r3, #24]
 8006444:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	6a1b      	ldr	r3, [r3, #32]
 800644c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	697a      	ldr	r2, [r7, #20]
 8006454:	4313      	orrs	r3, r2
 8006456:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006458:	693b      	ldr	r3, [r7, #16]
 800645a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800645e:	f023 0303 	bic.w	r3, r3, #3
 8006462:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	689a      	ldr	r2, [r3, #8]
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	699b      	ldr	r3, [r3, #24]
 800646c:	021b      	lsls	r3, r3, #8
 800646e:	4313      	orrs	r3, r2
 8006470:	693a      	ldr	r2, [r7, #16]
 8006472:	4313      	orrs	r3, r2
 8006474:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006476:	693b      	ldr	r3, [r7, #16]
 8006478:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800647c:	f023 030c 	bic.w	r3, r3, #12
 8006480:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006482:	693b      	ldr	r3, [r7, #16]
 8006484:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006488:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800648c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	68da      	ldr	r2, [r3, #12]
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	69db      	ldr	r3, [r3, #28]
 8006496:	021b      	lsls	r3, r3, #8
 8006498:	4313      	orrs	r3, r2
 800649a:	693a      	ldr	r2, [r7, #16]
 800649c:	4313      	orrs	r3, r2
 800649e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	691b      	ldr	r3, [r3, #16]
 80064a4:	011a      	lsls	r2, r3, #4
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	6a1b      	ldr	r3, [r3, #32]
 80064aa:	031b      	lsls	r3, r3, #12
 80064ac:	4313      	orrs	r3, r2
 80064ae:	693a      	ldr	r2, [r7, #16]
 80064b0:	4313      	orrs	r3, r2
 80064b2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80064ba:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80064c2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	685a      	ldr	r2, [r3, #4]
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	695b      	ldr	r3, [r3, #20]
 80064cc:	011b      	lsls	r3, r3, #4
 80064ce:	4313      	orrs	r3, r2
 80064d0:	68fa      	ldr	r2, [r7, #12]
 80064d2:	4313      	orrs	r3, r2
 80064d4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	697a      	ldr	r2, [r7, #20]
 80064dc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	693a      	ldr	r2, [r7, #16]
 80064e4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	68fa      	ldr	r2, [r7, #12]
 80064ec:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2201      	movs	r2, #1
 80064f2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2201      	movs	r2, #1
 80064fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2201      	movs	r2, #1
 8006502:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2201      	movs	r2, #1
 800650a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2201      	movs	r2, #1
 8006512:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2201      	movs	r2, #1
 800651a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800651e:	2300      	movs	r3, #0
}
 8006520:	4618      	mov	r0, r3
 8006522:	3718      	adds	r7, #24
 8006524:	46bd      	mov	sp, r7
 8006526:	bd80      	pop	{r7, pc}

08006528 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b084      	sub	sp, #16
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
 8006530:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006538:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006540:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006548:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006550:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d110      	bne.n	800657a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006558:	7bfb      	ldrb	r3, [r7, #15]
 800655a:	2b01      	cmp	r3, #1
 800655c:	d102      	bne.n	8006564 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800655e:	7b7b      	ldrb	r3, [r7, #13]
 8006560:	2b01      	cmp	r3, #1
 8006562:	d001      	beq.n	8006568 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006564:	2301      	movs	r3, #1
 8006566:	e069      	b.n	800663c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2202      	movs	r2, #2
 800656c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2202      	movs	r2, #2
 8006574:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006578:	e031      	b.n	80065de <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	2b04      	cmp	r3, #4
 800657e:	d110      	bne.n	80065a2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006580:	7bbb      	ldrb	r3, [r7, #14]
 8006582:	2b01      	cmp	r3, #1
 8006584:	d102      	bne.n	800658c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006586:	7b3b      	ldrb	r3, [r7, #12]
 8006588:	2b01      	cmp	r3, #1
 800658a:	d001      	beq.n	8006590 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800658c:	2301      	movs	r3, #1
 800658e:	e055      	b.n	800663c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2202      	movs	r2, #2
 8006594:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2202      	movs	r2, #2
 800659c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80065a0:	e01d      	b.n	80065de <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80065a2:	7bfb      	ldrb	r3, [r7, #15]
 80065a4:	2b01      	cmp	r3, #1
 80065a6:	d108      	bne.n	80065ba <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80065a8:	7bbb      	ldrb	r3, [r7, #14]
 80065aa:	2b01      	cmp	r3, #1
 80065ac:	d105      	bne.n	80065ba <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80065ae:	7b7b      	ldrb	r3, [r7, #13]
 80065b0:	2b01      	cmp	r3, #1
 80065b2:	d102      	bne.n	80065ba <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80065b4:	7b3b      	ldrb	r3, [r7, #12]
 80065b6:	2b01      	cmp	r3, #1
 80065b8:	d001      	beq.n	80065be <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80065ba:	2301      	movs	r3, #1
 80065bc:	e03e      	b.n	800663c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2202      	movs	r2, #2
 80065c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2202      	movs	r2, #2
 80065ca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2202      	movs	r2, #2
 80065d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2202      	movs	r2, #2
 80065da:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d003      	beq.n	80065ec <HAL_TIM_Encoder_Start+0xc4>
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	2b04      	cmp	r3, #4
 80065e8:	d008      	beq.n	80065fc <HAL_TIM_Encoder_Start+0xd4>
 80065ea:	e00f      	b.n	800660c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	2201      	movs	r2, #1
 80065f2:	2100      	movs	r1, #0
 80065f4:	4618      	mov	r0, r3
 80065f6:	f000 fdc1 	bl	800717c <TIM_CCxChannelCmd>
      break;
 80065fa:	e016      	b.n	800662a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	2201      	movs	r2, #1
 8006602:	2104      	movs	r1, #4
 8006604:	4618      	mov	r0, r3
 8006606:	f000 fdb9 	bl	800717c <TIM_CCxChannelCmd>
      break;
 800660a:	e00e      	b.n	800662a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	2201      	movs	r2, #1
 8006612:	2100      	movs	r1, #0
 8006614:	4618      	mov	r0, r3
 8006616:	f000 fdb1 	bl	800717c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	2201      	movs	r2, #1
 8006620:	2104      	movs	r1, #4
 8006622:	4618      	mov	r0, r3
 8006624:	f000 fdaa 	bl	800717c <TIM_CCxChannelCmd>
      break;
 8006628:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	681a      	ldr	r2, [r3, #0]
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f042 0201 	orr.w	r2, r2, #1
 8006638:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800663a:	2300      	movs	r3, #0
}
 800663c:	4618      	mov	r0, r3
 800663e:	3710      	adds	r7, #16
 8006640:	46bd      	mov	sp, r7
 8006642:	bd80      	pop	{r7, pc}

08006644 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b082      	sub	sp, #8
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	691b      	ldr	r3, [r3, #16]
 8006652:	f003 0302 	and.w	r3, r3, #2
 8006656:	2b02      	cmp	r3, #2
 8006658:	d122      	bne.n	80066a0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	68db      	ldr	r3, [r3, #12]
 8006660:	f003 0302 	and.w	r3, r3, #2
 8006664:	2b02      	cmp	r3, #2
 8006666:	d11b      	bne.n	80066a0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f06f 0202 	mvn.w	r2, #2
 8006670:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2201      	movs	r2, #1
 8006676:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	699b      	ldr	r3, [r3, #24]
 800667e:	f003 0303 	and.w	r3, r3, #3
 8006682:	2b00      	cmp	r3, #0
 8006684:	d003      	beq.n	800668e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006686:	6878      	ldr	r0, [r7, #4]
 8006688:	f000 fa70 	bl	8006b6c <HAL_TIM_IC_CaptureCallback>
 800668c:	e005      	b.n	800669a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	f000 fa62 	bl	8006b58 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006694:	6878      	ldr	r0, [r7, #4]
 8006696:	f000 fa73 	bl	8006b80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2200      	movs	r2, #0
 800669e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	691b      	ldr	r3, [r3, #16]
 80066a6:	f003 0304 	and.w	r3, r3, #4
 80066aa:	2b04      	cmp	r3, #4
 80066ac:	d122      	bne.n	80066f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	68db      	ldr	r3, [r3, #12]
 80066b4:	f003 0304 	and.w	r3, r3, #4
 80066b8:	2b04      	cmp	r3, #4
 80066ba:	d11b      	bne.n	80066f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f06f 0204 	mvn.w	r2, #4
 80066c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2202      	movs	r2, #2
 80066ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	699b      	ldr	r3, [r3, #24]
 80066d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d003      	beq.n	80066e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f000 fa46 	bl	8006b6c <HAL_TIM_IC_CaptureCallback>
 80066e0:	e005      	b.n	80066ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	f000 fa38 	bl	8006b58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066e8:	6878      	ldr	r0, [r7, #4]
 80066ea:	f000 fa49 	bl	8006b80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2200      	movs	r2, #0
 80066f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	691b      	ldr	r3, [r3, #16]
 80066fa:	f003 0308 	and.w	r3, r3, #8
 80066fe:	2b08      	cmp	r3, #8
 8006700:	d122      	bne.n	8006748 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	68db      	ldr	r3, [r3, #12]
 8006708:	f003 0308 	and.w	r3, r3, #8
 800670c:	2b08      	cmp	r3, #8
 800670e:	d11b      	bne.n	8006748 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f06f 0208 	mvn.w	r2, #8
 8006718:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2204      	movs	r2, #4
 800671e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	69db      	ldr	r3, [r3, #28]
 8006726:	f003 0303 	and.w	r3, r3, #3
 800672a:	2b00      	cmp	r3, #0
 800672c:	d003      	beq.n	8006736 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f000 fa1c 	bl	8006b6c <HAL_TIM_IC_CaptureCallback>
 8006734:	e005      	b.n	8006742 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f000 fa0e 	bl	8006b58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800673c:	6878      	ldr	r0, [r7, #4]
 800673e:	f000 fa1f 	bl	8006b80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2200      	movs	r2, #0
 8006746:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	691b      	ldr	r3, [r3, #16]
 800674e:	f003 0310 	and.w	r3, r3, #16
 8006752:	2b10      	cmp	r3, #16
 8006754:	d122      	bne.n	800679c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	68db      	ldr	r3, [r3, #12]
 800675c:	f003 0310 	and.w	r3, r3, #16
 8006760:	2b10      	cmp	r3, #16
 8006762:	d11b      	bne.n	800679c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f06f 0210 	mvn.w	r2, #16
 800676c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2208      	movs	r2, #8
 8006772:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	69db      	ldr	r3, [r3, #28]
 800677a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800677e:	2b00      	cmp	r3, #0
 8006780:	d003      	beq.n	800678a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006782:	6878      	ldr	r0, [r7, #4]
 8006784:	f000 f9f2 	bl	8006b6c <HAL_TIM_IC_CaptureCallback>
 8006788:	e005      	b.n	8006796 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800678a:	6878      	ldr	r0, [r7, #4]
 800678c:	f000 f9e4 	bl	8006b58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	f000 f9f5 	bl	8006b80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2200      	movs	r2, #0
 800679a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	691b      	ldr	r3, [r3, #16]
 80067a2:	f003 0301 	and.w	r3, r3, #1
 80067a6:	2b01      	cmp	r3, #1
 80067a8:	d10e      	bne.n	80067c8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	68db      	ldr	r3, [r3, #12]
 80067b0:	f003 0301 	and.w	r3, r3, #1
 80067b4:	2b01      	cmp	r3, #1
 80067b6:	d107      	bne.n	80067c8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f06f 0201 	mvn.w	r2, #1
 80067c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f7fd fb50 	bl	8003e68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	691b      	ldr	r3, [r3, #16]
 80067ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067d2:	2b80      	cmp	r3, #128	; 0x80
 80067d4:	d10e      	bne.n	80067f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	68db      	ldr	r3, [r3, #12]
 80067dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067e0:	2b80      	cmp	r3, #128	; 0x80
 80067e2:	d107      	bne.n	80067f4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80067ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f000 fd70 	bl	80072d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	691b      	ldr	r3, [r3, #16]
 80067fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067fe:	2b40      	cmp	r3, #64	; 0x40
 8006800:	d10e      	bne.n	8006820 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	68db      	ldr	r3, [r3, #12]
 8006808:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800680c:	2b40      	cmp	r3, #64	; 0x40
 800680e:	d107      	bne.n	8006820 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006818:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f000 f9ba 	bl	8006b94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	691b      	ldr	r3, [r3, #16]
 8006826:	f003 0320 	and.w	r3, r3, #32
 800682a:	2b20      	cmp	r3, #32
 800682c:	d10e      	bne.n	800684c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	68db      	ldr	r3, [r3, #12]
 8006834:	f003 0320 	and.w	r3, r3, #32
 8006838:	2b20      	cmp	r3, #32
 800683a:	d107      	bne.n	800684c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f06f 0220 	mvn.w	r2, #32
 8006844:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f000 fd3a 	bl	80072c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800684c:	bf00      	nop
 800684e:	3708      	adds	r7, #8
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}

08006854 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b084      	sub	sp, #16
 8006858:	af00      	add	r7, sp, #0
 800685a:	60f8      	str	r0, [r7, #12]
 800685c:	60b9      	str	r1, [r7, #8]
 800685e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006866:	2b01      	cmp	r3, #1
 8006868:	d101      	bne.n	800686e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800686a:	2302      	movs	r3, #2
 800686c:	e0ac      	b.n	80069c8 <HAL_TIM_PWM_ConfigChannel+0x174>
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2201      	movs	r2, #1
 8006872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2b0c      	cmp	r3, #12
 800687a:	f200 809f 	bhi.w	80069bc <HAL_TIM_PWM_ConfigChannel+0x168>
 800687e:	a201      	add	r2, pc, #4	; (adr r2, 8006884 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006884:	080068b9 	.word	0x080068b9
 8006888:	080069bd 	.word	0x080069bd
 800688c:	080069bd 	.word	0x080069bd
 8006890:	080069bd 	.word	0x080069bd
 8006894:	080068f9 	.word	0x080068f9
 8006898:	080069bd 	.word	0x080069bd
 800689c:	080069bd 	.word	0x080069bd
 80068a0:	080069bd 	.word	0x080069bd
 80068a4:	0800693b 	.word	0x0800693b
 80068a8:	080069bd 	.word	0x080069bd
 80068ac:	080069bd 	.word	0x080069bd
 80068b0:	080069bd 	.word	0x080069bd
 80068b4:	0800697b 	.word	0x0800697b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	68b9      	ldr	r1, [r7, #8]
 80068be:	4618      	mov	r0, r3
 80068c0:	f000 fa12 	bl	8006ce8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	699a      	ldr	r2, [r3, #24]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f042 0208 	orr.w	r2, r2, #8
 80068d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	699a      	ldr	r2, [r3, #24]
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f022 0204 	bic.w	r2, r2, #4
 80068e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	6999      	ldr	r1, [r3, #24]
 80068ea:	68bb      	ldr	r3, [r7, #8]
 80068ec:	691a      	ldr	r2, [r3, #16]
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	430a      	orrs	r2, r1
 80068f4:	619a      	str	r2, [r3, #24]
      break;
 80068f6:	e062      	b.n	80069be <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	68b9      	ldr	r1, [r7, #8]
 80068fe:	4618      	mov	r0, r3
 8006900:	f000 fa62 	bl	8006dc8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	699a      	ldr	r2, [r3, #24]
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006912:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	699a      	ldr	r2, [r3, #24]
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006922:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	6999      	ldr	r1, [r3, #24]
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	691b      	ldr	r3, [r3, #16]
 800692e:	021a      	lsls	r2, r3, #8
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	430a      	orrs	r2, r1
 8006936:	619a      	str	r2, [r3, #24]
      break;
 8006938:	e041      	b.n	80069be <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	68b9      	ldr	r1, [r7, #8]
 8006940:	4618      	mov	r0, r3
 8006942:	f000 fab7 	bl	8006eb4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	69da      	ldr	r2, [r3, #28]
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f042 0208 	orr.w	r2, r2, #8
 8006954:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	69da      	ldr	r2, [r3, #28]
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f022 0204 	bic.w	r2, r2, #4
 8006964:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	69d9      	ldr	r1, [r3, #28]
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	691a      	ldr	r2, [r3, #16]
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	430a      	orrs	r2, r1
 8006976:	61da      	str	r2, [r3, #28]
      break;
 8006978:	e021      	b.n	80069be <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	68b9      	ldr	r1, [r7, #8]
 8006980:	4618      	mov	r0, r3
 8006982:	f000 fb0b 	bl	8006f9c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	69da      	ldr	r2, [r3, #28]
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006994:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	69da      	ldr	r2, [r3, #28]
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	69d9      	ldr	r1, [r3, #28]
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	691b      	ldr	r3, [r3, #16]
 80069b0:	021a      	lsls	r2, r3, #8
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	430a      	orrs	r2, r1
 80069b8:	61da      	str	r2, [r3, #28]
      break;
 80069ba:	e000      	b.n	80069be <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80069bc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	2200      	movs	r2, #0
 80069c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80069c6:	2300      	movs	r3, #0
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3710      	adds	r7, #16
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}

080069d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b084      	sub	sp, #16
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
 80069d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d101      	bne.n	80069e8 <HAL_TIM_ConfigClockSource+0x18>
 80069e4:	2302      	movs	r3, #2
 80069e6:	e0b3      	b.n	8006b50 <HAL_TIM_ConfigClockSource+0x180>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2201      	movs	r2, #1
 80069ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2202      	movs	r2, #2
 80069f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	689b      	ldr	r3, [r3, #8]
 80069fe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006a06:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006a0e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	68fa      	ldr	r2, [r7, #12]
 8006a16:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a20:	d03e      	beq.n	8006aa0 <HAL_TIM_ConfigClockSource+0xd0>
 8006a22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a26:	f200 8087 	bhi.w	8006b38 <HAL_TIM_ConfigClockSource+0x168>
 8006a2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a2e:	f000 8085 	beq.w	8006b3c <HAL_TIM_ConfigClockSource+0x16c>
 8006a32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a36:	d87f      	bhi.n	8006b38 <HAL_TIM_ConfigClockSource+0x168>
 8006a38:	2b70      	cmp	r3, #112	; 0x70
 8006a3a:	d01a      	beq.n	8006a72 <HAL_TIM_ConfigClockSource+0xa2>
 8006a3c:	2b70      	cmp	r3, #112	; 0x70
 8006a3e:	d87b      	bhi.n	8006b38 <HAL_TIM_ConfigClockSource+0x168>
 8006a40:	2b60      	cmp	r3, #96	; 0x60
 8006a42:	d050      	beq.n	8006ae6 <HAL_TIM_ConfigClockSource+0x116>
 8006a44:	2b60      	cmp	r3, #96	; 0x60
 8006a46:	d877      	bhi.n	8006b38 <HAL_TIM_ConfigClockSource+0x168>
 8006a48:	2b50      	cmp	r3, #80	; 0x50
 8006a4a:	d03c      	beq.n	8006ac6 <HAL_TIM_ConfigClockSource+0xf6>
 8006a4c:	2b50      	cmp	r3, #80	; 0x50
 8006a4e:	d873      	bhi.n	8006b38 <HAL_TIM_ConfigClockSource+0x168>
 8006a50:	2b40      	cmp	r3, #64	; 0x40
 8006a52:	d058      	beq.n	8006b06 <HAL_TIM_ConfigClockSource+0x136>
 8006a54:	2b40      	cmp	r3, #64	; 0x40
 8006a56:	d86f      	bhi.n	8006b38 <HAL_TIM_ConfigClockSource+0x168>
 8006a58:	2b30      	cmp	r3, #48	; 0x30
 8006a5a:	d064      	beq.n	8006b26 <HAL_TIM_ConfigClockSource+0x156>
 8006a5c:	2b30      	cmp	r3, #48	; 0x30
 8006a5e:	d86b      	bhi.n	8006b38 <HAL_TIM_ConfigClockSource+0x168>
 8006a60:	2b20      	cmp	r3, #32
 8006a62:	d060      	beq.n	8006b26 <HAL_TIM_ConfigClockSource+0x156>
 8006a64:	2b20      	cmp	r3, #32
 8006a66:	d867      	bhi.n	8006b38 <HAL_TIM_ConfigClockSource+0x168>
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d05c      	beq.n	8006b26 <HAL_TIM_ConfigClockSource+0x156>
 8006a6c:	2b10      	cmp	r3, #16
 8006a6e:	d05a      	beq.n	8006b26 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006a70:	e062      	b.n	8006b38 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6818      	ldr	r0, [r3, #0]
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	6899      	ldr	r1, [r3, #8]
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	685a      	ldr	r2, [r3, #4]
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	68db      	ldr	r3, [r3, #12]
 8006a82:	f000 fb5b 	bl	800713c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	689b      	ldr	r3, [r3, #8]
 8006a8c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006a94:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	68fa      	ldr	r2, [r7, #12]
 8006a9c:	609a      	str	r2, [r3, #8]
      break;
 8006a9e:	e04e      	b.n	8006b3e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6818      	ldr	r0, [r3, #0]
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	6899      	ldr	r1, [r3, #8]
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	685a      	ldr	r2, [r3, #4]
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	68db      	ldr	r3, [r3, #12]
 8006ab0:	f000 fb44 	bl	800713c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	689a      	ldr	r2, [r3, #8]
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006ac2:	609a      	str	r2, [r3, #8]
      break;
 8006ac4:	e03b      	b.n	8006b3e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6818      	ldr	r0, [r3, #0]
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	6859      	ldr	r1, [r3, #4]
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	68db      	ldr	r3, [r3, #12]
 8006ad2:	461a      	mov	r2, r3
 8006ad4:	f000 fab8 	bl	8007048 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	2150      	movs	r1, #80	; 0x50
 8006ade:	4618      	mov	r0, r3
 8006ae0:	f000 fb11 	bl	8007106 <TIM_ITRx_SetConfig>
      break;
 8006ae4:	e02b      	b.n	8006b3e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6818      	ldr	r0, [r3, #0]
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	6859      	ldr	r1, [r3, #4]
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	68db      	ldr	r3, [r3, #12]
 8006af2:	461a      	mov	r2, r3
 8006af4:	f000 fad7 	bl	80070a6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	2160      	movs	r1, #96	; 0x60
 8006afe:	4618      	mov	r0, r3
 8006b00:	f000 fb01 	bl	8007106 <TIM_ITRx_SetConfig>
      break;
 8006b04:	e01b      	b.n	8006b3e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6818      	ldr	r0, [r3, #0]
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	6859      	ldr	r1, [r3, #4]
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	68db      	ldr	r3, [r3, #12]
 8006b12:	461a      	mov	r2, r3
 8006b14:	f000 fa98 	bl	8007048 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	2140      	movs	r1, #64	; 0x40
 8006b1e:	4618      	mov	r0, r3
 8006b20:	f000 faf1 	bl	8007106 <TIM_ITRx_SetConfig>
      break;
 8006b24:	e00b      	b.n	8006b3e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681a      	ldr	r2, [r3, #0]
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4619      	mov	r1, r3
 8006b30:	4610      	mov	r0, r2
 8006b32:	f000 fae8 	bl	8007106 <TIM_ITRx_SetConfig>
        break;
 8006b36:	e002      	b.n	8006b3e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006b38:	bf00      	nop
 8006b3a:	e000      	b.n	8006b3e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006b3c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2201      	movs	r2, #1
 8006b42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b4e:	2300      	movs	r3, #0
}
 8006b50:	4618      	mov	r0, r3
 8006b52:	3710      	adds	r7, #16
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}

08006b58 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b083      	sub	sp, #12
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006b60:	bf00      	nop
 8006b62:	370c      	adds	r7, #12
 8006b64:	46bd      	mov	sp, r7
 8006b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6a:	4770      	bx	lr

08006b6c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b083      	sub	sp, #12
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006b74:	bf00      	nop
 8006b76:	370c      	adds	r7, #12
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr

08006b80 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006b80:	b480      	push	{r7}
 8006b82:	b083      	sub	sp, #12
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006b88:	bf00      	nop
 8006b8a:	370c      	adds	r7, #12
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b92:	4770      	bx	lr

08006b94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b94:	b480      	push	{r7}
 8006b96:	b083      	sub	sp, #12
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b9c:	bf00      	nop
 8006b9e:	370c      	adds	r7, #12
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba6:	4770      	bx	lr

08006ba8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b085      	sub	sp, #20
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
 8006bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	4a40      	ldr	r2, [pc, #256]	; (8006cbc <TIM_Base_SetConfig+0x114>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d013      	beq.n	8006be8 <TIM_Base_SetConfig+0x40>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bc6:	d00f      	beq.n	8006be8 <TIM_Base_SetConfig+0x40>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	4a3d      	ldr	r2, [pc, #244]	; (8006cc0 <TIM_Base_SetConfig+0x118>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d00b      	beq.n	8006be8 <TIM_Base_SetConfig+0x40>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	4a3c      	ldr	r2, [pc, #240]	; (8006cc4 <TIM_Base_SetConfig+0x11c>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d007      	beq.n	8006be8 <TIM_Base_SetConfig+0x40>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	4a3b      	ldr	r2, [pc, #236]	; (8006cc8 <TIM_Base_SetConfig+0x120>)
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	d003      	beq.n	8006be8 <TIM_Base_SetConfig+0x40>
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	4a3a      	ldr	r2, [pc, #232]	; (8006ccc <TIM_Base_SetConfig+0x124>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d108      	bne.n	8006bfa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	685b      	ldr	r3, [r3, #4]
 8006bf4:	68fa      	ldr	r2, [r7, #12]
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	4a2f      	ldr	r2, [pc, #188]	; (8006cbc <TIM_Base_SetConfig+0x114>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d02b      	beq.n	8006c5a <TIM_Base_SetConfig+0xb2>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c08:	d027      	beq.n	8006c5a <TIM_Base_SetConfig+0xb2>
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	4a2c      	ldr	r2, [pc, #176]	; (8006cc0 <TIM_Base_SetConfig+0x118>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d023      	beq.n	8006c5a <TIM_Base_SetConfig+0xb2>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	4a2b      	ldr	r2, [pc, #172]	; (8006cc4 <TIM_Base_SetConfig+0x11c>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d01f      	beq.n	8006c5a <TIM_Base_SetConfig+0xb2>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	4a2a      	ldr	r2, [pc, #168]	; (8006cc8 <TIM_Base_SetConfig+0x120>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d01b      	beq.n	8006c5a <TIM_Base_SetConfig+0xb2>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	4a29      	ldr	r2, [pc, #164]	; (8006ccc <TIM_Base_SetConfig+0x124>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d017      	beq.n	8006c5a <TIM_Base_SetConfig+0xb2>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	4a28      	ldr	r2, [pc, #160]	; (8006cd0 <TIM_Base_SetConfig+0x128>)
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d013      	beq.n	8006c5a <TIM_Base_SetConfig+0xb2>
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	4a27      	ldr	r2, [pc, #156]	; (8006cd4 <TIM_Base_SetConfig+0x12c>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d00f      	beq.n	8006c5a <TIM_Base_SetConfig+0xb2>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	4a26      	ldr	r2, [pc, #152]	; (8006cd8 <TIM_Base_SetConfig+0x130>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d00b      	beq.n	8006c5a <TIM_Base_SetConfig+0xb2>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	4a25      	ldr	r2, [pc, #148]	; (8006cdc <TIM_Base_SetConfig+0x134>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d007      	beq.n	8006c5a <TIM_Base_SetConfig+0xb2>
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	4a24      	ldr	r2, [pc, #144]	; (8006ce0 <TIM_Base_SetConfig+0x138>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d003      	beq.n	8006c5a <TIM_Base_SetConfig+0xb2>
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	4a23      	ldr	r2, [pc, #140]	; (8006ce4 <TIM_Base_SetConfig+0x13c>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d108      	bne.n	8006c6c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	68db      	ldr	r3, [r3, #12]
 8006c66:	68fa      	ldr	r2, [r7, #12]
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	695b      	ldr	r3, [r3, #20]
 8006c76:	4313      	orrs	r3, r2
 8006c78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	68fa      	ldr	r2, [r7, #12]
 8006c7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	689a      	ldr	r2, [r3, #8]
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	681a      	ldr	r2, [r3, #0]
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	4a0a      	ldr	r2, [pc, #40]	; (8006cbc <TIM_Base_SetConfig+0x114>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d003      	beq.n	8006ca0 <TIM_Base_SetConfig+0xf8>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	4a0c      	ldr	r2, [pc, #48]	; (8006ccc <TIM_Base_SetConfig+0x124>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d103      	bne.n	8006ca8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	691a      	ldr	r2, [r3, #16]
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2201      	movs	r2, #1
 8006cac:	615a      	str	r2, [r3, #20]
}
 8006cae:	bf00      	nop
 8006cb0:	3714      	adds	r7, #20
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb8:	4770      	bx	lr
 8006cba:	bf00      	nop
 8006cbc:	40010000 	.word	0x40010000
 8006cc0:	40000400 	.word	0x40000400
 8006cc4:	40000800 	.word	0x40000800
 8006cc8:	40000c00 	.word	0x40000c00
 8006ccc:	40010400 	.word	0x40010400
 8006cd0:	40014000 	.word	0x40014000
 8006cd4:	40014400 	.word	0x40014400
 8006cd8:	40014800 	.word	0x40014800
 8006cdc:	40001800 	.word	0x40001800
 8006ce0:	40001c00 	.word	0x40001c00
 8006ce4:	40002000 	.word	0x40002000

08006ce8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b087      	sub	sp, #28
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
 8006cf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6a1b      	ldr	r3, [r3, #32]
 8006cf6:	f023 0201 	bic.w	r2, r3, #1
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6a1b      	ldr	r3, [r3, #32]
 8006d02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	685b      	ldr	r3, [r3, #4]
 8006d08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	699b      	ldr	r3, [r3, #24]
 8006d0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	f023 0303 	bic.w	r3, r3, #3
 8006d1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	68fa      	ldr	r2, [r7, #12]
 8006d26:	4313      	orrs	r3, r2
 8006d28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006d2a:	697b      	ldr	r3, [r7, #20]
 8006d2c:	f023 0302 	bic.w	r3, r3, #2
 8006d30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	689b      	ldr	r3, [r3, #8]
 8006d36:	697a      	ldr	r2, [r7, #20]
 8006d38:	4313      	orrs	r3, r2
 8006d3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	4a20      	ldr	r2, [pc, #128]	; (8006dc0 <TIM_OC1_SetConfig+0xd8>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d003      	beq.n	8006d4c <TIM_OC1_SetConfig+0x64>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	4a1f      	ldr	r2, [pc, #124]	; (8006dc4 <TIM_OC1_SetConfig+0xdc>)
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d10c      	bne.n	8006d66 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	f023 0308 	bic.w	r3, r3, #8
 8006d52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	68db      	ldr	r3, [r3, #12]
 8006d58:	697a      	ldr	r2, [r7, #20]
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006d5e:	697b      	ldr	r3, [r7, #20]
 8006d60:	f023 0304 	bic.w	r3, r3, #4
 8006d64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	4a15      	ldr	r2, [pc, #84]	; (8006dc0 <TIM_OC1_SetConfig+0xd8>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d003      	beq.n	8006d76 <TIM_OC1_SetConfig+0x8e>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	4a14      	ldr	r2, [pc, #80]	; (8006dc4 <TIM_OC1_SetConfig+0xdc>)
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d111      	bne.n	8006d9a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006d76:	693b      	ldr	r3, [r7, #16]
 8006d78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006d7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006d7e:	693b      	ldr	r3, [r7, #16]
 8006d80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006d84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	695b      	ldr	r3, [r3, #20]
 8006d8a:	693a      	ldr	r2, [r7, #16]
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	699b      	ldr	r3, [r3, #24]
 8006d94:	693a      	ldr	r2, [r7, #16]
 8006d96:	4313      	orrs	r3, r2
 8006d98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	693a      	ldr	r2, [r7, #16]
 8006d9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	68fa      	ldr	r2, [r7, #12]
 8006da4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	685a      	ldr	r2, [r3, #4]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	697a      	ldr	r2, [r7, #20]
 8006db2:	621a      	str	r2, [r3, #32]
}
 8006db4:	bf00      	nop
 8006db6:	371c      	adds	r7, #28
 8006db8:	46bd      	mov	sp, r7
 8006dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbe:	4770      	bx	lr
 8006dc0:	40010000 	.word	0x40010000
 8006dc4:	40010400 	.word	0x40010400

08006dc8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b087      	sub	sp, #28
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
 8006dd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6a1b      	ldr	r3, [r3, #32]
 8006dd6:	f023 0210 	bic.w	r2, r3, #16
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6a1b      	ldr	r3, [r3, #32]
 8006de2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	685b      	ldr	r3, [r3, #4]
 8006de8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	699b      	ldr	r3, [r3, #24]
 8006dee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006df6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006dfe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	021b      	lsls	r3, r3, #8
 8006e06:	68fa      	ldr	r2, [r7, #12]
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006e0c:	697b      	ldr	r3, [r7, #20]
 8006e0e:	f023 0320 	bic.w	r3, r3, #32
 8006e12:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	011b      	lsls	r3, r3, #4
 8006e1a:	697a      	ldr	r2, [r7, #20]
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	4a22      	ldr	r2, [pc, #136]	; (8006eac <TIM_OC2_SetConfig+0xe4>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d003      	beq.n	8006e30 <TIM_OC2_SetConfig+0x68>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	4a21      	ldr	r2, [pc, #132]	; (8006eb0 <TIM_OC2_SetConfig+0xe8>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d10d      	bne.n	8006e4c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	68db      	ldr	r3, [r3, #12]
 8006e3c:	011b      	lsls	r3, r3, #4
 8006e3e:	697a      	ldr	r2, [r7, #20]
 8006e40:	4313      	orrs	r3, r2
 8006e42:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e4a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	4a17      	ldr	r2, [pc, #92]	; (8006eac <TIM_OC2_SetConfig+0xe4>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d003      	beq.n	8006e5c <TIM_OC2_SetConfig+0x94>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	4a16      	ldr	r2, [pc, #88]	; (8006eb0 <TIM_OC2_SetConfig+0xe8>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d113      	bne.n	8006e84 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006e62:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006e64:	693b      	ldr	r3, [r7, #16]
 8006e66:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006e6a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	695b      	ldr	r3, [r3, #20]
 8006e70:	009b      	lsls	r3, r3, #2
 8006e72:	693a      	ldr	r2, [r7, #16]
 8006e74:	4313      	orrs	r3, r2
 8006e76:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	699b      	ldr	r3, [r3, #24]
 8006e7c:	009b      	lsls	r3, r3, #2
 8006e7e:	693a      	ldr	r2, [r7, #16]
 8006e80:	4313      	orrs	r3, r2
 8006e82:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	693a      	ldr	r2, [r7, #16]
 8006e88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	68fa      	ldr	r2, [r7, #12]
 8006e8e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	685a      	ldr	r2, [r3, #4]
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	697a      	ldr	r2, [r7, #20]
 8006e9c:	621a      	str	r2, [r3, #32]
}
 8006e9e:	bf00      	nop
 8006ea0:	371c      	adds	r7, #28
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea8:	4770      	bx	lr
 8006eaa:	bf00      	nop
 8006eac:	40010000 	.word	0x40010000
 8006eb0:	40010400 	.word	0x40010400

08006eb4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b087      	sub	sp, #28
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
 8006ebc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6a1b      	ldr	r3, [r3, #32]
 8006ec2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6a1b      	ldr	r3, [r3, #32]
 8006ece:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	685b      	ldr	r3, [r3, #4]
 8006ed4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	69db      	ldr	r3, [r3, #28]
 8006eda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ee2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	f023 0303 	bic.w	r3, r3, #3
 8006eea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	68fa      	ldr	r2, [r7, #12]
 8006ef2:	4313      	orrs	r3, r2
 8006ef4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006ef6:	697b      	ldr	r3, [r7, #20]
 8006ef8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006efc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	689b      	ldr	r3, [r3, #8]
 8006f02:	021b      	lsls	r3, r3, #8
 8006f04:	697a      	ldr	r2, [r7, #20]
 8006f06:	4313      	orrs	r3, r2
 8006f08:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	4a21      	ldr	r2, [pc, #132]	; (8006f94 <TIM_OC3_SetConfig+0xe0>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d003      	beq.n	8006f1a <TIM_OC3_SetConfig+0x66>
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	4a20      	ldr	r2, [pc, #128]	; (8006f98 <TIM_OC3_SetConfig+0xe4>)
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d10d      	bne.n	8006f36 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006f1a:	697b      	ldr	r3, [r7, #20]
 8006f1c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f20:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	68db      	ldr	r3, [r3, #12]
 8006f26:	021b      	lsls	r3, r3, #8
 8006f28:	697a      	ldr	r2, [r7, #20]
 8006f2a:	4313      	orrs	r3, r2
 8006f2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	4a16      	ldr	r2, [pc, #88]	; (8006f94 <TIM_OC3_SetConfig+0xe0>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d003      	beq.n	8006f46 <TIM_OC3_SetConfig+0x92>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	4a15      	ldr	r2, [pc, #84]	; (8006f98 <TIM_OC3_SetConfig+0xe4>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d113      	bne.n	8006f6e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006f4e:	693b      	ldr	r3, [r7, #16]
 8006f50:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006f54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	695b      	ldr	r3, [r3, #20]
 8006f5a:	011b      	lsls	r3, r3, #4
 8006f5c:	693a      	ldr	r2, [r7, #16]
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	699b      	ldr	r3, [r3, #24]
 8006f66:	011b      	lsls	r3, r3, #4
 8006f68:	693a      	ldr	r2, [r7, #16]
 8006f6a:	4313      	orrs	r3, r2
 8006f6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	693a      	ldr	r2, [r7, #16]
 8006f72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	68fa      	ldr	r2, [r7, #12]
 8006f78:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	685a      	ldr	r2, [r3, #4]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	697a      	ldr	r2, [r7, #20]
 8006f86:	621a      	str	r2, [r3, #32]
}
 8006f88:	bf00      	nop
 8006f8a:	371c      	adds	r7, #28
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f92:	4770      	bx	lr
 8006f94:	40010000 	.word	0x40010000
 8006f98:	40010400 	.word	0x40010400

08006f9c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b087      	sub	sp, #28
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
 8006fa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6a1b      	ldr	r3, [r3, #32]
 8006faa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6a1b      	ldr	r3, [r3, #32]
 8006fb6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	685b      	ldr	r3, [r3, #4]
 8006fbc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	69db      	ldr	r3, [r3, #28]
 8006fc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006fca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fd2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	021b      	lsls	r3, r3, #8
 8006fda:	68fa      	ldr	r2, [r7, #12]
 8006fdc:	4313      	orrs	r3, r2
 8006fde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006fe0:	693b      	ldr	r3, [r7, #16]
 8006fe2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006fe6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	689b      	ldr	r3, [r3, #8]
 8006fec:	031b      	lsls	r3, r3, #12
 8006fee:	693a      	ldr	r2, [r7, #16]
 8006ff0:	4313      	orrs	r3, r2
 8006ff2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	4a12      	ldr	r2, [pc, #72]	; (8007040 <TIM_OC4_SetConfig+0xa4>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d003      	beq.n	8007004 <TIM_OC4_SetConfig+0x68>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	4a11      	ldr	r2, [pc, #68]	; (8007044 <TIM_OC4_SetConfig+0xa8>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d109      	bne.n	8007018 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007004:	697b      	ldr	r3, [r7, #20]
 8007006:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800700a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	695b      	ldr	r3, [r3, #20]
 8007010:	019b      	lsls	r3, r3, #6
 8007012:	697a      	ldr	r2, [r7, #20]
 8007014:	4313      	orrs	r3, r2
 8007016:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	697a      	ldr	r2, [r7, #20]
 800701c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	68fa      	ldr	r2, [r7, #12]
 8007022:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	685a      	ldr	r2, [r3, #4]
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	693a      	ldr	r2, [r7, #16]
 8007030:	621a      	str	r2, [r3, #32]
}
 8007032:	bf00      	nop
 8007034:	371c      	adds	r7, #28
 8007036:	46bd      	mov	sp, r7
 8007038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703c:	4770      	bx	lr
 800703e:	bf00      	nop
 8007040:	40010000 	.word	0x40010000
 8007044:	40010400 	.word	0x40010400

08007048 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007048:	b480      	push	{r7}
 800704a:	b087      	sub	sp, #28
 800704c:	af00      	add	r7, sp, #0
 800704e:	60f8      	str	r0, [r7, #12]
 8007050:	60b9      	str	r1, [r7, #8]
 8007052:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	6a1b      	ldr	r3, [r3, #32]
 8007058:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	6a1b      	ldr	r3, [r3, #32]
 800705e:	f023 0201 	bic.w	r2, r3, #1
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	699b      	ldr	r3, [r3, #24]
 800706a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007072:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	011b      	lsls	r3, r3, #4
 8007078:	693a      	ldr	r2, [r7, #16]
 800707a:	4313      	orrs	r3, r2
 800707c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	f023 030a 	bic.w	r3, r3, #10
 8007084:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007086:	697a      	ldr	r2, [r7, #20]
 8007088:	68bb      	ldr	r3, [r7, #8]
 800708a:	4313      	orrs	r3, r2
 800708c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	693a      	ldr	r2, [r7, #16]
 8007092:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	697a      	ldr	r2, [r7, #20]
 8007098:	621a      	str	r2, [r3, #32]
}
 800709a:	bf00      	nop
 800709c:	371c      	adds	r7, #28
 800709e:	46bd      	mov	sp, r7
 80070a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a4:	4770      	bx	lr

080070a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070a6:	b480      	push	{r7}
 80070a8:	b087      	sub	sp, #28
 80070aa:	af00      	add	r7, sp, #0
 80070ac:	60f8      	str	r0, [r7, #12]
 80070ae:	60b9      	str	r1, [r7, #8]
 80070b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	6a1b      	ldr	r3, [r3, #32]
 80070b6:	f023 0210 	bic.w	r2, r3, #16
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	699b      	ldr	r3, [r3, #24]
 80070c2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	6a1b      	ldr	r3, [r3, #32]
 80070c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80070ca:	697b      	ldr	r3, [r7, #20]
 80070cc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80070d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	031b      	lsls	r3, r3, #12
 80070d6:	697a      	ldr	r2, [r7, #20]
 80070d8:	4313      	orrs	r3, r2
 80070da:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80070dc:	693b      	ldr	r3, [r7, #16]
 80070de:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80070e2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	011b      	lsls	r3, r3, #4
 80070e8:	693a      	ldr	r2, [r7, #16]
 80070ea:	4313      	orrs	r3, r2
 80070ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	697a      	ldr	r2, [r7, #20]
 80070f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	693a      	ldr	r2, [r7, #16]
 80070f8:	621a      	str	r2, [r3, #32]
}
 80070fa:	bf00      	nop
 80070fc:	371c      	adds	r7, #28
 80070fe:	46bd      	mov	sp, r7
 8007100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007104:	4770      	bx	lr

08007106 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007106:	b480      	push	{r7}
 8007108:	b085      	sub	sp, #20
 800710a:	af00      	add	r7, sp, #0
 800710c:	6078      	str	r0, [r7, #4]
 800710e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	689b      	ldr	r3, [r3, #8]
 8007114:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800711c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800711e:	683a      	ldr	r2, [r7, #0]
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	4313      	orrs	r3, r2
 8007124:	f043 0307 	orr.w	r3, r3, #7
 8007128:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	68fa      	ldr	r2, [r7, #12]
 800712e:	609a      	str	r2, [r3, #8]
}
 8007130:	bf00      	nop
 8007132:	3714      	adds	r7, #20
 8007134:	46bd      	mov	sp, r7
 8007136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713a:	4770      	bx	lr

0800713c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800713c:	b480      	push	{r7}
 800713e:	b087      	sub	sp, #28
 8007140:	af00      	add	r7, sp, #0
 8007142:	60f8      	str	r0, [r7, #12]
 8007144:	60b9      	str	r1, [r7, #8]
 8007146:	607a      	str	r2, [r7, #4]
 8007148:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	689b      	ldr	r3, [r3, #8]
 800714e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007156:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	021a      	lsls	r2, r3, #8
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	431a      	orrs	r2, r3
 8007160:	68bb      	ldr	r3, [r7, #8]
 8007162:	4313      	orrs	r3, r2
 8007164:	697a      	ldr	r2, [r7, #20]
 8007166:	4313      	orrs	r3, r2
 8007168:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	697a      	ldr	r2, [r7, #20]
 800716e:	609a      	str	r2, [r3, #8]
}
 8007170:	bf00      	nop
 8007172:	371c      	adds	r7, #28
 8007174:	46bd      	mov	sp, r7
 8007176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717a:	4770      	bx	lr

0800717c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800717c:	b480      	push	{r7}
 800717e:	b087      	sub	sp, #28
 8007180:	af00      	add	r7, sp, #0
 8007182:	60f8      	str	r0, [r7, #12]
 8007184:	60b9      	str	r1, [r7, #8]
 8007186:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	f003 031f 	and.w	r3, r3, #31
 800718e:	2201      	movs	r2, #1
 8007190:	fa02 f303 	lsl.w	r3, r2, r3
 8007194:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	6a1a      	ldr	r2, [r3, #32]
 800719a:	697b      	ldr	r3, [r7, #20]
 800719c:	43db      	mvns	r3, r3
 800719e:	401a      	ands	r2, r3
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	6a1a      	ldr	r2, [r3, #32]
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	f003 031f 	and.w	r3, r3, #31
 80071ae:	6879      	ldr	r1, [r7, #4]
 80071b0:	fa01 f303 	lsl.w	r3, r1, r3
 80071b4:	431a      	orrs	r2, r3
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	621a      	str	r2, [r3, #32]
}
 80071ba:	bf00      	nop
 80071bc:	371c      	adds	r7, #28
 80071be:	46bd      	mov	sp, r7
 80071c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c4:	4770      	bx	lr
	...

080071c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80071c8:	b480      	push	{r7}
 80071ca:	b085      	sub	sp, #20
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
 80071d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071d8:	2b01      	cmp	r3, #1
 80071da:	d101      	bne.n	80071e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80071dc:	2302      	movs	r3, #2
 80071de:	e05a      	b.n	8007296 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2201      	movs	r2, #1
 80071e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2202      	movs	r2, #2
 80071ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	685b      	ldr	r3, [r3, #4]
 80071f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	689b      	ldr	r3, [r3, #8]
 80071fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007206:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	68fa      	ldr	r2, [r7, #12]
 800720e:	4313      	orrs	r3, r2
 8007210:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	68fa      	ldr	r2, [r7, #12]
 8007218:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	4a21      	ldr	r2, [pc, #132]	; (80072a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007220:	4293      	cmp	r3, r2
 8007222:	d022      	beq.n	800726a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800722c:	d01d      	beq.n	800726a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	4a1d      	ldr	r2, [pc, #116]	; (80072a8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d018      	beq.n	800726a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4a1b      	ldr	r2, [pc, #108]	; (80072ac <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d013      	beq.n	800726a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	4a1a      	ldr	r2, [pc, #104]	; (80072b0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007248:	4293      	cmp	r3, r2
 800724a:	d00e      	beq.n	800726a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	4a18      	ldr	r2, [pc, #96]	; (80072b4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d009      	beq.n	800726a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	4a17      	ldr	r2, [pc, #92]	; (80072b8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800725c:	4293      	cmp	r3, r2
 800725e:	d004      	beq.n	800726a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	4a15      	ldr	r2, [pc, #84]	; (80072bc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d10c      	bne.n	8007284 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007270:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	685b      	ldr	r3, [r3, #4]
 8007276:	68ba      	ldr	r2, [r7, #8]
 8007278:	4313      	orrs	r3, r2
 800727a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	68ba      	ldr	r2, [r7, #8]
 8007282:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2201      	movs	r2, #1
 8007288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2200      	movs	r2, #0
 8007290:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007294:	2300      	movs	r3, #0
}
 8007296:	4618      	mov	r0, r3
 8007298:	3714      	adds	r7, #20
 800729a:	46bd      	mov	sp, r7
 800729c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a0:	4770      	bx	lr
 80072a2:	bf00      	nop
 80072a4:	40010000 	.word	0x40010000
 80072a8:	40000400 	.word	0x40000400
 80072ac:	40000800 	.word	0x40000800
 80072b0:	40000c00 	.word	0x40000c00
 80072b4:	40010400 	.word	0x40010400
 80072b8:	40014000 	.word	0x40014000
 80072bc:	40001800 	.word	0x40001800

080072c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80072c0:	b480      	push	{r7}
 80072c2:	b083      	sub	sp, #12
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80072c8:	bf00      	nop
 80072ca:	370c      	adds	r7, #12
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr

080072d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b083      	sub	sp, #12
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80072dc:	bf00      	nop
 80072de:	370c      	adds	r7, #12
 80072e0:	46bd      	mov	sp, r7
 80072e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e6:	4770      	bx	lr

080072e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b082      	sub	sp, #8
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d101      	bne.n	80072fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80072f6:	2301      	movs	r3, #1
 80072f8:	e03f      	b.n	800737a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007300:	b2db      	uxtb	r3, r3
 8007302:	2b00      	cmp	r3, #0
 8007304:	d106      	bne.n	8007314 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2200      	movs	r2, #0
 800730a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f7fc ff06 	bl	8004120 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2224      	movs	r2, #36	; 0x24
 8007318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	68da      	ldr	r2, [r3, #12]
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800732a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800732c:	6878      	ldr	r0, [r7, #4]
 800732e:	f000 fd13 	bl	8007d58 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	691a      	ldr	r2, [r3, #16]
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007340:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	695a      	ldr	r2, [r3, #20]
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007350:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	68da      	ldr	r2, [r3, #12]
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007360:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2200      	movs	r2, #0
 8007366:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2220      	movs	r2, #32
 800736c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2220      	movs	r2, #32
 8007374:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007378:	2300      	movs	r3, #0
}
 800737a:	4618      	mov	r0, r3
 800737c:	3708      	adds	r7, #8
 800737e:	46bd      	mov	sp, r7
 8007380:	bd80      	pop	{r7, pc}

08007382 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007382:	b580      	push	{r7, lr}
 8007384:	b08a      	sub	sp, #40	; 0x28
 8007386:	af02      	add	r7, sp, #8
 8007388:	60f8      	str	r0, [r7, #12]
 800738a:	60b9      	str	r1, [r7, #8]
 800738c:	603b      	str	r3, [r7, #0]
 800738e:	4613      	mov	r3, r2
 8007390:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007392:	2300      	movs	r3, #0
 8007394:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800739c:	b2db      	uxtb	r3, r3
 800739e:	2b20      	cmp	r3, #32
 80073a0:	d17c      	bne.n	800749c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d002      	beq.n	80073ae <HAL_UART_Transmit+0x2c>
 80073a8:	88fb      	ldrh	r3, [r7, #6]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d101      	bne.n	80073b2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80073ae:	2301      	movs	r3, #1
 80073b0:	e075      	b.n	800749e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073b8:	2b01      	cmp	r3, #1
 80073ba:	d101      	bne.n	80073c0 <HAL_UART_Transmit+0x3e>
 80073bc:	2302      	movs	r3, #2
 80073be:	e06e      	b.n	800749e <HAL_UART_Transmit+0x11c>
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	2201      	movs	r2, #1
 80073c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	2200      	movs	r2, #0
 80073cc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	2221      	movs	r2, #33	; 0x21
 80073d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80073d6:	f7fd f9ed 	bl	80047b4 <HAL_GetTick>
 80073da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	88fa      	ldrh	r2, [r7, #6]
 80073e0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	88fa      	ldrh	r2, [r7, #6]
 80073e6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	689b      	ldr	r3, [r3, #8]
 80073ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073f0:	d108      	bne.n	8007404 <HAL_UART_Transmit+0x82>
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	691b      	ldr	r3, [r3, #16]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d104      	bne.n	8007404 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80073fa:	2300      	movs	r3, #0
 80073fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80073fe:	68bb      	ldr	r3, [r7, #8]
 8007400:	61bb      	str	r3, [r7, #24]
 8007402:	e003      	b.n	800740c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007408:	2300      	movs	r3, #0
 800740a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	2200      	movs	r2, #0
 8007410:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007414:	e02a      	b.n	800746c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	9300      	str	r3, [sp, #0]
 800741a:	697b      	ldr	r3, [r7, #20]
 800741c:	2200      	movs	r2, #0
 800741e:	2180      	movs	r1, #128	; 0x80
 8007420:	68f8      	ldr	r0, [r7, #12]
 8007422:	f000 fad5 	bl	80079d0 <UART_WaitOnFlagUntilTimeout>
 8007426:	4603      	mov	r3, r0
 8007428:	2b00      	cmp	r3, #0
 800742a:	d001      	beq.n	8007430 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800742c:	2303      	movs	r3, #3
 800742e:	e036      	b.n	800749e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007430:	69fb      	ldr	r3, [r7, #28]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d10b      	bne.n	800744e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007436:	69bb      	ldr	r3, [r7, #24]
 8007438:	881b      	ldrh	r3, [r3, #0]
 800743a:	461a      	mov	r2, r3
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007444:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007446:	69bb      	ldr	r3, [r7, #24]
 8007448:	3302      	adds	r3, #2
 800744a:	61bb      	str	r3, [r7, #24]
 800744c:	e007      	b.n	800745e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800744e:	69fb      	ldr	r3, [r7, #28]
 8007450:	781a      	ldrb	r2, [r3, #0]
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007458:	69fb      	ldr	r3, [r7, #28]
 800745a:	3301      	adds	r3, #1
 800745c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007462:	b29b      	uxth	r3, r3
 8007464:	3b01      	subs	r3, #1
 8007466:	b29a      	uxth	r2, r3
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007470:	b29b      	uxth	r3, r3
 8007472:	2b00      	cmp	r3, #0
 8007474:	d1cf      	bne.n	8007416 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	9300      	str	r3, [sp, #0]
 800747a:	697b      	ldr	r3, [r7, #20]
 800747c:	2200      	movs	r2, #0
 800747e:	2140      	movs	r1, #64	; 0x40
 8007480:	68f8      	ldr	r0, [r7, #12]
 8007482:	f000 faa5 	bl	80079d0 <UART_WaitOnFlagUntilTimeout>
 8007486:	4603      	mov	r3, r0
 8007488:	2b00      	cmp	r3, #0
 800748a:	d001      	beq.n	8007490 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800748c:	2303      	movs	r3, #3
 800748e:	e006      	b.n	800749e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	2220      	movs	r2, #32
 8007494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007498:	2300      	movs	r3, #0
 800749a:	e000      	b.n	800749e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800749c:	2302      	movs	r3, #2
  }
}
 800749e:	4618      	mov	r0, r3
 80074a0:	3720      	adds	r7, #32
 80074a2:	46bd      	mov	sp, r7
 80074a4:	bd80      	pop	{r7, pc}

080074a6 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80074a6:	b580      	push	{r7, lr}
 80074a8:	b08a      	sub	sp, #40	; 0x28
 80074aa:	af02      	add	r7, sp, #8
 80074ac:	60f8      	str	r0, [r7, #12]
 80074ae:	60b9      	str	r1, [r7, #8]
 80074b0:	603b      	str	r3, [r7, #0]
 80074b2:	4613      	mov	r3, r2
 80074b4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80074b6:	2300      	movs	r3, #0
 80074b8:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80074c0:	b2db      	uxtb	r3, r3
 80074c2:	2b20      	cmp	r3, #32
 80074c4:	f040 808c 	bne.w	80075e0 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d002      	beq.n	80074d4 <HAL_UART_Receive+0x2e>
 80074ce:	88fb      	ldrh	r3, [r7, #6]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d101      	bne.n	80074d8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80074d4:	2301      	movs	r3, #1
 80074d6:	e084      	b.n	80075e2 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074de:	2b01      	cmp	r3, #1
 80074e0:	d101      	bne.n	80074e6 <HAL_UART_Receive+0x40>
 80074e2:	2302      	movs	r3, #2
 80074e4:	e07d      	b.n	80075e2 <HAL_UART_Receive+0x13c>
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	2201      	movs	r2, #1
 80074ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	2200      	movs	r2, #0
 80074f2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	2222      	movs	r2, #34	; 0x22
 80074f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	2200      	movs	r2, #0
 8007500:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007502:	f7fd f957 	bl	80047b4 <HAL_GetTick>
 8007506:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	88fa      	ldrh	r2, [r7, #6]
 800750c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	88fa      	ldrh	r2, [r7, #6]
 8007512:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	689b      	ldr	r3, [r3, #8]
 8007518:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800751c:	d108      	bne.n	8007530 <HAL_UART_Receive+0x8a>
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	691b      	ldr	r3, [r3, #16]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d104      	bne.n	8007530 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8007526:	2300      	movs	r3, #0
 8007528:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	61bb      	str	r3, [r7, #24]
 800752e:	e003      	b.n	8007538 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007534:	2300      	movs	r3, #0
 8007536:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2200      	movs	r2, #0
 800753c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8007540:	e043      	b.n	80075ca <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	9300      	str	r3, [sp, #0]
 8007546:	697b      	ldr	r3, [r7, #20]
 8007548:	2200      	movs	r2, #0
 800754a:	2120      	movs	r1, #32
 800754c:	68f8      	ldr	r0, [r7, #12]
 800754e:	f000 fa3f 	bl	80079d0 <UART_WaitOnFlagUntilTimeout>
 8007552:	4603      	mov	r3, r0
 8007554:	2b00      	cmp	r3, #0
 8007556:	d001      	beq.n	800755c <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8007558:	2303      	movs	r3, #3
 800755a:	e042      	b.n	80075e2 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 800755c:	69fb      	ldr	r3, [r7, #28]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d10c      	bne.n	800757c <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	685b      	ldr	r3, [r3, #4]
 8007568:	b29b      	uxth	r3, r3
 800756a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800756e:	b29a      	uxth	r2, r3
 8007570:	69bb      	ldr	r3, [r7, #24]
 8007572:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007574:	69bb      	ldr	r3, [r7, #24]
 8007576:	3302      	adds	r3, #2
 8007578:	61bb      	str	r3, [r7, #24]
 800757a:	e01f      	b.n	80075bc <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	689b      	ldr	r3, [r3, #8]
 8007580:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007584:	d007      	beq.n	8007596 <HAL_UART_Receive+0xf0>
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	689b      	ldr	r3, [r3, #8]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d10a      	bne.n	80075a4 <HAL_UART_Receive+0xfe>
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	691b      	ldr	r3, [r3, #16]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d106      	bne.n	80075a4 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	685b      	ldr	r3, [r3, #4]
 800759c:	b2da      	uxtb	r2, r3
 800759e:	69fb      	ldr	r3, [r7, #28]
 80075a0:	701a      	strb	r2, [r3, #0]
 80075a2:	e008      	b.n	80075b6 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	685b      	ldr	r3, [r3, #4]
 80075aa:	b2db      	uxtb	r3, r3
 80075ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80075b0:	b2da      	uxtb	r2, r3
 80075b2:	69fb      	ldr	r3, [r7, #28]
 80075b4:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80075b6:	69fb      	ldr	r3, [r7, #28]
 80075b8:	3301      	adds	r3, #1
 80075ba:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80075c0:	b29b      	uxth	r3, r3
 80075c2:	3b01      	subs	r3, #1
 80075c4:	b29a      	uxth	r2, r3
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80075ce:	b29b      	uxth	r3, r3
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d1b6      	bne.n	8007542 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	2220      	movs	r2, #32
 80075d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80075dc:	2300      	movs	r3, #0
 80075de:	e000      	b.n	80075e2 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80075e0:	2302      	movs	r3, #2
  }
}
 80075e2:	4618      	mov	r0, r3
 80075e4:	3720      	adds	r7, #32
 80075e6:	46bd      	mov	sp, r7
 80075e8:	bd80      	pop	{r7, pc}

080075ea <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80075ea:	b580      	push	{r7, lr}
 80075ec:	b084      	sub	sp, #16
 80075ee:	af00      	add	r7, sp, #0
 80075f0:	60f8      	str	r0, [r7, #12]
 80075f2:	60b9      	str	r1, [r7, #8]
 80075f4:	4613      	mov	r3, r2
 80075f6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80075fe:	b2db      	uxtb	r3, r3
 8007600:	2b20      	cmp	r3, #32
 8007602:	d11d      	bne.n	8007640 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007604:	68bb      	ldr	r3, [r7, #8]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d002      	beq.n	8007610 <HAL_UART_Receive_IT+0x26>
 800760a:	88fb      	ldrh	r3, [r7, #6]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d101      	bne.n	8007614 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007610:	2301      	movs	r3, #1
 8007612:	e016      	b.n	8007642 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800761a:	2b01      	cmp	r3, #1
 800761c:	d101      	bne.n	8007622 <HAL_UART_Receive_IT+0x38>
 800761e:	2302      	movs	r3, #2
 8007620:	e00f      	b.n	8007642 <HAL_UART_Receive_IT+0x58>
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	2201      	movs	r2, #1
 8007626:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	2200      	movs	r2, #0
 800762e:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8007630:	88fb      	ldrh	r3, [r7, #6]
 8007632:	461a      	mov	r2, r3
 8007634:	68b9      	ldr	r1, [r7, #8]
 8007636:	68f8      	ldr	r0, [r7, #12]
 8007638:	f000 fa14 	bl	8007a64 <UART_Start_Receive_IT>
 800763c:	4603      	mov	r3, r0
 800763e:	e000      	b.n	8007642 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007640:	2302      	movs	r3, #2
  }
}
 8007642:	4618      	mov	r0, r3
 8007644:	3710      	adds	r7, #16
 8007646:	46bd      	mov	sp, r7
 8007648:	bd80      	pop	{r7, pc}
	...

0800764c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b08a      	sub	sp, #40	; 0x28
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	68db      	ldr	r3, [r3, #12]
 8007662:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	695b      	ldr	r3, [r3, #20]
 800766a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800766c:	2300      	movs	r3, #0
 800766e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8007670:	2300      	movs	r3, #0
 8007672:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007676:	f003 030f 	and.w	r3, r3, #15
 800767a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800767c:	69bb      	ldr	r3, [r7, #24]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d10d      	bne.n	800769e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007684:	f003 0320 	and.w	r3, r3, #32
 8007688:	2b00      	cmp	r3, #0
 800768a:	d008      	beq.n	800769e <HAL_UART_IRQHandler+0x52>
 800768c:	6a3b      	ldr	r3, [r7, #32]
 800768e:	f003 0320 	and.w	r3, r3, #32
 8007692:	2b00      	cmp	r3, #0
 8007694:	d003      	beq.n	800769e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	f000 fac7 	bl	8007c2a <UART_Receive_IT>
      return;
 800769c:	e17c      	b.n	8007998 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800769e:	69bb      	ldr	r3, [r7, #24]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	f000 80b1 	beq.w	8007808 <HAL_UART_IRQHandler+0x1bc>
 80076a6:	69fb      	ldr	r3, [r7, #28]
 80076a8:	f003 0301 	and.w	r3, r3, #1
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d105      	bne.n	80076bc <HAL_UART_IRQHandler+0x70>
 80076b0:	6a3b      	ldr	r3, [r7, #32]
 80076b2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	f000 80a6 	beq.w	8007808 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80076bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076be:	f003 0301 	and.w	r3, r3, #1
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d00a      	beq.n	80076dc <HAL_UART_IRQHandler+0x90>
 80076c6:	6a3b      	ldr	r3, [r7, #32]
 80076c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d005      	beq.n	80076dc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076d4:	f043 0201 	orr.w	r2, r3, #1
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80076dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076de:	f003 0304 	and.w	r3, r3, #4
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d00a      	beq.n	80076fc <HAL_UART_IRQHandler+0xb0>
 80076e6:	69fb      	ldr	r3, [r7, #28]
 80076e8:	f003 0301 	and.w	r3, r3, #1
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d005      	beq.n	80076fc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076f4:	f043 0202 	orr.w	r2, r3, #2
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80076fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076fe:	f003 0302 	and.w	r3, r3, #2
 8007702:	2b00      	cmp	r3, #0
 8007704:	d00a      	beq.n	800771c <HAL_UART_IRQHandler+0xd0>
 8007706:	69fb      	ldr	r3, [r7, #28]
 8007708:	f003 0301 	and.w	r3, r3, #1
 800770c:	2b00      	cmp	r3, #0
 800770e:	d005      	beq.n	800771c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007714:	f043 0204 	orr.w	r2, r3, #4
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800771c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800771e:	f003 0308 	and.w	r3, r3, #8
 8007722:	2b00      	cmp	r3, #0
 8007724:	d00f      	beq.n	8007746 <HAL_UART_IRQHandler+0xfa>
 8007726:	6a3b      	ldr	r3, [r7, #32]
 8007728:	f003 0320 	and.w	r3, r3, #32
 800772c:	2b00      	cmp	r3, #0
 800772e:	d104      	bne.n	800773a <HAL_UART_IRQHandler+0xee>
 8007730:	69fb      	ldr	r3, [r7, #28]
 8007732:	f003 0301 	and.w	r3, r3, #1
 8007736:	2b00      	cmp	r3, #0
 8007738:	d005      	beq.n	8007746 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800773e:	f043 0208 	orr.w	r2, r3, #8
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800774a:	2b00      	cmp	r3, #0
 800774c:	f000 811f 	beq.w	800798e <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007752:	f003 0320 	and.w	r3, r3, #32
 8007756:	2b00      	cmp	r3, #0
 8007758:	d007      	beq.n	800776a <HAL_UART_IRQHandler+0x11e>
 800775a:	6a3b      	ldr	r3, [r7, #32]
 800775c:	f003 0320 	and.w	r3, r3, #32
 8007760:	2b00      	cmp	r3, #0
 8007762:	d002      	beq.n	800776a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8007764:	6878      	ldr	r0, [r7, #4]
 8007766:	f000 fa60 	bl	8007c2a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	695b      	ldr	r3, [r3, #20]
 8007770:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007774:	2b40      	cmp	r3, #64	; 0x40
 8007776:	bf0c      	ite	eq
 8007778:	2301      	moveq	r3, #1
 800777a:	2300      	movne	r3, #0
 800777c:	b2db      	uxtb	r3, r3
 800777e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007784:	f003 0308 	and.w	r3, r3, #8
 8007788:	2b00      	cmp	r3, #0
 800778a:	d102      	bne.n	8007792 <HAL_UART_IRQHandler+0x146>
 800778c:	697b      	ldr	r3, [r7, #20]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d031      	beq.n	80077f6 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f000 f9a0 	bl	8007ad8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	695b      	ldr	r3, [r3, #20]
 800779e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077a2:	2b40      	cmp	r3, #64	; 0x40
 80077a4:	d123      	bne.n	80077ee <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	695a      	ldr	r2, [r3, #20]
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80077b4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d013      	beq.n	80077e6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077c2:	4a77      	ldr	r2, [pc, #476]	; (80079a0 <HAL_UART_IRQHandler+0x354>)
 80077c4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077ca:	4618      	mov	r0, r3
 80077cc:	f7fd f950 	bl	8004a70 <HAL_DMA_Abort_IT>
 80077d0:	4603      	mov	r3, r0
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d016      	beq.n	8007804 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077dc:	687a      	ldr	r2, [r7, #4]
 80077de:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80077e0:	4610      	mov	r0, r2
 80077e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077e4:	e00e      	b.n	8007804 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	f7fa fe0e 	bl	8002408 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077ec:	e00a      	b.n	8007804 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f7fa fe0a 	bl	8002408 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077f4:	e006      	b.n	8007804 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80077f6:	6878      	ldr	r0, [r7, #4]
 80077f8:	f7fa fe06 	bl	8002408 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2200      	movs	r2, #0
 8007800:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007802:	e0c4      	b.n	800798e <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007804:	bf00      	nop
    return;
 8007806:	e0c2      	b.n	800798e <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800780c:	2b01      	cmp	r3, #1
 800780e:	f040 80a2 	bne.w	8007956 <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8007812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007814:	f003 0310 	and.w	r3, r3, #16
 8007818:	2b00      	cmp	r3, #0
 800781a:	f000 809c 	beq.w	8007956 <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800781e:	6a3b      	ldr	r3, [r7, #32]
 8007820:	f003 0310 	and.w	r3, r3, #16
 8007824:	2b00      	cmp	r3, #0
 8007826:	f000 8096 	beq.w	8007956 <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800782a:	2300      	movs	r3, #0
 800782c:	60fb      	str	r3, [r7, #12]
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	60fb      	str	r3, [r7, #12]
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	685b      	ldr	r3, [r3, #4]
 800783c:	60fb      	str	r3, [r7, #12]
 800783e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	695b      	ldr	r3, [r3, #20]
 8007846:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800784a:	2b40      	cmp	r3, #64	; 0x40
 800784c:	d14f      	bne.n	80078ee <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	685b      	ldr	r3, [r3, #4]
 8007856:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8007858:	8a3b      	ldrh	r3, [r7, #16]
 800785a:	2b00      	cmp	r3, #0
 800785c:	f000 8099 	beq.w	8007992 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007864:	8a3a      	ldrh	r2, [r7, #16]
 8007866:	429a      	cmp	r2, r3
 8007868:	f080 8093 	bcs.w	8007992 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	8a3a      	ldrh	r2, [r7, #16]
 8007870:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007876:	69db      	ldr	r3, [r3, #28]
 8007878:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800787c:	d02b      	beq.n	80078d6 <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	68da      	ldr	r2, [r3, #12]
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800788c:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	695a      	ldr	r2, [r3, #20]
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f022 0201 	bic.w	r2, r2, #1
 800789c:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	695a      	ldr	r2, [r3, #20]
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80078ac:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2220      	movs	r2, #32
 80078b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2200      	movs	r2, #0
 80078ba:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	68da      	ldr	r2, [r3, #12]
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f022 0210 	bic.w	r2, r2, #16
 80078ca:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078d0:	4618      	mov	r0, r3
 80078d2:	f7fd f85d 	bl	8004990 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80078de:	b29b      	uxth	r3, r3
 80078e0:	1ad3      	subs	r3, r2, r3
 80078e2:	b29b      	uxth	r3, r3
 80078e4:	4619      	mov	r1, r3
 80078e6:	6878      	ldr	r0, [r7, #4]
 80078e8:	f000 f866 	bl	80079b8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80078ec:	e051      	b.n	8007992 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80078f6:	b29b      	uxth	r3, r3
 80078f8:	1ad3      	subs	r3, r2, r3
 80078fa:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007900:	b29b      	uxth	r3, r3
 8007902:	2b00      	cmp	r3, #0
 8007904:	d047      	beq.n	8007996 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8007906:	8a7b      	ldrh	r3, [r7, #18]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d044      	beq.n	8007996 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	68da      	ldr	r2, [r3, #12]
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800791a:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	695a      	ldr	r2, [r3, #20]
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f022 0201 	bic.w	r2, r2, #1
 800792a:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2220      	movs	r2, #32
 8007930:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2200      	movs	r2, #0
 8007938:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	68da      	ldr	r2, [r3, #12]
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f022 0210 	bic.w	r2, r2, #16
 8007948:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800794a:	8a7b      	ldrh	r3, [r7, #18]
 800794c:	4619      	mov	r1, r3
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f000 f832 	bl	80079b8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007954:	e01f      	b.n	8007996 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007958:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800795c:	2b00      	cmp	r3, #0
 800795e:	d008      	beq.n	8007972 <HAL_UART_IRQHandler+0x326>
 8007960:	6a3b      	ldr	r3, [r7, #32]
 8007962:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007966:	2b00      	cmp	r3, #0
 8007968:	d003      	beq.n	8007972 <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f000 f8f5 	bl	8007b5a <UART_Transmit_IT>
    return;
 8007970:	e012      	b.n	8007998 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007974:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007978:	2b00      	cmp	r3, #0
 800797a:	d00d      	beq.n	8007998 <HAL_UART_IRQHandler+0x34c>
 800797c:	6a3b      	ldr	r3, [r7, #32]
 800797e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007982:	2b00      	cmp	r3, #0
 8007984:	d008      	beq.n	8007998 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8007986:	6878      	ldr	r0, [r7, #4]
 8007988:	f000 f937 	bl	8007bfa <UART_EndTransmit_IT>
    return;
 800798c:	e004      	b.n	8007998 <HAL_UART_IRQHandler+0x34c>
    return;
 800798e:	bf00      	nop
 8007990:	e002      	b.n	8007998 <HAL_UART_IRQHandler+0x34c>
      return;
 8007992:	bf00      	nop
 8007994:	e000      	b.n	8007998 <HAL_UART_IRQHandler+0x34c>
      return;
 8007996:	bf00      	nop
  }
}
 8007998:	3728      	adds	r7, #40	; 0x28
 800799a:	46bd      	mov	sp, r7
 800799c:	bd80      	pop	{r7, pc}
 800799e:	bf00      	nop
 80079a0:	08007b33 	.word	0x08007b33

080079a4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80079a4:	b480      	push	{r7}
 80079a6:	b083      	sub	sp, #12
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80079ac:	bf00      	nop
 80079ae:	370c      	adds	r7, #12
 80079b0:	46bd      	mov	sp, r7
 80079b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b6:	4770      	bx	lr

080079b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80079b8:	b480      	push	{r7}
 80079ba:	b083      	sub	sp, #12
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
 80079c0:	460b      	mov	r3, r1
 80079c2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80079c4:	bf00      	nop
 80079c6:	370c      	adds	r7, #12
 80079c8:	46bd      	mov	sp, r7
 80079ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ce:	4770      	bx	lr

080079d0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b084      	sub	sp, #16
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	60f8      	str	r0, [r7, #12]
 80079d8:	60b9      	str	r1, [r7, #8]
 80079da:	603b      	str	r3, [r7, #0]
 80079dc:	4613      	mov	r3, r2
 80079de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80079e0:	e02c      	b.n	8007a3c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80079e2:	69bb      	ldr	r3, [r7, #24]
 80079e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079e8:	d028      	beq.n	8007a3c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80079ea:	69bb      	ldr	r3, [r7, #24]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d007      	beq.n	8007a00 <UART_WaitOnFlagUntilTimeout+0x30>
 80079f0:	f7fc fee0 	bl	80047b4 <HAL_GetTick>
 80079f4:	4602      	mov	r2, r0
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	1ad3      	subs	r3, r2, r3
 80079fa:	69ba      	ldr	r2, [r7, #24]
 80079fc:	429a      	cmp	r2, r3
 80079fe:	d21d      	bcs.n	8007a3c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	68da      	ldr	r2, [r3, #12]
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007a0e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	695a      	ldr	r2, [r3, #20]
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f022 0201 	bic.w	r2, r2, #1
 8007a1e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	2220      	movs	r2, #32
 8007a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	2220      	movs	r2, #32
 8007a2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	2200      	movs	r2, #0
 8007a34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007a38:	2303      	movs	r3, #3
 8007a3a:	e00f      	b.n	8007a5c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	681a      	ldr	r2, [r3, #0]
 8007a42:	68bb      	ldr	r3, [r7, #8]
 8007a44:	4013      	ands	r3, r2
 8007a46:	68ba      	ldr	r2, [r7, #8]
 8007a48:	429a      	cmp	r2, r3
 8007a4a:	bf0c      	ite	eq
 8007a4c:	2301      	moveq	r3, #1
 8007a4e:	2300      	movne	r3, #0
 8007a50:	b2db      	uxtb	r3, r3
 8007a52:	461a      	mov	r2, r3
 8007a54:	79fb      	ldrb	r3, [r7, #7]
 8007a56:	429a      	cmp	r2, r3
 8007a58:	d0c3      	beq.n	80079e2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007a5a:	2300      	movs	r3, #0
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3710      	adds	r7, #16
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd80      	pop	{r7, pc}

08007a64 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007a64:	b480      	push	{r7}
 8007a66:	b085      	sub	sp, #20
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	60f8      	str	r0, [r7, #12]
 8007a6c:	60b9      	str	r1, [r7, #8]
 8007a6e:	4613      	mov	r3, r2
 8007a70:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	68ba      	ldr	r2, [r7, #8]
 8007a76:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	88fa      	ldrh	r2, [r7, #6]
 8007a7c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	88fa      	ldrh	r2, [r7, #6]
 8007a82:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	2200      	movs	r2, #0
 8007a88:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	2222      	movs	r2, #34	; 0x22
 8007a8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	2200      	movs	r2, #0
 8007a96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	68da      	ldr	r2, [r3, #12]
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007aa8:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	695a      	ldr	r2, [r3, #20]
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f042 0201 	orr.w	r2, r2, #1
 8007ab8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	68da      	ldr	r2, [r3, #12]
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f042 0220 	orr.w	r2, r2, #32
 8007ac8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007aca:	2300      	movs	r3, #0
}
 8007acc:	4618      	mov	r0, r3
 8007ace:	3714      	adds	r7, #20
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad6:	4770      	bx	lr

08007ad8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007ad8:	b480      	push	{r7}
 8007ada:	b083      	sub	sp, #12
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	68da      	ldr	r2, [r3, #12]
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007aee:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	695a      	ldr	r2, [r3, #20]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f022 0201 	bic.w	r2, r2, #1
 8007afe:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b04:	2b01      	cmp	r3, #1
 8007b06:	d107      	bne.n	8007b18 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	68da      	ldr	r2, [r3, #12]
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f022 0210 	bic.w	r2, r2, #16
 8007b16:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2220      	movs	r2, #32
 8007b1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2200      	movs	r2, #0
 8007b24:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007b26:	bf00      	nop
 8007b28:	370c      	adds	r7, #12
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b30:	4770      	bx	lr

08007b32 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007b32:	b580      	push	{r7, lr}
 8007b34:	b084      	sub	sp, #16
 8007b36:	af00      	add	r7, sp, #0
 8007b38:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b3e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	2200      	movs	r2, #0
 8007b44:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	2200      	movs	r2, #0
 8007b4a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b4c:	68f8      	ldr	r0, [r7, #12]
 8007b4e:	f7fa fc5b 	bl	8002408 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b52:	bf00      	nop
 8007b54:	3710      	adds	r7, #16
 8007b56:	46bd      	mov	sp, r7
 8007b58:	bd80      	pop	{r7, pc}

08007b5a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007b5a:	b480      	push	{r7}
 8007b5c:	b085      	sub	sp, #20
 8007b5e:	af00      	add	r7, sp, #0
 8007b60:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b68:	b2db      	uxtb	r3, r3
 8007b6a:	2b21      	cmp	r3, #33	; 0x21
 8007b6c:	d13e      	bne.n	8007bec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	689b      	ldr	r3, [r3, #8]
 8007b72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b76:	d114      	bne.n	8007ba2 <UART_Transmit_IT+0x48>
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	691b      	ldr	r3, [r3, #16]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d110      	bne.n	8007ba2 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	6a1b      	ldr	r3, [r3, #32]
 8007b84:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	881b      	ldrh	r3, [r3, #0]
 8007b8a:	461a      	mov	r2, r3
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007b94:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	6a1b      	ldr	r3, [r3, #32]
 8007b9a:	1c9a      	adds	r2, r3, #2
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	621a      	str	r2, [r3, #32]
 8007ba0:	e008      	b.n	8007bb4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6a1b      	ldr	r3, [r3, #32]
 8007ba6:	1c59      	adds	r1, r3, #1
 8007ba8:	687a      	ldr	r2, [r7, #4]
 8007baa:	6211      	str	r1, [r2, #32]
 8007bac:	781a      	ldrb	r2, [r3, #0]
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007bb8:	b29b      	uxth	r3, r3
 8007bba:	3b01      	subs	r3, #1
 8007bbc:	b29b      	uxth	r3, r3
 8007bbe:	687a      	ldr	r2, [r7, #4]
 8007bc0:	4619      	mov	r1, r3
 8007bc2:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d10f      	bne.n	8007be8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	68da      	ldr	r2, [r3, #12]
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007bd6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	68da      	ldr	r2, [r3, #12]
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007be6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007be8:	2300      	movs	r3, #0
 8007bea:	e000      	b.n	8007bee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007bec:	2302      	movs	r3, #2
  }
}
 8007bee:	4618      	mov	r0, r3
 8007bf0:	3714      	adds	r7, #20
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf8:	4770      	bx	lr

08007bfa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007bfa:	b580      	push	{r7, lr}
 8007bfc:	b082      	sub	sp, #8
 8007bfe:	af00      	add	r7, sp, #0
 8007c00:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	68da      	ldr	r2, [r3, #12]
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007c10:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2220      	movs	r2, #32
 8007c16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007c1a:	6878      	ldr	r0, [r7, #4]
 8007c1c:	f7ff fec2 	bl	80079a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007c20:	2300      	movs	r3, #0
}
 8007c22:	4618      	mov	r0, r3
 8007c24:	3708      	adds	r7, #8
 8007c26:	46bd      	mov	sp, r7
 8007c28:	bd80      	pop	{r7, pc}

08007c2a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007c2a:	b580      	push	{r7, lr}
 8007c2c:	b084      	sub	sp, #16
 8007c2e:	af00      	add	r7, sp, #0
 8007c30:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007c38:	b2db      	uxtb	r3, r3
 8007c3a:	2b22      	cmp	r3, #34	; 0x22
 8007c3c:	f040 8087 	bne.w	8007d4e <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	689b      	ldr	r3, [r3, #8]
 8007c44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c48:	d117      	bne.n	8007c7a <UART_Receive_IT+0x50>
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	691b      	ldr	r3, [r3, #16]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d113      	bne.n	8007c7a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007c52:	2300      	movs	r3, #0
 8007c54:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c5a:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	685b      	ldr	r3, [r3, #4]
 8007c62:	b29b      	uxth	r3, r3
 8007c64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c68:	b29a      	uxth	r2, r3
 8007c6a:	68bb      	ldr	r3, [r7, #8]
 8007c6c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c72:	1c9a      	adds	r2, r3, #2
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	629a      	str	r2, [r3, #40]	; 0x28
 8007c78:	e026      	b.n	8007cc8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c7e:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8007c80:	2300      	movs	r3, #0
 8007c82:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	689b      	ldr	r3, [r3, #8]
 8007c88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c8c:	d007      	beq.n	8007c9e <UART_Receive_IT+0x74>
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	689b      	ldr	r3, [r3, #8]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d10a      	bne.n	8007cac <UART_Receive_IT+0x82>
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	691b      	ldr	r3, [r3, #16]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d106      	bne.n	8007cac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	685b      	ldr	r3, [r3, #4]
 8007ca4:	b2da      	uxtb	r2, r3
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	701a      	strb	r2, [r3, #0]
 8007caa:	e008      	b.n	8007cbe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	685b      	ldr	r3, [r3, #4]
 8007cb2:	b2db      	uxtb	r3, r3
 8007cb4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007cb8:	b2da      	uxtb	r2, r3
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cc2:	1c5a      	adds	r2, r3, #1
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007ccc:	b29b      	uxth	r3, r3
 8007cce:	3b01      	subs	r3, #1
 8007cd0:	b29b      	uxth	r3, r3
 8007cd2:	687a      	ldr	r2, [r7, #4]
 8007cd4:	4619      	mov	r1, r3
 8007cd6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d136      	bne.n	8007d4a <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	68da      	ldr	r2, [r3, #12]
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f022 0220 	bic.w	r2, r2, #32
 8007cea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	68da      	ldr	r2, [r3, #12]
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007cfa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	695a      	ldr	r2, [r3, #20]
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f022 0201 	bic.w	r2, r2, #1
 8007d0a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2220      	movs	r2, #32
 8007d10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d18:	2b01      	cmp	r3, #1
 8007d1a:	d10e      	bne.n	8007d3a <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	68da      	ldr	r2, [r3, #12]
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f022 0210 	bic.w	r2, r2, #16
 8007d2a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007d30:	4619      	mov	r1, r3
 8007d32:	6878      	ldr	r0, [r7, #4]
 8007d34:	f7ff fe40 	bl	80079b8 <HAL_UARTEx_RxEventCallback>
 8007d38:	e002      	b.n	8007d40 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	f7fa fa5c 	bl	80021f8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2200      	movs	r2, #0
 8007d44:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8007d46:	2300      	movs	r3, #0
 8007d48:	e002      	b.n	8007d50 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	e000      	b.n	8007d50 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8007d4e:	2302      	movs	r3, #2
  }
}
 8007d50:	4618      	mov	r0, r3
 8007d52:	3710      	adds	r7, #16
 8007d54:	46bd      	mov	sp, r7
 8007d56:	bd80      	pop	{r7, pc}

08007d58 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d5c:	b09f      	sub	sp, #124	; 0x7c
 8007d5e:	af00      	add	r7, sp, #0
 8007d60:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	691b      	ldr	r3, [r3, #16]
 8007d68:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007d6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d6e:	68d9      	ldr	r1, [r3, #12]
 8007d70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d72:	681a      	ldr	r2, [r3, #0]
 8007d74:	ea40 0301 	orr.w	r3, r0, r1
 8007d78:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007d7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d7c:	689a      	ldr	r2, [r3, #8]
 8007d7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d80:	691b      	ldr	r3, [r3, #16]
 8007d82:	431a      	orrs	r2, r3
 8007d84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d86:	695b      	ldr	r3, [r3, #20]
 8007d88:	431a      	orrs	r2, r3
 8007d8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d8c:	69db      	ldr	r3, [r3, #28]
 8007d8e:	4313      	orrs	r3, r2
 8007d90:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8007d92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	68db      	ldr	r3, [r3, #12]
 8007d98:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007d9c:	f021 010c 	bic.w	r1, r1, #12
 8007da0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007da2:	681a      	ldr	r2, [r3, #0]
 8007da4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007da6:	430b      	orrs	r3, r1
 8007da8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007daa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	695b      	ldr	r3, [r3, #20]
 8007db0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007db4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007db6:	6999      	ldr	r1, [r3, #24]
 8007db8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dba:	681a      	ldr	r2, [r3, #0]
 8007dbc:	ea40 0301 	orr.w	r3, r0, r1
 8007dc0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007dc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dc4:	681a      	ldr	r2, [r3, #0]
 8007dc6:	4bc5      	ldr	r3, [pc, #788]	; (80080dc <UART_SetConfig+0x384>)
 8007dc8:	429a      	cmp	r2, r3
 8007dca:	d004      	beq.n	8007dd6 <UART_SetConfig+0x7e>
 8007dcc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dce:	681a      	ldr	r2, [r3, #0]
 8007dd0:	4bc3      	ldr	r3, [pc, #780]	; (80080e0 <UART_SetConfig+0x388>)
 8007dd2:	429a      	cmp	r2, r3
 8007dd4:	d103      	bne.n	8007dde <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007dd6:	f7fd fca9 	bl	800572c <HAL_RCC_GetPCLK2Freq>
 8007dda:	6778      	str	r0, [r7, #116]	; 0x74
 8007ddc:	e002      	b.n	8007de4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007dde:	f7fd fc91 	bl	8005704 <HAL_RCC_GetPCLK1Freq>
 8007de2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007de4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007de6:	69db      	ldr	r3, [r3, #28]
 8007de8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007dec:	f040 80b6 	bne.w	8007f5c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007df0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007df2:	461c      	mov	r4, r3
 8007df4:	f04f 0500 	mov.w	r5, #0
 8007df8:	4622      	mov	r2, r4
 8007dfa:	462b      	mov	r3, r5
 8007dfc:	1891      	adds	r1, r2, r2
 8007dfe:	6439      	str	r1, [r7, #64]	; 0x40
 8007e00:	415b      	adcs	r3, r3
 8007e02:	647b      	str	r3, [r7, #68]	; 0x44
 8007e04:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007e08:	1912      	adds	r2, r2, r4
 8007e0a:	eb45 0303 	adc.w	r3, r5, r3
 8007e0e:	f04f 0000 	mov.w	r0, #0
 8007e12:	f04f 0100 	mov.w	r1, #0
 8007e16:	00d9      	lsls	r1, r3, #3
 8007e18:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007e1c:	00d0      	lsls	r0, r2, #3
 8007e1e:	4602      	mov	r2, r0
 8007e20:	460b      	mov	r3, r1
 8007e22:	1911      	adds	r1, r2, r4
 8007e24:	6639      	str	r1, [r7, #96]	; 0x60
 8007e26:	416b      	adcs	r3, r5
 8007e28:	667b      	str	r3, [r7, #100]	; 0x64
 8007e2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e2c:	685b      	ldr	r3, [r3, #4]
 8007e2e:	461a      	mov	r2, r3
 8007e30:	f04f 0300 	mov.w	r3, #0
 8007e34:	1891      	adds	r1, r2, r2
 8007e36:	63b9      	str	r1, [r7, #56]	; 0x38
 8007e38:	415b      	adcs	r3, r3
 8007e3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007e3c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007e40:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007e44:	f7f8 fe5a 	bl	8000afc <__aeabi_uldivmod>
 8007e48:	4602      	mov	r2, r0
 8007e4a:	460b      	mov	r3, r1
 8007e4c:	4ba5      	ldr	r3, [pc, #660]	; (80080e4 <UART_SetConfig+0x38c>)
 8007e4e:	fba3 2302 	umull	r2, r3, r3, r2
 8007e52:	095b      	lsrs	r3, r3, #5
 8007e54:	011e      	lsls	r6, r3, #4
 8007e56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007e58:	461c      	mov	r4, r3
 8007e5a:	f04f 0500 	mov.w	r5, #0
 8007e5e:	4622      	mov	r2, r4
 8007e60:	462b      	mov	r3, r5
 8007e62:	1891      	adds	r1, r2, r2
 8007e64:	6339      	str	r1, [r7, #48]	; 0x30
 8007e66:	415b      	adcs	r3, r3
 8007e68:	637b      	str	r3, [r7, #52]	; 0x34
 8007e6a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007e6e:	1912      	adds	r2, r2, r4
 8007e70:	eb45 0303 	adc.w	r3, r5, r3
 8007e74:	f04f 0000 	mov.w	r0, #0
 8007e78:	f04f 0100 	mov.w	r1, #0
 8007e7c:	00d9      	lsls	r1, r3, #3
 8007e7e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007e82:	00d0      	lsls	r0, r2, #3
 8007e84:	4602      	mov	r2, r0
 8007e86:	460b      	mov	r3, r1
 8007e88:	1911      	adds	r1, r2, r4
 8007e8a:	65b9      	str	r1, [r7, #88]	; 0x58
 8007e8c:	416b      	adcs	r3, r5
 8007e8e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007e90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e92:	685b      	ldr	r3, [r3, #4]
 8007e94:	461a      	mov	r2, r3
 8007e96:	f04f 0300 	mov.w	r3, #0
 8007e9a:	1891      	adds	r1, r2, r2
 8007e9c:	62b9      	str	r1, [r7, #40]	; 0x28
 8007e9e:	415b      	adcs	r3, r3
 8007ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007ea2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007ea6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007eaa:	f7f8 fe27 	bl	8000afc <__aeabi_uldivmod>
 8007eae:	4602      	mov	r2, r0
 8007eb0:	460b      	mov	r3, r1
 8007eb2:	4b8c      	ldr	r3, [pc, #560]	; (80080e4 <UART_SetConfig+0x38c>)
 8007eb4:	fba3 1302 	umull	r1, r3, r3, r2
 8007eb8:	095b      	lsrs	r3, r3, #5
 8007eba:	2164      	movs	r1, #100	; 0x64
 8007ebc:	fb01 f303 	mul.w	r3, r1, r3
 8007ec0:	1ad3      	subs	r3, r2, r3
 8007ec2:	00db      	lsls	r3, r3, #3
 8007ec4:	3332      	adds	r3, #50	; 0x32
 8007ec6:	4a87      	ldr	r2, [pc, #540]	; (80080e4 <UART_SetConfig+0x38c>)
 8007ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8007ecc:	095b      	lsrs	r3, r3, #5
 8007ece:	005b      	lsls	r3, r3, #1
 8007ed0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007ed4:	441e      	add	r6, r3
 8007ed6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007ed8:	4618      	mov	r0, r3
 8007eda:	f04f 0100 	mov.w	r1, #0
 8007ede:	4602      	mov	r2, r0
 8007ee0:	460b      	mov	r3, r1
 8007ee2:	1894      	adds	r4, r2, r2
 8007ee4:	623c      	str	r4, [r7, #32]
 8007ee6:	415b      	adcs	r3, r3
 8007ee8:	627b      	str	r3, [r7, #36]	; 0x24
 8007eea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007eee:	1812      	adds	r2, r2, r0
 8007ef0:	eb41 0303 	adc.w	r3, r1, r3
 8007ef4:	f04f 0400 	mov.w	r4, #0
 8007ef8:	f04f 0500 	mov.w	r5, #0
 8007efc:	00dd      	lsls	r5, r3, #3
 8007efe:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007f02:	00d4      	lsls	r4, r2, #3
 8007f04:	4622      	mov	r2, r4
 8007f06:	462b      	mov	r3, r5
 8007f08:	1814      	adds	r4, r2, r0
 8007f0a:	653c      	str	r4, [r7, #80]	; 0x50
 8007f0c:	414b      	adcs	r3, r1
 8007f0e:	657b      	str	r3, [r7, #84]	; 0x54
 8007f10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f12:	685b      	ldr	r3, [r3, #4]
 8007f14:	461a      	mov	r2, r3
 8007f16:	f04f 0300 	mov.w	r3, #0
 8007f1a:	1891      	adds	r1, r2, r2
 8007f1c:	61b9      	str	r1, [r7, #24]
 8007f1e:	415b      	adcs	r3, r3
 8007f20:	61fb      	str	r3, [r7, #28]
 8007f22:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007f26:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007f2a:	f7f8 fde7 	bl	8000afc <__aeabi_uldivmod>
 8007f2e:	4602      	mov	r2, r0
 8007f30:	460b      	mov	r3, r1
 8007f32:	4b6c      	ldr	r3, [pc, #432]	; (80080e4 <UART_SetConfig+0x38c>)
 8007f34:	fba3 1302 	umull	r1, r3, r3, r2
 8007f38:	095b      	lsrs	r3, r3, #5
 8007f3a:	2164      	movs	r1, #100	; 0x64
 8007f3c:	fb01 f303 	mul.w	r3, r1, r3
 8007f40:	1ad3      	subs	r3, r2, r3
 8007f42:	00db      	lsls	r3, r3, #3
 8007f44:	3332      	adds	r3, #50	; 0x32
 8007f46:	4a67      	ldr	r2, [pc, #412]	; (80080e4 <UART_SetConfig+0x38c>)
 8007f48:	fba2 2303 	umull	r2, r3, r2, r3
 8007f4c:	095b      	lsrs	r3, r3, #5
 8007f4e:	f003 0207 	and.w	r2, r3, #7
 8007f52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	4432      	add	r2, r6
 8007f58:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007f5a:	e0b9      	b.n	80080d0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007f5c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007f5e:	461c      	mov	r4, r3
 8007f60:	f04f 0500 	mov.w	r5, #0
 8007f64:	4622      	mov	r2, r4
 8007f66:	462b      	mov	r3, r5
 8007f68:	1891      	adds	r1, r2, r2
 8007f6a:	6139      	str	r1, [r7, #16]
 8007f6c:	415b      	adcs	r3, r3
 8007f6e:	617b      	str	r3, [r7, #20]
 8007f70:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007f74:	1912      	adds	r2, r2, r4
 8007f76:	eb45 0303 	adc.w	r3, r5, r3
 8007f7a:	f04f 0000 	mov.w	r0, #0
 8007f7e:	f04f 0100 	mov.w	r1, #0
 8007f82:	00d9      	lsls	r1, r3, #3
 8007f84:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007f88:	00d0      	lsls	r0, r2, #3
 8007f8a:	4602      	mov	r2, r0
 8007f8c:	460b      	mov	r3, r1
 8007f8e:	eb12 0804 	adds.w	r8, r2, r4
 8007f92:	eb43 0905 	adc.w	r9, r3, r5
 8007f96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f98:	685b      	ldr	r3, [r3, #4]
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	f04f 0100 	mov.w	r1, #0
 8007fa0:	f04f 0200 	mov.w	r2, #0
 8007fa4:	f04f 0300 	mov.w	r3, #0
 8007fa8:	008b      	lsls	r3, r1, #2
 8007faa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007fae:	0082      	lsls	r2, r0, #2
 8007fb0:	4640      	mov	r0, r8
 8007fb2:	4649      	mov	r1, r9
 8007fb4:	f7f8 fda2 	bl	8000afc <__aeabi_uldivmod>
 8007fb8:	4602      	mov	r2, r0
 8007fba:	460b      	mov	r3, r1
 8007fbc:	4b49      	ldr	r3, [pc, #292]	; (80080e4 <UART_SetConfig+0x38c>)
 8007fbe:	fba3 2302 	umull	r2, r3, r3, r2
 8007fc2:	095b      	lsrs	r3, r3, #5
 8007fc4:	011e      	lsls	r6, r3, #4
 8007fc6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007fc8:	4618      	mov	r0, r3
 8007fca:	f04f 0100 	mov.w	r1, #0
 8007fce:	4602      	mov	r2, r0
 8007fd0:	460b      	mov	r3, r1
 8007fd2:	1894      	adds	r4, r2, r2
 8007fd4:	60bc      	str	r4, [r7, #8]
 8007fd6:	415b      	adcs	r3, r3
 8007fd8:	60fb      	str	r3, [r7, #12]
 8007fda:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007fde:	1812      	adds	r2, r2, r0
 8007fe0:	eb41 0303 	adc.w	r3, r1, r3
 8007fe4:	f04f 0400 	mov.w	r4, #0
 8007fe8:	f04f 0500 	mov.w	r5, #0
 8007fec:	00dd      	lsls	r5, r3, #3
 8007fee:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007ff2:	00d4      	lsls	r4, r2, #3
 8007ff4:	4622      	mov	r2, r4
 8007ff6:	462b      	mov	r3, r5
 8007ff8:	1814      	adds	r4, r2, r0
 8007ffa:	64bc      	str	r4, [r7, #72]	; 0x48
 8007ffc:	414b      	adcs	r3, r1
 8007ffe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008000:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008002:	685b      	ldr	r3, [r3, #4]
 8008004:	4618      	mov	r0, r3
 8008006:	f04f 0100 	mov.w	r1, #0
 800800a:	f04f 0200 	mov.w	r2, #0
 800800e:	f04f 0300 	mov.w	r3, #0
 8008012:	008b      	lsls	r3, r1, #2
 8008014:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008018:	0082      	lsls	r2, r0, #2
 800801a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800801e:	f7f8 fd6d 	bl	8000afc <__aeabi_uldivmod>
 8008022:	4602      	mov	r2, r0
 8008024:	460b      	mov	r3, r1
 8008026:	4b2f      	ldr	r3, [pc, #188]	; (80080e4 <UART_SetConfig+0x38c>)
 8008028:	fba3 1302 	umull	r1, r3, r3, r2
 800802c:	095b      	lsrs	r3, r3, #5
 800802e:	2164      	movs	r1, #100	; 0x64
 8008030:	fb01 f303 	mul.w	r3, r1, r3
 8008034:	1ad3      	subs	r3, r2, r3
 8008036:	011b      	lsls	r3, r3, #4
 8008038:	3332      	adds	r3, #50	; 0x32
 800803a:	4a2a      	ldr	r2, [pc, #168]	; (80080e4 <UART_SetConfig+0x38c>)
 800803c:	fba2 2303 	umull	r2, r3, r2, r3
 8008040:	095b      	lsrs	r3, r3, #5
 8008042:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008046:	441e      	add	r6, r3
 8008048:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800804a:	4618      	mov	r0, r3
 800804c:	f04f 0100 	mov.w	r1, #0
 8008050:	4602      	mov	r2, r0
 8008052:	460b      	mov	r3, r1
 8008054:	1894      	adds	r4, r2, r2
 8008056:	603c      	str	r4, [r7, #0]
 8008058:	415b      	adcs	r3, r3
 800805a:	607b      	str	r3, [r7, #4]
 800805c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008060:	1812      	adds	r2, r2, r0
 8008062:	eb41 0303 	adc.w	r3, r1, r3
 8008066:	f04f 0400 	mov.w	r4, #0
 800806a:	f04f 0500 	mov.w	r5, #0
 800806e:	00dd      	lsls	r5, r3, #3
 8008070:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008074:	00d4      	lsls	r4, r2, #3
 8008076:	4622      	mov	r2, r4
 8008078:	462b      	mov	r3, r5
 800807a:	eb12 0a00 	adds.w	sl, r2, r0
 800807e:	eb43 0b01 	adc.w	fp, r3, r1
 8008082:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008084:	685b      	ldr	r3, [r3, #4]
 8008086:	4618      	mov	r0, r3
 8008088:	f04f 0100 	mov.w	r1, #0
 800808c:	f04f 0200 	mov.w	r2, #0
 8008090:	f04f 0300 	mov.w	r3, #0
 8008094:	008b      	lsls	r3, r1, #2
 8008096:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800809a:	0082      	lsls	r2, r0, #2
 800809c:	4650      	mov	r0, sl
 800809e:	4659      	mov	r1, fp
 80080a0:	f7f8 fd2c 	bl	8000afc <__aeabi_uldivmod>
 80080a4:	4602      	mov	r2, r0
 80080a6:	460b      	mov	r3, r1
 80080a8:	4b0e      	ldr	r3, [pc, #56]	; (80080e4 <UART_SetConfig+0x38c>)
 80080aa:	fba3 1302 	umull	r1, r3, r3, r2
 80080ae:	095b      	lsrs	r3, r3, #5
 80080b0:	2164      	movs	r1, #100	; 0x64
 80080b2:	fb01 f303 	mul.w	r3, r1, r3
 80080b6:	1ad3      	subs	r3, r2, r3
 80080b8:	011b      	lsls	r3, r3, #4
 80080ba:	3332      	adds	r3, #50	; 0x32
 80080bc:	4a09      	ldr	r2, [pc, #36]	; (80080e4 <UART_SetConfig+0x38c>)
 80080be:	fba2 2303 	umull	r2, r3, r2, r3
 80080c2:	095b      	lsrs	r3, r3, #5
 80080c4:	f003 020f 	and.w	r2, r3, #15
 80080c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	4432      	add	r2, r6
 80080ce:	609a      	str	r2, [r3, #8]
}
 80080d0:	bf00      	nop
 80080d2:	377c      	adds	r7, #124	; 0x7c
 80080d4:	46bd      	mov	sp, r7
 80080d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080da:	bf00      	nop
 80080dc:	40011000 	.word	0x40011000
 80080e0:	40011400 	.word	0x40011400
 80080e4:	51eb851f 	.word	0x51eb851f

080080e8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80080e8:	b480      	push	{r7}
 80080ea:	b085      	sub	sp, #20
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	4603      	mov	r3, r0
 80080f0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80080f2:	2300      	movs	r3, #0
 80080f4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80080f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80080fa:	2b84      	cmp	r3, #132	; 0x84
 80080fc:	d005      	beq.n	800810a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80080fe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	4413      	add	r3, r2
 8008106:	3303      	adds	r3, #3
 8008108:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800810a:	68fb      	ldr	r3, [r7, #12]
}
 800810c:	4618      	mov	r0, r3
 800810e:	3714      	adds	r7, #20
 8008110:	46bd      	mov	sp, r7
 8008112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008116:	4770      	bx	lr

08008118 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8008118:	b480      	push	{r7}
 800811a:	b083      	sub	sp, #12
 800811c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800811e:	f3ef 8305 	mrs	r3, IPSR
 8008122:	607b      	str	r3, [r7, #4]
  return(result);
 8008124:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8008126:	2b00      	cmp	r3, #0
 8008128:	bf14      	ite	ne
 800812a:	2301      	movne	r3, #1
 800812c:	2300      	moveq	r3, #0
 800812e:	b2db      	uxtb	r3, r3
}
 8008130:	4618      	mov	r0, r3
 8008132:	370c      	adds	r7, #12
 8008134:	46bd      	mov	sp, r7
 8008136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813a:	4770      	bx	lr

0800813c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800813c:	b580      	push	{r7, lr}
 800813e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008140:	f001 fa8e 	bl	8009660 <vTaskStartScheduler>
  
  return osOK;
 8008144:	2300      	movs	r3, #0
}
 8008146:	4618      	mov	r0, r3
 8008148:	bd80      	pop	{r7, pc}

0800814a <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800814a:	b580      	push	{r7, lr}
 800814c:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800814e:	f7ff ffe3 	bl	8008118 <inHandlerMode>
 8008152:	4603      	mov	r3, r0
 8008154:	2b00      	cmp	r3, #0
 8008156:	d003      	beq.n	8008160 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8008158:	f001 fb9c 	bl	8009894 <xTaskGetTickCountFromISR>
 800815c:	4603      	mov	r3, r0
 800815e:	e002      	b.n	8008166 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8008160:	f001 fb88 	bl	8009874 <xTaskGetTickCount>
 8008164:	4603      	mov	r3, r0
  }
}
 8008166:	4618      	mov	r0, r3
 8008168:	bd80      	pop	{r7, pc}

0800816a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800816a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800816c:	b089      	sub	sp, #36	; 0x24
 800816e:	af04      	add	r7, sp, #16
 8008170:	6078      	str	r0, [r7, #4]
 8008172:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	695b      	ldr	r3, [r3, #20]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d020      	beq.n	80081be <osThreadCreate+0x54>
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	699b      	ldr	r3, [r3, #24]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d01c      	beq.n	80081be <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	685c      	ldr	r4, [r3, #4]
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681d      	ldr	r5, [r3, #0]
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	691e      	ldr	r6, [r3, #16]
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8008196:	4618      	mov	r0, r3
 8008198:	f7ff ffa6 	bl	80080e8 <makeFreeRtosPriority>
 800819c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	695b      	ldr	r3, [r3, #20]
 80081a2:	687a      	ldr	r2, [r7, #4]
 80081a4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80081a6:	9202      	str	r2, [sp, #8]
 80081a8:	9301      	str	r3, [sp, #4]
 80081aa:	9100      	str	r1, [sp, #0]
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	4632      	mov	r2, r6
 80081b0:	4629      	mov	r1, r5
 80081b2:	4620      	mov	r0, r4
 80081b4:	f000 ff20 	bl	8008ff8 <xTaskCreateStatic>
 80081b8:	4603      	mov	r3, r0
 80081ba:	60fb      	str	r3, [r7, #12]
 80081bc:	e01c      	b.n	80081f8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	685c      	ldr	r4, [r3, #4]
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80081ca:	b29e      	uxth	r6, r3
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80081d2:	4618      	mov	r0, r3
 80081d4:	f7ff ff88 	bl	80080e8 <makeFreeRtosPriority>
 80081d8:	4602      	mov	r2, r0
 80081da:	f107 030c 	add.w	r3, r7, #12
 80081de:	9301      	str	r3, [sp, #4]
 80081e0:	9200      	str	r2, [sp, #0]
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	4632      	mov	r2, r6
 80081e6:	4629      	mov	r1, r5
 80081e8:	4620      	mov	r0, r4
 80081ea:	f000 ff62 	bl	80090b2 <xTaskCreate>
 80081ee:	4603      	mov	r3, r0
 80081f0:	2b01      	cmp	r3, #1
 80081f2:	d001      	beq.n	80081f8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80081f4:	2300      	movs	r3, #0
 80081f6:	e000      	b.n	80081fa <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80081f8:	68fb      	ldr	r3, [r7, #12]
}
 80081fa:	4618      	mov	r0, r3
 80081fc:	3714      	adds	r7, #20
 80081fe:	46bd      	mov	sp, r7
 8008200:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008202 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8008202:	b580      	push	{r7, lr}
 8008204:	b086      	sub	sp, #24
 8008206:	af02      	add	r7, sp, #8
 8008208:	6078      	str	r0, [r7, #4]
 800820a:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	685b      	ldr	r3, [r3, #4]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d00f      	beq.n	8008234 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	2b01      	cmp	r3, #1
 8008218:	d10a      	bne.n	8008230 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	685b      	ldr	r3, [r3, #4]
 800821e:	2203      	movs	r2, #3
 8008220:	9200      	str	r2, [sp, #0]
 8008222:	2200      	movs	r2, #0
 8008224:	2100      	movs	r1, #0
 8008226:	2001      	movs	r0, #1
 8008228:	f000 f9d4 	bl	80085d4 <xQueueGenericCreateStatic>
 800822c:	4603      	mov	r3, r0
 800822e:	e016      	b.n	800825e <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8008230:	2300      	movs	r3, #0
 8008232:	e014      	b.n	800825e <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	2b01      	cmp	r3, #1
 8008238:	d110      	bne.n	800825c <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800823a:	2203      	movs	r2, #3
 800823c:	2100      	movs	r1, #0
 800823e:	2001      	movs	r0, #1
 8008240:	f000 fa40 	bl	80086c4 <xQueueGenericCreate>
 8008244:	60f8      	str	r0, [r7, #12]
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d005      	beq.n	8008258 <osSemaphoreCreate+0x56>
 800824c:	2300      	movs	r3, #0
 800824e:	2200      	movs	r2, #0
 8008250:	2100      	movs	r1, #0
 8008252:	68f8      	ldr	r0, [r7, #12]
 8008254:	f000 fa90 	bl	8008778 <xQueueGenericSend>
      return sema;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	e000      	b.n	800825e <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800825c:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800825e:	4618      	mov	r0, r3
 8008260:	3710      	adds	r7, #16
 8008262:	46bd      	mov	sp, r7
 8008264:	bd80      	pop	{r7, pc}
	...

08008268 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b084      	sub	sp, #16
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
 8008270:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8008272:	2300      	movs	r3, #0
 8008274:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d101      	bne.n	8008280 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800827c:	2380      	movs	r3, #128	; 0x80
 800827e:	e03a      	b.n	80082f6 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8008280:	2300      	movs	r3, #0
 8008282:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800828a:	d103      	bne.n	8008294 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800828c:	f04f 33ff 	mov.w	r3, #4294967295
 8008290:	60fb      	str	r3, [r7, #12]
 8008292:	e009      	b.n	80082a8 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d006      	beq.n	80082a8 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d101      	bne.n	80082a8 <osSemaphoreWait+0x40>
      ticks = 1;
 80082a4:	2301      	movs	r3, #1
 80082a6:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80082a8:	f7ff ff36 	bl	8008118 <inHandlerMode>
 80082ac:	4603      	mov	r3, r0
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d017      	beq.n	80082e2 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80082b2:	f107 0308 	add.w	r3, r7, #8
 80082b6:	461a      	mov	r2, r3
 80082b8:	2100      	movs	r1, #0
 80082ba:	6878      	ldr	r0, [r7, #4]
 80082bc:	f000 fcf4 	bl	8008ca8 <xQueueReceiveFromISR>
 80082c0:	4603      	mov	r3, r0
 80082c2:	2b01      	cmp	r3, #1
 80082c4:	d001      	beq.n	80082ca <osSemaphoreWait+0x62>
      return osErrorOS;
 80082c6:	23ff      	movs	r3, #255	; 0xff
 80082c8:	e015      	b.n	80082f6 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80082ca:	68bb      	ldr	r3, [r7, #8]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d011      	beq.n	80082f4 <osSemaphoreWait+0x8c>
 80082d0:	4b0b      	ldr	r3, [pc, #44]	; (8008300 <osSemaphoreWait+0x98>)
 80082d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082d6:	601a      	str	r2, [r3, #0]
 80082d8:	f3bf 8f4f 	dsb	sy
 80082dc:	f3bf 8f6f 	isb	sy
 80082e0:	e008      	b.n	80082f4 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 80082e2:	68f9      	ldr	r1, [r7, #12]
 80082e4:	6878      	ldr	r0, [r7, #4]
 80082e6:	f000 fbd3 	bl	8008a90 <xQueueSemaphoreTake>
 80082ea:	4603      	mov	r3, r0
 80082ec:	2b01      	cmp	r3, #1
 80082ee:	d001      	beq.n	80082f4 <osSemaphoreWait+0x8c>
    return osErrorOS;
 80082f0:	23ff      	movs	r3, #255	; 0xff
 80082f2:	e000      	b.n	80082f6 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 80082f4:	2300      	movs	r3, #0
}
 80082f6:	4618      	mov	r0, r3
 80082f8:	3710      	adds	r7, #16
 80082fa:	46bd      	mov	sp, r7
 80082fc:	bd80      	pop	{r7, pc}
 80082fe:	bf00      	nop
 8008300:	e000ed04 	.word	0xe000ed04

08008304 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b084      	sub	sp, #16
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800830c:	2300      	movs	r3, #0
 800830e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8008310:	2300      	movs	r3, #0
 8008312:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8008314:	f7ff ff00 	bl	8008118 <inHandlerMode>
 8008318:	4603      	mov	r3, r0
 800831a:	2b00      	cmp	r3, #0
 800831c:	d016      	beq.n	800834c <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800831e:	f107 0308 	add.w	r3, r7, #8
 8008322:	4619      	mov	r1, r3
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f000 fb25 	bl	8008974 <xQueueGiveFromISR>
 800832a:	4603      	mov	r3, r0
 800832c:	2b01      	cmp	r3, #1
 800832e:	d001      	beq.n	8008334 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8008330:	23ff      	movs	r3, #255	; 0xff
 8008332:	e017      	b.n	8008364 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8008334:	68bb      	ldr	r3, [r7, #8]
 8008336:	2b00      	cmp	r3, #0
 8008338:	d013      	beq.n	8008362 <osSemaphoreRelease+0x5e>
 800833a:	4b0c      	ldr	r3, [pc, #48]	; (800836c <osSemaphoreRelease+0x68>)
 800833c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008340:	601a      	str	r2, [r3, #0]
 8008342:	f3bf 8f4f 	dsb	sy
 8008346:	f3bf 8f6f 	isb	sy
 800834a:	e00a      	b.n	8008362 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800834c:	2300      	movs	r3, #0
 800834e:	2200      	movs	r2, #0
 8008350:	2100      	movs	r1, #0
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f000 fa10 	bl	8008778 <xQueueGenericSend>
 8008358:	4603      	mov	r3, r0
 800835a:	2b01      	cmp	r3, #1
 800835c:	d001      	beq.n	8008362 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800835e:	23ff      	movs	r3, #255	; 0xff
 8008360:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8008362:	68fb      	ldr	r3, [r7, #12]
}
 8008364:	4618      	mov	r0, r3
 8008366:	3710      	adds	r7, #16
 8008368:	46bd      	mov	sp, r7
 800836a:	bd80      	pop	{r7, pc}
 800836c:	e000ed04 	.word	0xe000ed04

08008370 <osDelayUntil>:
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelayUntil (uint32_t *PreviousWakeTime, uint32_t millisec)
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b084      	sub	sp, #16
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
 8008378:	6039      	str	r1, [r7, #0]
#if INCLUDE_vTaskDelayUntil
  TickType_t ticks = (millisec / portTICK_PERIOD_MS);
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	60fb      	str	r3, [r7, #12]
  vTaskDelayUntil((TickType_t *) PreviousWakeTime, ticks ? ticks : 1);
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d001      	beq.n	8008388 <osDelayUntil+0x18>
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	e000      	b.n	800838a <osDelayUntil+0x1a>
 8008388:	2301      	movs	r3, #1
 800838a:	4619      	mov	r1, r3
 800838c:	6878      	ldr	r0, [r7, #4]
 800838e:	f000 ffc7 	bl	8009320 <vTaskDelayUntil>
  
  return osOK;
 8008392:	2300      	movs	r3, #0
  (void) millisec;
  (void) PreviousWakeTime;
  
  return osErrorResource;
#endif
}
 8008394:	4618      	mov	r0, r3
 8008396:	3710      	adds	r7, #16
 8008398:	46bd      	mov	sp, r7
 800839a:	bd80      	pop	{r7, pc}

0800839c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800839c:	b480      	push	{r7}
 800839e:	b083      	sub	sp, #12
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	f103 0208 	add.w	r2, r3, #8
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	f04f 32ff 	mov.w	r2, #4294967295
 80083b4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	f103 0208 	add.w	r2, r3, #8
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	f103 0208 	add.w	r2, r3, #8
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2200      	movs	r2, #0
 80083ce:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80083d0:	bf00      	nop
 80083d2:	370c      	adds	r7, #12
 80083d4:	46bd      	mov	sp, r7
 80083d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083da:	4770      	bx	lr

080083dc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80083dc:	b480      	push	{r7}
 80083de:	b083      	sub	sp, #12
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2200      	movs	r2, #0
 80083e8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80083ea:	bf00      	nop
 80083ec:	370c      	adds	r7, #12
 80083ee:	46bd      	mov	sp, r7
 80083f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f4:	4770      	bx	lr

080083f6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80083f6:	b480      	push	{r7}
 80083f8:	b085      	sub	sp, #20
 80083fa:	af00      	add	r7, sp, #0
 80083fc:	6078      	str	r0, [r7, #4]
 80083fe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	685b      	ldr	r3, [r3, #4]
 8008404:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	68fa      	ldr	r2, [r7, #12]
 800840a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	689a      	ldr	r2, [r3, #8]
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	689b      	ldr	r3, [r3, #8]
 8008418:	683a      	ldr	r2, [r7, #0]
 800841a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	683a      	ldr	r2, [r7, #0]
 8008420:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	687a      	ldr	r2, [r7, #4]
 8008426:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	1c5a      	adds	r2, r3, #1
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	601a      	str	r2, [r3, #0]
}
 8008432:	bf00      	nop
 8008434:	3714      	adds	r7, #20
 8008436:	46bd      	mov	sp, r7
 8008438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843c:	4770      	bx	lr

0800843e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800843e:	b480      	push	{r7}
 8008440:	b085      	sub	sp, #20
 8008442:	af00      	add	r7, sp, #0
 8008444:	6078      	str	r0, [r7, #4]
 8008446:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800844e:	68bb      	ldr	r3, [r7, #8]
 8008450:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008454:	d103      	bne.n	800845e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	691b      	ldr	r3, [r3, #16]
 800845a:	60fb      	str	r3, [r7, #12]
 800845c:	e00c      	b.n	8008478 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	3308      	adds	r3, #8
 8008462:	60fb      	str	r3, [r7, #12]
 8008464:	e002      	b.n	800846c <vListInsert+0x2e>
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	685b      	ldr	r3, [r3, #4]
 800846a:	60fb      	str	r3, [r7, #12]
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	685b      	ldr	r3, [r3, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	68ba      	ldr	r2, [r7, #8]
 8008474:	429a      	cmp	r2, r3
 8008476:	d2f6      	bcs.n	8008466 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	685a      	ldr	r2, [r3, #4]
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008480:	683b      	ldr	r3, [r7, #0]
 8008482:	685b      	ldr	r3, [r3, #4]
 8008484:	683a      	ldr	r2, [r7, #0]
 8008486:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	68fa      	ldr	r2, [r7, #12]
 800848c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	683a      	ldr	r2, [r7, #0]
 8008492:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	687a      	ldr	r2, [r7, #4]
 8008498:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	1c5a      	adds	r2, r3, #1
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	601a      	str	r2, [r3, #0]
}
 80084a4:	bf00      	nop
 80084a6:	3714      	adds	r7, #20
 80084a8:	46bd      	mov	sp, r7
 80084aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ae:	4770      	bx	lr

080084b0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80084b0:	b480      	push	{r7}
 80084b2:	b085      	sub	sp, #20
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	691b      	ldr	r3, [r3, #16]
 80084bc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	685b      	ldr	r3, [r3, #4]
 80084c2:	687a      	ldr	r2, [r7, #4]
 80084c4:	6892      	ldr	r2, [r2, #8]
 80084c6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	689b      	ldr	r3, [r3, #8]
 80084cc:	687a      	ldr	r2, [r7, #4]
 80084ce:	6852      	ldr	r2, [r2, #4]
 80084d0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	685b      	ldr	r3, [r3, #4]
 80084d6:	687a      	ldr	r2, [r7, #4]
 80084d8:	429a      	cmp	r2, r3
 80084da:	d103      	bne.n	80084e4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	689a      	ldr	r2, [r3, #8]
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2200      	movs	r2, #0
 80084e8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	1e5a      	subs	r2, r3, #1
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	681b      	ldr	r3, [r3, #0]
}
 80084f8:	4618      	mov	r0, r3
 80084fa:	3714      	adds	r7, #20
 80084fc:	46bd      	mov	sp, r7
 80084fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008502:	4770      	bx	lr

08008504 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008504:	b580      	push	{r7, lr}
 8008506:	b084      	sub	sp, #16
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
 800850c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d10a      	bne.n	800852e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008518:	f04f 0350 	mov.w	r3, #80	; 0x50
 800851c:	f383 8811 	msr	BASEPRI, r3
 8008520:	f3bf 8f6f 	isb	sy
 8008524:	f3bf 8f4f 	dsb	sy
 8008528:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800852a:	bf00      	nop
 800852c:	e7fe      	b.n	800852c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800852e:	f002 f809 	bl	800a544 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681a      	ldr	r2, [r3, #0]
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800853a:	68f9      	ldr	r1, [r7, #12]
 800853c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800853e:	fb01 f303 	mul.w	r3, r1, r3
 8008542:	441a      	add	r2, r3
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	2200      	movs	r2, #0
 800854c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	681a      	ldr	r2, [r3, #0]
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681a      	ldr	r2, [r3, #0]
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800855e:	3b01      	subs	r3, #1
 8008560:	68f9      	ldr	r1, [r7, #12]
 8008562:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008564:	fb01 f303 	mul.w	r3, r1, r3
 8008568:	441a      	add	r2, r3
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	22ff      	movs	r2, #255	; 0xff
 8008572:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	22ff      	movs	r2, #255	; 0xff
 800857a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d114      	bne.n	80085ae <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	691b      	ldr	r3, [r3, #16]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d01a      	beq.n	80085c2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	3310      	adds	r3, #16
 8008590:	4618      	mov	r0, r3
 8008592:	f001 fac9 	bl	8009b28 <xTaskRemoveFromEventList>
 8008596:	4603      	mov	r3, r0
 8008598:	2b00      	cmp	r3, #0
 800859a:	d012      	beq.n	80085c2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800859c:	4b0c      	ldr	r3, [pc, #48]	; (80085d0 <xQueueGenericReset+0xcc>)
 800859e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80085a2:	601a      	str	r2, [r3, #0]
 80085a4:	f3bf 8f4f 	dsb	sy
 80085a8:	f3bf 8f6f 	isb	sy
 80085ac:	e009      	b.n	80085c2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	3310      	adds	r3, #16
 80085b2:	4618      	mov	r0, r3
 80085b4:	f7ff fef2 	bl	800839c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	3324      	adds	r3, #36	; 0x24
 80085bc:	4618      	mov	r0, r3
 80085be:	f7ff feed 	bl	800839c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80085c2:	f001 ffef 	bl	800a5a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80085c6:	2301      	movs	r3, #1
}
 80085c8:	4618      	mov	r0, r3
 80085ca:	3710      	adds	r7, #16
 80085cc:	46bd      	mov	sp, r7
 80085ce:	bd80      	pop	{r7, pc}
 80085d0:	e000ed04 	.word	0xe000ed04

080085d4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b08e      	sub	sp, #56	; 0x38
 80085d8:	af02      	add	r7, sp, #8
 80085da:	60f8      	str	r0, [r7, #12]
 80085dc:	60b9      	str	r1, [r7, #8]
 80085de:	607a      	str	r2, [r7, #4]
 80085e0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d10a      	bne.n	80085fe <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80085e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085ec:	f383 8811 	msr	BASEPRI, r3
 80085f0:	f3bf 8f6f 	isb	sy
 80085f4:	f3bf 8f4f 	dsb	sy
 80085f8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80085fa:	bf00      	nop
 80085fc:	e7fe      	b.n	80085fc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d10a      	bne.n	800861a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8008604:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008608:	f383 8811 	msr	BASEPRI, r3
 800860c:	f3bf 8f6f 	isb	sy
 8008610:	f3bf 8f4f 	dsb	sy
 8008614:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008616:	bf00      	nop
 8008618:	e7fe      	b.n	8008618 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d002      	beq.n	8008626 <xQueueGenericCreateStatic+0x52>
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d001      	beq.n	800862a <xQueueGenericCreateStatic+0x56>
 8008626:	2301      	movs	r3, #1
 8008628:	e000      	b.n	800862c <xQueueGenericCreateStatic+0x58>
 800862a:	2300      	movs	r3, #0
 800862c:	2b00      	cmp	r3, #0
 800862e:	d10a      	bne.n	8008646 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8008630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008634:	f383 8811 	msr	BASEPRI, r3
 8008638:	f3bf 8f6f 	isb	sy
 800863c:	f3bf 8f4f 	dsb	sy
 8008640:	623b      	str	r3, [r7, #32]
}
 8008642:	bf00      	nop
 8008644:	e7fe      	b.n	8008644 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d102      	bne.n	8008652 <xQueueGenericCreateStatic+0x7e>
 800864c:	68bb      	ldr	r3, [r7, #8]
 800864e:	2b00      	cmp	r3, #0
 8008650:	d101      	bne.n	8008656 <xQueueGenericCreateStatic+0x82>
 8008652:	2301      	movs	r3, #1
 8008654:	e000      	b.n	8008658 <xQueueGenericCreateStatic+0x84>
 8008656:	2300      	movs	r3, #0
 8008658:	2b00      	cmp	r3, #0
 800865a:	d10a      	bne.n	8008672 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800865c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008660:	f383 8811 	msr	BASEPRI, r3
 8008664:	f3bf 8f6f 	isb	sy
 8008668:	f3bf 8f4f 	dsb	sy
 800866c:	61fb      	str	r3, [r7, #28]
}
 800866e:	bf00      	nop
 8008670:	e7fe      	b.n	8008670 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008672:	2348      	movs	r3, #72	; 0x48
 8008674:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008676:	697b      	ldr	r3, [r7, #20]
 8008678:	2b48      	cmp	r3, #72	; 0x48
 800867a:	d00a      	beq.n	8008692 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800867c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008680:	f383 8811 	msr	BASEPRI, r3
 8008684:	f3bf 8f6f 	isb	sy
 8008688:	f3bf 8f4f 	dsb	sy
 800868c:	61bb      	str	r3, [r7, #24]
}
 800868e:	bf00      	nop
 8008690:	e7fe      	b.n	8008690 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008692:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800869a:	2b00      	cmp	r3, #0
 800869c:	d00d      	beq.n	80086ba <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800869e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086a0:	2201      	movs	r2, #1
 80086a2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80086a6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80086aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086ac:	9300      	str	r3, [sp, #0]
 80086ae:	4613      	mov	r3, r2
 80086b0:	687a      	ldr	r2, [r7, #4]
 80086b2:	68b9      	ldr	r1, [r7, #8]
 80086b4:	68f8      	ldr	r0, [r7, #12]
 80086b6:	f000 f83f 	bl	8008738 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80086ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80086bc:	4618      	mov	r0, r3
 80086be:	3730      	adds	r7, #48	; 0x30
 80086c0:	46bd      	mov	sp, r7
 80086c2:	bd80      	pop	{r7, pc}

080086c4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b08a      	sub	sp, #40	; 0x28
 80086c8:	af02      	add	r7, sp, #8
 80086ca:	60f8      	str	r0, [r7, #12]
 80086cc:	60b9      	str	r1, [r7, #8]
 80086ce:	4613      	mov	r3, r2
 80086d0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d10a      	bne.n	80086ee <xQueueGenericCreate+0x2a>
	__asm volatile
 80086d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086dc:	f383 8811 	msr	BASEPRI, r3
 80086e0:	f3bf 8f6f 	isb	sy
 80086e4:	f3bf 8f4f 	dsb	sy
 80086e8:	613b      	str	r3, [r7, #16]
}
 80086ea:	bf00      	nop
 80086ec:	e7fe      	b.n	80086ec <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	68ba      	ldr	r2, [r7, #8]
 80086f2:	fb02 f303 	mul.w	r3, r2, r3
 80086f6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80086f8:	69fb      	ldr	r3, [r7, #28]
 80086fa:	3348      	adds	r3, #72	; 0x48
 80086fc:	4618      	mov	r0, r3
 80086fe:	f002 f843 	bl	800a788 <pvPortMalloc>
 8008702:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008704:	69bb      	ldr	r3, [r7, #24]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d011      	beq.n	800872e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800870a:	69bb      	ldr	r3, [r7, #24]
 800870c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800870e:	697b      	ldr	r3, [r7, #20]
 8008710:	3348      	adds	r3, #72	; 0x48
 8008712:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008714:	69bb      	ldr	r3, [r7, #24]
 8008716:	2200      	movs	r2, #0
 8008718:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800871c:	79fa      	ldrb	r2, [r7, #7]
 800871e:	69bb      	ldr	r3, [r7, #24]
 8008720:	9300      	str	r3, [sp, #0]
 8008722:	4613      	mov	r3, r2
 8008724:	697a      	ldr	r2, [r7, #20]
 8008726:	68b9      	ldr	r1, [r7, #8]
 8008728:	68f8      	ldr	r0, [r7, #12]
 800872a:	f000 f805 	bl	8008738 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800872e:	69bb      	ldr	r3, [r7, #24]
	}
 8008730:	4618      	mov	r0, r3
 8008732:	3720      	adds	r7, #32
 8008734:	46bd      	mov	sp, r7
 8008736:	bd80      	pop	{r7, pc}

08008738 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b084      	sub	sp, #16
 800873c:	af00      	add	r7, sp, #0
 800873e:	60f8      	str	r0, [r7, #12]
 8008740:	60b9      	str	r1, [r7, #8]
 8008742:	607a      	str	r2, [r7, #4]
 8008744:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008746:	68bb      	ldr	r3, [r7, #8]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d103      	bne.n	8008754 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800874c:	69bb      	ldr	r3, [r7, #24]
 800874e:	69ba      	ldr	r2, [r7, #24]
 8008750:	601a      	str	r2, [r3, #0]
 8008752:	e002      	b.n	800875a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008754:	69bb      	ldr	r3, [r7, #24]
 8008756:	687a      	ldr	r2, [r7, #4]
 8008758:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800875a:	69bb      	ldr	r3, [r7, #24]
 800875c:	68fa      	ldr	r2, [r7, #12]
 800875e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008760:	69bb      	ldr	r3, [r7, #24]
 8008762:	68ba      	ldr	r2, [r7, #8]
 8008764:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008766:	2101      	movs	r1, #1
 8008768:	69b8      	ldr	r0, [r7, #24]
 800876a:	f7ff fecb 	bl	8008504 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800876e:	bf00      	nop
 8008770:	3710      	adds	r7, #16
 8008772:	46bd      	mov	sp, r7
 8008774:	bd80      	pop	{r7, pc}
	...

08008778 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008778:	b580      	push	{r7, lr}
 800877a:	b08e      	sub	sp, #56	; 0x38
 800877c:	af00      	add	r7, sp, #0
 800877e:	60f8      	str	r0, [r7, #12]
 8008780:	60b9      	str	r1, [r7, #8]
 8008782:	607a      	str	r2, [r7, #4]
 8008784:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008786:	2300      	movs	r3, #0
 8008788:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800878e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008790:	2b00      	cmp	r3, #0
 8008792:	d10a      	bne.n	80087aa <xQueueGenericSend+0x32>
	__asm volatile
 8008794:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008798:	f383 8811 	msr	BASEPRI, r3
 800879c:	f3bf 8f6f 	isb	sy
 80087a0:	f3bf 8f4f 	dsb	sy
 80087a4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80087a6:	bf00      	nop
 80087a8:	e7fe      	b.n	80087a8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80087aa:	68bb      	ldr	r3, [r7, #8]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d103      	bne.n	80087b8 <xQueueGenericSend+0x40>
 80087b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d101      	bne.n	80087bc <xQueueGenericSend+0x44>
 80087b8:	2301      	movs	r3, #1
 80087ba:	e000      	b.n	80087be <xQueueGenericSend+0x46>
 80087bc:	2300      	movs	r3, #0
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d10a      	bne.n	80087d8 <xQueueGenericSend+0x60>
	__asm volatile
 80087c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087c6:	f383 8811 	msr	BASEPRI, r3
 80087ca:	f3bf 8f6f 	isb	sy
 80087ce:	f3bf 8f4f 	dsb	sy
 80087d2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80087d4:	bf00      	nop
 80087d6:	e7fe      	b.n	80087d6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	2b02      	cmp	r3, #2
 80087dc:	d103      	bne.n	80087e6 <xQueueGenericSend+0x6e>
 80087de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087e2:	2b01      	cmp	r3, #1
 80087e4:	d101      	bne.n	80087ea <xQueueGenericSend+0x72>
 80087e6:	2301      	movs	r3, #1
 80087e8:	e000      	b.n	80087ec <xQueueGenericSend+0x74>
 80087ea:	2300      	movs	r3, #0
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d10a      	bne.n	8008806 <xQueueGenericSend+0x8e>
	__asm volatile
 80087f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087f4:	f383 8811 	msr	BASEPRI, r3
 80087f8:	f3bf 8f6f 	isb	sy
 80087fc:	f3bf 8f4f 	dsb	sy
 8008800:	623b      	str	r3, [r7, #32]
}
 8008802:	bf00      	nop
 8008804:	e7fe      	b.n	8008804 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008806:	f001 fb4b 	bl	8009ea0 <xTaskGetSchedulerState>
 800880a:	4603      	mov	r3, r0
 800880c:	2b00      	cmp	r3, #0
 800880e:	d102      	bne.n	8008816 <xQueueGenericSend+0x9e>
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d101      	bne.n	800881a <xQueueGenericSend+0xa2>
 8008816:	2301      	movs	r3, #1
 8008818:	e000      	b.n	800881c <xQueueGenericSend+0xa4>
 800881a:	2300      	movs	r3, #0
 800881c:	2b00      	cmp	r3, #0
 800881e:	d10a      	bne.n	8008836 <xQueueGenericSend+0xbe>
	__asm volatile
 8008820:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008824:	f383 8811 	msr	BASEPRI, r3
 8008828:	f3bf 8f6f 	isb	sy
 800882c:	f3bf 8f4f 	dsb	sy
 8008830:	61fb      	str	r3, [r7, #28]
}
 8008832:	bf00      	nop
 8008834:	e7fe      	b.n	8008834 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008836:	f001 fe85 	bl	800a544 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800883a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800883c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800883e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008840:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008842:	429a      	cmp	r2, r3
 8008844:	d302      	bcc.n	800884c <xQueueGenericSend+0xd4>
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	2b02      	cmp	r3, #2
 800884a:	d129      	bne.n	80088a0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800884c:	683a      	ldr	r2, [r7, #0]
 800884e:	68b9      	ldr	r1, [r7, #8]
 8008850:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008852:	f000 fac1 	bl	8008dd8 <prvCopyDataToQueue>
 8008856:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008858:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800885a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800885c:	2b00      	cmp	r3, #0
 800885e:	d010      	beq.n	8008882 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008862:	3324      	adds	r3, #36	; 0x24
 8008864:	4618      	mov	r0, r3
 8008866:	f001 f95f 	bl	8009b28 <xTaskRemoveFromEventList>
 800886a:	4603      	mov	r3, r0
 800886c:	2b00      	cmp	r3, #0
 800886e:	d013      	beq.n	8008898 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008870:	4b3f      	ldr	r3, [pc, #252]	; (8008970 <xQueueGenericSend+0x1f8>)
 8008872:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008876:	601a      	str	r2, [r3, #0]
 8008878:	f3bf 8f4f 	dsb	sy
 800887c:	f3bf 8f6f 	isb	sy
 8008880:	e00a      	b.n	8008898 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008882:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008884:	2b00      	cmp	r3, #0
 8008886:	d007      	beq.n	8008898 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008888:	4b39      	ldr	r3, [pc, #228]	; (8008970 <xQueueGenericSend+0x1f8>)
 800888a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800888e:	601a      	str	r2, [r3, #0]
 8008890:	f3bf 8f4f 	dsb	sy
 8008894:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008898:	f001 fe84 	bl	800a5a4 <vPortExitCritical>
				return pdPASS;
 800889c:	2301      	movs	r3, #1
 800889e:	e063      	b.n	8008968 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d103      	bne.n	80088ae <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80088a6:	f001 fe7d 	bl	800a5a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80088aa:	2300      	movs	r3, #0
 80088ac:	e05c      	b.n	8008968 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80088ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d106      	bne.n	80088c2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80088b4:	f107 0314 	add.w	r3, r7, #20
 80088b8:	4618      	mov	r0, r3
 80088ba:	f001 f997 	bl	8009bec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80088be:	2301      	movs	r3, #1
 80088c0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80088c2:	f001 fe6f 	bl	800a5a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80088c6:	f000 ff2b 	bl	8009720 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80088ca:	f001 fe3b 	bl	800a544 <vPortEnterCritical>
 80088ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80088d4:	b25b      	sxtb	r3, r3
 80088d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088da:	d103      	bne.n	80088e4 <xQueueGenericSend+0x16c>
 80088dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088de:	2200      	movs	r2, #0
 80088e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80088e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80088ea:	b25b      	sxtb	r3, r3
 80088ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088f0:	d103      	bne.n	80088fa <xQueueGenericSend+0x182>
 80088f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088f4:	2200      	movs	r2, #0
 80088f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80088fa:	f001 fe53 	bl	800a5a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80088fe:	1d3a      	adds	r2, r7, #4
 8008900:	f107 0314 	add.w	r3, r7, #20
 8008904:	4611      	mov	r1, r2
 8008906:	4618      	mov	r0, r3
 8008908:	f001 f986 	bl	8009c18 <xTaskCheckForTimeOut>
 800890c:	4603      	mov	r3, r0
 800890e:	2b00      	cmp	r3, #0
 8008910:	d124      	bne.n	800895c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008912:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008914:	f000 fb58 	bl	8008fc8 <prvIsQueueFull>
 8008918:	4603      	mov	r3, r0
 800891a:	2b00      	cmp	r3, #0
 800891c:	d018      	beq.n	8008950 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800891e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008920:	3310      	adds	r3, #16
 8008922:	687a      	ldr	r2, [r7, #4]
 8008924:	4611      	mov	r1, r2
 8008926:	4618      	mov	r0, r3
 8008928:	f001 f8da 	bl	8009ae0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800892c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800892e:	f000 fae3 	bl	8008ef8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008932:	f000 ff03 	bl	800973c <xTaskResumeAll>
 8008936:	4603      	mov	r3, r0
 8008938:	2b00      	cmp	r3, #0
 800893a:	f47f af7c 	bne.w	8008836 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800893e:	4b0c      	ldr	r3, [pc, #48]	; (8008970 <xQueueGenericSend+0x1f8>)
 8008940:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008944:	601a      	str	r2, [r3, #0]
 8008946:	f3bf 8f4f 	dsb	sy
 800894a:	f3bf 8f6f 	isb	sy
 800894e:	e772      	b.n	8008836 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008950:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008952:	f000 fad1 	bl	8008ef8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008956:	f000 fef1 	bl	800973c <xTaskResumeAll>
 800895a:	e76c      	b.n	8008836 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800895c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800895e:	f000 facb 	bl	8008ef8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008962:	f000 feeb 	bl	800973c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008966:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008968:	4618      	mov	r0, r3
 800896a:	3738      	adds	r7, #56	; 0x38
 800896c:	46bd      	mov	sp, r7
 800896e:	bd80      	pop	{r7, pc}
 8008970:	e000ed04 	.word	0xe000ed04

08008974 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008974:	b580      	push	{r7, lr}
 8008976:	b08e      	sub	sp, #56	; 0x38
 8008978:	af00      	add	r7, sp, #0
 800897a:	6078      	str	r0, [r7, #4]
 800897c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8008982:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008984:	2b00      	cmp	r3, #0
 8008986:	d10a      	bne.n	800899e <xQueueGiveFromISR+0x2a>
	__asm volatile
 8008988:	f04f 0350 	mov.w	r3, #80	; 0x50
 800898c:	f383 8811 	msr	BASEPRI, r3
 8008990:	f3bf 8f6f 	isb	sy
 8008994:	f3bf 8f4f 	dsb	sy
 8008998:	623b      	str	r3, [r7, #32]
}
 800899a:	bf00      	nop
 800899c:	e7fe      	b.n	800899c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800899e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d00a      	beq.n	80089bc <xQueueGiveFromISR+0x48>
	__asm volatile
 80089a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089aa:	f383 8811 	msr	BASEPRI, r3
 80089ae:	f3bf 8f6f 	isb	sy
 80089b2:	f3bf 8f4f 	dsb	sy
 80089b6:	61fb      	str	r3, [r7, #28]
}
 80089b8:	bf00      	nop
 80089ba:	e7fe      	b.n	80089ba <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80089bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d103      	bne.n	80089cc <xQueueGiveFromISR+0x58>
 80089c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089c6:	689b      	ldr	r3, [r3, #8]
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d101      	bne.n	80089d0 <xQueueGiveFromISR+0x5c>
 80089cc:	2301      	movs	r3, #1
 80089ce:	e000      	b.n	80089d2 <xQueueGiveFromISR+0x5e>
 80089d0:	2300      	movs	r3, #0
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d10a      	bne.n	80089ec <xQueueGiveFromISR+0x78>
	__asm volatile
 80089d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089da:	f383 8811 	msr	BASEPRI, r3
 80089de:	f3bf 8f6f 	isb	sy
 80089e2:	f3bf 8f4f 	dsb	sy
 80089e6:	61bb      	str	r3, [r7, #24]
}
 80089e8:	bf00      	nop
 80089ea:	e7fe      	b.n	80089ea <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80089ec:	f001 fe8c 	bl	800a708 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80089f0:	f3ef 8211 	mrs	r2, BASEPRI
 80089f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089f8:	f383 8811 	msr	BASEPRI, r3
 80089fc:	f3bf 8f6f 	isb	sy
 8008a00:	f3bf 8f4f 	dsb	sy
 8008a04:	617a      	str	r2, [r7, #20]
 8008a06:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008a08:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008a0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a10:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008a12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a16:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008a18:	429a      	cmp	r2, r3
 8008a1a:	d22b      	bcs.n	8008a74 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008a1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a1e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008a22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008a26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a28:	1c5a      	adds	r2, r3, #1
 8008a2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a2c:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008a2e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008a32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a36:	d112      	bne.n	8008a5e <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008a38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d016      	beq.n	8008a6e <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008a40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a42:	3324      	adds	r3, #36	; 0x24
 8008a44:	4618      	mov	r0, r3
 8008a46:	f001 f86f 	bl	8009b28 <xTaskRemoveFromEventList>
 8008a4a:	4603      	mov	r3, r0
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d00e      	beq.n	8008a6e <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d00b      	beq.n	8008a6e <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	2201      	movs	r2, #1
 8008a5a:	601a      	str	r2, [r3, #0]
 8008a5c:	e007      	b.n	8008a6e <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008a5e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008a62:	3301      	adds	r3, #1
 8008a64:	b2db      	uxtb	r3, r3
 8008a66:	b25a      	sxtb	r2, r3
 8008a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008a6e:	2301      	movs	r3, #1
 8008a70:	637b      	str	r3, [r7, #52]	; 0x34
 8008a72:	e001      	b.n	8008a78 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008a74:	2300      	movs	r3, #0
 8008a76:	637b      	str	r3, [r7, #52]	; 0x34
 8008a78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a7a:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008a82:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008a84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008a86:	4618      	mov	r0, r3
 8008a88:	3738      	adds	r7, #56	; 0x38
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	bd80      	pop	{r7, pc}
	...

08008a90 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b08e      	sub	sp, #56	; 0x38
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
 8008a98:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008aa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d10a      	bne.n	8008ac2 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8008aac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ab0:	f383 8811 	msr	BASEPRI, r3
 8008ab4:	f3bf 8f6f 	isb	sy
 8008ab8:	f3bf 8f4f 	dsb	sy
 8008abc:	623b      	str	r3, [r7, #32]
}
 8008abe:	bf00      	nop
 8008ac0:	e7fe      	b.n	8008ac0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d00a      	beq.n	8008ae0 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8008aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ace:	f383 8811 	msr	BASEPRI, r3
 8008ad2:	f3bf 8f6f 	isb	sy
 8008ad6:	f3bf 8f4f 	dsb	sy
 8008ada:	61fb      	str	r3, [r7, #28]
}
 8008adc:	bf00      	nop
 8008ade:	e7fe      	b.n	8008ade <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008ae0:	f001 f9de 	bl	8009ea0 <xTaskGetSchedulerState>
 8008ae4:	4603      	mov	r3, r0
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d102      	bne.n	8008af0 <xQueueSemaphoreTake+0x60>
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d101      	bne.n	8008af4 <xQueueSemaphoreTake+0x64>
 8008af0:	2301      	movs	r3, #1
 8008af2:	e000      	b.n	8008af6 <xQueueSemaphoreTake+0x66>
 8008af4:	2300      	movs	r3, #0
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d10a      	bne.n	8008b10 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8008afa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008afe:	f383 8811 	msr	BASEPRI, r3
 8008b02:	f3bf 8f6f 	isb	sy
 8008b06:	f3bf 8f4f 	dsb	sy
 8008b0a:	61bb      	str	r3, [r7, #24]
}
 8008b0c:	bf00      	nop
 8008b0e:	e7fe      	b.n	8008b0e <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008b10:	f001 fd18 	bl	800a544 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008b14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b18:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008b1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d024      	beq.n	8008b6a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008b20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b22:	1e5a      	subs	r2, r3, #1
 8008b24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b26:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008b28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d104      	bne.n	8008b3a <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008b30:	f001 fb5e 	bl	800a1f0 <pvTaskIncrementMutexHeldCount>
 8008b34:	4602      	mov	r2, r0
 8008b36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b38:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008b3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b3c:	691b      	ldr	r3, [r3, #16]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d00f      	beq.n	8008b62 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008b42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b44:	3310      	adds	r3, #16
 8008b46:	4618      	mov	r0, r3
 8008b48:	f000 ffee 	bl	8009b28 <xTaskRemoveFromEventList>
 8008b4c:	4603      	mov	r3, r0
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d007      	beq.n	8008b62 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008b52:	4b54      	ldr	r3, [pc, #336]	; (8008ca4 <xQueueSemaphoreTake+0x214>)
 8008b54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b58:	601a      	str	r2, [r3, #0]
 8008b5a:	f3bf 8f4f 	dsb	sy
 8008b5e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008b62:	f001 fd1f 	bl	800a5a4 <vPortExitCritical>
				return pdPASS;
 8008b66:	2301      	movs	r3, #1
 8008b68:	e097      	b.n	8008c9a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d111      	bne.n	8008b94 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008b70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d00a      	beq.n	8008b8c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8008b76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b7a:	f383 8811 	msr	BASEPRI, r3
 8008b7e:	f3bf 8f6f 	isb	sy
 8008b82:	f3bf 8f4f 	dsb	sy
 8008b86:	617b      	str	r3, [r7, #20]
}
 8008b88:	bf00      	nop
 8008b8a:	e7fe      	b.n	8008b8a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008b8c:	f001 fd0a 	bl	800a5a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008b90:	2300      	movs	r3, #0
 8008b92:	e082      	b.n	8008c9a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008b94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d106      	bne.n	8008ba8 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008b9a:	f107 030c 	add.w	r3, r7, #12
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	f001 f824 	bl	8009bec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008ba4:	2301      	movs	r3, #1
 8008ba6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008ba8:	f001 fcfc 	bl	800a5a4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008bac:	f000 fdb8 	bl	8009720 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008bb0:	f001 fcc8 	bl	800a544 <vPortEnterCritical>
 8008bb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bb6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008bba:	b25b      	sxtb	r3, r3
 8008bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bc0:	d103      	bne.n	8008bca <xQueueSemaphoreTake+0x13a>
 8008bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008bca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bcc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008bd0:	b25b      	sxtb	r3, r3
 8008bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bd6:	d103      	bne.n	8008be0 <xQueueSemaphoreTake+0x150>
 8008bd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bda:	2200      	movs	r2, #0
 8008bdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008be0:	f001 fce0 	bl	800a5a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008be4:	463a      	mov	r2, r7
 8008be6:	f107 030c 	add.w	r3, r7, #12
 8008bea:	4611      	mov	r1, r2
 8008bec:	4618      	mov	r0, r3
 8008bee:	f001 f813 	bl	8009c18 <xTaskCheckForTimeOut>
 8008bf2:	4603      	mov	r3, r0
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d132      	bne.n	8008c5e <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008bf8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008bfa:	f000 f9cf 	bl	8008f9c <prvIsQueueEmpty>
 8008bfe:	4603      	mov	r3, r0
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d026      	beq.n	8008c52 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008c04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d109      	bne.n	8008c20 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8008c0c:	f001 fc9a 	bl	800a544 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008c10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c12:	689b      	ldr	r3, [r3, #8]
 8008c14:	4618      	mov	r0, r3
 8008c16:	f001 f961 	bl	8009edc <xTaskPriorityInherit>
 8008c1a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8008c1c:	f001 fcc2 	bl	800a5a4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008c20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c22:	3324      	adds	r3, #36	; 0x24
 8008c24:	683a      	ldr	r2, [r7, #0]
 8008c26:	4611      	mov	r1, r2
 8008c28:	4618      	mov	r0, r3
 8008c2a:	f000 ff59 	bl	8009ae0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008c2e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008c30:	f000 f962 	bl	8008ef8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008c34:	f000 fd82 	bl	800973c <xTaskResumeAll>
 8008c38:	4603      	mov	r3, r0
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	f47f af68 	bne.w	8008b10 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8008c40:	4b18      	ldr	r3, [pc, #96]	; (8008ca4 <xQueueSemaphoreTake+0x214>)
 8008c42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008c46:	601a      	str	r2, [r3, #0]
 8008c48:	f3bf 8f4f 	dsb	sy
 8008c4c:	f3bf 8f6f 	isb	sy
 8008c50:	e75e      	b.n	8008b10 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008c52:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008c54:	f000 f950 	bl	8008ef8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008c58:	f000 fd70 	bl	800973c <xTaskResumeAll>
 8008c5c:	e758      	b.n	8008b10 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008c5e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008c60:	f000 f94a 	bl	8008ef8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008c64:	f000 fd6a 	bl	800973c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008c68:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008c6a:	f000 f997 	bl	8008f9c <prvIsQueueEmpty>
 8008c6e:	4603      	mov	r3, r0
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	f43f af4d 	beq.w	8008b10 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008c76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d00d      	beq.n	8008c98 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8008c7c:	f001 fc62 	bl	800a544 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008c80:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008c82:	f000 f891 	bl	8008da8 <prvGetDisinheritPriorityAfterTimeout>
 8008c86:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008c88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c8a:	689b      	ldr	r3, [r3, #8]
 8008c8c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008c8e:	4618      	mov	r0, r3
 8008c90:	f001 fa20 	bl	800a0d4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008c94:	f001 fc86 	bl	800a5a4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008c98:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	3738      	adds	r7, #56	; 0x38
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	bd80      	pop	{r7, pc}
 8008ca2:	bf00      	nop
 8008ca4:	e000ed04 	.word	0xe000ed04

08008ca8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b08e      	sub	sp, #56	; 0x38
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	60f8      	str	r0, [r7, #12]
 8008cb0:	60b9      	str	r1, [r7, #8]
 8008cb2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d10a      	bne.n	8008cd4 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8008cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cc2:	f383 8811 	msr	BASEPRI, r3
 8008cc6:	f3bf 8f6f 	isb	sy
 8008cca:	f3bf 8f4f 	dsb	sy
 8008cce:	623b      	str	r3, [r7, #32]
}
 8008cd0:	bf00      	nop
 8008cd2:	e7fe      	b.n	8008cd2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008cd4:	68bb      	ldr	r3, [r7, #8]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d103      	bne.n	8008ce2 <xQueueReceiveFromISR+0x3a>
 8008cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d101      	bne.n	8008ce6 <xQueueReceiveFromISR+0x3e>
 8008ce2:	2301      	movs	r3, #1
 8008ce4:	e000      	b.n	8008ce8 <xQueueReceiveFromISR+0x40>
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d10a      	bne.n	8008d02 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8008cec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cf0:	f383 8811 	msr	BASEPRI, r3
 8008cf4:	f3bf 8f6f 	isb	sy
 8008cf8:	f3bf 8f4f 	dsb	sy
 8008cfc:	61fb      	str	r3, [r7, #28]
}
 8008cfe:	bf00      	nop
 8008d00:	e7fe      	b.n	8008d00 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008d02:	f001 fd01 	bl	800a708 <vPortValidateInterruptPriority>
	__asm volatile
 8008d06:	f3ef 8211 	mrs	r2, BASEPRI
 8008d0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d0e:	f383 8811 	msr	BASEPRI, r3
 8008d12:	f3bf 8f6f 	isb	sy
 8008d16:	f3bf 8f4f 	dsb	sy
 8008d1a:	61ba      	str	r2, [r7, #24]
 8008d1c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008d1e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008d20:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008d22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d26:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d02f      	beq.n	8008d8e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d30:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008d34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008d38:	68b9      	ldr	r1, [r7, #8]
 8008d3a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008d3c:	f000 f8b6 	bl	8008eac <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008d40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d42:	1e5a      	subs	r2, r3, #1
 8008d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d46:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008d48:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d50:	d112      	bne.n	8008d78 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008d52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d54:	691b      	ldr	r3, [r3, #16]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d016      	beq.n	8008d88 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008d5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d5c:	3310      	adds	r3, #16
 8008d5e:	4618      	mov	r0, r3
 8008d60:	f000 fee2 	bl	8009b28 <xTaskRemoveFromEventList>
 8008d64:	4603      	mov	r3, r0
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d00e      	beq.n	8008d88 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d00b      	beq.n	8008d88 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2201      	movs	r2, #1
 8008d74:	601a      	str	r2, [r3, #0]
 8008d76:	e007      	b.n	8008d88 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008d78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008d7c:	3301      	adds	r3, #1
 8008d7e:	b2db      	uxtb	r3, r3
 8008d80:	b25a      	sxtb	r2, r3
 8008d82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8008d88:	2301      	movs	r3, #1
 8008d8a:	637b      	str	r3, [r7, #52]	; 0x34
 8008d8c:	e001      	b.n	8008d92 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8008d8e:	2300      	movs	r3, #0
 8008d90:	637b      	str	r3, [r7, #52]	; 0x34
 8008d92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d94:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008d96:	693b      	ldr	r3, [r7, #16]
 8008d98:	f383 8811 	msr	BASEPRI, r3
}
 8008d9c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008d9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008da0:	4618      	mov	r0, r3
 8008da2:	3738      	adds	r7, #56	; 0x38
 8008da4:	46bd      	mov	sp, r7
 8008da6:	bd80      	pop	{r7, pc}

08008da8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008da8:	b480      	push	{r7}
 8008daa:	b085      	sub	sp, #20
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d006      	beq.n	8008dc6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	f1c3 0307 	rsb	r3, r3, #7
 8008dc2:	60fb      	str	r3, [r7, #12]
 8008dc4:	e001      	b.n	8008dca <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008dca:	68fb      	ldr	r3, [r7, #12]
	}
 8008dcc:	4618      	mov	r0, r3
 8008dce:	3714      	adds	r7, #20
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd6:	4770      	bx	lr

08008dd8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b086      	sub	sp, #24
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	60f8      	str	r0, [r7, #12]
 8008de0:	60b9      	str	r1, [r7, #8]
 8008de2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008de4:	2300      	movs	r3, #0
 8008de6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dec:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d10d      	bne.n	8008e12 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d14d      	bne.n	8008e9a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	689b      	ldr	r3, [r3, #8]
 8008e02:	4618      	mov	r0, r3
 8008e04:	f001 f8e0 	bl	8009fc8 <xTaskPriorityDisinherit>
 8008e08:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	609a      	str	r2, [r3, #8]
 8008e10:	e043      	b.n	8008e9a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d119      	bne.n	8008e4c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	6858      	ldr	r0, [r3, #4]
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e20:	461a      	mov	r2, r3
 8008e22:	68b9      	ldr	r1, [r7, #8]
 8008e24:	f001 fec4 	bl	800abb0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	685a      	ldr	r2, [r3, #4]
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e30:	441a      	add	r2, r3
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	685a      	ldr	r2, [r3, #4]
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	689b      	ldr	r3, [r3, #8]
 8008e3e:	429a      	cmp	r2, r3
 8008e40:	d32b      	bcc.n	8008e9a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	681a      	ldr	r2, [r3, #0]
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	605a      	str	r2, [r3, #4]
 8008e4a:	e026      	b.n	8008e9a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	68d8      	ldr	r0, [r3, #12]
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e54:	461a      	mov	r2, r3
 8008e56:	68b9      	ldr	r1, [r7, #8]
 8008e58:	f001 feaa 	bl	800abb0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	68da      	ldr	r2, [r3, #12]
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e64:	425b      	negs	r3, r3
 8008e66:	441a      	add	r2, r3
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	68da      	ldr	r2, [r3, #12]
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	429a      	cmp	r2, r3
 8008e76:	d207      	bcs.n	8008e88 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	689a      	ldr	r2, [r3, #8]
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e80:	425b      	negs	r3, r3
 8008e82:	441a      	add	r2, r3
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2b02      	cmp	r3, #2
 8008e8c:	d105      	bne.n	8008e9a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008e8e:	693b      	ldr	r3, [r7, #16]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d002      	beq.n	8008e9a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008e94:	693b      	ldr	r3, [r7, #16]
 8008e96:	3b01      	subs	r3, #1
 8008e98:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008e9a:	693b      	ldr	r3, [r7, #16]
 8008e9c:	1c5a      	adds	r2, r3, #1
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008ea2:	697b      	ldr	r3, [r7, #20]
}
 8008ea4:	4618      	mov	r0, r3
 8008ea6:	3718      	adds	r7, #24
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	bd80      	pop	{r7, pc}

08008eac <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b082      	sub	sp, #8
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
 8008eb4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d018      	beq.n	8008ef0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	68da      	ldr	r2, [r3, #12]
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ec6:	441a      	add	r2, r3
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	68da      	ldr	r2, [r3, #12]
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	689b      	ldr	r3, [r3, #8]
 8008ed4:	429a      	cmp	r2, r3
 8008ed6:	d303      	bcc.n	8008ee0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681a      	ldr	r2, [r3, #0]
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	68d9      	ldr	r1, [r3, #12]
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ee8:	461a      	mov	r2, r3
 8008eea:	6838      	ldr	r0, [r7, #0]
 8008eec:	f001 fe60 	bl	800abb0 <memcpy>
	}
}
 8008ef0:	bf00      	nop
 8008ef2:	3708      	adds	r7, #8
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	bd80      	pop	{r7, pc}

08008ef8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008ef8:	b580      	push	{r7, lr}
 8008efa:	b084      	sub	sp, #16
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008f00:	f001 fb20 	bl	800a544 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008f0a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008f0c:	e011      	b.n	8008f32 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d012      	beq.n	8008f3c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	3324      	adds	r3, #36	; 0x24
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	f000 fe04 	bl	8009b28 <xTaskRemoveFromEventList>
 8008f20:	4603      	mov	r3, r0
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d001      	beq.n	8008f2a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008f26:	f000 fed9 	bl	8009cdc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008f2a:	7bfb      	ldrb	r3, [r7, #15]
 8008f2c:	3b01      	subs	r3, #1
 8008f2e:	b2db      	uxtb	r3, r3
 8008f30:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008f32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	dce9      	bgt.n	8008f0e <prvUnlockQueue+0x16>
 8008f3a:	e000      	b.n	8008f3e <prvUnlockQueue+0x46>
					break;
 8008f3c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	22ff      	movs	r2, #255	; 0xff
 8008f42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008f46:	f001 fb2d 	bl	800a5a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008f4a:	f001 fafb 	bl	800a544 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008f54:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008f56:	e011      	b.n	8008f7c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	691b      	ldr	r3, [r3, #16]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d012      	beq.n	8008f86 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	3310      	adds	r3, #16
 8008f64:	4618      	mov	r0, r3
 8008f66:	f000 fddf 	bl	8009b28 <xTaskRemoveFromEventList>
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d001      	beq.n	8008f74 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008f70:	f000 feb4 	bl	8009cdc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008f74:	7bbb      	ldrb	r3, [r7, #14]
 8008f76:	3b01      	subs	r3, #1
 8008f78:	b2db      	uxtb	r3, r3
 8008f7a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008f7c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	dce9      	bgt.n	8008f58 <prvUnlockQueue+0x60>
 8008f84:	e000      	b.n	8008f88 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008f86:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	22ff      	movs	r2, #255	; 0xff
 8008f8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008f90:	f001 fb08 	bl	800a5a4 <vPortExitCritical>
}
 8008f94:	bf00      	nop
 8008f96:	3710      	adds	r7, #16
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	bd80      	pop	{r7, pc}

08008f9c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b084      	sub	sp, #16
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008fa4:	f001 face 	bl	800a544 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d102      	bne.n	8008fb6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008fb0:	2301      	movs	r3, #1
 8008fb2:	60fb      	str	r3, [r7, #12]
 8008fb4:	e001      	b.n	8008fba <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008fba:	f001 faf3 	bl	800a5a4 <vPortExitCritical>

	return xReturn;
 8008fbe:	68fb      	ldr	r3, [r7, #12]
}
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	3710      	adds	r7, #16
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	bd80      	pop	{r7, pc}

08008fc8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b084      	sub	sp, #16
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008fd0:	f001 fab8 	bl	800a544 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fdc:	429a      	cmp	r2, r3
 8008fde:	d102      	bne.n	8008fe6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008fe0:	2301      	movs	r3, #1
 8008fe2:	60fb      	str	r3, [r7, #12]
 8008fe4:	e001      	b.n	8008fea <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008fea:	f001 fadb 	bl	800a5a4 <vPortExitCritical>

	return xReturn;
 8008fee:	68fb      	ldr	r3, [r7, #12]
}
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	3710      	adds	r7, #16
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	bd80      	pop	{r7, pc}

08008ff8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b08e      	sub	sp, #56	; 0x38
 8008ffc:	af04      	add	r7, sp, #16
 8008ffe:	60f8      	str	r0, [r7, #12]
 8009000:	60b9      	str	r1, [r7, #8]
 8009002:	607a      	str	r2, [r7, #4]
 8009004:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009006:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009008:	2b00      	cmp	r3, #0
 800900a:	d10a      	bne.n	8009022 <xTaskCreateStatic+0x2a>
	__asm volatile
 800900c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009010:	f383 8811 	msr	BASEPRI, r3
 8009014:	f3bf 8f6f 	isb	sy
 8009018:	f3bf 8f4f 	dsb	sy
 800901c:	623b      	str	r3, [r7, #32]
}
 800901e:	bf00      	nop
 8009020:	e7fe      	b.n	8009020 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009024:	2b00      	cmp	r3, #0
 8009026:	d10a      	bne.n	800903e <xTaskCreateStatic+0x46>
	__asm volatile
 8009028:	f04f 0350 	mov.w	r3, #80	; 0x50
 800902c:	f383 8811 	msr	BASEPRI, r3
 8009030:	f3bf 8f6f 	isb	sy
 8009034:	f3bf 8f4f 	dsb	sy
 8009038:	61fb      	str	r3, [r7, #28]
}
 800903a:	bf00      	nop
 800903c:	e7fe      	b.n	800903c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800903e:	2354      	movs	r3, #84	; 0x54
 8009040:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009042:	693b      	ldr	r3, [r7, #16]
 8009044:	2b54      	cmp	r3, #84	; 0x54
 8009046:	d00a      	beq.n	800905e <xTaskCreateStatic+0x66>
	__asm volatile
 8009048:	f04f 0350 	mov.w	r3, #80	; 0x50
 800904c:	f383 8811 	msr	BASEPRI, r3
 8009050:	f3bf 8f6f 	isb	sy
 8009054:	f3bf 8f4f 	dsb	sy
 8009058:	61bb      	str	r3, [r7, #24]
}
 800905a:	bf00      	nop
 800905c:	e7fe      	b.n	800905c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800905e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009060:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009062:	2b00      	cmp	r3, #0
 8009064:	d01e      	beq.n	80090a4 <xTaskCreateStatic+0xac>
 8009066:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009068:	2b00      	cmp	r3, #0
 800906a:	d01b      	beq.n	80090a4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800906c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800906e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009072:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009074:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009078:	2202      	movs	r2, #2
 800907a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800907e:	2300      	movs	r3, #0
 8009080:	9303      	str	r3, [sp, #12]
 8009082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009084:	9302      	str	r3, [sp, #8]
 8009086:	f107 0314 	add.w	r3, r7, #20
 800908a:	9301      	str	r3, [sp, #4]
 800908c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800908e:	9300      	str	r3, [sp, #0]
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	687a      	ldr	r2, [r7, #4]
 8009094:	68b9      	ldr	r1, [r7, #8]
 8009096:	68f8      	ldr	r0, [r7, #12]
 8009098:	f000 f850 	bl	800913c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800909c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800909e:	f000 f8d5 	bl	800924c <prvAddNewTaskToReadyList>
 80090a2:	e001      	b.n	80090a8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80090a4:	2300      	movs	r3, #0
 80090a6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80090a8:	697b      	ldr	r3, [r7, #20]
	}
 80090aa:	4618      	mov	r0, r3
 80090ac:	3728      	adds	r7, #40	; 0x28
 80090ae:	46bd      	mov	sp, r7
 80090b0:	bd80      	pop	{r7, pc}

080090b2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80090b2:	b580      	push	{r7, lr}
 80090b4:	b08c      	sub	sp, #48	; 0x30
 80090b6:	af04      	add	r7, sp, #16
 80090b8:	60f8      	str	r0, [r7, #12]
 80090ba:	60b9      	str	r1, [r7, #8]
 80090bc:	603b      	str	r3, [r7, #0]
 80090be:	4613      	mov	r3, r2
 80090c0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80090c2:	88fb      	ldrh	r3, [r7, #6]
 80090c4:	009b      	lsls	r3, r3, #2
 80090c6:	4618      	mov	r0, r3
 80090c8:	f001 fb5e 	bl	800a788 <pvPortMalloc>
 80090cc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80090ce:	697b      	ldr	r3, [r7, #20]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d00e      	beq.n	80090f2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80090d4:	2054      	movs	r0, #84	; 0x54
 80090d6:	f001 fb57 	bl	800a788 <pvPortMalloc>
 80090da:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80090dc:	69fb      	ldr	r3, [r7, #28]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d003      	beq.n	80090ea <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80090e2:	69fb      	ldr	r3, [r7, #28]
 80090e4:	697a      	ldr	r2, [r7, #20]
 80090e6:	631a      	str	r2, [r3, #48]	; 0x30
 80090e8:	e005      	b.n	80090f6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80090ea:	6978      	ldr	r0, [r7, #20]
 80090ec:	f001 fc18 	bl	800a920 <vPortFree>
 80090f0:	e001      	b.n	80090f6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80090f2:	2300      	movs	r3, #0
 80090f4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80090f6:	69fb      	ldr	r3, [r7, #28]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d017      	beq.n	800912c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80090fc:	69fb      	ldr	r3, [r7, #28]
 80090fe:	2200      	movs	r2, #0
 8009100:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009104:	88fa      	ldrh	r2, [r7, #6]
 8009106:	2300      	movs	r3, #0
 8009108:	9303      	str	r3, [sp, #12]
 800910a:	69fb      	ldr	r3, [r7, #28]
 800910c:	9302      	str	r3, [sp, #8]
 800910e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009110:	9301      	str	r3, [sp, #4]
 8009112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009114:	9300      	str	r3, [sp, #0]
 8009116:	683b      	ldr	r3, [r7, #0]
 8009118:	68b9      	ldr	r1, [r7, #8]
 800911a:	68f8      	ldr	r0, [r7, #12]
 800911c:	f000 f80e 	bl	800913c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009120:	69f8      	ldr	r0, [r7, #28]
 8009122:	f000 f893 	bl	800924c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009126:	2301      	movs	r3, #1
 8009128:	61bb      	str	r3, [r7, #24]
 800912a:	e002      	b.n	8009132 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800912c:	f04f 33ff 	mov.w	r3, #4294967295
 8009130:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009132:	69bb      	ldr	r3, [r7, #24]
	}
 8009134:	4618      	mov	r0, r3
 8009136:	3720      	adds	r7, #32
 8009138:	46bd      	mov	sp, r7
 800913a:	bd80      	pop	{r7, pc}

0800913c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b088      	sub	sp, #32
 8009140:	af00      	add	r7, sp, #0
 8009142:	60f8      	str	r0, [r7, #12]
 8009144:	60b9      	str	r1, [r7, #8]
 8009146:	607a      	str	r2, [r7, #4]
 8009148:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800914a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800914c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009154:	3b01      	subs	r3, #1
 8009156:	009b      	lsls	r3, r3, #2
 8009158:	4413      	add	r3, r2
 800915a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800915c:	69bb      	ldr	r3, [r7, #24]
 800915e:	f023 0307 	bic.w	r3, r3, #7
 8009162:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009164:	69bb      	ldr	r3, [r7, #24]
 8009166:	f003 0307 	and.w	r3, r3, #7
 800916a:	2b00      	cmp	r3, #0
 800916c:	d00a      	beq.n	8009184 <prvInitialiseNewTask+0x48>
	__asm volatile
 800916e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009172:	f383 8811 	msr	BASEPRI, r3
 8009176:	f3bf 8f6f 	isb	sy
 800917a:	f3bf 8f4f 	dsb	sy
 800917e:	617b      	str	r3, [r7, #20]
}
 8009180:	bf00      	nop
 8009182:	e7fe      	b.n	8009182 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009184:	68bb      	ldr	r3, [r7, #8]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d01f      	beq.n	80091ca <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800918a:	2300      	movs	r3, #0
 800918c:	61fb      	str	r3, [r7, #28]
 800918e:	e012      	b.n	80091b6 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009190:	68ba      	ldr	r2, [r7, #8]
 8009192:	69fb      	ldr	r3, [r7, #28]
 8009194:	4413      	add	r3, r2
 8009196:	7819      	ldrb	r1, [r3, #0]
 8009198:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800919a:	69fb      	ldr	r3, [r7, #28]
 800919c:	4413      	add	r3, r2
 800919e:	3334      	adds	r3, #52	; 0x34
 80091a0:	460a      	mov	r2, r1
 80091a2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80091a4:	68ba      	ldr	r2, [r7, #8]
 80091a6:	69fb      	ldr	r3, [r7, #28]
 80091a8:	4413      	add	r3, r2
 80091aa:	781b      	ldrb	r3, [r3, #0]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d006      	beq.n	80091be <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80091b0:	69fb      	ldr	r3, [r7, #28]
 80091b2:	3301      	adds	r3, #1
 80091b4:	61fb      	str	r3, [r7, #28]
 80091b6:	69fb      	ldr	r3, [r7, #28]
 80091b8:	2b0f      	cmp	r3, #15
 80091ba:	d9e9      	bls.n	8009190 <prvInitialiseNewTask+0x54>
 80091bc:	e000      	b.n	80091c0 <prvInitialiseNewTask+0x84>
			{
				break;
 80091be:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80091c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091c2:	2200      	movs	r2, #0
 80091c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80091c8:	e003      	b.n	80091d2 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80091ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091cc:	2200      	movs	r2, #0
 80091ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80091d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091d4:	2b06      	cmp	r3, #6
 80091d6:	d901      	bls.n	80091dc <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80091d8:	2306      	movs	r3, #6
 80091da:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80091dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80091e0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80091e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80091e6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80091e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091ea:	2200      	movs	r2, #0
 80091ec:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80091ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091f0:	3304      	adds	r3, #4
 80091f2:	4618      	mov	r0, r3
 80091f4:	f7ff f8f2 	bl	80083dc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80091f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091fa:	3318      	adds	r3, #24
 80091fc:	4618      	mov	r0, r3
 80091fe:	f7ff f8ed 	bl	80083dc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009204:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009206:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800920a:	f1c3 0207 	rsb	r2, r3, #7
 800920e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009210:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009212:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009214:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009216:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009218:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800921a:	2200      	movs	r2, #0
 800921c:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800921e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009220:	2200      	movs	r2, #0
 8009222:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009226:	683a      	ldr	r2, [r7, #0]
 8009228:	68f9      	ldr	r1, [r7, #12]
 800922a:	69b8      	ldr	r0, [r7, #24]
 800922c:	f001 f85a 	bl	800a2e4 <pxPortInitialiseStack>
 8009230:	4602      	mov	r2, r0
 8009232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009234:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009238:	2b00      	cmp	r3, #0
 800923a:	d002      	beq.n	8009242 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800923c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800923e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009240:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009242:	bf00      	nop
 8009244:	3720      	adds	r7, #32
 8009246:	46bd      	mov	sp, r7
 8009248:	bd80      	pop	{r7, pc}
	...

0800924c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800924c:	b580      	push	{r7, lr}
 800924e:	b082      	sub	sp, #8
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009254:	f001 f976 	bl	800a544 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009258:	4b2a      	ldr	r3, [pc, #168]	; (8009304 <prvAddNewTaskToReadyList+0xb8>)
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	3301      	adds	r3, #1
 800925e:	4a29      	ldr	r2, [pc, #164]	; (8009304 <prvAddNewTaskToReadyList+0xb8>)
 8009260:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009262:	4b29      	ldr	r3, [pc, #164]	; (8009308 <prvAddNewTaskToReadyList+0xbc>)
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	2b00      	cmp	r3, #0
 8009268:	d109      	bne.n	800927e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800926a:	4a27      	ldr	r2, [pc, #156]	; (8009308 <prvAddNewTaskToReadyList+0xbc>)
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009270:	4b24      	ldr	r3, [pc, #144]	; (8009304 <prvAddNewTaskToReadyList+0xb8>)
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	2b01      	cmp	r3, #1
 8009276:	d110      	bne.n	800929a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009278:	f000 fd54 	bl	8009d24 <prvInitialiseTaskLists>
 800927c:	e00d      	b.n	800929a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800927e:	4b23      	ldr	r3, [pc, #140]	; (800930c <prvAddNewTaskToReadyList+0xc0>)
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d109      	bne.n	800929a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009286:	4b20      	ldr	r3, [pc, #128]	; (8009308 <prvAddNewTaskToReadyList+0xbc>)
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009290:	429a      	cmp	r2, r3
 8009292:	d802      	bhi.n	800929a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009294:	4a1c      	ldr	r2, [pc, #112]	; (8009308 <prvAddNewTaskToReadyList+0xbc>)
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800929a:	4b1d      	ldr	r3, [pc, #116]	; (8009310 <prvAddNewTaskToReadyList+0xc4>)
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	3301      	adds	r3, #1
 80092a0:	4a1b      	ldr	r2, [pc, #108]	; (8009310 <prvAddNewTaskToReadyList+0xc4>)
 80092a2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092a8:	2201      	movs	r2, #1
 80092aa:	409a      	lsls	r2, r3
 80092ac:	4b19      	ldr	r3, [pc, #100]	; (8009314 <prvAddNewTaskToReadyList+0xc8>)
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	4313      	orrs	r3, r2
 80092b2:	4a18      	ldr	r2, [pc, #96]	; (8009314 <prvAddNewTaskToReadyList+0xc8>)
 80092b4:	6013      	str	r3, [r2, #0]
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092ba:	4613      	mov	r3, r2
 80092bc:	009b      	lsls	r3, r3, #2
 80092be:	4413      	add	r3, r2
 80092c0:	009b      	lsls	r3, r3, #2
 80092c2:	4a15      	ldr	r2, [pc, #84]	; (8009318 <prvAddNewTaskToReadyList+0xcc>)
 80092c4:	441a      	add	r2, r3
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	3304      	adds	r3, #4
 80092ca:	4619      	mov	r1, r3
 80092cc:	4610      	mov	r0, r2
 80092ce:	f7ff f892 	bl	80083f6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80092d2:	f001 f967 	bl	800a5a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80092d6:	4b0d      	ldr	r3, [pc, #52]	; (800930c <prvAddNewTaskToReadyList+0xc0>)
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d00e      	beq.n	80092fc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80092de:	4b0a      	ldr	r3, [pc, #40]	; (8009308 <prvAddNewTaskToReadyList+0xbc>)
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092e8:	429a      	cmp	r2, r3
 80092ea:	d207      	bcs.n	80092fc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80092ec:	4b0b      	ldr	r3, [pc, #44]	; (800931c <prvAddNewTaskToReadyList+0xd0>)
 80092ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80092f2:	601a      	str	r2, [r3, #0]
 80092f4:	f3bf 8f4f 	dsb	sy
 80092f8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80092fc:	bf00      	nop
 80092fe:	3708      	adds	r7, #8
 8009300:	46bd      	mov	sp, r7
 8009302:	bd80      	pop	{r7, pc}
 8009304:	20000450 	.word	0x20000450
 8009308:	20000350 	.word	0x20000350
 800930c:	2000045c 	.word	0x2000045c
 8009310:	2000046c 	.word	0x2000046c
 8009314:	20000458 	.word	0x20000458
 8009318:	20000354 	.word	0x20000354
 800931c:	e000ed04 	.word	0xe000ed04

08009320 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8009320:	b580      	push	{r7, lr}
 8009322:	b08a      	sub	sp, #40	; 0x28
 8009324:	af00      	add	r7, sp, #0
 8009326:	6078      	str	r0, [r7, #4]
 8009328:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800932a:	2300      	movs	r3, #0
 800932c:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d10a      	bne.n	800934a <vTaskDelayUntil+0x2a>
	__asm volatile
 8009334:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009338:	f383 8811 	msr	BASEPRI, r3
 800933c:	f3bf 8f6f 	isb	sy
 8009340:	f3bf 8f4f 	dsb	sy
 8009344:	617b      	str	r3, [r7, #20]
}
 8009346:	bf00      	nop
 8009348:	e7fe      	b.n	8009348 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800934a:	683b      	ldr	r3, [r7, #0]
 800934c:	2b00      	cmp	r3, #0
 800934e:	d10a      	bne.n	8009366 <vTaskDelayUntil+0x46>
	__asm volatile
 8009350:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009354:	f383 8811 	msr	BASEPRI, r3
 8009358:	f3bf 8f6f 	isb	sy
 800935c:	f3bf 8f4f 	dsb	sy
 8009360:	613b      	str	r3, [r7, #16]
}
 8009362:	bf00      	nop
 8009364:	e7fe      	b.n	8009364 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 8009366:	4b2a      	ldr	r3, [pc, #168]	; (8009410 <vTaskDelayUntil+0xf0>)
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d00a      	beq.n	8009384 <vTaskDelayUntil+0x64>
	__asm volatile
 800936e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009372:	f383 8811 	msr	BASEPRI, r3
 8009376:	f3bf 8f6f 	isb	sy
 800937a:	f3bf 8f4f 	dsb	sy
 800937e:	60fb      	str	r3, [r7, #12]
}
 8009380:	bf00      	nop
 8009382:	e7fe      	b.n	8009382 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 8009384:	f000 f9cc 	bl	8009720 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8009388:	4b22      	ldr	r3, [pc, #136]	; (8009414 <vTaskDelayUntil+0xf4>)
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	683a      	ldr	r2, [r7, #0]
 8009394:	4413      	add	r3, r2
 8009396:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	6a3a      	ldr	r2, [r7, #32]
 800939e:	429a      	cmp	r2, r3
 80093a0:	d20b      	bcs.n	80093ba <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	69fa      	ldr	r2, [r7, #28]
 80093a8:	429a      	cmp	r2, r3
 80093aa:	d211      	bcs.n	80093d0 <vTaskDelayUntil+0xb0>
 80093ac:	69fa      	ldr	r2, [r7, #28]
 80093ae:	6a3b      	ldr	r3, [r7, #32]
 80093b0:	429a      	cmp	r2, r3
 80093b2:	d90d      	bls.n	80093d0 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 80093b4:	2301      	movs	r3, #1
 80093b6:	627b      	str	r3, [r7, #36]	; 0x24
 80093b8:	e00a      	b.n	80093d0 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	69fa      	ldr	r2, [r7, #28]
 80093c0:	429a      	cmp	r2, r3
 80093c2:	d303      	bcc.n	80093cc <vTaskDelayUntil+0xac>
 80093c4:	69fa      	ldr	r2, [r7, #28]
 80093c6:	6a3b      	ldr	r3, [r7, #32]
 80093c8:	429a      	cmp	r2, r3
 80093ca:	d901      	bls.n	80093d0 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 80093cc:	2301      	movs	r3, #1
 80093ce:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	69fa      	ldr	r2, [r7, #28]
 80093d4:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80093d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d006      	beq.n	80093ea <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80093dc:	69fa      	ldr	r2, [r7, #28]
 80093de:	6a3b      	ldr	r3, [r7, #32]
 80093e0:	1ad3      	subs	r3, r2, r3
 80093e2:	2100      	movs	r1, #0
 80093e4:	4618      	mov	r0, r3
 80093e6:	f000 ff17 	bl	800a218 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80093ea:	f000 f9a7 	bl	800973c <xTaskResumeAll>
 80093ee:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80093f0:	69bb      	ldr	r3, [r7, #24]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d107      	bne.n	8009406 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 80093f6:	4b08      	ldr	r3, [pc, #32]	; (8009418 <vTaskDelayUntil+0xf8>)
 80093f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80093fc:	601a      	str	r2, [r3, #0]
 80093fe:	f3bf 8f4f 	dsb	sy
 8009402:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009406:	bf00      	nop
 8009408:	3728      	adds	r7, #40	; 0x28
 800940a:	46bd      	mov	sp, r7
 800940c:	bd80      	pop	{r7, pc}
 800940e:	bf00      	nop
 8009410:	20000478 	.word	0x20000478
 8009414:	20000454 	.word	0x20000454
 8009418:	e000ed04 	.word	0xe000ed04

0800941c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800941c:	b580      	push	{r7, lr}
 800941e:	b084      	sub	sp, #16
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8009424:	f001 f88e 	bl	800a544 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d102      	bne.n	8009434 <vTaskSuspend+0x18>
 800942e:	4b3c      	ldr	r3, [pc, #240]	; (8009520 <vTaskSuspend+0x104>)
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	e000      	b.n	8009436 <vTaskSuspend+0x1a>
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	3304      	adds	r3, #4
 800943c:	4618      	mov	r0, r3
 800943e:	f7ff f837 	bl	80084b0 <uxListRemove>
 8009442:	4603      	mov	r3, r0
 8009444:	2b00      	cmp	r3, #0
 8009446:	d115      	bne.n	8009474 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800944c:	4935      	ldr	r1, [pc, #212]	; (8009524 <vTaskSuspend+0x108>)
 800944e:	4613      	mov	r3, r2
 8009450:	009b      	lsls	r3, r3, #2
 8009452:	4413      	add	r3, r2
 8009454:	009b      	lsls	r3, r3, #2
 8009456:	440b      	add	r3, r1
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d10a      	bne.n	8009474 <vTaskSuspend+0x58>
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009462:	2201      	movs	r2, #1
 8009464:	fa02 f303 	lsl.w	r3, r2, r3
 8009468:	43da      	mvns	r2, r3
 800946a:	4b2f      	ldr	r3, [pc, #188]	; (8009528 <vTaskSuspend+0x10c>)
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	4013      	ands	r3, r2
 8009470:	4a2d      	ldr	r2, [pc, #180]	; (8009528 <vTaskSuspend+0x10c>)
 8009472:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009478:	2b00      	cmp	r3, #0
 800947a:	d004      	beq.n	8009486 <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	3318      	adds	r3, #24
 8009480:	4618      	mov	r0, r3
 8009482:	f7ff f815 	bl	80084b0 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	3304      	adds	r3, #4
 800948a:	4619      	mov	r1, r3
 800948c:	4827      	ldr	r0, [pc, #156]	; (800952c <vTaskSuspend+0x110>)
 800948e:	f7fe ffb2 	bl	80083f6 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009498:	b2db      	uxtb	r3, r3
 800949a:	2b01      	cmp	r3, #1
 800949c:	d103      	bne.n	80094a6 <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	2200      	movs	r2, #0
 80094a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 80094a6:	f001 f87d 	bl	800a5a4 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 80094aa:	4b21      	ldr	r3, [pc, #132]	; (8009530 <vTaskSuspend+0x114>)
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d005      	beq.n	80094be <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 80094b2:	f001 f847 	bl	800a544 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 80094b6:	f000 fcd3 	bl	8009e60 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 80094ba:	f001 f873 	bl	800a5a4 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 80094be:	4b18      	ldr	r3, [pc, #96]	; (8009520 <vTaskSuspend+0x104>)
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	68fa      	ldr	r2, [r7, #12]
 80094c4:	429a      	cmp	r2, r3
 80094c6:	d127      	bne.n	8009518 <vTaskSuspend+0xfc>
		{
			if( xSchedulerRunning != pdFALSE )
 80094c8:	4b19      	ldr	r3, [pc, #100]	; (8009530 <vTaskSuspend+0x114>)
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d017      	beq.n	8009500 <vTaskSuspend+0xe4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 80094d0:	4b18      	ldr	r3, [pc, #96]	; (8009534 <vTaskSuspend+0x118>)
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d00a      	beq.n	80094ee <vTaskSuspend+0xd2>
	__asm volatile
 80094d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094dc:	f383 8811 	msr	BASEPRI, r3
 80094e0:	f3bf 8f6f 	isb	sy
 80094e4:	f3bf 8f4f 	dsb	sy
 80094e8:	60bb      	str	r3, [r7, #8]
}
 80094ea:	bf00      	nop
 80094ec:	e7fe      	b.n	80094ec <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 80094ee:	4b12      	ldr	r3, [pc, #72]	; (8009538 <vTaskSuspend+0x11c>)
 80094f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80094f4:	601a      	str	r2, [r3, #0]
 80094f6:	f3bf 8f4f 	dsb	sy
 80094fa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80094fe:	e00b      	b.n	8009518 <vTaskSuspend+0xfc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8009500:	4b0a      	ldr	r3, [pc, #40]	; (800952c <vTaskSuspend+0x110>)
 8009502:	681a      	ldr	r2, [r3, #0]
 8009504:	4b0d      	ldr	r3, [pc, #52]	; (800953c <vTaskSuspend+0x120>)
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	429a      	cmp	r2, r3
 800950a:	d103      	bne.n	8009514 <vTaskSuspend+0xf8>
					pxCurrentTCB = NULL;
 800950c:	4b04      	ldr	r3, [pc, #16]	; (8009520 <vTaskSuspend+0x104>)
 800950e:	2200      	movs	r2, #0
 8009510:	601a      	str	r2, [r3, #0]
	}
 8009512:	e001      	b.n	8009518 <vTaskSuspend+0xfc>
					vTaskSwitchContext();
 8009514:	f000 fa88 	bl	8009a28 <vTaskSwitchContext>
	}
 8009518:	bf00      	nop
 800951a:	3710      	adds	r7, #16
 800951c:	46bd      	mov	sp, r7
 800951e:	bd80      	pop	{r7, pc}
 8009520:	20000350 	.word	0x20000350
 8009524:	20000354 	.word	0x20000354
 8009528:	20000458 	.word	0x20000458
 800952c:	2000043c 	.word	0x2000043c
 8009530:	2000045c 	.word	0x2000045c
 8009534:	20000478 	.word	0x20000478
 8009538:	e000ed04 	.word	0xe000ed04
 800953c:	20000450 	.word	0x20000450

08009540 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8009540:	b480      	push	{r7}
 8009542:	b087      	sub	sp, #28
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8009548:	2300      	movs	r3, #0
 800954a:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d10a      	bne.n	800956c <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 8009556:	f04f 0350 	mov.w	r3, #80	; 0x50
 800955a:	f383 8811 	msr	BASEPRI, r3
 800955e:	f3bf 8f6f 	isb	sy
 8009562:	f3bf 8f4f 	dsb	sy
 8009566:	60fb      	str	r3, [r7, #12]
}
 8009568:	bf00      	nop
 800956a:	e7fe      	b.n	800956a <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800956c:	693b      	ldr	r3, [r7, #16]
 800956e:	695b      	ldr	r3, [r3, #20]
 8009570:	4a0a      	ldr	r2, [pc, #40]	; (800959c <prvTaskIsTaskSuspended+0x5c>)
 8009572:	4293      	cmp	r3, r2
 8009574:	d10a      	bne.n	800958c <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8009576:	693b      	ldr	r3, [r7, #16]
 8009578:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800957a:	4a09      	ldr	r2, [pc, #36]	; (80095a0 <prvTaskIsTaskSuspended+0x60>)
 800957c:	4293      	cmp	r3, r2
 800957e:	d005      	beq.n	800958c <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8009580:	693b      	ldr	r3, [r7, #16]
 8009582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009584:	2b00      	cmp	r3, #0
 8009586:	d101      	bne.n	800958c <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 8009588:	2301      	movs	r3, #1
 800958a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800958c:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800958e:	4618      	mov	r0, r3
 8009590:	371c      	adds	r7, #28
 8009592:	46bd      	mov	sp, r7
 8009594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009598:	4770      	bx	lr
 800959a:	bf00      	nop
 800959c:	2000043c 	.word	0x2000043c
 80095a0:	20000410 	.word	0x20000410

080095a4 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 80095a4:	b580      	push	{r7, lr}
 80095a6:	b084      	sub	sp, #16
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d10a      	bne.n	80095cc <vTaskResume+0x28>
	__asm volatile
 80095b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095ba:	f383 8811 	msr	BASEPRI, r3
 80095be:	f3bf 8f6f 	isb	sy
 80095c2:	f3bf 8f4f 	dsb	sy
 80095c6:	60bb      	str	r3, [r7, #8]
}
 80095c8:	bf00      	nop
 80095ca:	e7fe      	b.n	80095ca <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 80095cc:	4b20      	ldr	r3, [pc, #128]	; (8009650 <vTaskResume+0xac>)
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	68fa      	ldr	r2, [r7, #12]
 80095d2:	429a      	cmp	r2, r3
 80095d4:	d037      	beq.n	8009646 <vTaskResume+0xa2>
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d034      	beq.n	8009646 <vTaskResume+0xa2>
		{
			taskENTER_CRITICAL();
 80095dc:	f000 ffb2 	bl	800a544 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 80095e0:	68f8      	ldr	r0, [r7, #12]
 80095e2:	f7ff ffad 	bl	8009540 <prvTaskIsTaskSuspended>
 80095e6:	4603      	mov	r3, r0
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d02a      	beq.n	8009642 <vTaskResume+0x9e>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	3304      	adds	r3, #4
 80095f0:	4618      	mov	r0, r3
 80095f2:	f7fe ff5d 	bl	80084b0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095fa:	2201      	movs	r2, #1
 80095fc:	409a      	lsls	r2, r3
 80095fe:	4b15      	ldr	r3, [pc, #84]	; (8009654 <vTaskResume+0xb0>)
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	4313      	orrs	r3, r2
 8009604:	4a13      	ldr	r2, [pc, #76]	; (8009654 <vTaskResume+0xb0>)
 8009606:	6013      	str	r3, [r2, #0]
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800960c:	4613      	mov	r3, r2
 800960e:	009b      	lsls	r3, r3, #2
 8009610:	4413      	add	r3, r2
 8009612:	009b      	lsls	r3, r3, #2
 8009614:	4a10      	ldr	r2, [pc, #64]	; (8009658 <vTaskResume+0xb4>)
 8009616:	441a      	add	r2, r3
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	3304      	adds	r3, #4
 800961c:	4619      	mov	r1, r3
 800961e:	4610      	mov	r0, r2
 8009620:	f7fe fee9 	bl	80083f6 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009628:	4b09      	ldr	r3, [pc, #36]	; (8009650 <vTaskResume+0xac>)
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800962e:	429a      	cmp	r2, r3
 8009630:	d307      	bcc.n	8009642 <vTaskResume+0x9e>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8009632:	4b0a      	ldr	r3, [pc, #40]	; (800965c <vTaskResume+0xb8>)
 8009634:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009638:	601a      	str	r2, [r3, #0]
 800963a:	f3bf 8f4f 	dsb	sy
 800963e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8009642:	f000 ffaf 	bl	800a5a4 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009646:	bf00      	nop
 8009648:	3710      	adds	r7, #16
 800964a:	46bd      	mov	sp, r7
 800964c:	bd80      	pop	{r7, pc}
 800964e:	bf00      	nop
 8009650:	20000350 	.word	0x20000350
 8009654:	20000458 	.word	0x20000458
 8009658:	20000354 	.word	0x20000354
 800965c:	e000ed04 	.word	0xe000ed04

08009660 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009660:	b580      	push	{r7, lr}
 8009662:	b08a      	sub	sp, #40	; 0x28
 8009664:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009666:	2300      	movs	r3, #0
 8009668:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800966a:	2300      	movs	r3, #0
 800966c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800966e:	463a      	mov	r2, r7
 8009670:	1d39      	adds	r1, r7, #4
 8009672:	f107 0308 	add.w	r3, r7, #8
 8009676:	4618      	mov	r0, r3
 8009678:	f7f7 fbbc 	bl	8000df4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800967c:	6839      	ldr	r1, [r7, #0]
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	68ba      	ldr	r2, [r7, #8]
 8009682:	9202      	str	r2, [sp, #8]
 8009684:	9301      	str	r3, [sp, #4]
 8009686:	2300      	movs	r3, #0
 8009688:	9300      	str	r3, [sp, #0]
 800968a:	2300      	movs	r3, #0
 800968c:	460a      	mov	r2, r1
 800968e:	491e      	ldr	r1, [pc, #120]	; (8009708 <vTaskStartScheduler+0xa8>)
 8009690:	481e      	ldr	r0, [pc, #120]	; (800970c <vTaskStartScheduler+0xac>)
 8009692:	f7ff fcb1 	bl	8008ff8 <xTaskCreateStatic>
 8009696:	4603      	mov	r3, r0
 8009698:	4a1d      	ldr	r2, [pc, #116]	; (8009710 <vTaskStartScheduler+0xb0>)
 800969a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800969c:	4b1c      	ldr	r3, [pc, #112]	; (8009710 <vTaskStartScheduler+0xb0>)
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d002      	beq.n	80096aa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80096a4:	2301      	movs	r3, #1
 80096a6:	617b      	str	r3, [r7, #20]
 80096a8:	e001      	b.n	80096ae <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80096aa:	2300      	movs	r3, #0
 80096ac:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80096ae:	697b      	ldr	r3, [r7, #20]
 80096b0:	2b01      	cmp	r3, #1
 80096b2:	d116      	bne.n	80096e2 <vTaskStartScheduler+0x82>
	__asm volatile
 80096b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096b8:	f383 8811 	msr	BASEPRI, r3
 80096bc:	f3bf 8f6f 	isb	sy
 80096c0:	f3bf 8f4f 	dsb	sy
 80096c4:	613b      	str	r3, [r7, #16]
}
 80096c6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80096c8:	4b12      	ldr	r3, [pc, #72]	; (8009714 <vTaskStartScheduler+0xb4>)
 80096ca:	f04f 32ff 	mov.w	r2, #4294967295
 80096ce:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80096d0:	4b11      	ldr	r3, [pc, #68]	; (8009718 <vTaskStartScheduler+0xb8>)
 80096d2:	2201      	movs	r2, #1
 80096d4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80096d6:	4b11      	ldr	r3, [pc, #68]	; (800971c <vTaskStartScheduler+0xbc>)
 80096d8:	2200      	movs	r2, #0
 80096da:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80096dc:	f000 fe90 	bl	800a400 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80096e0:	e00e      	b.n	8009700 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80096e2:	697b      	ldr	r3, [r7, #20]
 80096e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096e8:	d10a      	bne.n	8009700 <vTaskStartScheduler+0xa0>
	__asm volatile
 80096ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096ee:	f383 8811 	msr	BASEPRI, r3
 80096f2:	f3bf 8f6f 	isb	sy
 80096f6:	f3bf 8f4f 	dsb	sy
 80096fa:	60fb      	str	r3, [r7, #12]
}
 80096fc:	bf00      	nop
 80096fe:	e7fe      	b.n	80096fe <vTaskStartScheduler+0x9e>
}
 8009700:	bf00      	nop
 8009702:	3718      	adds	r7, #24
 8009704:	46bd      	mov	sp, r7
 8009706:	bd80      	pop	{r7, pc}
 8009708:	0800bde8 	.word	0x0800bde8
 800970c:	08009cf5 	.word	0x08009cf5
 8009710:	20000474 	.word	0x20000474
 8009714:	20000470 	.word	0x20000470
 8009718:	2000045c 	.word	0x2000045c
 800971c:	20000454 	.word	0x20000454

08009720 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009720:	b480      	push	{r7}
 8009722:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009724:	4b04      	ldr	r3, [pc, #16]	; (8009738 <vTaskSuspendAll+0x18>)
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	3301      	adds	r3, #1
 800972a:	4a03      	ldr	r2, [pc, #12]	; (8009738 <vTaskSuspendAll+0x18>)
 800972c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800972e:	bf00      	nop
 8009730:	46bd      	mov	sp, r7
 8009732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009736:	4770      	bx	lr
 8009738:	20000478 	.word	0x20000478

0800973c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800973c:	b580      	push	{r7, lr}
 800973e:	b084      	sub	sp, #16
 8009740:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009742:	2300      	movs	r3, #0
 8009744:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009746:	2300      	movs	r3, #0
 8009748:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800974a:	4b41      	ldr	r3, [pc, #260]	; (8009850 <xTaskResumeAll+0x114>)
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	2b00      	cmp	r3, #0
 8009750:	d10a      	bne.n	8009768 <xTaskResumeAll+0x2c>
	__asm volatile
 8009752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009756:	f383 8811 	msr	BASEPRI, r3
 800975a:	f3bf 8f6f 	isb	sy
 800975e:	f3bf 8f4f 	dsb	sy
 8009762:	603b      	str	r3, [r7, #0]
}
 8009764:	bf00      	nop
 8009766:	e7fe      	b.n	8009766 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009768:	f000 feec 	bl	800a544 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800976c:	4b38      	ldr	r3, [pc, #224]	; (8009850 <xTaskResumeAll+0x114>)
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	3b01      	subs	r3, #1
 8009772:	4a37      	ldr	r2, [pc, #220]	; (8009850 <xTaskResumeAll+0x114>)
 8009774:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009776:	4b36      	ldr	r3, [pc, #216]	; (8009850 <xTaskResumeAll+0x114>)
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d161      	bne.n	8009842 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800977e:	4b35      	ldr	r3, [pc, #212]	; (8009854 <xTaskResumeAll+0x118>)
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d05d      	beq.n	8009842 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009786:	e02e      	b.n	80097e6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009788:	4b33      	ldr	r3, [pc, #204]	; (8009858 <xTaskResumeAll+0x11c>)
 800978a:	68db      	ldr	r3, [r3, #12]
 800978c:	68db      	ldr	r3, [r3, #12]
 800978e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	3318      	adds	r3, #24
 8009794:	4618      	mov	r0, r3
 8009796:	f7fe fe8b 	bl	80084b0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	3304      	adds	r3, #4
 800979e:	4618      	mov	r0, r3
 80097a0:	f7fe fe86 	bl	80084b0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097a8:	2201      	movs	r2, #1
 80097aa:	409a      	lsls	r2, r3
 80097ac:	4b2b      	ldr	r3, [pc, #172]	; (800985c <xTaskResumeAll+0x120>)
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	4313      	orrs	r3, r2
 80097b2:	4a2a      	ldr	r2, [pc, #168]	; (800985c <xTaskResumeAll+0x120>)
 80097b4:	6013      	str	r3, [r2, #0]
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097ba:	4613      	mov	r3, r2
 80097bc:	009b      	lsls	r3, r3, #2
 80097be:	4413      	add	r3, r2
 80097c0:	009b      	lsls	r3, r3, #2
 80097c2:	4a27      	ldr	r2, [pc, #156]	; (8009860 <xTaskResumeAll+0x124>)
 80097c4:	441a      	add	r2, r3
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	3304      	adds	r3, #4
 80097ca:	4619      	mov	r1, r3
 80097cc:	4610      	mov	r0, r2
 80097ce:	f7fe fe12 	bl	80083f6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097d6:	4b23      	ldr	r3, [pc, #140]	; (8009864 <xTaskResumeAll+0x128>)
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097dc:	429a      	cmp	r2, r3
 80097de:	d302      	bcc.n	80097e6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80097e0:	4b21      	ldr	r3, [pc, #132]	; (8009868 <xTaskResumeAll+0x12c>)
 80097e2:	2201      	movs	r2, #1
 80097e4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80097e6:	4b1c      	ldr	r3, [pc, #112]	; (8009858 <xTaskResumeAll+0x11c>)
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d1cc      	bne.n	8009788 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d001      	beq.n	80097f8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80097f4:	f000 fb34 	bl	8009e60 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80097f8:	4b1c      	ldr	r3, [pc, #112]	; (800986c <xTaskResumeAll+0x130>)
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	2b00      	cmp	r3, #0
 8009802:	d010      	beq.n	8009826 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009804:	f000 f858 	bl	80098b8 <xTaskIncrementTick>
 8009808:	4603      	mov	r3, r0
 800980a:	2b00      	cmp	r3, #0
 800980c:	d002      	beq.n	8009814 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800980e:	4b16      	ldr	r3, [pc, #88]	; (8009868 <xTaskResumeAll+0x12c>)
 8009810:	2201      	movs	r2, #1
 8009812:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	3b01      	subs	r3, #1
 8009818:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	2b00      	cmp	r3, #0
 800981e:	d1f1      	bne.n	8009804 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8009820:	4b12      	ldr	r3, [pc, #72]	; (800986c <xTaskResumeAll+0x130>)
 8009822:	2200      	movs	r2, #0
 8009824:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009826:	4b10      	ldr	r3, [pc, #64]	; (8009868 <xTaskResumeAll+0x12c>)
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d009      	beq.n	8009842 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800982e:	2301      	movs	r3, #1
 8009830:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009832:	4b0f      	ldr	r3, [pc, #60]	; (8009870 <xTaskResumeAll+0x134>)
 8009834:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009838:	601a      	str	r2, [r3, #0]
 800983a:	f3bf 8f4f 	dsb	sy
 800983e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009842:	f000 feaf 	bl	800a5a4 <vPortExitCritical>

	return xAlreadyYielded;
 8009846:	68bb      	ldr	r3, [r7, #8]
}
 8009848:	4618      	mov	r0, r3
 800984a:	3710      	adds	r7, #16
 800984c:	46bd      	mov	sp, r7
 800984e:	bd80      	pop	{r7, pc}
 8009850:	20000478 	.word	0x20000478
 8009854:	20000450 	.word	0x20000450
 8009858:	20000410 	.word	0x20000410
 800985c:	20000458 	.word	0x20000458
 8009860:	20000354 	.word	0x20000354
 8009864:	20000350 	.word	0x20000350
 8009868:	20000464 	.word	0x20000464
 800986c:	20000460 	.word	0x20000460
 8009870:	e000ed04 	.word	0xe000ed04

08009874 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009874:	b480      	push	{r7}
 8009876:	b083      	sub	sp, #12
 8009878:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800987a:	4b05      	ldr	r3, [pc, #20]	; (8009890 <xTaskGetTickCount+0x1c>)
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009880:	687b      	ldr	r3, [r7, #4]
}
 8009882:	4618      	mov	r0, r3
 8009884:	370c      	adds	r7, #12
 8009886:	46bd      	mov	sp, r7
 8009888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988c:	4770      	bx	lr
 800988e:	bf00      	nop
 8009890:	20000454 	.word	0x20000454

08009894 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8009894:	b580      	push	{r7, lr}
 8009896:	b082      	sub	sp, #8
 8009898:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800989a:	f000 ff35 	bl	800a708 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800989e:	2300      	movs	r3, #0
 80098a0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80098a2:	4b04      	ldr	r3, [pc, #16]	; (80098b4 <xTaskGetTickCountFromISR+0x20>)
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80098a8:	683b      	ldr	r3, [r7, #0]
}
 80098aa:	4618      	mov	r0, r3
 80098ac:	3708      	adds	r7, #8
 80098ae:	46bd      	mov	sp, r7
 80098b0:	bd80      	pop	{r7, pc}
 80098b2:	bf00      	nop
 80098b4:	20000454 	.word	0x20000454

080098b8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b086      	sub	sp, #24
 80098bc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80098be:	2300      	movs	r3, #0
 80098c0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80098c2:	4b4e      	ldr	r3, [pc, #312]	; (80099fc <xTaskIncrementTick+0x144>)
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	f040 808e 	bne.w	80099e8 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80098cc:	4b4c      	ldr	r3, [pc, #304]	; (8009a00 <xTaskIncrementTick+0x148>)
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	3301      	adds	r3, #1
 80098d2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80098d4:	4a4a      	ldr	r2, [pc, #296]	; (8009a00 <xTaskIncrementTick+0x148>)
 80098d6:	693b      	ldr	r3, [r7, #16]
 80098d8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80098da:	693b      	ldr	r3, [r7, #16]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d120      	bne.n	8009922 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80098e0:	4b48      	ldr	r3, [pc, #288]	; (8009a04 <xTaskIncrementTick+0x14c>)
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d00a      	beq.n	8009900 <xTaskIncrementTick+0x48>
	__asm volatile
 80098ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098ee:	f383 8811 	msr	BASEPRI, r3
 80098f2:	f3bf 8f6f 	isb	sy
 80098f6:	f3bf 8f4f 	dsb	sy
 80098fa:	603b      	str	r3, [r7, #0]
}
 80098fc:	bf00      	nop
 80098fe:	e7fe      	b.n	80098fe <xTaskIncrementTick+0x46>
 8009900:	4b40      	ldr	r3, [pc, #256]	; (8009a04 <xTaskIncrementTick+0x14c>)
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	60fb      	str	r3, [r7, #12]
 8009906:	4b40      	ldr	r3, [pc, #256]	; (8009a08 <xTaskIncrementTick+0x150>)
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	4a3e      	ldr	r2, [pc, #248]	; (8009a04 <xTaskIncrementTick+0x14c>)
 800990c:	6013      	str	r3, [r2, #0]
 800990e:	4a3e      	ldr	r2, [pc, #248]	; (8009a08 <xTaskIncrementTick+0x150>)
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	6013      	str	r3, [r2, #0]
 8009914:	4b3d      	ldr	r3, [pc, #244]	; (8009a0c <xTaskIncrementTick+0x154>)
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	3301      	adds	r3, #1
 800991a:	4a3c      	ldr	r2, [pc, #240]	; (8009a0c <xTaskIncrementTick+0x154>)
 800991c:	6013      	str	r3, [r2, #0]
 800991e:	f000 fa9f 	bl	8009e60 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009922:	4b3b      	ldr	r3, [pc, #236]	; (8009a10 <xTaskIncrementTick+0x158>)
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	693a      	ldr	r2, [r7, #16]
 8009928:	429a      	cmp	r2, r3
 800992a:	d348      	bcc.n	80099be <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800992c:	4b35      	ldr	r3, [pc, #212]	; (8009a04 <xTaskIncrementTick+0x14c>)
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d104      	bne.n	8009940 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009936:	4b36      	ldr	r3, [pc, #216]	; (8009a10 <xTaskIncrementTick+0x158>)
 8009938:	f04f 32ff 	mov.w	r2, #4294967295
 800993c:	601a      	str	r2, [r3, #0]
					break;
 800993e:	e03e      	b.n	80099be <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009940:	4b30      	ldr	r3, [pc, #192]	; (8009a04 <xTaskIncrementTick+0x14c>)
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	68db      	ldr	r3, [r3, #12]
 8009946:	68db      	ldr	r3, [r3, #12]
 8009948:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800994a:	68bb      	ldr	r3, [r7, #8]
 800994c:	685b      	ldr	r3, [r3, #4]
 800994e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009950:	693a      	ldr	r2, [r7, #16]
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	429a      	cmp	r2, r3
 8009956:	d203      	bcs.n	8009960 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009958:	4a2d      	ldr	r2, [pc, #180]	; (8009a10 <xTaskIncrementTick+0x158>)
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800995e:	e02e      	b.n	80099be <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009960:	68bb      	ldr	r3, [r7, #8]
 8009962:	3304      	adds	r3, #4
 8009964:	4618      	mov	r0, r3
 8009966:	f7fe fda3 	bl	80084b0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800996a:	68bb      	ldr	r3, [r7, #8]
 800996c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800996e:	2b00      	cmp	r3, #0
 8009970:	d004      	beq.n	800997c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009972:	68bb      	ldr	r3, [r7, #8]
 8009974:	3318      	adds	r3, #24
 8009976:	4618      	mov	r0, r3
 8009978:	f7fe fd9a 	bl	80084b0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800997c:	68bb      	ldr	r3, [r7, #8]
 800997e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009980:	2201      	movs	r2, #1
 8009982:	409a      	lsls	r2, r3
 8009984:	4b23      	ldr	r3, [pc, #140]	; (8009a14 <xTaskIncrementTick+0x15c>)
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	4313      	orrs	r3, r2
 800998a:	4a22      	ldr	r2, [pc, #136]	; (8009a14 <xTaskIncrementTick+0x15c>)
 800998c:	6013      	str	r3, [r2, #0]
 800998e:	68bb      	ldr	r3, [r7, #8]
 8009990:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009992:	4613      	mov	r3, r2
 8009994:	009b      	lsls	r3, r3, #2
 8009996:	4413      	add	r3, r2
 8009998:	009b      	lsls	r3, r3, #2
 800999a:	4a1f      	ldr	r2, [pc, #124]	; (8009a18 <xTaskIncrementTick+0x160>)
 800999c:	441a      	add	r2, r3
 800999e:	68bb      	ldr	r3, [r7, #8]
 80099a0:	3304      	adds	r3, #4
 80099a2:	4619      	mov	r1, r3
 80099a4:	4610      	mov	r0, r2
 80099a6:	f7fe fd26 	bl	80083f6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80099aa:	68bb      	ldr	r3, [r7, #8]
 80099ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80099ae:	4b1b      	ldr	r3, [pc, #108]	; (8009a1c <xTaskIncrementTick+0x164>)
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099b4:	429a      	cmp	r2, r3
 80099b6:	d3b9      	bcc.n	800992c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80099b8:	2301      	movs	r3, #1
 80099ba:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80099bc:	e7b6      	b.n	800992c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80099be:	4b17      	ldr	r3, [pc, #92]	; (8009a1c <xTaskIncrementTick+0x164>)
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80099c4:	4914      	ldr	r1, [pc, #80]	; (8009a18 <xTaskIncrementTick+0x160>)
 80099c6:	4613      	mov	r3, r2
 80099c8:	009b      	lsls	r3, r3, #2
 80099ca:	4413      	add	r3, r2
 80099cc:	009b      	lsls	r3, r3, #2
 80099ce:	440b      	add	r3, r1
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	2b01      	cmp	r3, #1
 80099d4:	d901      	bls.n	80099da <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80099d6:	2301      	movs	r3, #1
 80099d8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80099da:	4b11      	ldr	r3, [pc, #68]	; (8009a20 <xTaskIncrementTick+0x168>)
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d007      	beq.n	80099f2 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80099e2:	2301      	movs	r3, #1
 80099e4:	617b      	str	r3, [r7, #20]
 80099e6:	e004      	b.n	80099f2 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80099e8:	4b0e      	ldr	r3, [pc, #56]	; (8009a24 <xTaskIncrementTick+0x16c>)
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	3301      	adds	r3, #1
 80099ee:	4a0d      	ldr	r2, [pc, #52]	; (8009a24 <xTaskIncrementTick+0x16c>)
 80099f0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80099f2:	697b      	ldr	r3, [r7, #20]
}
 80099f4:	4618      	mov	r0, r3
 80099f6:	3718      	adds	r7, #24
 80099f8:	46bd      	mov	sp, r7
 80099fa:	bd80      	pop	{r7, pc}
 80099fc:	20000478 	.word	0x20000478
 8009a00:	20000454 	.word	0x20000454
 8009a04:	20000408 	.word	0x20000408
 8009a08:	2000040c 	.word	0x2000040c
 8009a0c:	20000468 	.word	0x20000468
 8009a10:	20000470 	.word	0x20000470
 8009a14:	20000458 	.word	0x20000458
 8009a18:	20000354 	.word	0x20000354
 8009a1c:	20000350 	.word	0x20000350
 8009a20:	20000464 	.word	0x20000464
 8009a24:	20000460 	.word	0x20000460

08009a28 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009a28:	b480      	push	{r7}
 8009a2a:	b087      	sub	sp, #28
 8009a2c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009a2e:	4b27      	ldr	r3, [pc, #156]	; (8009acc <vTaskSwitchContext+0xa4>)
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d003      	beq.n	8009a3e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009a36:	4b26      	ldr	r3, [pc, #152]	; (8009ad0 <vTaskSwitchContext+0xa8>)
 8009a38:	2201      	movs	r2, #1
 8009a3a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009a3c:	e03f      	b.n	8009abe <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8009a3e:	4b24      	ldr	r3, [pc, #144]	; (8009ad0 <vTaskSwitchContext+0xa8>)
 8009a40:	2200      	movs	r2, #0
 8009a42:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a44:	4b23      	ldr	r3, [pc, #140]	; (8009ad4 <vTaskSwitchContext+0xac>)
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	fab3 f383 	clz	r3, r3
 8009a50:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009a52:	7afb      	ldrb	r3, [r7, #11]
 8009a54:	f1c3 031f 	rsb	r3, r3, #31
 8009a58:	617b      	str	r3, [r7, #20]
 8009a5a:	491f      	ldr	r1, [pc, #124]	; (8009ad8 <vTaskSwitchContext+0xb0>)
 8009a5c:	697a      	ldr	r2, [r7, #20]
 8009a5e:	4613      	mov	r3, r2
 8009a60:	009b      	lsls	r3, r3, #2
 8009a62:	4413      	add	r3, r2
 8009a64:	009b      	lsls	r3, r3, #2
 8009a66:	440b      	add	r3, r1
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d10a      	bne.n	8009a84 <vTaskSwitchContext+0x5c>
	__asm volatile
 8009a6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a72:	f383 8811 	msr	BASEPRI, r3
 8009a76:	f3bf 8f6f 	isb	sy
 8009a7a:	f3bf 8f4f 	dsb	sy
 8009a7e:	607b      	str	r3, [r7, #4]
}
 8009a80:	bf00      	nop
 8009a82:	e7fe      	b.n	8009a82 <vTaskSwitchContext+0x5a>
 8009a84:	697a      	ldr	r2, [r7, #20]
 8009a86:	4613      	mov	r3, r2
 8009a88:	009b      	lsls	r3, r3, #2
 8009a8a:	4413      	add	r3, r2
 8009a8c:	009b      	lsls	r3, r3, #2
 8009a8e:	4a12      	ldr	r2, [pc, #72]	; (8009ad8 <vTaskSwitchContext+0xb0>)
 8009a90:	4413      	add	r3, r2
 8009a92:	613b      	str	r3, [r7, #16]
 8009a94:	693b      	ldr	r3, [r7, #16]
 8009a96:	685b      	ldr	r3, [r3, #4]
 8009a98:	685a      	ldr	r2, [r3, #4]
 8009a9a:	693b      	ldr	r3, [r7, #16]
 8009a9c:	605a      	str	r2, [r3, #4]
 8009a9e:	693b      	ldr	r3, [r7, #16]
 8009aa0:	685a      	ldr	r2, [r3, #4]
 8009aa2:	693b      	ldr	r3, [r7, #16]
 8009aa4:	3308      	adds	r3, #8
 8009aa6:	429a      	cmp	r2, r3
 8009aa8:	d104      	bne.n	8009ab4 <vTaskSwitchContext+0x8c>
 8009aaa:	693b      	ldr	r3, [r7, #16]
 8009aac:	685b      	ldr	r3, [r3, #4]
 8009aae:	685a      	ldr	r2, [r3, #4]
 8009ab0:	693b      	ldr	r3, [r7, #16]
 8009ab2:	605a      	str	r2, [r3, #4]
 8009ab4:	693b      	ldr	r3, [r7, #16]
 8009ab6:	685b      	ldr	r3, [r3, #4]
 8009ab8:	68db      	ldr	r3, [r3, #12]
 8009aba:	4a08      	ldr	r2, [pc, #32]	; (8009adc <vTaskSwitchContext+0xb4>)
 8009abc:	6013      	str	r3, [r2, #0]
}
 8009abe:	bf00      	nop
 8009ac0:	371c      	adds	r7, #28
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac8:	4770      	bx	lr
 8009aca:	bf00      	nop
 8009acc:	20000478 	.word	0x20000478
 8009ad0:	20000464 	.word	0x20000464
 8009ad4:	20000458 	.word	0x20000458
 8009ad8:	20000354 	.word	0x20000354
 8009adc:	20000350 	.word	0x20000350

08009ae0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b084      	sub	sp, #16
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
 8009ae8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d10a      	bne.n	8009b06 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8009af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009af4:	f383 8811 	msr	BASEPRI, r3
 8009af8:	f3bf 8f6f 	isb	sy
 8009afc:	f3bf 8f4f 	dsb	sy
 8009b00:	60fb      	str	r3, [r7, #12]
}
 8009b02:	bf00      	nop
 8009b04:	e7fe      	b.n	8009b04 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009b06:	4b07      	ldr	r3, [pc, #28]	; (8009b24 <vTaskPlaceOnEventList+0x44>)
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	3318      	adds	r3, #24
 8009b0c:	4619      	mov	r1, r3
 8009b0e:	6878      	ldr	r0, [r7, #4]
 8009b10:	f7fe fc95 	bl	800843e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009b14:	2101      	movs	r1, #1
 8009b16:	6838      	ldr	r0, [r7, #0]
 8009b18:	f000 fb7e 	bl	800a218 <prvAddCurrentTaskToDelayedList>
}
 8009b1c:	bf00      	nop
 8009b1e:	3710      	adds	r7, #16
 8009b20:	46bd      	mov	sp, r7
 8009b22:	bd80      	pop	{r7, pc}
 8009b24:	20000350 	.word	0x20000350

08009b28 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b086      	sub	sp, #24
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	68db      	ldr	r3, [r3, #12]
 8009b34:	68db      	ldr	r3, [r3, #12]
 8009b36:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009b38:	693b      	ldr	r3, [r7, #16]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d10a      	bne.n	8009b54 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8009b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b42:	f383 8811 	msr	BASEPRI, r3
 8009b46:	f3bf 8f6f 	isb	sy
 8009b4a:	f3bf 8f4f 	dsb	sy
 8009b4e:	60fb      	str	r3, [r7, #12]
}
 8009b50:	bf00      	nop
 8009b52:	e7fe      	b.n	8009b52 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009b54:	693b      	ldr	r3, [r7, #16]
 8009b56:	3318      	adds	r3, #24
 8009b58:	4618      	mov	r0, r3
 8009b5a:	f7fe fca9 	bl	80084b0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b5e:	4b1d      	ldr	r3, [pc, #116]	; (8009bd4 <xTaskRemoveFromEventList+0xac>)
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d11c      	bne.n	8009ba0 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009b66:	693b      	ldr	r3, [r7, #16]
 8009b68:	3304      	adds	r3, #4
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	f7fe fca0 	bl	80084b0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009b70:	693b      	ldr	r3, [r7, #16]
 8009b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b74:	2201      	movs	r2, #1
 8009b76:	409a      	lsls	r2, r3
 8009b78:	4b17      	ldr	r3, [pc, #92]	; (8009bd8 <xTaskRemoveFromEventList+0xb0>)
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	4313      	orrs	r3, r2
 8009b7e:	4a16      	ldr	r2, [pc, #88]	; (8009bd8 <xTaskRemoveFromEventList+0xb0>)
 8009b80:	6013      	str	r3, [r2, #0]
 8009b82:	693b      	ldr	r3, [r7, #16]
 8009b84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b86:	4613      	mov	r3, r2
 8009b88:	009b      	lsls	r3, r3, #2
 8009b8a:	4413      	add	r3, r2
 8009b8c:	009b      	lsls	r3, r3, #2
 8009b8e:	4a13      	ldr	r2, [pc, #76]	; (8009bdc <xTaskRemoveFromEventList+0xb4>)
 8009b90:	441a      	add	r2, r3
 8009b92:	693b      	ldr	r3, [r7, #16]
 8009b94:	3304      	adds	r3, #4
 8009b96:	4619      	mov	r1, r3
 8009b98:	4610      	mov	r0, r2
 8009b9a:	f7fe fc2c 	bl	80083f6 <vListInsertEnd>
 8009b9e:	e005      	b.n	8009bac <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009ba0:	693b      	ldr	r3, [r7, #16]
 8009ba2:	3318      	adds	r3, #24
 8009ba4:	4619      	mov	r1, r3
 8009ba6:	480e      	ldr	r0, [pc, #56]	; (8009be0 <xTaskRemoveFromEventList+0xb8>)
 8009ba8:	f7fe fc25 	bl	80083f6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009bac:	693b      	ldr	r3, [r7, #16]
 8009bae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009bb0:	4b0c      	ldr	r3, [pc, #48]	; (8009be4 <xTaskRemoveFromEventList+0xbc>)
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bb6:	429a      	cmp	r2, r3
 8009bb8:	d905      	bls.n	8009bc6 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009bba:	2301      	movs	r3, #1
 8009bbc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009bbe:	4b0a      	ldr	r3, [pc, #40]	; (8009be8 <xTaskRemoveFromEventList+0xc0>)
 8009bc0:	2201      	movs	r2, #1
 8009bc2:	601a      	str	r2, [r3, #0]
 8009bc4:	e001      	b.n	8009bca <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009bca:	697b      	ldr	r3, [r7, #20]
}
 8009bcc:	4618      	mov	r0, r3
 8009bce:	3718      	adds	r7, #24
 8009bd0:	46bd      	mov	sp, r7
 8009bd2:	bd80      	pop	{r7, pc}
 8009bd4:	20000478 	.word	0x20000478
 8009bd8:	20000458 	.word	0x20000458
 8009bdc:	20000354 	.word	0x20000354
 8009be0:	20000410 	.word	0x20000410
 8009be4:	20000350 	.word	0x20000350
 8009be8:	20000464 	.word	0x20000464

08009bec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009bec:	b480      	push	{r7}
 8009bee:	b083      	sub	sp, #12
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009bf4:	4b06      	ldr	r3, [pc, #24]	; (8009c10 <vTaskInternalSetTimeOutState+0x24>)
 8009bf6:	681a      	ldr	r2, [r3, #0]
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009bfc:	4b05      	ldr	r3, [pc, #20]	; (8009c14 <vTaskInternalSetTimeOutState+0x28>)
 8009bfe:	681a      	ldr	r2, [r3, #0]
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	605a      	str	r2, [r3, #4]
}
 8009c04:	bf00      	nop
 8009c06:	370c      	adds	r7, #12
 8009c08:	46bd      	mov	sp, r7
 8009c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c0e:	4770      	bx	lr
 8009c10:	20000468 	.word	0x20000468
 8009c14:	20000454 	.word	0x20000454

08009c18 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009c18:	b580      	push	{r7, lr}
 8009c1a:	b088      	sub	sp, #32
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	6078      	str	r0, [r7, #4]
 8009c20:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d10a      	bne.n	8009c3e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8009c28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c2c:	f383 8811 	msr	BASEPRI, r3
 8009c30:	f3bf 8f6f 	isb	sy
 8009c34:	f3bf 8f4f 	dsb	sy
 8009c38:	613b      	str	r3, [r7, #16]
}
 8009c3a:	bf00      	nop
 8009c3c:	e7fe      	b.n	8009c3c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009c3e:	683b      	ldr	r3, [r7, #0]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d10a      	bne.n	8009c5a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8009c44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c48:	f383 8811 	msr	BASEPRI, r3
 8009c4c:	f3bf 8f6f 	isb	sy
 8009c50:	f3bf 8f4f 	dsb	sy
 8009c54:	60fb      	str	r3, [r7, #12]
}
 8009c56:	bf00      	nop
 8009c58:	e7fe      	b.n	8009c58 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8009c5a:	f000 fc73 	bl	800a544 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009c5e:	4b1d      	ldr	r3, [pc, #116]	; (8009cd4 <xTaskCheckForTimeOut+0xbc>)
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	685b      	ldr	r3, [r3, #4]
 8009c68:	69ba      	ldr	r2, [r7, #24]
 8009c6a:	1ad3      	subs	r3, r2, r3
 8009c6c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009c6e:	683b      	ldr	r3, [r7, #0]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c76:	d102      	bne.n	8009c7e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009c78:	2300      	movs	r3, #0
 8009c7a:	61fb      	str	r3, [r7, #28]
 8009c7c:	e023      	b.n	8009cc6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681a      	ldr	r2, [r3, #0]
 8009c82:	4b15      	ldr	r3, [pc, #84]	; (8009cd8 <xTaskCheckForTimeOut+0xc0>)
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	429a      	cmp	r2, r3
 8009c88:	d007      	beq.n	8009c9a <xTaskCheckForTimeOut+0x82>
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	685b      	ldr	r3, [r3, #4]
 8009c8e:	69ba      	ldr	r2, [r7, #24]
 8009c90:	429a      	cmp	r2, r3
 8009c92:	d302      	bcc.n	8009c9a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009c94:	2301      	movs	r3, #1
 8009c96:	61fb      	str	r3, [r7, #28]
 8009c98:	e015      	b.n	8009cc6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	697a      	ldr	r2, [r7, #20]
 8009ca0:	429a      	cmp	r2, r3
 8009ca2:	d20b      	bcs.n	8009cbc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009ca4:	683b      	ldr	r3, [r7, #0]
 8009ca6:	681a      	ldr	r2, [r3, #0]
 8009ca8:	697b      	ldr	r3, [r7, #20]
 8009caa:	1ad2      	subs	r2, r2, r3
 8009cac:	683b      	ldr	r3, [r7, #0]
 8009cae:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009cb0:	6878      	ldr	r0, [r7, #4]
 8009cb2:	f7ff ff9b 	bl	8009bec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	61fb      	str	r3, [r7, #28]
 8009cba:	e004      	b.n	8009cc6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8009cbc:	683b      	ldr	r3, [r7, #0]
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009cc2:	2301      	movs	r3, #1
 8009cc4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009cc6:	f000 fc6d 	bl	800a5a4 <vPortExitCritical>

	return xReturn;
 8009cca:	69fb      	ldr	r3, [r7, #28]
}
 8009ccc:	4618      	mov	r0, r3
 8009cce:	3720      	adds	r7, #32
 8009cd0:	46bd      	mov	sp, r7
 8009cd2:	bd80      	pop	{r7, pc}
 8009cd4:	20000454 	.word	0x20000454
 8009cd8:	20000468 	.word	0x20000468

08009cdc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009cdc:	b480      	push	{r7}
 8009cde:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009ce0:	4b03      	ldr	r3, [pc, #12]	; (8009cf0 <vTaskMissedYield+0x14>)
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	601a      	str	r2, [r3, #0]
}
 8009ce6:	bf00      	nop
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cee:	4770      	bx	lr
 8009cf0:	20000464 	.word	0x20000464

08009cf4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b082      	sub	sp, #8
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009cfc:	f000 f852 	bl	8009da4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009d00:	4b06      	ldr	r3, [pc, #24]	; (8009d1c <prvIdleTask+0x28>)
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	2b01      	cmp	r3, #1
 8009d06:	d9f9      	bls.n	8009cfc <prvIdleTask+0x8>
			{
				taskYIELD();
 8009d08:	4b05      	ldr	r3, [pc, #20]	; (8009d20 <prvIdleTask+0x2c>)
 8009d0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d0e:	601a      	str	r2, [r3, #0]
 8009d10:	f3bf 8f4f 	dsb	sy
 8009d14:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009d18:	e7f0      	b.n	8009cfc <prvIdleTask+0x8>
 8009d1a:	bf00      	nop
 8009d1c:	20000354 	.word	0x20000354
 8009d20:	e000ed04 	.word	0xe000ed04

08009d24 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b082      	sub	sp, #8
 8009d28:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	607b      	str	r3, [r7, #4]
 8009d2e:	e00c      	b.n	8009d4a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009d30:	687a      	ldr	r2, [r7, #4]
 8009d32:	4613      	mov	r3, r2
 8009d34:	009b      	lsls	r3, r3, #2
 8009d36:	4413      	add	r3, r2
 8009d38:	009b      	lsls	r3, r3, #2
 8009d3a:	4a12      	ldr	r2, [pc, #72]	; (8009d84 <prvInitialiseTaskLists+0x60>)
 8009d3c:	4413      	add	r3, r2
 8009d3e:	4618      	mov	r0, r3
 8009d40:	f7fe fb2c 	bl	800839c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	3301      	adds	r3, #1
 8009d48:	607b      	str	r3, [r7, #4]
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	2b06      	cmp	r3, #6
 8009d4e:	d9ef      	bls.n	8009d30 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009d50:	480d      	ldr	r0, [pc, #52]	; (8009d88 <prvInitialiseTaskLists+0x64>)
 8009d52:	f7fe fb23 	bl	800839c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009d56:	480d      	ldr	r0, [pc, #52]	; (8009d8c <prvInitialiseTaskLists+0x68>)
 8009d58:	f7fe fb20 	bl	800839c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009d5c:	480c      	ldr	r0, [pc, #48]	; (8009d90 <prvInitialiseTaskLists+0x6c>)
 8009d5e:	f7fe fb1d 	bl	800839c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009d62:	480c      	ldr	r0, [pc, #48]	; (8009d94 <prvInitialiseTaskLists+0x70>)
 8009d64:	f7fe fb1a 	bl	800839c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009d68:	480b      	ldr	r0, [pc, #44]	; (8009d98 <prvInitialiseTaskLists+0x74>)
 8009d6a:	f7fe fb17 	bl	800839c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009d6e:	4b0b      	ldr	r3, [pc, #44]	; (8009d9c <prvInitialiseTaskLists+0x78>)
 8009d70:	4a05      	ldr	r2, [pc, #20]	; (8009d88 <prvInitialiseTaskLists+0x64>)
 8009d72:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009d74:	4b0a      	ldr	r3, [pc, #40]	; (8009da0 <prvInitialiseTaskLists+0x7c>)
 8009d76:	4a05      	ldr	r2, [pc, #20]	; (8009d8c <prvInitialiseTaskLists+0x68>)
 8009d78:	601a      	str	r2, [r3, #0]
}
 8009d7a:	bf00      	nop
 8009d7c:	3708      	adds	r7, #8
 8009d7e:	46bd      	mov	sp, r7
 8009d80:	bd80      	pop	{r7, pc}
 8009d82:	bf00      	nop
 8009d84:	20000354 	.word	0x20000354
 8009d88:	200003e0 	.word	0x200003e0
 8009d8c:	200003f4 	.word	0x200003f4
 8009d90:	20000410 	.word	0x20000410
 8009d94:	20000424 	.word	0x20000424
 8009d98:	2000043c 	.word	0x2000043c
 8009d9c:	20000408 	.word	0x20000408
 8009da0:	2000040c 	.word	0x2000040c

08009da4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009da4:	b580      	push	{r7, lr}
 8009da6:	b082      	sub	sp, #8
 8009da8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009daa:	e019      	b.n	8009de0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009dac:	f000 fbca 	bl	800a544 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009db0:	4b10      	ldr	r3, [pc, #64]	; (8009df4 <prvCheckTasksWaitingTermination+0x50>)
 8009db2:	68db      	ldr	r3, [r3, #12]
 8009db4:	68db      	ldr	r3, [r3, #12]
 8009db6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	3304      	adds	r3, #4
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	f7fe fb77 	bl	80084b0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009dc2:	4b0d      	ldr	r3, [pc, #52]	; (8009df8 <prvCheckTasksWaitingTermination+0x54>)
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	3b01      	subs	r3, #1
 8009dc8:	4a0b      	ldr	r2, [pc, #44]	; (8009df8 <prvCheckTasksWaitingTermination+0x54>)
 8009dca:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009dcc:	4b0b      	ldr	r3, [pc, #44]	; (8009dfc <prvCheckTasksWaitingTermination+0x58>)
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	3b01      	subs	r3, #1
 8009dd2:	4a0a      	ldr	r2, [pc, #40]	; (8009dfc <prvCheckTasksWaitingTermination+0x58>)
 8009dd4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009dd6:	f000 fbe5 	bl	800a5a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009dda:	6878      	ldr	r0, [r7, #4]
 8009ddc:	f000 f810 	bl	8009e00 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009de0:	4b06      	ldr	r3, [pc, #24]	; (8009dfc <prvCheckTasksWaitingTermination+0x58>)
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d1e1      	bne.n	8009dac <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009de8:	bf00      	nop
 8009dea:	bf00      	nop
 8009dec:	3708      	adds	r7, #8
 8009dee:	46bd      	mov	sp, r7
 8009df0:	bd80      	pop	{r7, pc}
 8009df2:	bf00      	nop
 8009df4:	20000424 	.word	0x20000424
 8009df8:	20000450 	.word	0x20000450
 8009dfc:	20000438 	.word	0x20000438

08009e00 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b084      	sub	sp, #16
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d108      	bne.n	8009e24 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e16:	4618      	mov	r0, r3
 8009e18:	f000 fd82 	bl	800a920 <vPortFree>
				vPortFree( pxTCB );
 8009e1c:	6878      	ldr	r0, [r7, #4]
 8009e1e:	f000 fd7f 	bl	800a920 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009e22:	e018      	b.n	8009e56 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009e2a:	2b01      	cmp	r3, #1
 8009e2c:	d103      	bne.n	8009e36 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8009e2e:	6878      	ldr	r0, [r7, #4]
 8009e30:	f000 fd76 	bl	800a920 <vPortFree>
	}
 8009e34:	e00f      	b.n	8009e56 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009e3c:	2b02      	cmp	r3, #2
 8009e3e:	d00a      	beq.n	8009e56 <prvDeleteTCB+0x56>
	__asm volatile
 8009e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e44:	f383 8811 	msr	BASEPRI, r3
 8009e48:	f3bf 8f6f 	isb	sy
 8009e4c:	f3bf 8f4f 	dsb	sy
 8009e50:	60fb      	str	r3, [r7, #12]
}
 8009e52:	bf00      	nop
 8009e54:	e7fe      	b.n	8009e54 <prvDeleteTCB+0x54>
	}
 8009e56:	bf00      	nop
 8009e58:	3710      	adds	r7, #16
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	bd80      	pop	{r7, pc}
	...

08009e60 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009e60:	b480      	push	{r7}
 8009e62:	b083      	sub	sp, #12
 8009e64:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009e66:	4b0c      	ldr	r3, [pc, #48]	; (8009e98 <prvResetNextTaskUnblockTime+0x38>)
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d104      	bne.n	8009e7a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009e70:	4b0a      	ldr	r3, [pc, #40]	; (8009e9c <prvResetNextTaskUnblockTime+0x3c>)
 8009e72:	f04f 32ff 	mov.w	r2, #4294967295
 8009e76:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009e78:	e008      	b.n	8009e8c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e7a:	4b07      	ldr	r3, [pc, #28]	; (8009e98 <prvResetNextTaskUnblockTime+0x38>)
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	68db      	ldr	r3, [r3, #12]
 8009e80:	68db      	ldr	r3, [r3, #12]
 8009e82:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	685b      	ldr	r3, [r3, #4]
 8009e88:	4a04      	ldr	r2, [pc, #16]	; (8009e9c <prvResetNextTaskUnblockTime+0x3c>)
 8009e8a:	6013      	str	r3, [r2, #0]
}
 8009e8c:	bf00      	nop
 8009e8e:	370c      	adds	r7, #12
 8009e90:	46bd      	mov	sp, r7
 8009e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e96:	4770      	bx	lr
 8009e98:	20000408 	.word	0x20000408
 8009e9c:	20000470 	.word	0x20000470

08009ea0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009ea0:	b480      	push	{r7}
 8009ea2:	b083      	sub	sp, #12
 8009ea4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009ea6:	4b0b      	ldr	r3, [pc, #44]	; (8009ed4 <xTaskGetSchedulerState+0x34>)
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d102      	bne.n	8009eb4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009eae:	2301      	movs	r3, #1
 8009eb0:	607b      	str	r3, [r7, #4]
 8009eb2:	e008      	b.n	8009ec6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009eb4:	4b08      	ldr	r3, [pc, #32]	; (8009ed8 <xTaskGetSchedulerState+0x38>)
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d102      	bne.n	8009ec2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009ebc:	2302      	movs	r3, #2
 8009ebe:	607b      	str	r3, [r7, #4]
 8009ec0:	e001      	b.n	8009ec6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009ec6:	687b      	ldr	r3, [r7, #4]
	}
 8009ec8:	4618      	mov	r0, r3
 8009eca:	370c      	adds	r7, #12
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed2:	4770      	bx	lr
 8009ed4:	2000045c 	.word	0x2000045c
 8009ed8:	20000478 	.word	0x20000478

08009edc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009edc:	b580      	push	{r7, lr}
 8009ede:	b084      	sub	sp, #16
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009ee8:	2300      	movs	r3, #0
 8009eea:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d05e      	beq.n	8009fb0 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009ef2:	68bb      	ldr	r3, [r7, #8]
 8009ef4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ef6:	4b31      	ldr	r3, [pc, #196]	; (8009fbc <xTaskPriorityInherit+0xe0>)
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009efc:	429a      	cmp	r2, r3
 8009efe:	d24e      	bcs.n	8009f9e <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009f00:	68bb      	ldr	r3, [r7, #8]
 8009f02:	699b      	ldr	r3, [r3, #24]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	db06      	blt.n	8009f16 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f08:	4b2c      	ldr	r3, [pc, #176]	; (8009fbc <xTaskPriorityInherit+0xe0>)
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f0e:	f1c3 0207 	rsb	r2, r3, #7
 8009f12:	68bb      	ldr	r3, [r7, #8]
 8009f14:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009f16:	68bb      	ldr	r3, [r7, #8]
 8009f18:	6959      	ldr	r1, [r3, #20]
 8009f1a:	68bb      	ldr	r3, [r7, #8]
 8009f1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f1e:	4613      	mov	r3, r2
 8009f20:	009b      	lsls	r3, r3, #2
 8009f22:	4413      	add	r3, r2
 8009f24:	009b      	lsls	r3, r3, #2
 8009f26:	4a26      	ldr	r2, [pc, #152]	; (8009fc0 <xTaskPriorityInherit+0xe4>)
 8009f28:	4413      	add	r3, r2
 8009f2a:	4299      	cmp	r1, r3
 8009f2c:	d12f      	bne.n	8009f8e <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009f2e:	68bb      	ldr	r3, [r7, #8]
 8009f30:	3304      	adds	r3, #4
 8009f32:	4618      	mov	r0, r3
 8009f34:	f7fe fabc 	bl	80084b0 <uxListRemove>
 8009f38:	4603      	mov	r3, r0
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d10a      	bne.n	8009f54 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8009f3e:	68bb      	ldr	r3, [r7, #8]
 8009f40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f42:	2201      	movs	r2, #1
 8009f44:	fa02 f303 	lsl.w	r3, r2, r3
 8009f48:	43da      	mvns	r2, r3
 8009f4a:	4b1e      	ldr	r3, [pc, #120]	; (8009fc4 <xTaskPriorityInherit+0xe8>)
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	4013      	ands	r3, r2
 8009f50:	4a1c      	ldr	r2, [pc, #112]	; (8009fc4 <xTaskPriorityInherit+0xe8>)
 8009f52:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009f54:	4b19      	ldr	r3, [pc, #100]	; (8009fbc <xTaskPriorityInherit+0xe0>)
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f5a:	68bb      	ldr	r3, [r7, #8]
 8009f5c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009f5e:	68bb      	ldr	r3, [r7, #8]
 8009f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f62:	2201      	movs	r2, #1
 8009f64:	409a      	lsls	r2, r3
 8009f66:	4b17      	ldr	r3, [pc, #92]	; (8009fc4 <xTaskPriorityInherit+0xe8>)
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	4313      	orrs	r3, r2
 8009f6c:	4a15      	ldr	r2, [pc, #84]	; (8009fc4 <xTaskPriorityInherit+0xe8>)
 8009f6e:	6013      	str	r3, [r2, #0]
 8009f70:	68bb      	ldr	r3, [r7, #8]
 8009f72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f74:	4613      	mov	r3, r2
 8009f76:	009b      	lsls	r3, r3, #2
 8009f78:	4413      	add	r3, r2
 8009f7a:	009b      	lsls	r3, r3, #2
 8009f7c:	4a10      	ldr	r2, [pc, #64]	; (8009fc0 <xTaskPriorityInherit+0xe4>)
 8009f7e:	441a      	add	r2, r3
 8009f80:	68bb      	ldr	r3, [r7, #8]
 8009f82:	3304      	adds	r3, #4
 8009f84:	4619      	mov	r1, r3
 8009f86:	4610      	mov	r0, r2
 8009f88:	f7fe fa35 	bl	80083f6 <vListInsertEnd>
 8009f8c:	e004      	b.n	8009f98 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009f8e:	4b0b      	ldr	r3, [pc, #44]	; (8009fbc <xTaskPriorityInherit+0xe0>)
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f94:	68bb      	ldr	r3, [r7, #8]
 8009f96:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009f98:	2301      	movs	r3, #1
 8009f9a:	60fb      	str	r3, [r7, #12]
 8009f9c:	e008      	b.n	8009fb0 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009f9e:	68bb      	ldr	r3, [r7, #8]
 8009fa0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009fa2:	4b06      	ldr	r3, [pc, #24]	; (8009fbc <xTaskPriorityInherit+0xe0>)
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fa8:	429a      	cmp	r2, r3
 8009faa:	d201      	bcs.n	8009fb0 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009fac:	2301      	movs	r3, #1
 8009fae:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009fb0:	68fb      	ldr	r3, [r7, #12]
	}
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	3710      	adds	r7, #16
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	bd80      	pop	{r7, pc}
 8009fba:	bf00      	nop
 8009fbc:	20000350 	.word	0x20000350
 8009fc0:	20000354 	.word	0x20000354
 8009fc4:	20000458 	.word	0x20000458

08009fc8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b086      	sub	sp, #24
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d06e      	beq.n	800a0bc <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009fde:	4b3a      	ldr	r3, [pc, #232]	; (800a0c8 <xTaskPriorityDisinherit+0x100>)
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	693a      	ldr	r2, [r7, #16]
 8009fe4:	429a      	cmp	r2, r3
 8009fe6:	d00a      	beq.n	8009ffe <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8009fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fec:	f383 8811 	msr	BASEPRI, r3
 8009ff0:	f3bf 8f6f 	isb	sy
 8009ff4:	f3bf 8f4f 	dsb	sy
 8009ff8:	60fb      	str	r3, [r7, #12]
}
 8009ffa:	bf00      	nop
 8009ffc:	e7fe      	b.n	8009ffc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009ffe:	693b      	ldr	r3, [r7, #16]
 800a000:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a002:	2b00      	cmp	r3, #0
 800a004:	d10a      	bne.n	800a01c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800a006:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a00a:	f383 8811 	msr	BASEPRI, r3
 800a00e:	f3bf 8f6f 	isb	sy
 800a012:	f3bf 8f4f 	dsb	sy
 800a016:	60bb      	str	r3, [r7, #8]
}
 800a018:	bf00      	nop
 800a01a:	e7fe      	b.n	800a01a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800a01c:	693b      	ldr	r3, [r7, #16]
 800a01e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a020:	1e5a      	subs	r2, r3, #1
 800a022:	693b      	ldr	r3, [r7, #16]
 800a024:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a026:	693b      	ldr	r3, [r7, #16]
 800a028:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a02a:	693b      	ldr	r3, [r7, #16]
 800a02c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a02e:	429a      	cmp	r2, r3
 800a030:	d044      	beq.n	800a0bc <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a032:	693b      	ldr	r3, [r7, #16]
 800a034:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a036:	2b00      	cmp	r3, #0
 800a038:	d140      	bne.n	800a0bc <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a03a:	693b      	ldr	r3, [r7, #16]
 800a03c:	3304      	adds	r3, #4
 800a03e:	4618      	mov	r0, r3
 800a040:	f7fe fa36 	bl	80084b0 <uxListRemove>
 800a044:	4603      	mov	r3, r0
 800a046:	2b00      	cmp	r3, #0
 800a048:	d115      	bne.n	800a076 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a04a:	693b      	ldr	r3, [r7, #16]
 800a04c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a04e:	491f      	ldr	r1, [pc, #124]	; (800a0cc <xTaskPriorityDisinherit+0x104>)
 800a050:	4613      	mov	r3, r2
 800a052:	009b      	lsls	r3, r3, #2
 800a054:	4413      	add	r3, r2
 800a056:	009b      	lsls	r3, r3, #2
 800a058:	440b      	add	r3, r1
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d10a      	bne.n	800a076 <xTaskPriorityDisinherit+0xae>
 800a060:	693b      	ldr	r3, [r7, #16]
 800a062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a064:	2201      	movs	r2, #1
 800a066:	fa02 f303 	lsl.w	r3, r2, r3
 800a06a:	43da      	mvns	r2, r3
 800a06c:	4b18      	ldr	r3, [pc, #96]	; (800a0d0 <xTaskPriorityDisinherit+0x108>)
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	4013      	ands	r3, r2
 800a072:	4a17      	ldr	r2, [pc, #92]	; (800a0d0 <xTaskPriorityDisinherit+0x108>)
 800a074:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a076:	693b      	ldr	r3, [r7, #16]
 800a078:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a07a:	693b      	ldr	r3, [r7, #16]
 800a07c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a07e:	693b      	ldr	r3, [r7, #16]
 800a080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a082:	f1c3 0207 	rsb	r2, r3, #7
 800a086:	693b      	ldr	r3, [r7, #16]
 800a088:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a08a:	693b      	ldr	r3, [r7, #16]
 800a08c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a08e:	2201      	movs	r2, #1
 800a090:	409a      	lsls	r2, r3
 800a092:	4b0f      	ldr	r3, [pc, #60]	; (800a0d0 <xTaskPriorityDisinherit+0x108>)
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	4313      	orrs	r3, r2
 800a098:	4a0d      	ldr	r2, [pc, #52]	; (800a0d0 <xTaskPriorityDisinherit+0x108>)
 800a09a:	6013      	str	r3, [r2, #0]
 800a09c:	693b      	ldr	r3, [r7, #16]
 800a09e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a0a0:	4613      	mov	r3, r2
 800a0a2:	009b      	lsls	r3, r3, #2
 800a0a4:	4413      	add	r3, r2
 800a0a6:	009b      	lsls	r3, r3, #2
 800a0a8:	4a08      	ldr	r2, [pc, #32]	; (800a0cc <xTaskPriorityDisinherit+0x104>)
 800a0aa:	441a      	add	r2, r3
 800a0ac:	693b      	ldr	r3, [r7, #16]
 800a0ae:	3304      	adds	r3, #4
 800a0b0:	4619      	mov	r1, r3
 800a0b2:	4610      	mov	r0, r2
 800a0b4:	f7fe f99f 	bl	80083f6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a0b8:	2301      	movs	r3, #1
 800a0ba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a0bc:	697b      	ldr	r3, [r7, #20]
	}
 800a0be:	4618      	mov	r0, r3
 800a0c0:	3718      	adds	r7, #24
 800a0c2:	46bd      	mov	sp, r7
 800a0c4:	bd80      	pop	{r7, pc}
 800a0c6:	bf00      	nop
 800a0c8:	20000350 	.word	0x20000350
 800a0cc:	20000354 	.word	0x20000354
 800a0d0:	20000458 	.word	0x20000458

0800a0d4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a0d4:	b580      	push	{r7, lr}
 800a0d6:	b088      	sub	sp, #32
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]
 800a0dc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a0e2:	2301      	movs	r3, #1
 800a0e4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d077      	beq.n	800a1dc <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a0ec:	69bb      	ldr	r3, [r7, #24]
 800a0ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d10a      	bne.n	800a10a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800a0f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0f8:	f383 8811 	msr	BASEPRI, r3
 800a0fc:	f3bf 8f6f 	isb	sy
 800a100:	f3bf 8f4f 	dsb	sy
 800a104:	60fb      	str	r3, [r7, #12]
}
 800a106:	bf00      	nop
 800a108:	e7fe      	b.n	800a108 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a10a:	69bb      	ldr	r3, [r7, #24]
 800a10c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a10e:	683a      	ldr	r2, [r7, #0]
 800a110:	429a      	cmp	r2, r3
 800a112:	d902      	bls.n	800a11a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a114:	683b      	ldr	r3, [r7, #0]
 800a116:	61fb      	str	r3, [r7, #28]
 800a118:	e002      	b.n	800a120 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a11a:	69bb      	ldr	r3, [r7, #24]
 800a11c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a11e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a120:	69bb      	ldr	r3, [r7, #24]
 800a122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a124:	69fa      	ldr	r2, [r7, #28]
 800a126:	429a      	cmp	r2, r3
 800a128:	d058      	beq.n	800a1dc <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a12a:	69bb      	ldr	r3, [r7, #24]
 800a12c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a12e:	697a      	ldr	r2, [r7, #20]
 800a130:	429a      	cmp	r2, r3
 800a132:	d153      	bne.n	800a1dc <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a134:	4b2b      	ldr	r3, [pc, #172]	; (800a1e4 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	69ba      	ldr	r2, [r7, #24]
 800a13a:	429a      	cmp	r2, r3
 800a13c:	d10a      	bne.n	800a154 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800a13e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a142:	f383 8811 	msr	BASEPRI, r3
 800a146:	f3bf 8f6f 	isb	sy
 800a14a:	f3bf 8f4f 	dsb	sy
 800a14e:	60bb      	str	r3, [r7, #8]
}
 800a150:	bf00      	nop
 800a152:	e7fe      	b.n	800a152 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a154:	69bb      	ldr	r3, [r7, #24]
 800a156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a158:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a15a:	69bb      	ldr	r3, [r7, #24]
 800a15c:	69fa      	ldr	r2, [r7, #28]
 800a15e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a160:	69bb      	ldr	r3, [r7, #24]
 800a162:	699b      	ldr	r3, [r3, #24]
 800a164:	2b00      	cmp	r3, #0
 800a166:	db04      	blt.n	800a172 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a168:	69fb      	ldr	r3, [r7, #28]
 800a16a:	f1c3 0207 	rsb	r2, r3, #7
 800a16e:	69bb      	ldr	r3, [r7, #24]
 800a170:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a172:	69bb      	ldr	r3, [r7, #24]
 800a174:	6959      	ldr	r1, [r3, #20]
 800a176:	693a      	ldr	r2, [r7, #16]
 800a178:	4613      	mov	r3, r2
 800a17a:	009b      	lsls	r3, r3, #2
 800a17c:	4413      	add	r3, r2
 800a17e:	009b      	lsls	r3, r3, #2
 800a180:	4a19      	ldr	r2, [pc, #100]	; (800a1e8 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800a182:	4413      	add	r3, r2
 800a184:	4299      	cmp	r1, r3
 800a186:	d129      	bne.n	800a1dc <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a188:	69bb      	ldr	r3, [r7, #24]
 800a18a:	3304      	adds	r3, #4
 800a18c:	4618      	mov	r0, r3
 800a18e:	f7fe f98f 	bl	80084b0 <uxListRemove>
 800a192:	4603      	mov	r3, r0
 800a194:	2b00      	cmp	r3, #0
 800a196:	d10a      	bne.n	800a1ae <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800a198:	69bb      	ldr	r3, [r7, #24]
 800a19a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a19c:	2201      	movs	r2, #1
 800a19e:	fa02 f303 	lsl.w	r3, r2, r3
 800a1a2:	43da      	mvns	r2, r3
 800a1a4:	4b11      	ldr	r3, [pc, #68]	; (800a1ec <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	4013      	ands	r3, r2
 800a1aa:	4a10      	ldr	r2, [pc, #64]	; (800a1ec <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a1ac:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a1ae:	69bb      	ldr	r3, [r7, #24]
 800a1b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1b2:	2201      	movs	r2, #1
 800a1b4:	409a      	lsls	r2, r3
 800a1b6:	4b0d      	ldr	r3, [pc, #52]	; (800a1ec <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	4313      	orrs	r3, r2
 800a1bc:	4a0b      	ldr	r2, [pc, #44]	; (800a1ec <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a1be:	6013      	str	r3, [r2, #0]
 800a1c0:	69bb      	ldr	r3, [r7, #24]
 800a1c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1c4:	4613      	mov	r3, r2
 800a1c6:	009b      	lsls	r3, r3, #2
 800a1c8:	4413      	add	r3, r2
 800a1ca:	009b      	lsls	r3, r3, #2
 800a1cc:	4a06      	ldr	r2, [pc, #24]	; (800a1e8 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800a1ce:	441a      	add	r2, r3
 800a1d0:	69bb      	ldr	r3, [r7, #24]
 800a1d2:	3304      	adds	r3, #4
 800a1d4:	4619      	mov	r1, r3
 800a1d6:	4610      	mov	r0, r2
 800a1d8:	f7fe f90d 	bl	80083f6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a1dc:	bf00      	nop
 800a1de:	3720      	adds	r7, #32
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	bd80      	pop	{r7, pc}
 800a1e4:	20000350 	.word	0x20000350
 800a1e8:	20000354 	.word	0x20000354
 800a1ec:	20000458 	.word	0x20000458

0800a1f0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a1f0:	b480      	push	{r7}
 800a1f2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a1f4:	4b07      	ldr	r3, [pc, #28]	; (800a214 <pvTaskIncrementMutexHeldCount+0x24>)
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d004      	beq.n	800a206 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a1fc:	4b05      	ldr	r3, [pc, #20]	; (800a214 <pvTaskIncrementMutexHeldCount+0x24>)
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a202:	3201      	adds	r2, #1
 800a204:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800a206:	4b03      	ldr	r3, [pc, #12]	; (800a214 <pvTaskIncrementMutexHeldCount+0x24>)
 800a208:	681b      	ldr	r3, [r3, #0]
	}
 800a20a:	4618      	mov	r0, r3
 800a20c:	46bd      	mov	sp, r7
 800a20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a212:	4770      	bx	lr
 800a214:	20000350 	.word	0x20000350

0800a218 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a218:	b580      	push	{r7, lr}
 800a21a:	b084      	sub	sp, #16
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	6078      	str	r0, [r7, #4]
 800a220:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a222:	4b29      	ldr	r3, [pc, #164]	; (800a2c8 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a228:	4b28      	ldr	r3, [pc, #160]	; (800a2cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	3304      	adds	r3, #4
 800a22e:	4618      	mov	r0, r3
 800a230:	f7fe f93e 	bl	80084b0 <uxListRemove>
 800a234:	4603      	mov	r3, r0
 800a236:	2b00      	cmp	r3, #0
 800a238:	d10b      	bne.n	800a252 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a23a:	4b24      	ldr	r3, [pc, #144]	; (800a2cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a240:	2201      	movs	r2, #1
 800a242:	fa02 f303 	lsl.w	r3, r2, r3
 800a246:	43da      	mvns	r2, r3
 800a248:	4b21      	ldr	r3, [pc, #132]	; (800a2d0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	4013      	ands	r3, r2
 800a24e:	4a20      	ldr	r2, [pc, #128]	; (800a2d0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a250:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a258:	d10a      	bne.n	800a270 <prvAddCurrentTaskToDelayedList+0x58>
 800a25a:	683b      	ldr	r3, [r7, #0]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d007      	beq.n	800a270 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a260:	4b1a      	ldr	r3, [pc, #104]	; (800a2cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	3304      	adds	r3, #4
 800a266:	4619      	mov	r1, r3
 800a268:	481a      	ldr	r0, [pc, #104]	; (800a2d4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800a26a:	f7fe f8c4 	bl	80083f6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a26e:	e026      	b.n	800a2be <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a270:	68fa      	ldr	r2, [r7, #12]
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	4413      	add	r3, r2
 800a276:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a278:	4b14      	ldr	r3, [pc, #80]	; (800a2cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	68ba      	ldr	r2, [r7, #8]
 800a27e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a280:	68ba      	ldr	r2, [r7, #8]
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	429a      	cmp	r2, r3
 800a286:	d209      	bcs.n	800a29c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a288:	4b13      	ldr	r3, [pc, #76]	; (800a2d8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a28a:	681a      	ldr	r2, [r3, #0]
 800a28c:	4b0f      	ldr	r3, [pc, #60]	; (800a2cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	3304      	adds	r3, #4
 800a292:	4619      	mov	r1, r3
 800a294:	4610      	mov	r0, r2
 800a296:	f7fe f8d2 	bl	800843e <vListInsert>
}
 800a29a:	e010      	b.n	800a2be <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a29c:	4b0f      	ldr	r3, [pc, #60]	; (800a2dc <prvAddCurrentTaskToDelayedList+0xc4>)
 800a29e:	681a      	ldr	r2, [r3, #0]
 800a2a0:	4b0a      	ldr	r3, [pc, #40]	; (800a2cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	3304      	adds	r3, #4
 800a2a6:	4619      	mov	r1, r3
 800a2a8:	4610      	mov	r0, r2
 800a2aa:	f7fe f8c8 	bl	800843e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a2ae:	4b0c      	ldr	r3, [pc, #48]	; (800a2e0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	68ba      	ldr	r2, [r7, #8]
 800a2b4:	429a      	cmp	r2, r3
 800a2b6:	d202      	bcs.n	800a2be <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a2b8:	4a09      	ldr	r2, [pc, #36]	; (800a2e0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a2ba:	68bb      	ldr	r3, [r7, #8]
 800a2bc:	6013      	str	r3, [r2, #0]
}
 800a2be:	bf00      	nop
 800a2c0:	3710      	adds	r7, #16
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	bd80      	pop	{r7, pc}
 800a2c6:	bf00      	nop
 800a2c8:	20000454 	.word	0x20000454
 800a2cc:	20000350 	.word	0x20000350
 800a2d0:	20000458 	.word	0x20000458
 800a2d4:	2000043c 	.word	0x2000043c
 800a2d8:	2000040c 	.word	0x2000040c
 800a2dc:	20000408 	.word	0x20000408
 800a2e0:	20000470 	.word	0x20000470

0800a2e4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a2e4:	b480      	push	{r7}
 800a2e6:	b085      	sub	sp, #20
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	60f8      	str	r0, [r7, #12]
 800a2ec:	60b9      	str	r1, [r7, #8]
 800a2ee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	3b04      	subs	r3, #4
 800a2f4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a2fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	3b04      	subs	r3, #4
 800a302:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a304:	68bb      	ldr	r3, [r7, #8]
 800a306:	f023 0201 	bic.w	r2, r3, #1
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	3b04      	subs	r3, #4
 800a312:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a314:	4a0c      	ldr	r2, [pc, #48]	; (800a348 <pxPortInitialiseStack+0x64>)
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	3b14      	subs	r3, #20
 800a31e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a320:	687a      	ldr	r2, [r7, #4]
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	3b04      	subs	r3, #4
 800a32a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	f06f 0202 	mvn.w	r2, #2
 800a332:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	3b20      	subs	r3, #32
 800a338:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a33a:	68fb      	ldr	r3, [r7, #12]
}
 800a33c:	4618      	mov	r0, r3
 800a33e:	3714      	adds	r7, #20
 800a340:	46bd      	mov	sp, r7
 800a342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a346:	4770      	bx	lr
 800a348:	0800a34d 	.word	0x0800a34d

0800a34c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a34c:	b480      	push	{r7}
 800a34e:	b085      	sub	sp, #20
 800a350:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a352:	2300      	movs	r3, #0
 800a354:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a356:	4b12      	ldr	r3, [pc, #72]	; (800a3a0 <prvTaskExitError+0x54>)
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a35e:	d00a      	beq.n	800a376 <prvTaskExitError+0x2a>
	__asm volatile
 800a360:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a364:	f383 8811 	msr	BASEPRI, r3
 800a368:	f3bf 8f6f 	isb	sy
 800a36c:	f3bf 8f4f 	dsb	sy
 800a370:	60fb      	str	r3, [r7, #12]
}
 800a372:	bf00      	nop
 800a374:	e7fe      	b.n	800a374 <prvTaskExitError+0x28>
	__asm volatile
 800a376:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a37a:	f383 8811 	msr	BASEPRI, r3
 800a37e:	f3bf 8f6f 	isb	sy
 800a382:	f3bf 8f4f 	dsb	sy
 800a386:	60bb      	str	r3, [r7, #8]
}
 800a388:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a38a:	bf00      	nop
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d0fc      	beq.n	800a38c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a392:	bf00      	nop
 800a394:	bf00      	nop
 800a396:	3714      	adds	r7, #20
 800a398:	46bd      	mov	sp, r7
 800a39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39e:	4770      	bx	lr
 800a3a0:	20000020 	.word	0x20000020
	...

0800a3b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a3b0:	4b07      	ldr	r3, [pc, #28]	; (800a3d0 <pxCurrentTCBConst2>)
 800a3b2:	6819      	ldr	r1, [r3, #0]
 800a3b4:	6808      	ldr	r0, [r1, #0]
 800a3b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3ba:	f380 8809 	msr	PSP, r0
 800a3be:	f3bf 8f6f 	isb	sy
 800a3c2:	f04f 0000 	mov.w	r0, #0
 800a3c6:	f380 8811 	msr	BASEPRI, r0
 800a3ca:	4770      	bx	lr
 800a3cc:	f3af 8000 	nop.w

0800a3d0 <pxCurrentTCBConst2>:
 800a3d0:	20000350 	.word	0x20000350
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a3d4:	bf00      	nop
 800a3d6:	bf00      	nop

0800a3d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a3d8:	4808      	ldr	r0, [pc, #32]	; (800a3fc <prvPortStartFirstTask+0x24>)
 800a3da:	6800      	ldr	r0, [r0, #0]
 800a3dc:	6800      	ldr	r0, [r0, #0]
 800a3de:	f380 8808 	msr	MSP, r0
 800a3e2:	f04f 0000 	mov.w	r0, #0
 800a3e6:	f380 8814 	msr	CONTROL, r0
 800a3ea:	b662      	cpsie	i
 800a3ec:	b661      	cpsie	f
 800a3ee:	f3bf 8f4f 	dsb	sy
 800a3f2:	f3bf 8f6f 	isb	sy
 800a3f6:	df00      	svc	0
 800a3f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a3fa:	bf00      	nop
 800a3fc:	e000ed08 	.word	0xe000ed08

0800a400 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a400:	b580      	push	{r7, lr}
 800a402:	b086      	sub	sp, #24
 800a404:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a406:	4b46      	ldr	r3, [pc, #280]	; (800a520 <xPortStartScheduler+0x120>)
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	4a46      	ldr	r2, [pc, #280]	; (800a524 <xPortStartScheduler+0x124>)
 800a40c:	4293      	cmp	r3, r2
 800a40e:	d10a      	bne.n	800a426 <xPortStartScheduler+0x26>
	__asm volatile
 800a410:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a414:	f383 8811 	msr	BASEPRI, r3
 800a418:	f3bf 8f6f 	isb	sy
 800a41c:	f3bf 8f4f 	dsb	sy
 800a420:	613b      	str	r3, [r7, #16]
}
 800a422:	bf00      	nop
 800a424:	e7fe      	b.n	800a424 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a426:	4b3e      	ldr	r3, [pc, #248]	; (800a520 <xPortStartScheduler+0x120>)
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	4a3f      	ldr	r2, [pc, #252]	; (800a528 <xPortStartScheduler+0x128>)
 800a42c:	4293      	cmp	r3, r2
 800a42e:	d10a      	bne.n	800a446 <xPortStartScheduler+0x46>
	__asm volatile
 800a430:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a434:	f383 8811 	msr	BASEPRI, r3
 800a438:	f3bf 8f6f 	isb	sy
 800a43c:	f3bf 8f4f 	dsb	sy
 800a440:	60fb      	str	r3, [r7, #12]
}
 800a442:	bf00      	nop
 800a444:	e7fe      	b.n	800a444 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a446:	4b39      	ldr	r3, [pc, #228]	; (800a52c <xPortStartScheduler+0x12c>)
 800a448:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a44a:	697b      	ldr	r3, [r7, #20]
 800a44c:	781b      	ldrb	r3, [r3, #0]
 800a44e:	b2db      	uxtb	r3, r3
 800a450:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a452:	697b      	ldr	r3, [r7, #20]
 800a454:	22ff      	movs	r2, #255	; 0xff
 800a456:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a458:	697b      	ldr	r3, [r7, #20]
 800a45a:	781b      	ldrb	r3, [r3, #0]
 800a45c:	b2db      	uxtb	r3, r3
 800a45e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a460:	78fb      	ldrb	r3, [r7, #3]
 800a462:	b2db      	uxtb	r3, r3
 800a464:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a468:	b2da      	uxtb	r2, r3
 800a46a:	4b31      	ldr	r3, [pc, #196]	; (800a530 <xPortStartScheduler+0x130>)
 800a46c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a46e:	4b31      	ldr	r3, [pc, #196]	; (800a534 <xPortStartScheduler+0x134>)
 800a470:	2207      	movs	r2, #7
 800a472:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a474:	e009      	b.n	800a48a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a476:	4b2f      	ldr	r3, [pc, #188]	; (800a534 <xPortStartScheduler+0x134>)
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	3b01      	subs	r3, #1
 800a47c:	4a2d      	ldr	r2, [pc, #180]	; (800a534 <xPortStartScheduler+0x134>)
 800a47e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a480:	78fb      	ldrb	r3, [r7, #3]
 800a482:	b2db      	uxtb	r3, r3
 800a484:	005b      	lsls	r3, r3, #1
 800a486:	b2db      	uxtb	r3, r3
 800a488:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a48a:	78fb      	ldrb	r3, [r7, #3]
 800a48c:	b2db      	uxtb	r3, r3
 800a48e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a492:	2b80      	cmp	r3, #128	; 0x80
 800a494:	d0ef      	beq.n	800a476 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a496:	4b27      	ldr	r3, [pc, #156]	; (800a534 <xPortStartScheduler+0x134>)
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	f1c3 0307 	rsb	r3, r3, #7
 800a49e:	2b04      	cmp	r3, #4
 800a4a0:	d00a      	beq.n	800a4b8 <xPortStartScheduler+0xb8>
	__asm volatile
 800a4a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4a6:	f383 8811 	msr	BASEPRI, r3
 800a4aa:	f3bf 8f6f 	isb	sy
 800a4ae:	f3bf 8f4f 	dsb	sy
 800a4b2:	60bb      	str	r3, [r7, #8]
}
 800a4b4:	bf00      	nop
 800a4b6:	e7fe      	b.n	800a4b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a4b8:	4b1e      	ldr	r3, [pc, #120]	; (800a534 <xPortStartScheduler+0x134>)
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	021b      	lsls	r3, r3, #8
 800a4be:	4a1d      	ldr	r2, [pc, #116]	; (800a534 <xPortStartScheduler+0x134>)
 800a4c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a4c2:	4b1c      	ldr	r3, [pc, #112]	; (800a534 <xPortStartScheduler+0x134>)
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a4ca:	4a1a      	ldr	r2, [pc, #104]	; (800a534 <xPortStartScheduler+0x134>)
 800a4cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	b2da      	uxtb	r2, r3
 800a4d2:	697b      	ldr	r3, [r7, #20]
 800a4d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a4d6:	4b18      	ldr	r3, [pc, #96]	; (800a538 <xPortStartScheduler+0x138>)
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	4a17      	ldr	r2, [pc, #92]	; (800a538 <xPortStartScheduler+0x138>)
 800a4dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a4e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a4e2:	4b15      	ldr	r3, [pc, #84]	; (800a538 <xPortStartScheduler+0x138>)
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	4a14      	ldr	r2, [pc, #80]	; (800a538 <xPortStartScheduler+0x138>)
 800a4e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a4ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a4ee:	f000 f8dd 	bl	800a6ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a4f2:	4b12      	ldr	r3, [pc, #72]	; (800a53c <xPortStartScheduler+0x13c>)
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a4f8:	f000 f8fc 	bl	800a6f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a4fc:	4b10      	ldr	r3, [pc, #64]	; (800a540 <xPortStartScheduler+0x140>)
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	4a0f      	ldr	r2, [pc, #60]	; (800a540 <xPortStartScheduler+0x140>)
 800a502:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a506:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a508:	f7ff ff66 	bl	800a3d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a50c:	f7ff fa8c 	bl	8009a28 <vTaskSwitchContext>
	prvTaskExitError();
 800a510:	f7ff ff1c 	bl	800a34c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a514:	2300      	movs	r3, #0
}
 800a516:	4618      	mov	r0, r3
 800a518:	3718      	adds	r7, #24
 800a51a:	46bd      	mov	sp, r7
 800a51c:	bd80      	pop	{r7, pc}
 800a51e:	bf00      	nop
 800a520:	e000ed00 	.word	0xe000ed00
 800a524:	410fc271 	.word	0x410fc271
 800a528:	410fc270 	.word	0x410fc270
 800a52c:	e000e400 	.word	0xe000e400
 800a530:	2000047c 	.word	0x2000047c
 800a534:	20000480 	.word	0x20000480
 800a538:	e000ed20 	.word	0xe000ed20
 800a53c:	20000020 	.word	0x20000020
 800a540:	e000ef34 	.word	0xe000ef34

0800a544 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a544:	b480      	push	{r7}
 800a546:	b083      	sub	sp, #12
 800a548:	af00      	add	r7, sp, #0
	__asm volatile
 800a54a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a54e:	f383 8811 	msr	BASEPRI, r3
 800a552:	f3bf 8f6f 	isb	sy
 800a556:	f3bf 8f4f 	dsb	sy
 800a55a:	607b      	str	r3, [r7, #4]
}
 800a55c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a55e:	4b0f      	ldr	r3, [pc, #60]	; (800a59c <vPortEnterCritical+0x58>)
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	3301      	adds	r3, #1
 800a564:	4a0d      	ldr	r2, [pc, #52]	; (800a59c <vPortEnterCritical+0x58>)
 800a566:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a568:	4b0c      	ldr	r3, [pc, #48]	; (800a59c <vPortEnterCritical+0x58>)
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	2b01      	cmp	r3, #1
 800a56e:	d10f      	bne.n	800a590 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a570:	4b0b      	ldr	r3, [pc, #44]	; (800a5a0 <vPortEnterCritical+0x5c>)
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	b2db      	uxtb	r3, r3
 800a576:	2b00      	cmp	r3, #0
 800a578:	d00a      	beq.n	800a590 <vPortEnterCritical+0x4c>
	__asm volatile
 800a57a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a57e:	f383 8811 	msr	BASEPRI, r3
 800a582:	f3bf 8f6f 	isb	sy
 800a586:	f3bf 8f4f 	dsb	sy
 800a58a:	603b      	str	r3, [r7, #0]
}
 800a58c:	bf00      	nop
 800a58e:	e7fe      	b.n	800a58e <vPortEnterCritical+0x4a>
	}
}
 800a590:	bf00      	nop
 800a592:	370c      	adds	r7, #12
 800a594:	46bd      	mov	sp, r7
 800a596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59a:	4770      	bx	lr
 800a59c:	20000020 	.word	0x20000020
 800a5a0:	e000ed04 	.word	0xe000ed04

0800a5a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a5a4:	b480      	push	{r7}
 800a5a6:	b083      	sub	sp, #12
 800a5a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a5aa:	4b12      	ldr	r3, [pc, #72]	; (800a5f4 <vPortExitCritical+0x50>)
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d10a      	bne.n	800a5c8 <vPortExitCritical+0x24>
	__asm volatile
 800a5b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5b6:	f383 8811 	msr	BASEPRI, r3
 800a5ba:	f3bf 8f6f 	isb	sy
 800a5be:	f3bf 8f4f 	dsb	sy
 800a5c2:	607b      	str	r3, [r7, #4]
}
 800a5c4:	bf00      	nop
 800a5c6:	e7fe      	b.n	800a5c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a5c8:	4b0a      	ldr	r3, [pc, #40]	; (800a5f4 <vPortExitCritical+0x50>)
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	3b01      	subs	r3, #1
 800a5ce:	4a09      	ldr	r2, [pc, #36]	; (800a5f4 <vPortExitCritical+0x50>)
 800a5d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a5d2:	4b08      	ldr	r3, [pc, #32]	; (800a5f4 <vPortExitCritical+0x50>)
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d105      	bne.n	800a5e6 <vPortExitCritical+0x42>
 800a5da:	2300      	movs	r3, #0
 800a5dc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a5de:	683b      	ldr	r3, [r7, #0]
 800a5e0:	f383 8811 	msr	BASEPRI, r3
}
 800a5e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a5e6:	bf00      	nop
 800a5e8:	370c      	adds	r7, #12
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f0:	4770      	bx	lr
 800a5f2:	bf00      	nop
 800a5f4:	20000020 	.word	0x20000020
	...

0800a600 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a600:	f3ef 8009 	mrs	r0, PSP
 800a604:	f3bf 8f6f 	isb	sy
 800a608:	4b15      	ldr	r3, [pc, #84]	; (800a660 <pxCurrentTCBConst>)
 800a60a:	681a      	ldr	r2, [r3, #0]
 800a60c:	f01e 0f10 	tst.w	lr, #16
 800a610:	bf08      	it	eq
 800a612:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a616:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a61a:	6010      	str	r0, [r2, #0]
 800a61c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a620:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a624:	f380 8811 	msr	BASEPRI, r0
 800a628:	f3bf 8f4f 	dsb	sy
 800a62c:	f3bf 8f6f 	isb	sy
 800a630:	f7ff f9fa 	bl	8009a28 <vTaskSwitchContext>
 800a634:	f04f 0000 	mov.w	r0, #0
 800a638:	f380 8811 	msr	BASEPRI, r0
 800a63c:	bc09      	pop	{r0, r3}
 800a63e:	6819      	ldr	r1, [r3, #0]
 800a640:	6808      	ldr	r0, [r1, #0]
 800a642:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a646:	f01e 0f10 	tst.w	lr, #16
 800a64a:	bf08      	it	eq
 800a64c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a650:	f380 8809 	msr	PSP, r0
 800a654:	f3bf 8f6f 	isb	sy
 800a658:	4770      	bx	lr
 800a65a:	bf00      	nop
 800a65c:	f3af 8000 	nop.w

0800a660 <pxCurrentTCBConst>:
 800a660:	20000350 	.word	0x20000350
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a664:	bf00      	nop
 800a666:	bf00      	nop

0800a668 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a668:	b580      	push	{r7, lr}
 800a66a:	b082      	sub	sp, #8
 800a66c:	af00      	add	r7, sp, #0
	__asm volatile
 800a66e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a672:	f383 8811 	msr	BASEPRI, r3
 800a676:	f3bf 8f6f 	isb	sy
 800a67a:	f3bf 8f4f 	dsb	sy
 800a67e:	607b      	str	r3, [r7, #4]
}
 800a680:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a682:	f7ff f919 	bl	80098b8 <xTaskIncrementTick>
 800a686:	4603      	mov	r3, r0
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d003      	beq.n	800a694 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a68c:	4b06      	ldr	r3, [pc, #24]	; (800a6a8 <SysTick_Handler+0x40>)
 800a68e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a692:	601a      	str	r2, [r3, #0]
 800a694:	2300      	movs	r3, #0
 800a696:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a698:	683b      	ldr	r3, [r7, #0]
 800a69a:	f383 8811 	msr	BASEPRI, r3
}
 800a69e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a6a0:	bf00      	nop
 800a6a2:	3708      	adds	r7, #8
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	bd80      	pop	{r7, pc}
 800a6a8:	e000ed04 	.word	0xe000ed04

0800a6ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a6ac:	b480      	push	{r7}
 800a6ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a6b0:	4b0b      	ldr	r3, [pc, #44]	; (800a6e0 <vPortSetupTimerInterrupt+0x34>)
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a6b6:	4b0b      	ldr	r3, [pc, #44]	; (800a6e4 <vPortSetupTimerInterrupt+0x38>)
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a6bc:	4b0a      	ldr	r3, [pc, #40]	; (800a6e8 <vPortSetupTimerInterrupt+0x3c>)
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	4a0a      	ldr	r2, [pc, #40]	; (800a6ec <vPortSetupTimerInterrupt+0x40>)
 800a6c2:	fba2 2303 	umull	r2, r3, r2, r3
 800a6c6:	099b      	lsrs	r3, r3, #6
 800a6c8:	4a09      	ldr	r2, [pc, #36]	; (800a6f0 <vPortSetupTimerInterrupt+0x44>)
 800a6ca:	3b01      	subs	r3, #1
 800a6cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a6ce:	4b04      	ldr	r3, [pc, #16]	; (800a6e0 <vPortSetupTimerInterrupt+0x34>)
 800a6d0:	2207      	movs	r2, #7
 800a6d2:	601a      	str	r2, [r3, #0]
}
 800a6d4:	bf00      	nop
 800a6d6:	46bd      	mov	sp, r7
 800a6d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6dc:	4770      	bx	lr
 800a6de:	bf00      	nop
 800a6e0:	e000e010 	.word	0xe000e010
 800a6e4:	e000e018 	.word	0xe000e018
 800a6e8:	20000014 	.word	0x20000014
 800a6ec:	10624dd3 	.word	0x10624dd3
 800a6f0:	e000e014 	.word	0xe000e014

0800a6f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a6f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a704 <vPortEnableVFP+0x10>
 800a6f8:	6801      	ldr	r1, [r0, #0]
 800a6fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a6fe:	6001      	str	r1, [r0, #0]
 800a700:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a702:	bf00      	nop
 800a704:	e000ed88 	.word	0xe000ed88

0800a708 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a708:	b480      	push	{r7}
 800a70a:	b085      	sub	sp, #20
 800a70c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a70e:	f3ef 8305 	mrs	r3, IPSR
 800a712:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	2b0f      	cmp	r3, #15
 800a718:	d914      	bls.n	800a744 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a71a:	4a17      	ldr	r2, [pc, #92]	; (800a778 <vPortValidateInterruptPriority+0x70>)
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	4413      	add	r3, r2
 800a720:	781b      	ldrb	r3, [r3, #0]
 800a722:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a724:	4b15      	ldr	r3, [pc, #84]	; (800a77c <vPortValidateInterruptPriority+0x74>)
 800a726:	781b      	ldrb	r3, [r3, #0]
 800a728:	7afa      	ldrb	r2, [r7, #11]
 800a72a:	429a      	cmp	r2, r3
 800a72c:	d20a      	bcs.n	800a744 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a72e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a732:	f383 8811 	msr	BASEPRI, r3
 800a736:	f3bf 8f6f 	isb	sy
 800a73a:	f3bf 8f4f 	dsb	sy
 800a73e:	607b      	str	r3, [r7, #4]
}
 800a740:	bf00      	nop
 800a742:	e7fe      	b.n	800a742 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a744:	4b0e      	ldr	r3, [pc, #56]	; (800a780 <vPortValidateInterruptPriority+0x78>)
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a74c:	4b0d      	ldr	r3, [pc, #52]	; (800a784 <vPortValidateInterruptPriority+0x7c>)
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	429a      	cmp	r2, r3
 800a752:	d90a      	bls.n	800a76a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a754:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a758:	f383 8811 	msr	BASEPRI, r3
 800a75c:	f3bf 8f6f 	isb	sy
 800a760:	f3bf 8f4f 	dsb	sy
 800a764:	603b      	str	r3, [r7, #0]
}
 800a766:	bf00      	nop
 800a768:	e7fe      	b.n	800a768 <vPortValidateInterruptPriority+0x60>
	}
 800a76a:	bf00      	nop
 800a76c:	3714      	adds	r7, #20
 800a76e:	46bd      	mov	sp, r7
 800a770:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a774:	4770      	bx	lr
 800a776:	bf00      	nop
 800a778:	e000e3f0 	.word	0xe000e3f0
 800a77c:	2000047c 	.word	0x2000047c
 800a780:	e000ed0c 	.word	0xe000ed0c
 800a784:	20000480 	.word	0x20000480

0800a788 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b08a      	sub	sp, #40	; 0x28
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a790:	2300      	movs	r3, #0
 800a792:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a794:	f7fe ffc4 	bl	8009720 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a798:	4b5b      	ldr	r3, [pc, #364]	; (800a908 <pvPortMalloc+0x180>)
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d101      	bne.n	800a7a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a7a0:	f000 f920 	bl	800a9e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a7a4:	4b59      	ldr	r3, [pc, #356]	; (800a90c <pvPortMalloc+0x184>)
 800a7a6:	681a      	ldr	r2, [r3, #0]
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	4013      	ands	r3, r2
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	f040 8093 	bne.w	800a8d8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d01d      	beq.n	800a7f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800a7b8:	2208      	movs	r2, #8
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	4413      	add	r3, r2
 800a7be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	f003 0307 	and.w	r3, r3, #7
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d014      	beq.n	800a7f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	f023 0307 	bic.w	r3, r3, #7
 800a7d0:	3308      	adds	r3, #8
 800a7d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	f003 0307 	and.w	r3, r3, #7
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d00a      	beq.n	800a7f4 <pvPortMalloc+0x6c>
	__asm volatile
 800a7de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7e2:	f383 8811 	msr	BASEPRI, r3
 800a7e6:	f3bf 8f6f 	isb	sy
 800a7ea:	f3bf 8f4f 	dsb	sy
 800a7ee:	617b      	str	r3, [r7, #20]
}
 800a7f0:	bf00      	nop
 800a7f2:	e7fe      	b.n	800a7f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d06e      	beq.n	800a8d8 <pvPortMalloc+0x150>
 800a7fa:	4b45      	ldr	r3, [pc, #276]	; (800a910 <pvPortMalloc+0x188>)
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	687a      	ldr	r2, [r7, #4]
 800a800:	429a      	cmp	r2, r3
 800a802:	d869      	bhi.n	800a8d8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a804:	4b43      	ldr	r3, [pc, #268]	; (800a914 <pvPortMalloc+0x18c>)
 800a806:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a808:	4b42      	ldr	r3, [pc, #264]	; (800a914 <pvPortMalloc+0x18c>)
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a80e:	e004      	b.n	800a81a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800a810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a812:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a81a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a81c:	685b      	ldr	r3, [r3, #4]
 800a81e:	687a      	ldr	r2, [r7, #4]
 800a820:	429a      	cmp	r2, r3
 800a822:	d903      	bls.n	800a82c <pvPortMalloc+0xa4>
 800a824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d1f1      	bne.n	800a810 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a82c:	4b36      	ldr	r3, [pc, #216]	; (800a908 <pvPortMalloc+0x180>)
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a832:	429a      	cmp	r2, r3
 800a834:	d050      	beq.n	800a8d8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a836:	6a3b      	ldr	r3, [r7, #32]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	2208      	movs	r2, #8
 800a83c:	4413      	add	r3, r2
 800a83e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a842:	681a      	ldr	r2, [r3, #0]
 800a844:	6a3b      	ldr	r3, [r7, #32]
 800a846:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a84a:	685a      	ldr	r2, [r3, #4]
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	1ad2      	subs	r2, r2, r3
 800a850:	2308      	movs	r3, #8
 800a852:	005b      	lsls	r3, r3, #1
 800a854:	429a      	cmp	r2, r3
 800a856:	d91f      	bls.n	800a898 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a858:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	4413      	add	r3, r2
 800a85e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a860:	69bb      	ldr	r3, [r7, #24]
 800a862:	f003 0307 	and.w	r3, r3, #7
 800a866:	2b00      	cmp	r3, #0
 800a868:	d00a      	beq.n	800a880 <pvPortMalloc+0xf8>
	__asm volatile
 800a86a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a86e:	f383 8811 	msr	BASEPRI, r3
 800a872:	f3bf 8f6f 	isb	sy
 800a876:	f3bf 8f4f 	dsb	sy
 800a87a:	613b      	str	r3, [r7, #16]
}
 800a87c:	bf00      	nop
 800a87e:	e7fe      	b.n	800a87e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a882:	685a      	ldr	r2, [r3, #4]
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	1ad2      	subs	r2, r2, r3
 800a888:	69bb      	ldr	r3, [r7, #24]
 800a88a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a88c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a88e:	687a      	ldr	r2, [r7, #4]
 800a890:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a892:	69b8      	ldr	r0, [r7, #24]
 800a894:	f000 f908 	bl	800aaa8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a898:	4b1d      	ldr	r3, [pc, #116]	; (800a910 <pvPortMalloc+0x188>)
 800a89a:	681a      	ldr	r2, [r3, #0]
 800a89c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a89e:	685b      	ldr	r3, [r3, #4]
 800a8a0:	1ad3      	subs	r3, r2, r3
 800a8a2:	4a1b      	ldr	r2, [pc, #108]	; (800a910 <pvPortMalloc+0x188>)
 800a8a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a8a6:	4b1a      	ldr	r3, [pc, #104]	; (800a910 <pvPortMalloc+0x188>)
 800a8a8:	681a      	ldr	r2, [r3, #0]
 800a8aa:	4b1b      	ldr	r3, [pc, #108]	; (800a918 <pvPortMalloc+0x190>)
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	429a      	cmp	r2, r3
 800a8b0:	d203      	bcs.n	800a8ba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a8b2:	4b17      	ldr	r3, [pc, #92]	; (800a910 <pvPortMalloc+0x188>)
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	4a18      	ldr	r2, [pc, #96]	; (800a918 <pvPortMalloc+0x190>)
 800a8b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a8ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8bc:	685a      	ldr	r2, [r3, #4]
 800a8be:	4b13      	ldr	r3, [pc, #76]	; (800a90c <pvPortMalloc+0x184>)
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	431a      	orrs	r2, r3
 800a8c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a8c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8ca:	2200      	movs	r2, #0
 800a8cc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a8ce:	4b13      	ldr	r3, [pc, #76]	; (800a91c <pvPortMalloc+0x194>)
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	3301      	adds	r3, #1
 800a8d4:	4a11      	ldr	r2, [pc, #68]	; (800a91c <pvPortMalloc+0x194>)
 800a8d6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a8d8:	f7fe ff30 	bl	800973c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a8dc:	69fb      	ldr	r3, [r7, #28]
 800a8de:	f003 0307 	and.w	r3, r3, #7
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d00a      	beq.n	800a8fc <pvPortMalloc+0x174>
	__asm volatile
 800a8e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8ea:	f383 8811 	msr	BASEPRI, r3
 800a8ee:	f3bf 8f6f 	isb	sy
 800a8f2:	f3bf 8f4f 	dsb	sy
 800a8f6:	60fb      	str	r3, [r7, #12]
}
 800a8f8:	bf00      	nop
 800a8fa:	e7fe      	b.n	800a8fa <pvPortMalloc+0x172>
	return pvReturn;
 800a8fc:	69fb      	ldr	r3, [r7, #28]
}
 800a8fe:	4618      	mov	r0, r3
 800a900:	3728      	adds	r7, #40	; 0x28
 800a902:	46bd      	mov	sp, r7
 800a904:	bd80      	pop	{r7, pc}
 800a906:	bf00      	nop
 800a908:	2000408c 	.word	0x2000408c
 800a90c:	200040a0 	.word	0x200040a0
 800a910:	20004090 	.word	0x20004090
 800a914:	20004084 	.word	0x20004084
 800a918:	20004094 	.word	0x20004094
 800a91c:	20004098 	.word	0x20004098

0800a920 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a920:	b580      	push	{r7, lr}
 800a922:	b086      	sub	sp, #24
 800a924:	af00      	add	r7, sp, #0
 800a926:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d04d      	beq.n	800a9ce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a932:	2308      	movs	r3, #8
 800a934:	425b      	negs	r3, r3
 800a936:	697a      	ldr	r2, [r7, #20]
 800a938:	4413      	add	r3, r2
 800a93a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a93c:	697b      	ldr	r3, [r7, #20]
 800a93e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a940:	693b      	ldr	r3, [r7, #16]
 800a942:	685a      	ldr	r2, [r3, #4]
 800a944:	4b24      	ldr	r3, [pc, #144]	; (800a9d8 <vPortFree+0xb8>)
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	4013      	ands	r3, r2
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d10a      	bne.n	800a964 <vPortFree+0x44>
	__asm volatile
 800a94e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a952:	f383 8811 	msr	BASEPRI, r3
 800a956:	f3bf 8f6f 	isb	sy
 800a95a:	f3bf 8f4f 	dsb	sy
 800a95e:	60fb      	str	r3, [r7, #12]
}
 800a960:	bf00      	nop
 800a962:	e7fe      	b.n	800a962 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a964:	693b      	ldr	r3, [r7, #16]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d00a      	beq.n	800a982 <vPortFree+0x62>
	__asm volatile
 800a96c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a970:	f383 8811 	msr	BASEPRI, r3
 800a974:	f3bf 8f6f 	isb	sy
 800a978:	f3bf 8f4f 	dsb	sy
 800a97c:	60bb      	str	r3, [r7, #8]
}
 800a97e:	bf00      	nop
 800a980:	e7fe      	b.n	800a980 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a982:	693b      	ldr	r3, [r7, #16]
 800a984:	685a      	ldr	r2, [r3, #4]
 800a986:	4b14      	ldr	r3, [pc, #80]	; (800a9d8 <vPortFree+0xb8>)
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	4013      	ands	r3, r2
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d01e      	beq.n	800a9ce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a990:	693b      	ldr	r3, [r7, #16]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d11a      	bne.n	800a9ce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a998:	693b      	ldr	r3, [r7, #16]
 800a99a:	685a      	ldr	r2, [r3, #4]
 800a99c:	4b0e      	ldr	r3, [pc, #56]	; (800a9d8 <vPortFree+0xb8>)
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	43db      	mvns	r3, r3
 800a9a2:	401a      	ands	r2, r3
 800a9a4:	693b      	ldr	r3, [r7, #16]
 800a9a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a9a8:	f7fe feba 	bl	8009720 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a9ac:	693b      	ldr	r3, [r7, #16]
 800a9ae:	685a      	ldr	r2, [r3, #4]
 800a9b0:	4b0a      	ldr	r3, [pc, #40]	; (800a9dc <vPortFree+0xbc>)
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	4413      	add	r3, r2
 800a9b6:	4a09      	ldr	r2, [pc, #36]	; (800a9dc <vPortFree+0xbc>)
 800a9b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a9ba:	6938      	ldr	r0, [r7, #16]
 800a9bc:	f000 f874 	bl	800aaa8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a9c0:	4b07      	ldr	r3, [pc, #28]	; (800a9e0 <vPortFree+0xc0>)
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	3301      	adds	r3, #1
 800a9c6:	4a06      	ldr	r2, [pc, #24]	; (800a9e0 <vPortFree+0xc0>)
 800a9c8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a9ca:	f7fe feb7 	bl	800973c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a9ce:	bf00      	nop
 800a9d0:	3718      	adds	r7, #24
 800a9d2:	46bd      	mov	sp, r7
 800a9d4:	bd80      	pop	{r7, pc}
 800a9d6:	bf00      	nop
 800a9d8:	200040a0 	.word	0x200040a0
 800a9dc:	20004090 	.word	0x20004090
 800a9e0:	2000409c 	.word	0x2000409c

0800a9e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a9e4:	b480      	push	{r7}
 800a9e6:	b085      	sub	sp, #20
 800a9e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a9ea:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800a9ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a9f0:	4b27      	ldr	r3, [pc, #156]	; (800aa90 <prvHeapInit+0xac>)
 800a9f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	f003 0307 	and.w	r3, r3, #7
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d00c      	beq.n	800aa18 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	3307      	adds	r3, #7
 800aa02:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	f023 0307 	bic.w	r3, r3, #7
 800aa0a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800aa0c:	68ba      	ldr	r2, [r7, #8]
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	1ad3      	subs	r3, r2, r3
 800aa12:	4a1f      	ldr	r2, [pc, #124]	; (800aa90 <prvHeapInit+0xac>)
 800aa14:	4413      	add	r3, r2
 800aa16:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800aa1c:	4a1d      	ldr	r2, [pc, #116]	; (800aa94 <prvHeapInit+0xb0>)
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800aa22:	4b1c      	ldr	r3, [pc, #112]	; (800aa94 <prvHeapInit+0xb0>)
 800aa24:	2200      	movs	r2, #0
 800aa26:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	68ba      	ldr	r2, [r7, #8]
 800aa2c:	4413      	add	r3, r2
 800aa2e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800aa30:	2208      	movs	r2, #8
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	1a9b      	subs	r3, r3, r2
 800aa36:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	f023 0307 	bic.w	r3, r3, #7
 800aa3e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	4a15      	ldr	r2, [pc, #84]	; (800aa98 <prvHeapInit+0xb4>)
 800aa44:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800aa46:	4b14      	ldr	r3, [pc, #80]	; (800aa98 <prvHeapInit+0xb4>)
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800aa4e:	4b12      	ldr	r3, [pc, #72]	; (800aa98 <prvHeapInit+0xb4>)
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	2200      	movs	r2, #0
 800aa54:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800aa5a:	683b      	ldr	r3, [r7, #0]
 800aa5c:	68fa      	ldr	r2, [r7, #12]
 800aa5e:	1ad2      	subs	r2, r2, r3
 800aa60:	683b      	ldr	r3, [r7, #0]
 800aa62:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800aa64:	4b0c      	ldr	r3, [pc, #48]	; (800aa98 <prvHeapInit+0xb4>)
 800aa66:	681a      	ldr	r2, [r3, #0]
 800aa68:	683b      	ldr	r3, [r7, #0]
 800aa6a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aa6c:	683b      	ldr	r3, [r7, #0]
 800aa6e:	685b      	ldr	r3, [r3, #4]
 800aa70:	4a0a      	ldr	r2, [pc, #40]	; (800aa9c <prvHeapInit+0xb8>)
 800aa72:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aa74:	683b      	ldr	r3, [r7, #0]
 800aa76:	685b      	ldr	r3, [r3, #4]
 800aa78:	4a09      	ldr	r2, [pc, #36]	; (800aaa0 <prvHeapInit+0xbc>)
 800aa7a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800aa7c:	4b09      	ldr	r3, [pc, #36]	; (800aaa4 <prvHeapInit+0xc0>)
 800aa7e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800aa82:	601a      	str	r2, [r3, #0]
}
 800aa84:	bf00      	nop
 800aa86:	3714      	adds	r7, #20
 800aa88:	46bd      	mov	sp, r7
 800aa8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8e:	4770      	bx	lr
 800aa90:	20000484 	.word	0x20000484
 800aa94:	20004084 	.word	0x20004084
 800aa98:	2000408c 	.word	0x2000408c
 800aa9c:	20004094 	.word	0x20004094
 800aaa0:	20004090 	.word	0x20004090
 800aaa4:	200040a0 	.word	0x200040a0

0800aaa8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800aaa8:	b480      	push	{r7}
 800aaaa:	b085      	sub	sp, #20
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800aab0:	4b28      	ldr	r3, [pc, #160]	; (800ab54 <prvInsertBlockIntoFreeList+0xac>)
 800aab2:	60fb      	str	r3, [r7, #12]
 800aab4:	e002      	b.n	800aabc <prvInsertBlockIntoFreeList+0x14>
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	60fb      	str	r3, [r7, #12]
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	687a      	ldr	r2, [r7, #4]
 800aac2:	429a      	cmp	r2, r3
 800aac4:	d8f7      	bhi.n	800aab6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	685b      	ldr	r3, [r3, #4]
 800aace:	68ba      	ldr	r2, [r7, #8]
 800aad0:	4413      	add	r3, r2
 800aad2:	687a      	ldr	r2, [r7, #4]
 800aad4:	429a      	cmp	r2, r3
 800aad6:	d108      	bne.n	800aaea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	685a      	ldr	r2, [r3, #4]
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	685b      	ldr	r3, [r3, #4]
 800aae0:	441a      	add	r2, r3
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	685b      	ldr	r3, [r3, #4]
 800aaf2:	68ba      	ldr	r2, [r7, #8]
 800aaf4:	441a      	add	r2, r3
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	429a      	cmp	r2, r3
 800aafc:	d118      	bne.n	800ab30 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	681a      	ldr	r2, [r3, #0]
 800ab02:	4b15      	ldr	r3, [pc, #84]	; (800ab58 <prvInsertBlockIntoFreeList+0xb0>)
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	429a      	cmp	r2, r3
 800ab08:	d00d      	beq.n	800ab26 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	685a      	ldr	r2, [r3, #4]
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	685b      	ldr	r3, [r3, #4]
 800ab14:	441a      	add	r2, r3
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	681a      	ldr	r2, [r3, #0]
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	601a      	str	r2, [r3, #0]
 800ab24:	e008      	b.n	800ab38 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ab26:	4b0c      	ldr	r3, [pc, #48]	; (800ab58 <prvInsertBlockIntoFreeList+0xb0>)
 800ab28:	681a      	ldr	r2, [r3, #0]
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	601a      	str	r2, [r3, #0]
 800ab2e:	e003      	b.n	800ab38 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	681a      	ldr	r2, [r3, #0]
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ab38:	68fa      	ldr	r2, [r7, #12]
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	429a      	cmp	r2, r3
 800ab3e:	d002      	beq.n	800ab46 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	687a      	ldr	r2, [r7, #4]
 800ab44:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ab46:	bf00      	nop
 800ab48:	3714      	adds	r7, #20
 800ab4a:	46bd      	mov	sp, r7
 800ab4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab50:	4770      	bx	lr
 800ab52:	bf00      	nop
 800ab54:	20004084 	.word	0x20004084
 800ab58:	2000408c 	.word	0x2000408c

0800ab5c <__errno>:
 800ab5c:	4b01      	ldr	r3, [pc, #4]	; (800ab64 <__errno+0x8>)
 800ab5e:	6818      	ldr	r0, [r3, #0]
 800ab60:	4770      	bx	lr
 800ab62:	bf00      	nop
 800ab64:	20000024 	.word	0x20000024

0800ab68 <__libc_init_array>:
 800ab68:	b570      	push	{r4, r5, r6, lr}
 800ab6a:	4d0d      	ldr	r5, [pc, #52]	; (800aba0 <__libc_init_array+0x38>)
 800ab6c:	4c0d      	ldr	r4, [pc, #52]	; (800aba4 <__libc_init_array+0x3c>)
 800ab6e:	1b64      	subs	r4, r4, r5
 800ab70:	10a4      	asrs	r4, r4, #2
 800ab72:	2600      	movs	r6, #0
 800ab74:	42a6      	cmp	r6, r4
 800ab76:	d109      	bne.n	800ab8c <__libc_init_array+0x24>
 800ab78:	4d0b      	ldr	r5, [pc, #44]	; (800aba8 <__libc_init_array+0x40>)
 800ab7a:	4c0c      	ldr	r4, [pc, #48]	; (800abac <__libc_init_array+0x44>)
 800ab7c:	f000 fffa 	bl	800bb74 <_init>
 800ab80:	1b64      	subs	r4, r4, r5
 800ab82:	10a4      	asrs	r4, r4, #2
 800ab84:	2600      	movs	r6, #0
 800ab86:	42a6      	cmp	r6, r4
 800ab88:	d105      	bne.n	800ab96 <__libc_init_array+0x2e>
 800ab8a:	bd70      	pop	{r4, r5, r6, pc}
 800ab8c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab90:	4798      	blx	r3
 800ab92:	3601      	adds	r6, #1
 800ab94:	e7ee      	b.n	800ab74 <__libc_init_array+0xc>
 800ab96:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab9a:	4798      	blx	r3
 800ab9c:	3601      	adds	r6, #1
 800ab9e:	e7f2      	b.n	800ab86 <__libc_init_array+0x1e>
 800aba0:	0800bea8 	.word	0x0800bea8
 800aba4:	0800bea8 	.word	0x0800bea8
 800aba8:	0800bea8 	.word	0x0800bea8
 800abac:	0800beac 	.word	0x0800beac

0800abb0 <memcpy>:
 800abb0:	440a      	add	r2, r1
 800abb2:	4291      	cmp	r1, r2
 800abb4:	f100 33ff 	add.w	r3, r0, #4294967295
 800abb8:	d100      	bne.n	800abbc <memcpy+0xc>
 800abba:	4770      	bx	lr
 800abbc:	b510      	push	{r4, lr}
 800abbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800abc2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800abc6:	4291      	cmp	r1, r2
 800abc8:	d1f9      	bne.n	800abbe <memcpy+0xe>
 800abca:	bd10      	pop	{r4, pc}

0800abcc <memset>:
 800abcc:	4402      	add	r2, r0
 800abce:	4603      	mov	r3, r0
 800abd0:	4293      	cmp	r3, r2
 800abd2:	d100      	bne.n	800abd6 <memset+0xa>
 800abd4:	4770      	bx	lr
 800abd6:	f803 1b01 	strb.w	r1, [r3], #1
 800abda:	e7f9      	b.n	800abd0 <memset+0x4>

0800abdc <iprintf>:
 800abdc:	b40f      	push	{r0, r1, r2, r3}
 800abde:	4b0a      	ldr	r3, [pc, #40]	; (800ac08 <iprintf+0x2c>)
 800abe0:	b513      	push	{r0, r1, r4, lr}
 800abe2:	681c      	ldr	r4, [r3, #0]
 800abe4:	b124      	cbz	r4, 800abf0 <iprintf+0x14>
 800abe6:	69a3      	ldr	r3, [r4, #24]
 800abe8:	b913      	cbnz	r3, 800abf0 <iprintf+0x14>
 800abea:	4620      	mov	r0, r4
 800abec:	f000 fa5e 	bl	800b0ac <__sinit>
 800abf0:	ab05      	add	r3, sp, #20
 800abf2:	9a04      	ldr	r2, [sp, #16]
 800abf4:	68a1      	ldr	r1, [r4, #8]
 800abf6:	9301      	str	r3, [sp, #4]
 800abf8:	4620      	mov	r0, r4
 800abfa:	f000 fc2f 	bl	800b45c <_vfiprintf_r>
 800abfe:	b002      	add	sp, #8
 800ac00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac04:	b004      	add	sp, #16
 800ac06:	4770      	bx	lr
 800ac08:	20000024 	.word	0x20000024

0800ac0c <_puts_r>:
 800ac0c:	b570      	push	{r4, r5, r6, lr}
 800ac0e:	460e      	mov	r6, r1
 800ac10:	4605      	mov	r5, r0
 800ac12:	b118      	cbz	r0, 800ac1c <_puts_r+0x10>
 800ac14:	6983      	ldr	r3, [r0, #24]
 800ac16:	b90b      	cbnz	r3, 800ac1c <_puts_r+0x10>
 800ac18:	f000 fa48 	bl	800b0ac <__sinit>
 800ac1c:	69ab      	ldr	r3, [r5, #24]
 800ac1e:	68ac      	ldr	r4, [r5, #8]
 800ac20:	b913      	cbnz	r3, 800ac28 <_puts_r+0x1c>
 800ac22:	4628      	mov	r0, r5
 800ac24:	f000 fa42 	bl	800b0ac <__sinit>
 800ac28:	4b2c      	ldr	r3, [pc, #176]	; (800acdc <_puts_r+0xd0>)
 800ac2a:	429c      	cmp	r4, r3
 800ac2c:	d120      	bne.n	800ac70 <_puts_r+0x64>
 800ac2e:	686c      	ldr	r4, [r5, #4]
 800ac30:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ac32:	07db      	lsls	r3, r3, #31
 800ac34:	d405      	bmi.n	800ac42 <_puts_r+0x36>
 800ac36:	89a3      	ldrh	r3, [r4, #12]
 800ac38:	0598      	lsls	r0, r3, #22
 800ac3a:	d402      	bmi.n	800ac42 <_puts_r+0x36>
 800ac3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ac3e:	f000 fad3 	bl	800b1e8 <__retarget_lock_acquire_recursive>
 800ac42:	89a3      	ldrh	r3, [r4, #12]
 800ac44:	0719      	lsls	r1, r3, #28
 800ac46:	d51d      	bpl.n	800ac84 <_puts_r+0x78>
 800ac48:	6923      	ldr	r3, [r4, #16]
 800ac4a:	b1db      	cbz	r3, 800ac84 <_puts_r+0x78>
 800ac4c:	3e01      	subs	r6, #1
 800ac4e:	68a3      	ldr	r3, [r4, #8]
 800ac50:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ac54:	3b01      	subs	r3, #1
 800ac56:	60a3      	str	r3, [r4, #8]
 800ac58:	bb39      	cbnz	r1, 800acaa <_puts_r+0x9e>
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	da38      	bge.n	800acd0 <_puts_r+0xc4>
 800ac5e:	4622      	mov	r2, r4
 800ac60:	210a      	movs	r1, #10
 800ac62:	4628      	mov	r0, r5
 800ac64:	f000 f848 	bl	800acf8 <__swbuf_r>
 800ac68:	3001      	adds	r0, #1
 800ac6a:	d011      	beq.n	800ac90 <_puts_r+0x84>
 800ac6c:	250a      	movs	r5, #10
 800ac6e:	e011      	b.n	800ac94 <_puts_r+0x88>
 800ac70:	4b1b      	ldr	r3, [pc, #108]	; (800ace0 <_puts_r+0xd4>)
 800ac72:	429c      	cmp	r4, r3
 800ac74:	d101      	bne.n	800ac7a <_puts_r+0x6e>
 800ac76:	68ac      	ldr	r4, [r5, #8]
 800ac78:	e7da      	b.n	800ac30 <_puts_r+0x24>
 800ac7a:	4b1a      	ldr	r3, [pc, #104]	; (800ace4 <_puts_r+0xd8>)
 800ac7c:	429c      	cmp	r4, r3
 800ac7e:	bf08      	it	eq
 800ac80:	68ec      	ldreq	r4, [r5, #12]
 800ac82:	e7d5      	b.n	800ac30 <_puts_r+0x24>
 800ac84:	4621      	mov	r1, r4
 800ac86:	4628      	mov	r0, r5
 800ac88:	f000 f888 	bl	800ad9c <__swsetup_r>
 800ac8c:	2800      	cmp	r0, #0
 800ac8e:	d0dd      	beq.n	800ac4c <_puts_r+0x40>
 800ac90:	f04f 35ff 	mov.w	r5, #4294967295
 800ac94:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ac96:	07da      	lsls	r2, r3, #31
 800ac98:	d405      	bmi.n	800aca6 <_puts_r+0x9a>
 800ac9a:	89a3      	ldrh	r3, [r4, #12]
 800ac9c:	059b      	lsls	r3, r3, #22
 800ac9e:	d402      	bmi.n	800aca6 <_puts_r+0x9a>
 800aca0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aca2:	f000 faa2 	bl	800b1ea <__retarget_lock_release_recursive>
 800aca6:	4628      	mov	r0, r5
 800aca8:	bd70      	pop	{r4, r5, r6, pc}
 800acaa:	2b00      	cmp	r3, #0
 800acac:	da04      	bge.n	800acb8 <_puts_r+0xac>
 800acae:	69a2      	ldr	r2, [r4, #24]
 800acb0:	429a      	cmp	r2, r3
 800acb2:	dc06      	bgt.n	800acc2 <_puts_r+0xb6>
 800acb4:	290a      	cmp	r1, #10
 800acb6:	d004      	beq.n	800acc2 <_puts_r+0xb6>
 800acb8:	6823      	ldr	r3, [r4, #0]
 800acba:	1c5a      	adds	r2, r3, #1
 800acbc:	6022      	str	r2, [r4, #0]
 800acbe:	7019      	strb	r1, [r3, #0]
 800acc0:	e7c5      	b.n	800ac4e <_puts_r+0x42>
 800acc2:	4622      	mov	r2, r4
 800acc4:	4628      	mov	r0, r5
 800acc6:	f000 f817 	bl	800acf8 <__swbuf_r>
 800acca:	3001      	adds	r0, #1
 800accc:	d1bf      	bne.n	800ac4e <_puts_r+0x42>
 800acce:	e7df      	b.n	800ac90 <_puts_r+0x84>
 800acd0:	6823      	ldr	r3, [r4, #0]
 800acd2:	250a      	movs	r5, #10
 800acd4:	1c5a      	adds	r2, r3, #1
 800acd6:	6022      	str	r2, [r4, #0]
 800acd8:	701d      	strb	r5, [r3, #0]
 800acda:	e7db      	b.n	800ac94 <_puts_r+0x88>
 800acdc:	0800be2c 	.word	0x0800be2c
 800ace0:	0800be4c 	.word	0x0800be4c
 800ace4:	0800be0c 	.word	0x0800be0c

0800ace8 <puts>:
 800ace8:	4b02      	ldr	r3, [pc, #8]	; (800acf4 <puts+0xc>)
 800acea:	4601      	mov	r1, r0
 800acec:	6818      	ldr	r0, [r3, #0]
 800acee:	f7ff bf8d 	b.w	800ac0c <_puts_r>
 800acf2:	bf00      	nop
 800acf4:	20000024 	.word	0x20000024

0800acf8 <__swbuf_r>:
 800acf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acfa:	460e      	mov	r6, r1
 800acfc:	4614      	mov	r4, r2
 800acfe:	4605      	mov	r5, r0
 800ad00:	b118      	cbz	r0, 800ad0a <__swbuf_r+0x12>
 800ad02:	6983      	ldr	r3, [r0, #24]
 800ad04:	b90b      	cbnz	r3, 800ad0a <__swbuf_r+0x12>
 800ad06:	f000 f9d1 	bl	800b0ac <__sinit>
 800ad0a:	4b21      	ldr	r3, [pc, #132]	; (800ad90 <__swbuf_r+0x98>)
 800ad0c:	429c      	cmp	r4, r3
 800ad0e:	d12b      	bne.n	800ad68 <__swbuf_r+0x70>
 800ad10:	686c      	ldr	r4, [r5, #4]
 800ad12:	69a3      	ldr	r3, [r4, #24]
 800ad14:	60a3      	str	r3, [r4, #8]
 800ad16:	89a3      	ldrh	r3, [r4, #12]
 800ad18:	071a      	lsls	r2, r3, #28
 800ad1a:	d52f      	bpl.n	800ad7c <__swbuf_r+0x84>
 800ad1c:	6923      	ldr	r3, [r4, #16]
 800ad1e:	b36b      	cbz	r3, 800ad7c <__swbuf_r+0x84>
 800ad20:	6923      	ldr	r3, [r4, #16]
 800ad22:	6820      	ldr	r0, [r4, #0]
 800ad24:	1ac0      	subs	r0, r0, r3
 800ad26:	6963      	ldr	r3, [r4, #20]
 800ad28:	b2f6      	uxtb	r6, r6
 800ad2a:	4283      	cmp	r3, r0
 800ad2c:	4637      	mov	r7, r6
 800ad2e:	dc04      	bgt.n	800ad3a <__swbuf_r+0x42>
 800ad30:	4621      	mov	r1, r4
 800ad32:	4628      	mov	r0, r5
 800ad34:	f000 f926 	bl	800af84 <_fflush_r>
 800ad38:	bb30      	cbnz	r0, 800ad88 <__swbuf_r+0x90>
 800ad3a:	68a3      	ldr	r3, [r4, #8]
 800ad3c:	3b01      	subs	r3, #1
 800ad3e:	60a3      	str	r3, [r4, #8]
 800ad40:	6823      	ldr	r3, [r4, #0]
 800ad42:	1c5a      	adds	r2, r3, #1
 800ad44:	6022      	str	r2, [r4, #0]
 800ad46:	701e      	strb	r6, [r3, #0]
 800ad48:	6963      	ldr	r3, [r4, #20]
 800ad4a:	3001      	adds	r0, #1
 800ad4c:	4283      	cmp	r3, r0
 800ad4e:	d004      	beq.n	800ad5a <__swbuf_r+0x62>
 800ad50:	89a3      	ldrh	r3, [r4, #12]
 800ad52:	07db      	lsls	r3, r3, #31
 800ad54:	d506      	bpl.n	800ad64 <__swbuf_r+0x6c>
 800ad56:	2e0a      	cmp	r6, #10
 800ad58:	d104      	bne.n	800ad64 <__swbuf_r+0x6c>
 800ad5a:	4621      	mov	r1, r4
 800ad5c:	4628      	mov	r0, r5
 800ad5e:	f000 f911 	bl	800af84 <_fflush_r>
 800ad62:	b988      	cbnz	r0, 800ad88 <__swbuf_r+0x90>
 800ad64:	4638      	mov	r0, r7
 800ad66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad68:	4b0a      	ldr	r3, [pc, #40]	; (800ad94 <__swbuf_r+0x9c>)
 800ad6a:	429c      	cmp	r4, r3
 800ad6c:	d101      	bne.n	800ad72 <__swbuf_r+0x7a>
 800ad6e:	68ac      	ldr	r4, [r5, #8]
 800ad70:	e7cf      	b.n	800ad12 <__swbuf_r+0x1a>
 800ad72:	4b09      	ldr	r3, [pc, #36]	; (800ad98 <__swbuf_r+0xa0>)
 800ad74:	429c      	cmp	r4, r3
 800ad76:	bf08      	it	eq
 800ad78:	68ec      	ldreq	r4, [r5, #12]
 800ad7a:	e7ca      	b.n	800ad12 <__swbuf_r+0x1a>
 800ad7c:	4621      	mov	r1, r4
 800ad7e:	4628      	mov	r0, r5
 800ad80:	f000 f80c 	bl	800ad9c <__swsetup_r>
 800ad84:	2800      	cmp	r0, #0
 800ad86:	d0cb      	beq.n	800ad20 <__swbuf_r+0x28>
 800ad88:	f04f 37ff 	mov.w	r7, #4294967295
 800ad8c:	e7ea      	b.n	800ad64 <__swbuf_r+0x6c>
 800ad8e:	bf00      	nop
 800ad90:	0800be2c 	.word	0x0800be2c
 800ad94:	0800be4c 	.word	0x0800be4c
 800ad98:	0800be0c 	.word	0x0800be0c

0800ad9c <__swsetup_r>:
 800ad9c:	4b32      	ldr	r3, [pc, #200]	; (800ae68 <__swsetup_r+0xcc>)
 800ad9e:	b570      	push	{r4, r5, r6, lr}
 800ada0:	681d      	ldr	r5, [r3, #0]
 800ada2:	4606      	mov	r6, r0
 800ada4:	460c      	mov	r4, r1
 800ada6:	b125      	cbz	r5, 800adb2 <__swsetup_r+0x16>
 800ada8:	69ab      	ldr	r3, [r5, #24]
 800adaa:	b913      	cbnz	r3, 800adb2 <__swsetup_r+0x16>
 800adac:	4628      	mov	r0, r5
 800adae:	f000 f97d 	bl	800b0ac <__sinit>
 800adb2:	4b2e      	ldr	r3, [pc, #184]	; (800ae6c <__swsetup_r+0xd0>)
 800adb4:	429c      	cmp	r4, r3
 800adb6:	d10f      	bne.n	800add8 <__swsetup_r+0x3c>
 800adb8:	686c      	ldr	r4, [r5, #4]
 800adba:	89a3      	ldrh	r3, [r4, #12]
 800adbc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800adc0:	0719      	lsls	r1, r3, #28
 800adc2:	d42c      	bmi.n	800ae1e <__swsetup_r+0x82>
 800adc4:	06dd      	lsls	r5, r3, #27
 800adc6:	d411      	bmi.n	800adec <__swsetup_r+0x50>
 800adc8:	2309      	movs	r3, #9
 800adca:	6033      	str	r3, [r6, #0]
 800adcc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800add0:	81a3      	strh	r3, [r4, #12]
 800add2:	f04f 30ff 	mov.w	r0, #4294967295
 800add6:	e03e      	b.n	800ae56 <__swsetup_r+0xba>
 800add8:	4b25      	ldr	r3, [pc, #148]	; (800ae70 <__swsetup_r+0xd4>)
 800adda:	429c      	cmp	r4, r3
 800addc:	d101      	bne.n	800ade2 <__swsetup_r+0x46>
 800adde:	68ac      	ldr	r4, [r5, #8]
 800ade0:	e7eb      	b.n	800adba <__swsetup_r+0x1e>
 800ade2:	4b24      	ldr	r3, [pc, #144]	; (800ae74 <__swsetup_r+0xd8>)
 800ade4:	429c      	cmp	r4, r3
 800ade6:	bf08      	it	eq
 800ade8:	68ec      	ldreq	r4, [r5, #12]
 800adea:	e7e6      	b.n	800adba <__swsetup_r+0x1e>
 800adec:	0758      	lsls	r0, r3, #29
 800adee:	d512      	bpl.n	800ae16 <__swsetup_r+0x7a>
 800adf0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800adf2:	b141      	cbz	r1, 800ae06 <__swsetup_r+0x6a>
 800adf4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800adf8:	4299      	cmp	r1, r3
 800adfa:	d002      	beq.n	800ae02 <__swsetup_r+0x66>
 800adfc:	4630      	mov	r0, r6
 800adfe:	f000 fa59 	bl	800b2b4 <_free_r>
 800ae02:	2300      	movs	r3, #0
 800ae04:	6363      	str	r3, [r4, #52]	; 0x34
 800ae06:	89a3      	ldrh	r3, [r4, #12]
 800ae08:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ae0c:	81a3      	strh	r3, [r4, #12]
 800ae0e:	2300      	movs	r3, #0
 800ae10:	6063      	str	r3, [r4, #4]
 800ae12:	6923      	ldr	r3, [r4, #16]
 800ae14:	6023      	str	r3, [r4, #0]
 800ae16:	89a3      	ldrh	r3, [r4, #12]
 800ae18:	f043 0308 	orr.w	r3, r3, #8
 800ae1c:	81a3      	strh	r3, [r4, #12]
 800ae1e:	6923      	ldr	r3, [r4, #16]
 800ae20:	b94b      	cbnz	r3, 800ae36 <__swsetup_r+0x9a>
 800ae22:	89a3      	ldrh	r3, [r4, #12]
 800ae24:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ae28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ae2c:	d003      	beq.n	800ae36 <__swsetup_r+0x9a>
 800ae2e:	4621      	mov	r1, r4
 800ae30:	4630      	mov	r0, r6
 800ae32:	f000 f9ff 	bl	800b234 <__smakebuf_r>
 800ae36:	89a0      	ldrh	r0, [r4, #12]
 800ae38:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ae3c:	f010 0301 	ands.w	r3, r0, #1
 800ae40:	d00a      	beq.n	800ae58 <__swsetup_r+0xbc>
 800ae42:	2300      	movs	r3, #0
 800ae44:	60a3      	str	r3, [r4, #8]
 800ae46:	6963      	ldr	r3, [r4, #20]
 800ae48:	425b      	negs	r3, r3
 800ae4a:	61a3      	str	r3, [r4, #24]
 800ae4c:	6923      	ldr	r3, [r4, #16]
 800ae4e:	b943      	cbnz	r3, 800ae62 <__swsetup_r+0xc6>
 800ae50:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ae54:	d1ba      	bne.n	800adcc <__swsetup_r+0x30>
 800ae56:	bd70      	pop	{r4, r5, r6, pc}
 800ae58:	0781      	lsls	r1, r0, #30
 800ae5a:	bf58      	it	pl
 800ae5c:	6963      	ldrpl	r3, [r4, #20]
 800ae5e:	60a3      	str	r3, [r4, #8]
 800ae60:	e7f4      	b.n	800ae4c <__swsetup_r+0xb0>
 800ae62:	2000      	movs	r0, #0
 800ae64:	e7f7      	b.n	800ae56 <__swsetup_r+0xba>
 800ae66:	bf00      	nop
 800ae68:	20000024 	.word	0x20000024
 800ae6c:	0800be2c 	.word	0x0800be2c
 800ae70:	0800be4c 	.word	0x0800be4c
 800ae74:	0800be0c 	.word	0x0800be0c

0800ae78 <__sflush_r>:
 800ae78:	898a      	ldrh	r2, [r1, #12]
 800ae7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae7e:	4605      	mov	r5, r0
 800ae80:	0710      	lsls	r0, r2, #28
 800ae82:	460c      	mov	r4, r1
 800ae84:	d458      	bmi.n	800af38 <__sflush_r+0xc0>
 800ae86:	684b      	ldr	r3, [r1, #4]
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	dc05      	bgt.n	800ae98 <__sflush_r+0x20>
 800ae8c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	dc02      	bgt.n	800ae98 <__sflush_r+0x20>
 800ae92:	2000      	movs	r0, #0
 800ae94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae98:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ae9a:	2e00      	cmp	r6, #0
 800ae9c:	d0f9      	beq.n	800ae92 <__sflush_r+0x1a>
 800ae9e:	2300      	movs	r3, #0
 800aea0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800aea4:	682f      	ldr	r7, [r5, #0]
 800aea6:	602b      	str	r3, [r5, #0]
 800aea8:	d032      	beq.n	800af10 <__sflush_r+0x98>
 800aeaa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800aeac:	89a3      	ldrh	r3, [r4, #12]
 800aeae:	075a      	lsls	r2, r3, #29
 800aeb0:	d505      	bpl.n	800aebe <__sflush_r+0x46>
 800aeb2:	6863      	ldr	r3, [r4, #4]
 800aeb4:	1ac0      	subs	r0, r0, r3
 800aeb6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aeb8:	b10b      	cbz	r3, 800aebe <__sflush_r+0x46>
 800aeba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800aebc:	1ac0      	subs	r0, r0, r3
 800aebe:	2300      	movs	r3, #0
 800aec0:	4602      	mov	r2, r0
 800aec2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aec4:	6a21      	ldr	r1, [r4, #32]
 800aec6:	4628      	mov	r0, r5
 800aec8:	47b0      	blx	r6
 800aeca:	1c43      	adds	r3, r0, #1
 800aecc:	89a3      	ldrh	r3, [r4, #12]
 800aece:	d106      	bne.n	800aede <__sflush_r+0x66>
 800aed0:	6829      	ldr	r1, [r5, #0]
 800aed2:	291d      	cmp	r1, #29
 800aed4:	d82c      	bhi.n	800af30 <__sflush_r+0xb8>
 800aed6:	4a2a      	ldr	r2, [pc, #168]	; (800af80 <__sflush_r+0x108>)
 800aed8:	40ca      	lsrs	r2, r1
 800aeda:	07d6      	lsls	r6, r2, #31
 800aedc:	d528      	bpl.n	800af30 <__sflush_r+0xb8>
 800aede:	2200      	movs	r2, #0
 800aee0:	6062      	str	r2, [r4, #4]
 800aee2:	04d9      	lsls	r1, r3, #19
 800aee4:	6922      	ldr	r2, [r4, #16]
 800aee6:	6022      	str	r2, [r4, #0]
 800aee8:	d504      	bpl.n	800aef4 <__sflush_r+0x7c>
 800aeea:	1c42      	adds	r2, r0, #1
 800aeec:	d101      	bne.n	800aef2 <__sflush_r+0x7a>
 800aeee:	682b      	ldr	r3, [r5, #0]
 800aef0:	b903      	cbnz	r3, 800aef4 <__sflush_r+0x7c>
 800aef2:	6560      	str	r0, [r4, #84]	; 0x54
 800aef4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aef6:	602f      	str	r7, [r5, #0]
 800aef8:	2900      	cmp	r1, #0
 800aefa:	d0ca      	beq.n	800ae92 <__sflush_r+0x1a>
 800aefc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800af00:	4299      	cmp	r1, r3
 800af02:	d002      	beq.n	800af0a <__sflush_r+0x92>
 800af04:	4628      	mov	r0, r5
 800af06:	f000 f9d5 	bl	800b2b4 <_free_r>
 800af0a:	2000      	movs	r0, #0
 800af0c:	6360      	str	r0, [r4, #52]	; 0x34
 800af0e:	e7c1      	b.n	800ae94 <__sflush_r+0x1c>
 800af10:	6a21      	ldr	r1, [r4, #32]
 800af12:	2301      	movs	r3, #1
 800af14:	4628      	mov	r0, r5
 800af16:	47b0      	blx	r6
 800af18:	1c41      	adds	r1, r0, #1
 800af1a:	d1c7      	bne.n	800aeac <__sflush_r+0x34>
 800af1c:	682b      	ldr	r3, [r5, #0]
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d0c4      	beq.n	800aeac <__sflush_r+0x34>
 800af22:	2b1d      	cmp	r3, #29
 800af24:	d001      	beq.n	800af2a <__sflush_r+0xb2>
 800af26:	2b16      	cmp	r3, #22
 800af28:	d101      	bne.n	800af2e <__sflush_r+0xb6>
 800af2a:	602f      	str	r7, [r5, #0]
 800af2c:	e7b1      	b.n	800ae92 <__sflush_r+0x1a>
 800af2e:	89a3      	ldrh	r3, [r4, #12]
 800af30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af34:	81a3      	strh	r3, [r4, #12]
 800af36:	e7ad      	b.n	800ae94 <__sflush_r+0x1c>
 800af38:	690f      	ldr	r7, [r1, #16]
 800af3a:	2f00      	cmp	r7, #0
 800af3c:	d0a9      	beq.n	800ae92 <__sflush_r+0x1a>
 800af3e:	0793      	lsls	r3, r2, #30
 800af40:	680e      	ldr	r6, [r1, #0]
 800af42:	bf08      	it	eq
 800af44:	694b      	ldreq	r3, [r1, #20]
 800af46:	600f      	str	r7, [r1, #0]
 800af48:	bf18      	it	ne
 800af4a:	2300      	movne	r3, #0
 800af4c:	eba6 0807 	sub.w	r8, r6, r7
 800af50:	608b      	str	r3, [r1, #8]
 800af52:	f1b8 0f00 	cmp.w	r8, #0
 800af56:	dd9c      	ble.n	800ae92 <__sflush_r+0x1a>
 800af58:	6a21      	ldr	r1, [r4, #32]
 800af5a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800af5c:	4643      	mov	r3, r8
 800af5e:	463a      	mov	r2, r7
 800af60:	4628      	mov	r0, r5
 800af62:	47b0      	blx	r6
 800af64:	2800      	cmp	r0, #0
 800af66:	dc06      	bgt.n	800af76 <__sflush_r+0xfe>
 800af68:	89a3      	ldrh	r3, [r4, #12]
 800af6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af6e:	81a3      	strh	r3, [r4, #12]
 800af70:	f04f 30ff 	mov.w	r0, #4294967295
 800af74:	e78e      	b.n	800ae94 <__sflush_r+0x1c>
 800af76:	4407      	add	r7, r0
 800af78:	eba8 0800 	sub.w	r8, r8, r0
 800af7c:	e7e9      	b.n	800af52 <__sflush_r+0xda>
 800af7e:	bf00      	nop
 800af80:	20400001 	.word	0x20400001

0800af84 <_fflush_r>:
 800af84:	b538      	push	{r3, r4, r5, lr}
 800af86:	690b      	ldr	r3, [r1, #16]
 800af88:	4605      	mov	r5, r0
 800af8a:	460c      	mov	r4, r1
 800af8c:	b913      	cbnz	r3, 800af94 <_fflush_r+0x10>
 800af8e:	2500      	movs	r5, #0
 800af90:	4628      	mov	r0, r5
 800af92:	bd38      	pop	{r3, r4, r5, pc}
 800af94:	b118      	cbz	r0, 800af9e <_fflush_r+0x1a>
 800af96:	6983      	ldr	r3, [r0, #24]
 800af98:	b90b      	cbnz	r3, 800af9e <_fflush_r+0x1a>
 800af9a:	f000 f887 	bl	800b0ac <__sinit>
 800af9e:	4b14      	ldr	r3, [pc, #80]	; (800aff0 <_fflush_r+0x6c>)
 800afa0:	429c      	cmp	r4, r3
 800afa2:	d11b      	bne.n	800afdc <_fflush_r+0x58>
 800afa4:	686c      	ldr	r4, [r5, #4]
 800afa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d0ef      	beq.n	800af8e <_fflush_r+0xa>
 800afae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800afb0:	07d0      	lsls	r0, r2, #31
 800afb2:	d404      	bmi.n	800afbe <_fflush_r+0x3a>
 800afb4:	0599      	lsls	r1, r3, #22
 800afb6:	d402      	bmi.n	800afbe <_fflush_r+0x3a>
 800afb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800afba:	f000 f915 	bl	800b1e8 <__retarget_lock_acquire_recursive>
 800afbe:	4628      	mov	r0, r5
 800afc0:	4621      	mov	r1, r4
 800afc2:	f7ff ff59 	bl	800ae78 <__sflush_r>
 800afc6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800afc8:	07da      	lsls	r2, r3, #31
 800afca:	4605      	mov	r5, r0
 800afcc:	d4e0      	bmi.n	800af90 <_fflush_r+0xc>
 800afce:	89a3      	ldrh	r3, [r4, #12]
 800afd0:	059b      	lsls	r3, r3, #22
 800afd2:	d4dd      	bmi.n	800af90 <_fflush_r+0xc>
 800afd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800afd6:	f000 f908 	bl	800b1ea <__retarget_lock_release_recursive>
 800afda:	e7d9      	b.n	800af90 <_fflush_r+0xc>
 800afdc:	4b05      	ldr	r3, [pc, #20]	; (800aff4 <_fflush_r+0x70>)
 800afde:	429c      	cmp	r4, r3
 800afe0:	d101      	bne.n	800afe6 <_fflush_r+0x62>
 800afe2:	68ac      	ldr	r4, [r5, #8]
 800afe4:	e7df      	b.n	800afa6 <_fflush_r+0x22>
 800afe6:	4b04      	ldr	r3, [pc, #16]	; (800aff8 <_fflush_r+0x74>)
 800afe8:	429c      	cmp	r4, r3
 800afea:	bf08      	it	eq
 800afec:	68ec      	ldreq	r4, [r5, #12]
 800afee:	e7da      	b.n	800afa6 <_fflush_r+0x22>
 800aff0:	0800be2c 	.word	0x0800be2c
 800aff4:	0800be4c 	.word	0x0800be4c
 800aff8:	0800be0c 	.word	0x0800be0c

0800affc <std>:
 800affc:	2300      	movs	r3, #0
 800affe:	b510      	push	{r4, lr}
 800b000:	4604      	mov	r4, r0
 800b002:	e9c0 3300 	strd	r3, r3, [r0]
 800b006:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b00a:	6083      	str	r3, [r0, #8]
 800b00c:	8181      	strh	r1, [r0, #12]
 800b00e:	6643      	str	r3, [r0, #100]	; 0x64
 800b010:	81c2      	strh	r2, [r0, #14]
 800b012:	6183      	str	r3, [r0, #24]
 800b014:	4619      	mov	r1, r3
 800b016:	2208      	movs	r2, #8
 800b018:	305c      	adds	r0, #92	; 0x5c
 800b01a:	f7ff fdd7 	bl	800abcc <memset>
 800b01e:	4b05      	ldr	r3, [pc, #20]	; (800b034 <std+0x38>)
 800b020:	6263      	str	r3, [r4, #36]	; 0x24
 800b022:	4b05      	ldr	r3, [pc, #20]	; (800b038 <std+0x3c>)
 800b024:	62a3      	str	r3, [r4, #40]	; 0x28
 800b026:	4b05      	ldr	r3, [pc, #20]	; (800b03c <std+0x40>)
 800b028:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b02a:	4b05      	ldr	r3, [pc, #20]	; (800b040 <std+0x44>)
 800b02c:	6224      	str	r4, [r4, #32]
 800b02e:	6323      	str	r3, [r4, #48]	; 0x30
 800b030:	bd10      	pop	{r4, pc}
 800b032:	bf00      	nop
 800b034:	0800ba05 	.word	0x0800ba05
 800b038:	0800ba27 	.word	0x0800ba27
 800b03c:	0800ba5f 	.word	0x0800ba5f
 800b040:	0800ba83 	.word	0x0800ba83

0800b044 <_cleanup_r>:
 800b044:	4901      	ldr	r1, [pc, #4]	; (800b04c <_cleanup_r+0x8>)
 800b046:	f000 b8af 	b.w	800b1a8 <_fwalk_reent>
 800b04a:	bf00      	nop
 800b04c:	0800af85 	.word	0x0800af85

0800b050 <__sfmoreglue>:
 800b050:	b570      	push	{r4, r5, r6, lr}
 800b052:	1e4a      	subs	r2, r1, #1
 800b054:	2568      	movs	r5, #104	; 0x68
 800b056:	4355      	muls	r5, r2
 800b058:	460e      	mov	r6, r1
 800b05a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b05e:	f000 f979 	bl	800b354 <_malloc_r>
 800b062:	4604      	mov	r4, r0
 800b064:	b140      	cbz	r0, 800b078 <__sfmoreglue+0x28>
 800b066:	2100      	movs	r1, #0
 800b068:	e9c0 1600 	strd	r1, r6, [r0]
 800b06c:	300c      	adds	r0, #12
 800b06e:	60a0      	str	r0, [r4, #8]
 800b070:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b074:	f7ff fdaa 	bl	800abcc <memset>
 800b078:	4620      	mov	r0, r4
 800b07a:	bd70      	pop	{r4, r5, r6, pc}

0800b07c <__sfp_lock_acquire>:
 800b07c:	4801      	ldr	r0, [pc, #4]	; (800b084 <__sfp_lock_acquire+0x8>)
 800b07e:	f000 b8b3 	b.w	800b1e8 <__retarget_lock_acquire_recursive>
 800b082:	bf00      	nop
 800b084:	200043f4 	.word	0x200043f4

0800b088 <__sfp_lock_release>:
 800b088:	4801      	ldr	r0, [pc, #4]	; (800b090 <__sfp_lock_release+0x8>)
 800b08a:	f000 b8ae 	b.w	800b1ea <__retarget_lock_release_recursive>
 800b08e:	bf00      	nop
 800b090:	200043f4 	.word	0x200043f4

0800b094 <__sinit_lock_acquire>:
 800b094:	4801      	ldr	r0, [pc, #4]	; (800b09c <__sinit_lock_acquire+0x8>)
 800b096:	f000 b8a7 	b.w	800b1e8 <__retarget_lock_acquire_recursive>
 800b09a:	bf00      	nop
 800b09c:	200043ef 	.word	0x200043ef

0800b0a0 <__sinit_lock_release>:
 800b0a0:	4801      	ldr	r0, [pc, #4]	; (800b0a8 <__sinit_lock_release+0x8>)
 800b0a2:	f000 b8a2 	b.w	800b1ea <__retarget_lock_release_recursive>
 800b0a6:	bf00      	nop
 800b0a8:	200043ef 	.word	0x200043ef

0800b0ac <__sinit>:
 800b0ac:	b510      	push	{r4, lr}
 800b0ae:	4604      	mov	r4, r0
 800b0b0:	f7ff fff0 	bl	800b094 <__sinit_lock_acquire>
 800b0b4:	69a3      	ldr	r3, [r4, #24]
 800b0b6:	b11b      	cbz	r3, 800b0c0 <__sinit+0x14>
 800b0b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b0bc:	f7ff bff0 	b.w	800b0a0 <__sinit_lock_release>
 800b0c0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b0c4:	6523      	str	r3, [r4, #80]	; 0x50
 800b0c6:	4b13      	ldr	r3, [pc, #76]	; (800b114 <__sinit+0x68>)
 800b0c8:	4a13      	ldr	r2, [pc, #76]	; (800b118 <__sinit+0x6c>)
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	62a2      	str	r2, [r4, #40]	; 0x28
 800b0ce:	42a3      	cmp	r3, r4
 800b0d0:	bf04      	itt	eq
 800b0d2:	2301      	moveq	r3, #1
 800b0d4:	61a3      	streq	r3, [r4, #24]
 800b0d6:	4620      	mov	r0, r4
 800b0d8:	f000 f820 	bl	800b11c <__sfp>
 800b0dc:	6060      	str	r0, [r4, #4]
 800b0de:	4620      	mov	r0, r4
 800b0e0:	f000 f81c 	bl	800b11c <__sfp>
 800b0e4:	60a0      	str	r0, [r4, #8]
 800b0e6:	4620      	mov	r0, r4
 800b0e8:	f000 f818 	bl	800b11c <__sfp>
 800b0ec:	2200      	movs	r2, #0
 800b0ee:	60e0      	str	r0, [r4, #12]
 800b0f0:	2104      	movs	r1, #4
 800b0f2:	6860      	ldr	r0, [r4, #4]
 800b0f4:	f7ff ff82 	bl	800affc <std>
 800b0f8:	68a0      	ldr	r0, [r4, #8]
 800b0fa:	2201      	movs	r2, #1
 800b0fc:	2109      	movs	r1, #9
 800b0fe:	f7ff ff7d 	bl	800affc <std>
 800b102:	68e0      	ldr	r0, [r4, #12]
 800b104:	2202      	movs	r2, #2
 800b106:	2112      	movs	r1, #18
 800b108:	f7ff ff78 	bl	800affc <std>
 800b10c:	2301      	movs	r3, #1
 800b10e:	61a3      	str	r3, [r4, #24]
 800b110:	e7d2      	b.n	800b0b8 <__sinit+0xc>
 800b112:	bf00      	nop
 800b114:	0800be08 	.word	0x0800be08
 800b118:	0800b045 	.word	0x0800b045

0800b11c <__sfp>:
 800b11c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b11e:	4607      	mov	r7, r0
 800b120:	f7ff ffac 	bl	800b07c <__sfp_lock_acquire>
 800b124:	4b1e      	ldr	r3, [pc, #120]	; (800b1a0 <__sfp+0x84>)
 800b126:	681e      	ldr	r6, [r3, #0]
 800b128:	69b3      	ldr	r3, [r6, #24]
 800b12a:	b913      	cbnz	r3, 800b132 <__sfp+0x16>
 800b12c:	4630      	mov	r0, r6
 800b12e:	f7ff ffbd 	bl	800b0ac <__sinit>
 800b132:	3648      	adds	r6, #72	; 0x48
 800b134:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b138:	3b01      	subs	r3, #1
 800b13a:	d503      	bpl.n	800b144 <__sfp+0x28>
 800b13c:	6833      	ldr	r3, [r6, #0]
 800b13e:	b30b      	cbz	r3, 800b184 <__sfp+0x68>
 800b140:	6836      	ldr	r6, [r6, #0]
 800b142:	e7f7      	b.n	800b134 <__sfp+0x18>
 800b144:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b148:	b9d5      	cbnz	r5, 800b180 <__sfp+0x64>
 800b14a:	4b16      	ldr	r3, [pc, #88]	; (800b1a4 <__sfp+0x88>)
 800b14c:	60e3      	str	r3, [r4, #12]
 800b14e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b152:	6665      	str	r5, [r4, #100]	; 0x64
 800b154:	f000 f847 	bl	800b1e6 <__retarget_lock_init_recursive>
 800b158:	f7ff ff96 	bl	800b088 <__sfp_lock_release>
 800b15c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b160:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b164:	6025      	str	r5, [r4, #0]
 800b166:	61a5      	str	r5, [r4, #24]
 800b168:	2208      	movs	r2, #8
 800b16a:	4629      	mov	r1, r5
 800b16c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b170:	f7ff fd2c 	bl	800abcc <memset>
 800b174:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b178:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b17c:	4620      	mov	r0, r4
 800b17e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b180:	3468      	adds	r4, #104	; 0x68
 800b182:	e7d9      	b.n	800b138 <__sfp+0x1c>
 800b184:	2104      	movs	r1, #4
 800b186:	4638      	mov	r0, r7
 800b188:	f7ff ff62 	bl	800b050 <__sfmoreglue>
 800b18c:	4604      	mov	r4, r0
 800b18e:	6030      	str	r0, [r6, #0]
 800b190:	2800      	cmp	r0, #0
 800b192:	d1d5      	bne.n	800b140 <__sfp+0x24>
 800b194:	f7ff ff78 	bl	800b088 <__sfp_lock_release>
 800b198:	230c      	movs	r3, #12
 800b19a:	603b      	str	r3, [r7, #0]
 800b19c:	e7ee      	b.n	800b17c <__sfp+0x60>
 800b19e:	bf00      	nop
 800b1a0:	0800be08 	.word	0x0800be08
 800b1a4:	ffff0001 	.word	0xffff0001

0800b1a8 <_fwalk_reent>:
 800b1a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b1ac:	4606      	mov	r6, r0
 800b1ae:	4688      	mov	r8, r1
 800b1b0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b1b4:	2700      	movs	r7, #0
 800b1b6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b1ba:	f1b9 0901 	subs.w	r9, r9, #1
 800b1be:	d505      	bpl.n	800b1cc <_fwalk_reent+0x24>
 800b1c0:	6824      	ldr	r4, [r4, #0]
 800b1c2:	2c00      	cmp	r4, #0
 800b1c4:	d1f7      	bne.n	800b1b6 <_fwalk_reent+0xe>
 800b1c6:	4638      	mov	r0, r7
 800b1c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1cc:	89ab      	ldrh	r3, [r5, #12]
 800b1ce:	2b01      	cmp	r3, #1
 800b1d0:	d907      	bls.n	800b1e2 <_fwalk_reent+0x3a>
 800b1d2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b1d6:	3301      	adds	r3, #1
 800b1d8:	d003      	beq.n	800b1e2 <_fwalk_reent+0x3a>
 800b1da:	4629      	mov	r1, r5
 800b1dc:	4630      	mov	r0, r6
 800b1de:	47c0      	blx	r8
 800b1e0:	4307      	orrs	r7, r0
 800b1e2:	3568      	adds	r5, #104	; 0x68
 800b1e4:	e7e9      	b.n	800b1ba <_fwalk_reent+0x12>

0800b1e6 <__retarget_lock_init_recursive>:
 800b1e6:	4770      	bx	lr

0800b1e8 <__retarget_lock_acquire_recursive>:
 800b1e8:	4770      	bx	lr

0800b1ea <__retarget_lock_release_recursive>:
 800b1ea:	4770      	bx	lr

0800b1ec <__swhatbuf_r>:
 800b1ec:	b570      	push	{r4, r5, r6, lr}
 800b1ee:	460e      	mov	r6, r1
 800b1f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1f4:	2900      	cmp	r1, #0
 800b1f6:	b096      	sub	sp, #88	; 0x58
 800b1f8:	4614      	mov	r4, r2
 800b1fa:	461d      	mov	r5, r3
 800b1fc:	da07      	bge.n	800b20e <__swhatbuf_r+0x22>
 800b1fe:	2300      	movs	r3, #0
 800b200:	602b      	str	r3, [r5, #0]
 800b202:	89b3      	ldrh	r3, [r6, #12]
 800b204:	061a      	lsls	r2, r3, #24
 800b206:	d410      	bmi.n	800b22a <__swhatbuf_r+0x3e>
 800b208:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b20c:	e00e      	b.n	800b22c <__swhatbuf_r+0x40>
 800b20e:	466a      	mov	r2, sp
 800b210:	f000 fc5e 	bl	800bad0 <_fstat_r>
 800b214:	2800      	cmp	r0, #0
 800b216:	dbf2      	blt.n	800b1fe <__swhatbuf_r+0x12>
 800b218:	9a01      	ldr	r2, [sp, #4]
 800b21a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b21e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b222:	425a      	negs	r2, r3
 800b224:	415a      	adcs	r2, r3
 800b226:	602a      	str	r2, [r5, #0]
 800b228:	e7ee      	b.n	800b208 <__swhatbuf_r+0x1c>
 800b22a:	2340      	movs	r3, #64	; 0x40
 800b22c:	2000      	movs	r0, #0
 800b22e:	6023      	str	r3, [r4, #0]
 800b230:	b016      	add	sp, #88	; 0x58
 800b232:	bd70      	pop	{r4, r5, r6, pc}

0800b234 <__smakebuf_r>:
 800b234:	898b      	ldrh	r3, [r1, #12]
 800b236:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b238:	079d      	lsls	r5, r3, #30
 800b23a:	4606      	mov	r6, r0
 800b23c:	460c      	mov	r4, r1
 800b23e:	d507      	bpl.n	800b250 <__smakebuf_r+0x1c>
 800b240:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b244:	6023      	str	r3, [r4, #0]
 800b246:	6123      	str	r3, [r4, #16]
 800b248:	2301      	movs	r3, #1
 800b24a:	6163      	str	r3, [r4, #20]
 800b24c:	b002      	add	sp, #8
 800b24e:	bd70      	pop	{r4, r5, r6, pc}
 800b250:	ab01      	add	r3, sp, #4
 800b252:	466a      	mov	r2, sp
 800b254:	f7ff ffca 	bl	800b1ec <__swhatbuf_r>
 800b258:	9900      	ldr	r1, [sp, #0]
 800b25a:	4605      	mov	r5, r0
 800b25c:	4630      	mov	r0, r6
 800b25e:	f000 f879 	bl	800b354 <_malloc_r>
 800b262:	b948      	cbnz	r0, 800b278 <__smakebuf_r+0x44>
 800b264:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b268:	059a      	lsls	r2, r3, #22
 800b26a:	d4ef      	bmi.n	800b24c <__smakebuf_r+0x18>
 800b26c:	f023 0303 	bic.w	r3, r3, #3
 800b270:	f043 0302 	orr.w	r3, r3, #2
 800b274:	81a3      	strh	r3, [r4, #12]
 800b276:	e7e3      	b.n	800b240 <__smakebuf_r+0xc>
 800b278:	4b0d      	ldr	r3, [pc, #52]	; (800b2b0 <__smakebuf_r+0x7c>)
 800b27a:	62b3      	str	r3, [r6, #40]	; 0x28
 800b27c:	89a3      	ldrh	r3, [r4, #12]
 800b27e:	6020      	str	r0, [r4, #0]
 800b280:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b284:	81a3      	strh	r3, [r4, #12]
 800b286:	9b00      	ldr	r3, [sp, #0]
 800b288:	6163      	str	r3, [r4, #20]
 800b28a:	9b01      	ldr	r3, [sp, #4]
 800b28c:	6120      	str	r0, [r4, #16]
 800b28e:	b15b      	cbz	r3, 800b2a8 <__smakebuf_r+0x74>
 800b290:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b294:	4630      	mov	r0, r6
 800b296:	f000 fc2d 	bl	800baf4 <_isatty_r>
 800b29a:	b128      	cbz	r0, 800b2a8 <__smakebuf_r+0x74>
 800b29c:	89a3      	ldrh	r3, [r4, #12]
 800b29e:	f023 0303 	bic.w	r3, r3, #3
 800b2a2:	f043 0301 	orr.w	r3, r3, #1
 800b2a6:	81a3      	strh	r3, [r4, #12]
 800b2a8:	89a0      	ldrh	r0, [r4, #12]
 800b2aa:	4305      	orrs	r5, r0
 800b2ac:	81a5      	strh	r5, [r4, #12]
 800b2ae:	e7cd      	b.n	800b24c <__smakebuf_r+0x18>
 800b2b0:	0800b045 	.word	0x0800b045

0800b2b4 <_free_r>:
 800b2b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b2b6:	2900      	cmp	r1, #0
 800b2b8:	d048      	beq.n	800b34c <_free_r+0x98>
 800b2ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b2be:	9001      	str	r0, [sp, #4]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	f1a1 0404 	sub.w	r4, r1, #4
 800b2c6:	bfb8      	it	lt
 800b2c8:	18e4      	addlt	r4, r4, r3
 800b2ca:	f000 fc35 	bl	800bb38 <__malloc_lock>
 800b2ce:	4a20      	ldr	r2, [pc, #128]	; (800b350 <_free_r+0x9c>)
 800b2d0:	9801      	ldr	r0, [sp, #4]
 800b2d2:	6813      	ldr	r3, [r2, #0]
 800b2d4:	4615      	mov	r5, r2
 800b2d6:	b933      	cbnz	r3, 800b2e6 <_free_r+0x32>
 800b2d8:	6063      	str	r3, [r4, #4]
 800b2da:	6014      	str	r4, [r2, #0]
 800b2dc:	b003      	add	sp, #12
 800b2de:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b2e2:	f000 bc2f 	b.w	800bb44 <__malloc_unlock>
 800b2e6:	42a3      	cmp	r3, r4
 800b2e8:	d90b      	bls.n	800b302 <_free_r+0x4e>
 800b2ea:	6821      	ldr	r1, [r4, #0]
 800b2ec:	1862      	adds	r2, r4, r1
 800b2ee:	4293      	cmp	r3, r2
 800b2f0:	bf04      	itt	eq
 800b2f2:	681a      	ldreq	r2, [r3, #0]
 800b2f4:	685b      	ldreq	r3, [r3, #4]
 800b2f6:	6063      	str	r3, [r4, #4]
 800b2f8:	bf04      	itt	eq
 800b2fa:	1852      	addeq	r2, r2, r1
 800b2fc:	6022      	streq	r2, [r4, #0]
 800b2fe:	602c      	str	r4, [r5, #0]
 800b300:	e7ec      	b.n	800b2dc <_free_r+0x28>
 800b302:	461a      	mov	r2, r3
 800b304:	685b      	ldr	r3, [r3, #4]
 800b306:	b10b      	cbz	r3, 800b30c <_free_r+0x58>
 800b308:	42a3      	cmp	r3, r4
 800b30a:	d9fa      	bls.n	800b302 <_free_r+0x4e>
 800b30c:	6811      	ldr	r1, [r2, #0]
 800b30e:	1855      	adds	r5, r2, r1
 800b310:	42a5      	cmp	r5, r4
 800b312:	d10b      	bne.n	800b32c <_free_r+0x78>
 800b314:	6824      	ldr	r4, [r4, #0]
 800b316:	4421      	add	r1, r4
 800b318:	1854      	adds	r4, r2, r1
 800b31a:	42a3      	cmp	r3, r4
 800b31c:	6011      	str	r1, [r2, #0]
 800b31e:	d1dd      	bne.n	800b2dc <_free_r+0x28>
 800b320:	681c      	ldr	r4, [r3, #0]
 800b322:	685b      	ldr	r3, [r3, #4]
 800b324:	6053      	str	r3, [r2, #4]
 800b326:	4421      	add	r1, r4
 800b328:	6011      	str	r1, [r2, #0]
 800b32a:	e7d7      	b.n	800b2dc <_free_r+0x28>
 800b32c:	d902      	bls.n	800b334 <_free_r+0x80>
 800b32e:	230c      	movs	r3, #12
 800b330:	6003      	str	r3, [r0, #0]
 800b332:	e7d3      	b.n	800b2dc <_free_r+0x28>
 800b334:	6825      	ldr	r5, [r4, #0]
 800b336:	1961      	adds	r1, r4, r5
 800b338:	428b      	cmp	r3, r1
 800b33a:	bf04      	itt	eq
 800b33c:	6819      	ldreq	r1, [r3, #0]
 800b33e:	685b      	ldreq	r3, [r3, #4]
 800b340:	6063      	str	r3, [r4, #4]
 800b342:	bf04      	itt	eq
 800b344:	1949      	addeq	r1, r1, r5
 800b346:	6021      	streq	r1, [r4, #0]
 800b348:	6054      	str	r4, [r2, #4]
 800b34a:	e7c7      	b.n	800b2dc <_free_r+0x28>
 800b34c:	b003      	add	sp, #12
 800b34e:	bd30      	pop	{r4, r5, pc}
 800b350:	200040a4 	.word	0x200040a4

0800b354 <_malloc_r>:
 800b354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b356:	1ccd      	adds	r5, r1, #3
 800b358:	f025 0503 	bic.w	r5, r5, #3
 800b35c:	3508      	adds	r5, #8
 800b35e:	2d0c      	cmp	r5, #12
 800b360:	bf38      	it	cc
 800b362:	250c      	movcc	r5, #12
 800b364:	2d00      	cmp	r5, #0
 800b366:	4606      	mov	r6, r0
 800b368:	db01      	blt.n	800b36e <_malloc_r+0x1a>
 800b36a:	42a9      	cmp	r1, r5
 800b36c:	d903      	bls.n	800b376 <_malloc_r+0x22>
 800b36e:	230c      	movs	r3, #12
 800b370:	6033      	str	r3, [r6, #0]
 800b372:	2000      	movs	r0, #0
 800b374:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b376:	f000 fbdf 	bl	800bb38 <__malloc_lock>
 800b37a:	4921      	ldr	r1, [pc, #132]	; (800b400 <_malloc_r+0xac>)
 800b37c:	680a      	ldr	r2, [r1, #0]
 800b37e:	4614      	mov	r4, r2
 800b380:	b99c      	cbnz	r4, 800b3aa <_malloc_r+0x56>
 800b382:	4f20      	ldr	r7, [pc, #128]	; (800b404 <_malloc_r+0xb0>)
 800b384:	683b      	ldr	r3, [r7, #0]
 800b386:	b923      	cbnz	r3, 800b392 <_malloc_r+0x3e>
 800b388:	4621      	mov	r1, r4
 800b38a:	4630      	mov	r0, r6
 800b38c:	f000 fb2a 	bl	800b9e4 <_sbrk_r>
 800b390:	6038      	str	r0, [r7, #0]
 800b392:	4629      	mov	r1, r5
 800b394:	4630      	mov	r0, r6
 800b396:	f000 fb25 	bl	800b9e4 <_sbrk_r>
 800b39a:	1c43      	adds	r3, r0, #1
 800b39c:	d123      	bne.n	800b3e6 <_malloc_r+0x92>
 800b39e:	230c      	movs	r3, #12
 800b3a0:	6033      	str	r3, [r6, #0]
 800b3a2:	4630      	mov	r0, r6
 800b3a4:	f000 fbce 	bl	800bb44 <__malloc_unlock>
 800b3a8:	e7e3      	b.n	800b372 <_malloc_r+0x1e>
 800b3aa:	6823      	ldr	r3, [r4, #0]
 800b3ac:	1b5b      	subs	r3, r3, r5
 800b3ae:	d417      	bmi.n	800b3e0 <_malloc_r+0x8c>
 800b3b0:	2b0b      	cmp	r3, #11
 800b3b2:	d903      	bls.n	800b3bc <_malloc_r+0x68>
 800b3b4:	6023      	str	r3, [r4, #0]
 800b3b6:	441c      	add	r4, r3
 800b3b8:	6025      	str	r5, [r4, #0]
 800b3ba:	e004      	b.n	800b3c6 <_malloc_r+0x72>
 800b3bc:	6863      	ldr	r3, [r4, #4]
 800b3be:	42a2      	cmp	r2, r4
 800b3c0:	bf0c      	ite	eq
 800b3c2:	600b      	streq	r3, [r1, #0]
 800b3c4:	6053      	strne	r3, [r2, #4]
 800b3c6:	4630      	mov	r0, r6
 800b3c8:	f000 fbbc 	bl	800bb44 <__malloc_unlock>
 800b3cc:	f104 000b 	add.w	r0, r4, #11
 800b3d0:	1d23      	adds	r3, r4, #4
 800b3d2:	f020 0007 	bic.w	r0, r0, #7
 800b3d6:	1ac2      	subs	r2, r0, r3
 800b3d8:	d0cc      	beq.n	800b374 <_malloc_r+0x20>
 800b3da:	1a1b      	subs	r3, r3, r0
 800b3dc:	50a3      	str	r3, [r4, r2]
 800b3de:	e7c9      	b.n	800b374 <_malloc_r+0x20>
 800b3e0:	4622      	mov	r2, r4
 800b3e2:	6864      	ldr	r4, [r4, #4]
 800b3e4:	e7cc      	b.n	800b380 <_malloc_r+0x2c>
 800b3e6:	1cc4      	adds	r4, r0, #3
 800b3e8:	f024 0403 	bic.w	r4, r4, #3
 800b3ec:	42a0      	cmp	r0, r4
 800b3ee:	d0e3      	beq.n	800b3b8 <_malloc_r+0x64>
 800b3f0:	1a21      	subs	r1, r4, r0
 800b3f2:	4630      	mov	r0, r6
 800b3f4:	f000 faf6 	bl	800b9e4 <_sbrk_r>
 800b3f8:	3001      	adds	r0, #1
 800b3fa:	d1dd      	bne.n	800b3b8 <_malloc_r+0x64>
 800b3fc:	e7cf      	b.n	800b39e <_malloc_r+0x4a>
 800b3fe:	bf00      	nop
 800b400:	200040a4 	.word	0x200040a4
 800b404:	200040a8 	.word	0x200040a8

0800b408 <__sfputc_r>:
 800b408:	6893      	ldr	r3, [r2, #8]
 800b40a:	3b01      	subs	r3, #1
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	b410      	push	{r4}
 800b410:	6093      	str	r3, [r2, #8]
 800b412:	da08      	bge.n	800b426 <__sfputc_r+0x1e>
 800b414:	6994      	ldr	r4, [r2, #24]
 800b416:	42a3      	cmp	r3, r4
 800b418:	db01      	blt.n	800b41e <__sfputc_r+0x16>
 800b41a:	290a      	cmp	r1, #10
 800b41c:	d103      	bne.n	800b426 <__sfputc_r+0x1e>
 800b41e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b422:	f7ff bc69 	b.w	800acf8 <__swbuf_r>
 800b426:	6813      	ldr	r3, [r2, #0]
 800b428:	1c58      	adds	r0, r3, #1
 800b42a:	6010      	str	r0, [r2, #0]
 800b42c:	7019      	strb	r1, [r3, #0]
 800b42e:	4608      	mov	r0, r1
 800b430:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b434:	4770      	bx	lr

0800b436 <__sfputs_r>:
 800b436:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b438:	4606      	mov	r6, r0
 800b43a:	460f      	mov	r7, r1
 800b43c:	4614      	mov	r4, r2
 800b43e:	18d5      	adds	r5, r2, r3
 800b440:	42ac      	cmp	r4, r5
 800b442:	d101      	bne.n	800b448 <__sfputs_r+0x12>
 800b444:	2000      	movs	r0, #0
 800b446:	e007      	b.n	800b458 <__sfputs_r+0x22>
 800b448:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b44c:	463a      	mov	r2, r7
 800b44e:	4630      	mov	r0, r6
 800b450:	f7ff ffda 	bl	800b408 <__sfputc_r>
 800b454:	1c43      	adds	r3, r0, #1
 800b456:	d1f3      	bne.n	800b440 <__sfputs_r+0xa>
 800b458:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b45c <_vfiprintf_r>:
 800b45c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b460:	460d      	mov	r5, r1
 800b462:	b09d      	sub	sp, #116	; 0x74
 800b464:	4614      	mov	r4, r2
 800b466:	4698      	mov	r8, r3
 800b468:	4606      	mov	r6, r0
 800b46a:	b118      	cbz	r0, 800b474 <_vfiprintf_r+0x18>
 800b46c:	6983      	ldr	r3, [r0, #24]
 800b46e:	b90b      	cbnz	r3, 800b474 <_vfiprintf_r+0x18>
 800b470:	f7ff fe1c 	bl	800b0ac <__sinit>
 800b474:	4b89      	ldr	r3, [pc, #548]	; (800b69c <_vfiprintf_r+0x240>)
 800b476:	429d      	cmp	r5, r3
 800b478:	d11b      	bne.n	800b4b2 <_vfiprintf_r+0x56>
 800b47a:	6875      	ldr	r5, [r6, #4]
 800b47c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b47e:	07d9      	lsls	r1, r3, #31
 800b480:	d405      	bmi.n	800b48e <_vfiprintf_r+0x32>
 800b482:	89ab      	ldrh	r3, [r5, #12]
 800b484:	059a      	lsls	r2, r3, #22
 800b486:	d402      	bmi.n	800b48e <_vfiprintf_r+0x32>
 800b488:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b48a:	f7ff fead 	bl	800b1e8 <__retarget_lock_acquire_recursive>
 800b48e:	89ab      	ldrh	r3, [r5, #12]
 800b490:	071b      	lsls	r3, r3, #28
 800b492:	d501      	bpl.n	800b498 <_vfiprintf_r+0x3c>
 800b494:	692b      	ldr	r3, [r5, #16]
 800b496:	b9eb      	cbnz	r3, 800b4d4 <_vfiprintf_r+0x78>
 800b498:	4629      	mov	r1, r5
 800b49a:	4630      	mov	r0, r6
 800b49c:	f7ff fc7e 	bl	800ad9c <__swsetup_r>
 800b4a0:	b1c0      	cbz	r0, 800b4d4 <_vfiprintf_r+0x78>
 800b4a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b4a4:	07dc      	lsls	r4, r3, #31
 800b4a6:	d50e      	bpl.n	800b4c6 <_vfiprintf_r+0x6a>
 800b4a8:	f04f 30ff 	mov.w	r0, #4294967295
 800b4ac:	b01d      	add	sp, #116	; 0x74
 800b4ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4b2:	4b7b      	ldr	r3, [pc, #492]	; (800b6a0 <_vfiprintf_r+0x244>)
 800b4b4:	429d      	cmp	r5, r3
 800b4b6:	d101      	bne.n	800b4bc <_vfiprintf_r+0x60>
 800b4b8:	68b5      	ldr	r5, [r6, #8]
 800b4ba:	e7df      	b.n	800b47c <_vfiprintf_r+0x20>
 800b4bc:	4b79      	ldr	r3, [pc, #484]	; (800b6a4 <_vfiprintf_r+0x248>)
 800b4be:	429d      	cmp	r5, r3
 800b4c0:	bf08      	it	eq
 800b4c2:	68f5      	ldreq	r5, [r6, #12]
 800b4c4:	e7da      	b.n	800b47c <_vfiprintf_r+0x20>
 800b4c6:	89ab      	ldrh	r3, [r5, #12]
 800b4c8:	0598      	lsls	r0, r3, #22
 800b4ca:	d4ed      	bmi.n	800b4a8 <_vfiprintf_r+0x4c>
 800b4cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b4ce:	f7ff fe8c 	bl	800b1ea <__retarget_lock_release_recursive>
 800b4d2:	e7e9      	b.n	800b4a8 <_vfiprintf_r+0x4c>
 800b4d4:	2300      	movs	r3, #0
 800b4d6:	9309      	str	r3, [sp, #36]	; 0x24
 800b4d8:	2320      	movs	r3, #32
 800b4da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b4de:	f8cd 800c 	str.w	r8, [sp, #12]
 800b4e2:	2330      	movs	r3, #48	; 0x30
 800b4e4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b6a8 <_vfiprintf_r+0x24c>
 800b4e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b4ec:	f04f 0901 	mov.w	r9, #1
 800b4f0:	4623      	mov	r3, r4
 800b4f2:	469a      	mov	sl, r3
 800b4f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b4f8:	b10a      	cbz	r2, 800b4fe <_vfiprintf_r+0xa2>
 800b4fa:	2a25      	cmp	r2, #37	; 0x25
 800b4fc:	d1f9      	bne.n	800b4f2 <_vfiprintf_r+0x96>
 800b4fe:	ebba 0b04 	subs.w	fp, sl, r4
 800b502:	d00b      	beq.n	800b51c <_vfiprintf_r+0xc0>
 800b504:	465b      	mov	r3, fp
 800b506:	4622      	mov	r2, r4
 800b508:	4629      	mov	r1, r5
 800b50a:	4630      	mov	r0, r6
 800b50c:	f7ff ff93 	bl	800b436 <__sfputs_r>
 800b510:	3001      	adds	r0, #1
 800b512:	f000 80aa 	beq.w	800b66a <_vfiprintf_r+0x20e>
 800b516:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b518:	445a      	add	r2, fp
 800b51a:	9209      	str	r2, [sp, #36]	; 0x24
 800b51c:	f89a 3000 	ldrb.w	r3, [sl]
 800b520:	2b00      	cmp	r3, #0
 800b522:	f000 80a2 	beq.w	800b66a <_vfiprintf_r+0x20e>
 800b526:	2300      	movs	r3, #0
 800b528:	f04f 32ff 	mov.w	r2, #4294967295
 800b52c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b530:	f10a 0a01 	add.w	sl, sl, #1
 800b534:	9304      	str	r3, [sp, #16]
 800b536:	9307      	str	r3, [sp, #28]
 800b538:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b53c:	931a      	str	r3, [sp, #104]	; 0x68
 800b53e:	4654      	mov	r4, sl
 800b540:	2205      	movs	r2, #5
 800b542:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b546:	4858      	ldr	r0, [pc, #352]	; (800b6a8 <_vfiprintf_r+0x24c>)
 800b548:	f7f4 fe42 	bl	80001d0 <memchr>
 800b54c:	9a04      	ldr	r2, [sp, #16]
 800b54e:	b9d8      	cbnz	r0, 800b588 <_vfiprintf_r+0x12c>
 800b550:	06d1      	lsls	r1, r2, #27
 800b552:	bf44      	itt	mi
 800b554:	2320      	movmi	r3, #32
 800b556:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b55a:	0713      	lsls	r3, r2, #28
 800b55c:	bf44      	itt	mi
 800b55e:	232b      	movmi	r3, #43	; 0x2b
 800b560:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b564:	f89a 3000 	ldrb.w	r3, [sl]
 800b568:	2b2a      	cmp	r3, #42	; 0x2a
 800b56a:	d015      	beq.n	800b598 <_vfiprintf_r+0x13c>
 800b56c:	9a07      	ldr	r2, [sp, #28]
 800b56e:	4654      	mov	r4, sl
 800b570:	2000      	movs	r0, #0
 800b572:	f04f 0c0a 	mov.w	ip, #10
 800b576:	4621      	mov	r1, r4
 800b578:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b57c:	3b30      	subs	r3, #48	; 0x30
 800b57e:	2b09      	cmp	r3, #9
 800b580:	d94e      	bls.n	800b620 <_vfiprintf_r+0x1c4>
 800b582:	b1b0      	cbz	r0, 800b5b2 <_vfiprintf_r+0x156>
 800b584:	9207      	str	r2, [sp, #28]
 800b586:	e014      	b.n	800b5b2 <_vfiprintf_r+0x156>
 800b588:	eba0 0308 	sub.w	r3, r0, r8
 800b58c:	fa09 f303 	lsl.w	r3, r9, r3
 800b590:	4313      	orrs	r3, r2
 800b592:	9304      	str	r3, [sp, #16]
 800b594:	46a2      	mov	sl, r4
 800b596:	e7d2      	b.n	800b53e <_vfiprintf_r+0xe2>
 800b598:	9b03      	ldr	r3, [sp, #12]
 800b59a:	1d19      	adds	r1, r3, #4
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	9103      	str	r1, [sp, #12]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	bfbb      	ittet	lt
 800b5a4:	425b      	neglt	r3, r3
 800b5a6:	f042 0202 	orrlt.w	r2, r2, #2
 800b5aa:	9307      	strge	r3, [sp, #28]
 800b5ac:	9307      	strlt	r3, [sp, #28]
 800b5ae:	bfb8      	it	lt
 800b5b0:	9204      	strlt	r2, [sp, #16]
 800b5b2:	7823      	ldrb	r3, [r4, #0]
 800b5b4:	2b2e      	cmp	r3, #46	; 0x2e
 800b5b6:	d10c      	bne.n	800b5d2 <_vfiprintf_r+0x176>
 800b5b8:	7863      	ldrb	r3, [r4, #1]
 800b5ba:	2b2a      	cmp	r3, #42	; 0x2a
 800b5bc:	d135      	bne.n	800b62a <_vfiprintf_r+0x1ce>
 800b5be:	9b03      	ldr	r3, [sp, #12]
 800b5c0:	1d1a      	adds	r2, r3, #4
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	9203      	str	r2, [sp, #12]
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	bfb8      	it	lt
 800b5ca:	f04f 33ff 	movlt.w	r3, #4294967295
 800b5ce:	3402      	adds	r4, #2
 800b5d0:	9305      	str	r3, [sp, #20]
 800b5d2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b6b8 <_vfiprintf_r+0x25c>
 800b5d6:	7821      	ldrb	r1, [r4, #0]
 800b5d8:	2203      	movs	r2, #3
 800b5da:	4650      	mov	r0, sl
 800b5dc:	f7f4 fdf8 	bl	80001d0 <memchr>
 800b5e0:	b140      	cbz	r0, 800b5f4 <_vfiprintf_r+0x198>
 800b5e2:	2340      	movs	r3, #64	; 0x40
 800b5e4:	eba0 000a 	sub.w	r0, r0, sl
 800b5e8:	fa03 f000 	lsl.w	r0, r3, r0
 800b5ec:	9b04      	ldr	r3, [sp, #16]
 800b5ee:	4303      	orrs	r3, r0
 800b5f0:	3401      	adds	r4, #1
 800b5f2:	9304      	str	r3, [sp, #16]
 800b5f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5f8:	482c      	ldr	r0, [pc, #176]	; (800b6ac <_vfiprintf_r+0x250>)
 800b5fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b5fe:	2206      	movs	r2, #6
 800b600:	f7f4 fde6 	bl	80001d0 <memchr>
 800b604:	2800      	cmp	r0, #0
 800b606:	d03f      	beq.n	800b688 <_vfiprintf_r+0x22c>
 800b608:	4b29      	ldr	r3, [pc, #164]	; (800b6b0 <_vfiprintf_r+0x254>)
 800b60a:	bb1b      	cbnz	r3, 800b654 <_vfiprintf_r+0x1f8>
 800b60c:	9b03      	ldr	r3, [sp, #12]
 800b60e:	3307      	adds	r3, #7
 800b610:	f023 0307 	bic.w	r3, r3, #7
 800b614:	3308      	adds	r3, #8
 800b616:	9303      	str	r3, [sp, #12]
 800b618:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b61a:	443b      	add	r3, r7
 800b61c:	9309      	str	r3, [sp, #36]	; 0x24
 800b61e:	e767      	b.n	800b4f0 <_vfiprintf_r+0x94>
 800b620:	fb0c 3202 	mla	r2, ip, r2, r3
 800b624:	460c      	mov	r4, r1
 800b626:	2001      	movs	r0, #1
 800b628:	e7a5      	b.n	800b576 <_vfiprintf_r+0x11a>
 800b62a:	2300      	movs	r3, #0
 800b62c:	3401      	adds	r4, #1
 800b62e:	9305      	str	r3, [sp, #20]
 800b630:	4619      	mov	r1, r3
 800b632:	f04f 0c0a 	mov.w	ip, #10
 800b636:	4620      	mov	r0, r4
 800b638:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b63c:	3a30      	subs	r2, #48	; 0x30
 800b63e:	2a09      	cmp	r2, #9
 800b640:	d903      	bls.n	800b64a <_vfiprintf_r+0x1ee>
 800b642:	2b00      	cmp	r3, #0
 800b644:	d0c5      	beq.n	800b5d2 <_vfiprintf_r+0x176>
 800b646:	9105      	str	r1, [sp, #20]
 800b648:	e7c3      	b.n	800b5d2 <_vfiprintf_r+0x176>
 800b64a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b64e:	4604      	mov	r4, r0
 800b650:	2301      	movs	r3, #1
 800b652:	e7f0      	b.n	800b636 <_vfiprintf_r+0x1da>
 800b654:	ab03      	add	r3, sp, #12
 800b656:	9300      	str	r3, [sp, #0]
 800b658:	462a      	mov	r2, r5
 800b65a:	4b16      	ldr	r3, [pc, #88]	; (800b6b4 <_vfiprintf_r+0x258>)
 800b65c:	a904      	add	r1, sp, #16
 800b65e:	4630      	mov	r0, r6
 800b660:	f3af 8000 	nop.w
 800b664:	4607      	mov	r7, r0
 800b666:	1c78      	adds	r0, r7, #1
 800b668:	d1d6      	bne.n	800b618 <_vfiprintf_r+0x1bc>
 800b66a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b66c:	07d9      	lsls	r1, r3, #31
 800b66e:	d405      	bmi.n	800b67c <_vfiprintf_r+0x220>
 800b670:	89ab      	ldrh	r3, [r5, #12]
 800b672:	059a      	lsls	r2, r3, #22
 800b674:	d402      	bmi.n	800b67c <_vfiprintf_r+0x220>
 800b676:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b678:	f7ff fdb7 	bl	800b1ea <__retarget_lock_release_recursive>
 800b67c:	89ab      	ldrh	r3, [r5, #12]
 800b67e:	065b      	lsls	r3, r3, #25
 800b680:	f53f af12 	bmi.w	800b4a8 <_vfiprintf_r+0x4c>
 800b684:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b686:	e711      	b.n	800b4ac <_vfiprintf_r+0x50>
 800b688:	ab03      	add	r3, sp, #12
 800b68a:	9300      	str	r3, [sp, #0]
 800b68c:	462a      	mov	r2, r5
 800b68e:	4b09      	ldr	r3, [pc, #36]	; (800b6b4 <_vfiprintf_r+0x258>)
 800b690:	a904      	add	r1, sp, #16
 800b692:	4630      	mov	r0, r6
 800b694:	f000 f880 	bl	800b798 <_printf_i>
 800b698:	e7e4      	b.n	800b664 <_vfiprintf_r+0x208>
 800b69a:	bf00      	nop
 800b69c:	0800be2c 	.word	0x0800be2c
 800b6a0:	0800be4c 	.word	0x0800be4c
 800b6a4:	0800be0c 	.word	0x0800be0c
 800b6a8:	0800be6c 	.word	0x0800be6c
 800b6ac:	0800be76 	.word	0x0800be76
 800b6b0:	00000000 	.word	0x00000000
 800b6b4:	0800b437 	.word	0x0800b437
 800b6b8:	0800be72 	.word	0x0800be72

0800b6bc <_printf_common>:
 800b6bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6c0:	4616      	mov	r6, r2
 800b6c2:	4699      	mov	r9, r3
 800b6c4:	688a      	ldr	r2, [r1, #8]
 800b6c6:	690b      	ldr	r3, [r1, #16]
 800b6c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b6cc:	4293      	cmp	r3, r2
 800b6ce:	bfb8      	it	lt
 800b6d0:	4613      	movlt	r3, r2
 800b6d2:	6033      	str	r3, [r6, #0]
 800b6d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b6d8:	4607      	mov	r7, r0
 800b6da:	460c      	mov	r4, r1
 800b6dc:	b10a      	cbz	r2, 800b6e2 <_printf_common+0x26>
 800b6de:	3301      	adds	r3, #1
 800b6e0:	6033      	str	r3, [r6, #0]
 800b6e2:	6823      	ldr	r3, [r4, #0]
 800b6e4:	0699      	lsls	r1, r3, #26
 800b6e6:	bf42      	ittt	mi
 800b6e8:	6833      	ldrmi	r3, [r6, #0]
 800b6ea:	3302      	addmi	r3, #2
 800b6ec:	6033      	strmi	r3, [r6, #0]
 800b6ee:	6825      	ldr	r5, [r4, #0]
 800b6f0:	f015 0506 	ands.w	r5, r5, #6
 800b6f4:	d106      	bne.n	800b704 <_printf_common+0x48>
 800b6f6:	f104 0a19 	add.w	sl, r4, #25
 800b6fa:	68e3      	ldr	r3, [r4, #12]
 800b6fc:	6832      	ldr	r2, [r6, #0]
 800b6fe:	1a9b      	subs	r3, r3, r2
 800b700:	42ab      	cmp	r3, r5
 800b702:	dc26      	bgt.n	800b752 <_printf_common+0x96>
 800b704:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b708:	1e13      	subs	r3, r2, #0
 800b70a:	6822      	ldr	r2, [r4, #0]
 800b70c:	bf18      	it	ne
 800b70e:	2301      	movne	r3, #1
 800b710:	0692      	lsls	r2, r2, #26
 800b712:	d42b      	bmi.n	800b76c <_printf_common+0xb0>
 800b714:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b718:	4649      	mov	r1, r9
 800b71a:	4638      	mov	r0, r7
 800b71c:	47c0      	blx	r8
 800b71e:	3001      	adds	r0, #1
 800b720:	d01e      	beq.n	800b760 <_printf_common+0xa4>
 800b722:	6823      	ldr	r3, [r4, #0]
 800b724:	68e5      	ldr	r5, [r4, #12]
 800b726:	6832      	ldr	r2, [r6, #0]
 800b728:	f003 0306 	and.w	r3, r3, #6
 800b72c:	2b04      	cmp	r3, #4
 800b72e:	bf08      	it	eq
 800b730:	1aad      	subeq	r5, r5, r2
 800b732:	68a3      	ldr	r3, [r4, #8]
 800b734:	6922      	ldr	r2, [r4, #16]
 800b736:	bf0c      	ite	eq
 800b738:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b73c:	2500      	movne	r5, #0
 800b73e:	4293      	cmp	r3, r2
 800b740:	bfc4      	itt	gt
 800b742:	1a9b      	subgt	r3, r3, r2
 800b744:	18ed      	addgt	r5, r5, r3
 800b746:	2600      	movs	r6, #0
 800b748:	341a      	adds	r4, #26
 800b74a:	42b5      	cmp	r5, r6
 800b74c:	d11a      	bne.n	800b784 <_printf_common+0xc8>
 800b74e:	2000      	movs	r0, #0
 800b750:	e008      	b.n	800b764 <_printf_common+0xa8>
 800b752:	2301      	movs	r3, #1
 800b754:	4652      	mov	r2, sl
 800b756:	4649      	mov	r1, r9
 800b758:	4638      	mov	r0, r7
 800b75a:	47c0      	blx	r8
 800b75c:	3001      	adds	r0, #1
 800b75e:	d103      	bne.n	800b768 <_printf_common+0xac>
 800b760:	f04f 30ff 	mov.w	r0, #4294967295
 800b764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b768:	3501      	adds	r5, #1
 800b76a:	e7c6      	b.n	800b6fa <_printf_common+0x3e>
 800b76c:	18e1      	adds	r1, r4, r3
 800b76e:	1c5a      	adds	r2, r3, #1
 800b770:	2030      	movs	r0, #48	; 0x30
 800b772:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b776:	4422      	add	r2, r4
 800b778:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b77c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b780:	3302      	adds	r3, #2
 800b782:	e7c7      	b.n	800b714 <_printf_common+0x58>
 800b784:	2301      	movs	r3, #1
 800b786:	4622      	mov	r2, r4
 800b788:	4649      	mov	r1, r9
 800b78a:	4638      	mov	r0, r7
 800b78c:	47c0      	blx	r8
 800b78e:	3001      	adds	r0, #1
 800b790:	d0e6      	beq.n	800b760 <_printf_common+0xa4>
 800b792:	3601      	adds	r6, #1
 800b794:	e7d9      	b.n	800b74a <_printf_common+0x8e>
	...

0800b798 <_printf_i>:
 800b798:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b79c:	460c      	mov	r4, r1
 800b79e:	4691      	mov	r9, r2
 800b7a0:	7e27      	ldrb	r7, [r4, #24]
 800b7a2:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b7a4:	2f78      	cmp	r7, #120	; 0x78
 800b7a6:	4680      	mov	r8, r0
 800b7a8:	469a      	mov	sl, r3
 800b7aa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b7ae:	d807      	bhi.n	800b7c0 <_printf_i+0x28>
 800b7b0:	2f62      	cmp	r7, #98	; 0x62
 800b7b2:	d80a      	bhi.n	800b7ca <_printf_i+0x32>
 800b7b4:	2f00      	cmp	r7, #0
 800b7b6:	f000 80d8 	beq.w	800b96a <_printf_i+0x1d2>
 800b7ba:	2f58      	cmp	r7, #88	; 0x58
 800b7bc:	f000 80a3 	beq.w	800b906 <_printf_i+0x16e>
 800b7c0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b7c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b7c8:	e03a      	b.n	800b840 <_printf_i+0xa8>
 800b7ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b7ce:	2b15      	cmp	r3, #21
 800b7d0:	d8f6      	bhi.n	800b7c0 <_printf_i+0x28>
 800b7d2:	a001      	add	r0, pc, #4	; (adr r0, 800b7d8 <_printf_i+0x40>)
 800b7d4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800b7d8:	0800b831 	.word	0x0800b831
 800b7dc:	0800b845 	.word	0x0800b845
 800b7e0:	0800b7c1 	.word	0x0800b7c1
 800b7e4:	0800b7c1 	.word	0x0800b7c1
 800b7e8:	0800b7c1 	.word	0x0800b7c1
 800b7ec:	0800b7c1 	.word	0x0800b7c1
 800b7f0:	0800b845 	.word	0x0800b845
 800b7f4:	0800b7c1 	.word	0x0800b7c1
 800b7f8:	0800b7c1 	.word	0x0800b7c1
 800b7fc:	0800b7c1 	.word	0x0800b7c1
 800b800:	0800b7c1 	.word	0x0800b7c1
 800b804:	0800b951 	.word	0x0800b951
 800b808:	0800b875 	.word	0x0800b875
 800b80c:	0800b933 	.word	0x0800b933
 800b810:	0800b7c1 	.word	0x0800b7c1
 800b814:	0800b7c1 	.word	0x0800b7c1
 800b818:	0800b973 	.word	0x0800b973
 800b81c:	0800b7c1 	.word	0x0800b7c1
 800b820:	0800b875 	.word	0x0800b875
 800b824:	0800b7c1 	.word	0x0800b7c1
 800b828:	0800b7c1 	.word	0x0800b7c1
 800b82c:	0800b93b 	.word	0x0800b93b
 800b830:	680b      	ldr	r3, [r1, #0]
 800b832:	1d1a      	adds	r2, r3, #4
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	600a      	str	r2, [r1, #0]
 800b838:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b83c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b840:	2301      	movs	r3, #1
 800b842:	e0a3      	b.n	800b98c <_printf_i+0x1f4>
 800b844:	6825      	ldr	r5, [r4, #0]
 800b846:	6808      	ldr	r0, [r1, #0]
 800b848:	062e      	lsls	r6, r5, #24
 800b84a:	f100 0304 	add.w	r3, r0, #4
 800b84e:	d50a      	bpl.n	800b866 <_printf_i+0xce>
 800b850:	6805      	ldr	r5, [r0, #0]
 800b852:	600b      	str	r3, [r1, #0]
 800b854:	2d00      	cmp	r5, #0
 800b856:	da03      	bge.n	800b860 <_printf_i+0xc8>
 800b858:	232d      	movs	r3, #45	; 0x2d
 800b85a:	426d      	negs	r5, r5
 800b85c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b860:	485e      	ldr	r0, [pc, #376]	; (800b9dc <_printf_i+0x244>)
 800b862:	230a      	movs	r3, #10
 800b864:	e019      	b.n	800b89a <_printf_i+0x102>
 800b866:	f015 0f40 	tst.w	r5, #64	; 0x40
 800b86a:	6805      	ldr	r5, [r0, #0]
 800b86c:	600b      	str	r3, [r1, #0]
 800b86e:	bf18      	it	ne
 800b870:	b22d      	sxthne	r5, r5
 800b872:	e7ef      	b.n	800b854 <_printf_i+0xbc>
 800b874:	680b      	ldr	r3, [r1, #0]
 800b876:	6825      	ldr	r5, [r4, #0]
 800b878:	1d18      	adds	r0, r3, #4
 800b87a:	6008      	str	r0, [r1, #0]
 800b87c:	0628      	lsls	r0, r5, #24
 800b87e:	d501      	bpl.n	800b884 <_printf_i+0xec>
 800b880:	681d      	ldr	r5, [r3, #0]
 800b882:	e002      	b.n	800b88a <_printf_i+0xf2>
 800b884:	0669      	lsls	r1, r5, #25
 800b886:	d5fb      	bpl.n	800b880 <_printf_i+0xe8>
 800b888:	881d      	ldrh	r5, [r3, #0]
 800b88a:	4854      	ldr	r0, [pc, #336]	; (800b9dc <_printf_i+0x244>)
 800b88c:	2f6f      	cmp	r7, #111	; 0x6f
 800b88e:	bf0c      	ite	eq
 800b890:	2308      	moveq	r3, #8
 800b892:	230a      	movne	r3, #10
 800b894:	2100      	movs	r1, #0
 800b896:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b89a:	6866      	ldr	r6, [r4, #4]
 800b89c:	60a6      	str	r6, [r4, #8]
 800b89e:	2e00      	cmp	r6, #0
 800b8a0:	bfa2      	ittt	ge
 800b8a2:	6821      	ldrge	r1, [r4, #0]
 800b8a4:	f021 0104 	bicge.w	r1, r1, #4
 800b8a8:	6021      	strge	r1, [r4, #0]
 800b8aa:	b90d      	cbnz	r5, 800b8b0 <_printf_i+0x118>
 800b8ac:	2e00      	cmp	r6, #0
 800b8ae:	d04d      	beq.n	800b94c <_printf_i+0x1b4>
 800b8b0:	4616      	mov	r6, r2
 800b8b2:	fbb5 f1f3 	udiv	r1, r5, r3
 800b8b6:	fb03 5711 	mls	r7, r3, r1, r5
 800b8ba:	5dc7      	ldrb	r7, [r0, r7]
 800b8bc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b8c0:	462f      	mov	r7, r5
 800b8c2:	42bb      	cmp	r3, r7
 800b8c4:	460d      	mov	r5, r1
 800b8c6:	d9f4      	bls.n	800b8b2 <_printf_i+0x11a>
 800b8c8:	2b08      	cmp	r3, #8
 800b8ca:	d10b      	bne.n	800b8e4 <_printf_i+0x14c>
 800b8cc:	6823      	ldr	r3, [r4, #0]
 800b8ce:	07df      	lsls	r7, r3, #31
 800b8d0:	d508      	bpl.n	800b8e4 <_printf_i+0x14c>
 800b8d2:	6923      	ldr	r3, [r4, #16]
 800b8d4:	6861      	ldr	r1, [r4, #4]
 800b8d6:	4299      	cmp	r1, r3
 800b8d8:	bfde      	ittt	le
 800b8da:	2330      	movle	r3, #48	; 0x30
 800b8dc:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b8e0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b8e4:	1b92      	subs	r2, r2, r6
 800b8e6:	6122      	str	r2, [r4, #16]
 800b8e8:	f8cd a000 	str.w	sl, [sp]
 800b8ec:	464b      	mov	r3, r9
 800b8ee:	aa03      	add	r2, sp, #12
 800b8f0:	4621      	mov	r1, r4
 800b8f2:	4640      	mov	r0, r8
 800b8f4:	f7ff fee2 	bl	800b6bc <_printf_common>
 800b8f8:	3001      	adds	r0, #1
 800b8fa:	d14c      	bne.n	800b996 <_printf_i+0x1fe>
 800b8fc:	f04f 30ff 	mov.w	r0, #4294967295
 800b900:	b004      	add	sp, #16
 800b902:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b906:	4835      	ldr	r0, [pc, #212]	; (800b9dc <_printf_i+0x244>)
 800b908:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b90c:	6823      	ldr	r3, [r4, #0]
 800b90e:	680e      	ldr	r6, [r1, #0]
 800b910:	061f      	lsls	r7, r3, #24
 800b912:	f856 5b04 	ldr.w	r5, [r6], #4
 800b916:	600e      	str	r6, [r1, #0]
 800b918:	d514      	bpl.n	800b944 <_printf_i+0x1ac>
 800b91a:	07d9      	lsls	r1, r3, #31
 800b91c:	bf44      	itt	mi
 800b91e:	f043 0320 	orrmi.w	r3, r3, #32
 800b922:	6023      	strmi	r3, [r4, #0]
 800b924:	b91d      	cbnz	r5, 800b92e <_printf_i+0x196>
 800b926:	6823      	ldr	r3, [r4, #0]
 800b928:	f023 0320 	bic.w	r3, r3, #32
 800b92c:	6023      	str	r3, [r4, #0]
 800b92e:	2310      	movs	r3, #16
 800b930:	e7b0      	b.n	800b894 <_printf_i+0xfc>
 800b932:	6823      	ldr	r3, [r4, #0]
 800b934:	f043 0320 	orr.w	r3, r3, #32
 800b938:	6023      	str	r3, [r4, #0]
 800b93a:	2378      	movs	r3, #120	; 0x78
 800b93c:	4828      	ldr	r0, [pc, #160]	; (800b9e0 <_printf_i+0x248>)
 800b93e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b942:	e7e3      	b.n	800b90c <_printf_i+0x174>
 800b944:	065e      	lsls	r6, r3, #25
 800b946:	bf48      	it	mi
 800b948:	b2ad      	uxthmi	r5, r5
 800b94a:	e7e6      	b.n	800b91a <_printf_i+0x182>
 800b94c:	4616      	mov	r6, r2
 800b94e:	e7bb      	b.n	800b8c8 <_printf_i+0x130>
 800b950:	680b      	ldr	r3, [r1, #0]
 800b952:	6826      	ldr	r6, [r4, #0]
 800b954:	6960      	ldr	r0, [r4, #20]
 800b956:	1d1d      	adds	r5, r3, #4
 800b958:	600d      	str	r5, [r1, #0]
 800b95a:	0635      	lsls	r5, r6, #24
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	d501      	bpl.n	800b964 <_printf_i+0x1cc>
 800b960:	6018      	str	r0, [r3, #0]
 800b962:	e002      	b.n	800b96a <_printf_i+0x1d2>
 800b964:	0671      	lsls	r1, r6, #25
 800b966:	d5fb      	bpl.n	800b960 <_printf_i+0x1c8>
 800b968:	8018      	strh	r0, [r3, #0]
 800b96a:	2300      	movs	r3, #0
 800b96c:	6123      	str	r3, [r4, #16]
 800b96e:	4616      	mov	r6, r2
 800b970:	e7ba      	b.n	800b8e8 <_printf_i+0x150>
 800b972:	680b      	ldr	r3, [r1, #0]
 800b974:	1d1a      	adds	r2, r3, #4
 800b976:	600a      	str	r2, [r1, #0]
 800b978:	681e      	ldr	r6, [r3, #0]
 800b97a:	6862      	ldr	r2, [r4, #4]
 800b97c:	2100      	movs	r1, #0
 800b97e:	4630      	mov	r0, r6
 800b980:	f7f4 fc26 	bl	80001d0 <memchr>
 800b984:	b108      	cbz	r0, 800b98a <_printf_i+0x1f2>
 800b986:	1b80      	subs	r0, r0, r6
 800b988:	6060      	str	r0, [r4, #4]
 800b98a:	6863      	ldr	r3, [r4, #4]
 800b98c:	6123      	str	r3, [r4, #16]
 800b98e:	2300      	movs	r3, #0
 800b990:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b994:	e7a8      	b.n	800b8e8 <_printf_i+0x150>
 800b996:	6923      	ldr	r3, [r4, #16]
 800b998:	4632      	mov	r2, r6
 800b99a:	4649      	mov	r1, r9
 800b99c:	4640      	mov	r0, r8
 800b99e:	47d0      	blx	sl
 800b9a0:	3001      	adds	r0, #1
 800b9a2:	d0ab      	beq.n	800b8fc <_printf_i+0x164>
 800b9a4:	6823      	ldr	r3, [r4, #0]
 800b9a6:	079b      	lsls	r3, r3, #30
 800b9a8:	d413      	bmi.n	800b9d2 <_printf_i+0x23a>
 800b9aa:	68e0      	ldr	r0, [r4, #12]
 800b9ac:	9b03      	ldr	r3, [sp, #12]
 800b9ae:	4298      	cmp	r0, r3
 800b9b0:	bfb8      	it	lt
 800b9b2:	4618      	movlt	r0, r3
 800b9b4:	e7a4      	b.n	800b900 <_printf_i+0x168>
 800b9b6:	2301      	movs	r3, #1
 800b9b8:	4632      	mov	r2, r6
 800b9ba:	4649      	mov	r1, r9
 800b9bc:	4640      	mov	r0, r8
 800b9be:	47d0      	blx	sl
 800b9c0:	3001      	adds	r0, #1
 800b9c2:	d09b      	beq.n	800b8fc <_printf_i+0x164>
 800b9c4:	3501      	adds	r5, #1
 800b9c6:	68e3      	ldr	r3, [r4, #12]
 800b9c8:	9903      	ldr	r1, [sp, #12]
 800b9ca:	1a5b      	subs	r3, r3, r1
 800b9cc:	42ab      	cmp	r3, r5
 800b9ce:	dcf2      	bgt.n	800b9b6 <_printf_i+0x21e>
 800b9d0:	e7eb      	b.n	800b9aa <_printf_i+0x212>
 800b9d2:	2500      	movs	r5, #0
 800b9d4:	f104 0619 	add.w	r6, r4, #25
 800b9d8:	e7f5      	b.n	800b9c6 <_printf_i+0x22e>
 800b9da:	bf00      	nop
 800b9dc:	0800be7d 	.word	0x0800be7d
 800b9e0:	0800be8e 	.word	0x0800be8e

0800b9e4 <_sbrk_r>:
 800b9e4:	b538      	push	{r3, r4, r5, lr}
 800b9e6:	4d06      	ldr	r5, [pc, #24]	; (800ba00 <_sbrk_r+0x1c>)
 800b9e8:	2300      	movs	r3, #0
 800b9ea:	4604      	mov	r4, r0
 800b9ec:	4608      	mov	r0, r1
 800b9ee:	602b      	str	r3, [r5, #0]
 800b9f0:	f7f8 fe38 	bl	8004664 <_sbrk>
 800b9f4:	1c43      	adds	r3, r0, #1
 800b9f6:	d102      	bne.n	800b9fe <_sbrk_r+0x1a>
 800b9f8:	682b      	ldr	r3, [r5, #0]
 800b9fa:	b103      	cbz	r3, 800b9fe <_sbrk_r+0x1a>
 800b9fc:	6023      	str	r3, [r4, #0]
 800b9fe:	bd38      	pop	{r3, r4, r5, pc}
 800ba00:	200043f8 	.word	0x200043f8

0800ba04 <__sread>:
 800ba04:	b510      	push	{r4, lr}
 800ba06:	460c      	mov	r4, r1
 800ba08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba0c:	f000 f8a0 	bl	800bb50 <_read_r>
 800ba10:	2800      	cmp	r0, #0
 800ba12:	bfab      	itete	ge
 800ba14:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ba16:	89a3      	ldrhlt	r3, [r4, #12]
 800ba18:	181b      	addge	r3, r3, r0
 800ba1a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ba1e:	bfac      	ite	ge
 800ba20:	6563      	strge	r3, [r4, #84]	; 0x54
 800ba22:	81a3      	strhlt	r3, [r4, #12]
 800ba24:	bd10      	pop	{r4, pc}

0800ba26 <__swrite>:
 800ba26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba2a:	461f      	mov	r7, r3
 800ba2c:	898b      	ldrh	r3, [r1, #12]
 800ba2e:	05db      	lsls	r3, r3, #23
 800ba30:	4605      	mov	r5, r0
 800ba32:	460c      	mov	r4, r1
 800ba34:	4616      	mov	r6, r2
 800ba36:	d505      	bpl.n	800ba44 <__swrite+0x1e>
 800ba38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba3c:	2302      	movs	r3, #2
 800ba3e:	2200      	movs	r2, #0
 800ba40:	f000 f868 	bl	800bb14 <_lseek_r>
 800ba44:	89a3      	ldrh	r3, [r4, #12]
 800ba46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ba4a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ba4e:	81a3      	strh	r3, [r4, #12]
 800ba50:	4632      	mov	r2, r6
 800ba52:	463b      	mov	r3, r7
 800ba54:	4628      	mov	r0, r5
 800ba56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ba5a:	f000 b817 	b.w	800ba8c <_write_r>

0800ba5e <__sseek>:
 800ba5e:	b510      	push	{r4, lr}
 800ba60:	460c      	mov	r4, r1
 800ba62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba66:	f000 f855 	bl	800bb14 <_lseek_r>
 800ba6a:	1c43      	adds	r3, r0, #1
 800ba6c:	89a3      	ldrh	r3, [r4, #12]
 800ba6e:	bf15      	itete	ne
 800ba70:	6560      	strne	r0, [r4, #84]	; 0x54
 800ba72:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ba76:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ba7a:	81a3      	strheq	r3, [r4, #12]
 800ba7c:	bf18      	it	ne
 800ba7e:	81a3      	strhne	r3, [r4, #12]
 800ba80:	bd10      	pop	{r4, pc}

0800ba82 <__sclose>:
 800ba82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba86:	f000 b813 	b.w	800bab0 <_close_r>
	...

0800ba8c <_write_r>:
 800ba8c:	b538      	push	{r3, r4, r5, lr}
 800ba8e:	4d07      	ldr	r5, [pc, #28]	; (800baac <_write_r+0x20>)
 800ba90:	4604      	mov	r4, r0
 800ba92:	4608      	mov	r0, r1
 800ba94:	4611      	mov	r1, r2
 800ba96:	2200      	movs	r2, #0
 800ba98:	602a      	str	r2, [r5, #0]
 800ba9a:	461a      	mov	r2, r3
 800ba9c:	f7f8 fd91 	bl	80045c2 <_write>
 800baa0:	1c43      	adds	r3, r0, #1
 800baa2:	d102      	bne.n	800baaa <_write_r+0x1e>
 800baa4:	682b      	ldr	r3, [r5, #0]
 800baa6:	b103      	cbz	r3, 800baaa <_write_r+0x1e>
 800baa8:	6023      	str	r3, [r4, #0]
 800baaa:	bd38      	pop	{r3, r4, r5, pc}
 800baac:	200043f8 	.word	0x200043f8

0800bab0 <_close_r>:
 800bab0:	b538      	push	{r3, r4, r5, lr}
 800bab2:	4d06      	ldr	r5, [pc, #24]	; (800bacc <_close_r+0x1c>)
 800bab4:	2300      	movs	r3, #0
 800bab6:	4604      	mov	r4, r0
 800bab8:	4608      	mov	r0, r1
 800baba:	602b      	str	r3, [r5, #0]
 800babc:	f7f8 fd9d 	bl	80045fa <_close>
 800bac0:	1c43      	adds	r3, r0, #1
 800bac2:	d102      	bne.n	800baca <_close_r+0x1a>
 800bac4:	682b      	ldr	r3, [r5, #0]
 800bac6:	b103      	cbz	r3, 800baca <_close_r+0x1a>
 800bac8:	6023      	str	r3, [r4, #0]
 800baca:	bd38      	pop	{r3, r4, r5, pc}
 800bacc:	200043f8 	.word	0x200043f8

0800bad0 <_fstat_r>:
 800bad0:	b538      	push	{r3, r4, r5, lr}
 800bad2:	4d07      	ldr	r5, [pc, #28]	; (800baf0 <_fstat_r+0x20>)
 800bad4:	2300      	movs	r3, #0
 800bad6:	4604      	mov	r4, r0
 800bad8:	4608      	mov	r0, r1
 800bada:	4611      	mov	r1, r2
 800badc:	602b      	str	r3, [r5, #0]
 800bade:	f7f8 fd98 	bl	8004612 <_fstat>
 800bae2:	1c43      	adds	r3, r0, #1
 800bae4:	d102      	bne.n	800baec <_fstat_r+0x1c>
 800bae6:	682b      	ldr	r3, [r5, #0]
 800bae8:	b103      	cbz	r3, 800baec <_fstat_r+0x1c>
 800baea:	6023      	str	r3, [r4, #0]
 800baec:	bd38      	pop	{r3, r4, r5, pc}
 800baee:	bf00      	nop
 800baf0:	200043f8 	.word	0x200043f8

0800baf4 <_isatty_r>:
 800baf4:	b538      	push	{r3, r4, r5, lr}
 800baf6:	4d06      	ldr	r5, [pc, #24]	; (800bb10 <_isatty_r+0x1c>)
 800baf8:	2300      	movs	r3, #0
 800bafa:	4604      	mov	r4, r0
 800bafc:	4608      	mov	r0, r1
 800bafe:	602b      	str	r3, [r5, #0]
 800bb00:	f7f8 fd97 	bl	8004632 <_isatty>
 800bb04:	1c43      	adds	r3, r0, #1
 800bb06:	d102      	bne.n	800bb0e <_isatty_r+0x1a>
 800bb08:	682b      	ldr	r3, [r5, #0]
 800bb0a:	b103      	cbz	r3, 800bb0e <_isatty_r+0x1a>
 800bb0c:	6023      	str	r3, [r4, #0]
 800bb0e:	bd38      	pop	{r3, r4, r5, pc}
 800bb10:	200043f8 	.word	0x200043f8

0800bb14 <_lseek_r>:
 800bb14:	b538      	push	{r3, r4, r5, lr}
 800bb16:	4d07      	ldr	r5, [pc, #28]	; (800bb34 <_lseek_r+0x20>)
 800bb18:	4604      	mov	r4, r0
 800bb1a:	4608      	mov	r0, r1
 800bb1c:	4611      	mov	r1, r2
 800bb1e:	2200      	movs	r2, #0
 800bb20:	602a      	str	r2, [r5, #0]
 800bb22:	461a      	mov	r2, r3
 800bb24:	f7f8 fd90 	bl	8004648 <_lseek>
 800bb28:	1c43      	adds	r3, r0, #1
 800bb2a:	d102      	bne.n	800bb32 <_lseek_r+0x1e>
 800bb2c:	682b      	ldr	r3, [r5, #0]
 800bb2e:	b103      	cbz	r3, 800bb32 <_lseek_r+0x1e>
 800bb30:	6023      	str	r3, [r4, #0]
 800bb32:	bd38      	pop	{r3, r4, r5, pc}
 800bb34:	200043f8 	.word	0x200043f8

0800bb38 <__malloc_lock>:
 800bb38:	4801      	ldr	r0, [pc, #4]	; (800bb40 <__malloc_lock+0x8>)
 800bb3a:	f7ff bb55 	b.w	800b1e8 <__retarget_lock_acquire_recursive>
 800bb3e:	bf00      	nop
 800bb40:	200043f0 	.word	0x200043f0

0800bb44 <__malloc_unlock>:
 800bb44:	4801      	ldr	r0, [pc, #4]	; (800bb4c <__malloc_unlock+0x8>)
 800bb46:	f7ff bb50 	b.w	800b1ea <__retarget_lock_release_recursive>
 800bb4a:	bf00      	nop
 800bb4c:	200043f0 	.word	0x200043f0

0800bb50 <_read_r>:
 800bb50:	b538      	push	{r3, r4, r5, lr}
 800bb52:	4d07      	ldr	r5, [pc, #28]	; (800bb70 <_read_r+0x20>)
 800bb54:	4604      	mov	r4, r0
 800bb56:	4608      	mov	r0, r1
 800bb58:	4611      	mov	r1, r2
 800bb5a:	2200      	movs	r2, #0
 800bb5c:	602a      	str	r2, [r5, #0]
 800bb5e:	461a      	mov	r2, r3
 800bb60:	f7f8 fd12 	bl	8004588 <_read>
 800bb64:	1c43      	adds	r3, r0, #1
 800bb66:	d102      	bne.n	800bb6e <_read_r+0x1e>
 800bb68:	682b      	ldr	r3, [r5, #0]
 800bb6a:	b103      	cbz	r3, 800bb6e <_read_r+0x1e>
 800bb6c:	6023      	str	r3, [r4, #0]
 800bb6e:	bd38      	pop	{r3, r4, r5, pc}
 800bb70:	200043f8 	.word	0x200043f8

0800bb74 <_init>:
 800bb74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb76:	bf00      	nop
 800bb78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb7a:	bc08      	pop	{r3}
 800bb7c:	469e      	mov	lr, r3
 800bb7e:	4770      	bx	lr

0800bb80 <_fini>:
 800bb80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb82:	bf00      	nop
 800bb84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb86:	bc08      	pop	{r3}
 800bb88:	469e      	mov	lr, r3
 800bb8a:	4770      	bx	lr
