[10/17 15:25:15      0s] 
[10/17 15:25:15      0s] Cadence Innovus(TM) Implementation System.
[10/17 15:25:15      0s] Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
[10/17 15:25:15      0s] 
[10/17 15:25:15      0s] Version:	v16.26-s040_1, built Wed Mar 14 00:26:06 PDT 2018
[10/17 15:25:15      0s] Options:	-execute setLimitedAccessFeature legacy_fects 1 -execute win -init /cad/cadence/digital_ic_design/innovus/etc/innovus/enc.tcl 
[10/17 15:25:15      0s] Date:		Sun Oct 17 15:25:15 2021
[10/17 15:25:15      0s] Host:		euclid1 (x86_64 w/Linux 4.9.0-4-amd64) (1core*35cpus*Intel(R) Xeon(R) CPU E5-2650 v4 @ 2.20GHz 30720KB)
[10/17 15:25:15      0s] OS:		Unsupported OS as /etc does not have release info
[10/17 15:25:15      0s] 
[10/17 15:25:15      0s] License:
[10/17 15:25:15      0s] 		invs	Innovus Implementation System	16.2	checkout succeeded
[10/17 15:25:15      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[10/17 15:25:27     10s] @(#)CDS: Innovus v16.26-s040_1 (64bit) 03/14/2018 00:26 (Linux 2.6.18-194.el5)
[10/17 15:25:27     10s] @(#)CDS: NanoRoute 16.26-s040_1 NR180308-1140/16_26-UB (database version 2.30, 407.6.1) {superthreading v1.38}
[10/17 15:25:27     10s] @(#)CDS: AAE 16.26-s002 (64bit) 03/13/2018 (Linux 2.6.18-194.el5)
[10/17 15:25:27     10s] @(#)CDS: CTE 16.26-s006_1 () Mar  9 2018 05:39:25 ( )
[10/17 15:25:27     10s] @(#)CDS: SYNTECH 16.26-s001_1 () Nov 17 2017 01:20:44 ( )
[10/17 15:25:27     10s] @(#)CDS: CPE v16.26-s009
[10/17 15:25:27     10s] @(#)CDS: IQRC/TQRC 16.1.1-s195 (64bit) Sun May 28 18:14:25 PDT 2017 (Linux 2.6.18-194.el5)
[10/17 15:25:27     10s] @(#)CDS: OA 22.50-p051 Thu Aug  4 00:05:16 2016
[10/17 15:25:27     10s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[10/17 15:25:27     10s] @(#)CDS: RCDB 11.8
[10/17 15:25:27     10s] --- Running on euclid1 (x86_64 w/Linux 4.9.0-4-amd64) (1core*35cpus*Intel(R) Xeon(R) CPU E5-2650 v4 @ 2.20GHz 30720KB) ---
[10/17 15:25:27     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_7631_euclid1_jvl212384_kkrIVg.

[10/17 15:25:28     11s] Sourcing startup file /cad/cadence/digital_ic_design/innovus/etc/innovus/enc.tcl
[10/17 15:25:28     11s] <CMD> setLayerPreference rve_0 -color green -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[10/17 15:25:28     11s] <CMD> setLayerPreference rve_1 -color darkblue -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[10/17 15:25:28     11s] <CMD> setLayerPreference rve_2 -color slateblue -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[10/17 15:25:28     11s] <CMD> setLayerPreference rve_3 -color turquoise -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[10/17 15:25:28     11s] <CMD> setLayerPreference rve_4 -color lightgray -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[10/17 15:25:28     11s] <CMD> setLayerPreference rve_5 -color wheat -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[10/17 15:25:28     11s] <CMD> setLayerPreference rve_6 -color goldenrod -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[10/17 15:25:28     11s] <CMD> setLayerPreference rve_7 -color yellow -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[10/17 15:25:28     11s] <CMD> setLayerPreference rve_8 -color sandybrown -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[10/17 15:25:28     11s] <CMD> setLayerPreference rve_9 -color coral -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[10/17 15:25:28     11s] <CMD> setLayerPreference rve_10 -color red -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[10/17 15:25:28     11s] <CMD> setLayerPreference rve_11 -color tomato -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[10/17 15:25:28     11s] <CMD> setLayerPreference rve_12 -color firebrick -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[10/17 15:25:28     11s] <CMD> setLayerPreference rve_13 -color purple -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[10/17 15:25:28     11s] <CMD> setLayerPreference rve_14 -color violet -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[10/17 15:25:28     11s] <CMD> setLayerPreference rve_15 -color tan -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[10/17 15:25:29     11s] <CMD> ::getVersion
[10/17 15:25:29     11s] 
[10/17 15:25:29     11s] **INFO:  MMMC transition support version v31-84 
[10/17 15:25:29     11s] 
[10/17 15:25:29     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[10/17 15:25:29     11s] <CMD> suppressMessage ENCEXT-2799
[10/17 15:25:29     11s] <CMD> getDrawView
[10/17 15:25:29     11s] <CMD> loadWorkspace -name Physical
[10/17 15:25:29     11s] Executing cmd 'win' ...
[10/17 15:25:29     11s] <CMD> win
[10/17 15:25:30     11s] Sourcing file "/cad/cadence/digital_ic_design/innovus/etc/innovus/enc.tcl" ...
[10/17 15:34:34     50s] <CMD> encMessage warning 0
[10/17 15:34:34     50s] Suppress "**WARN ..." messages.
[10/17 15:34:34     50s] <CMD> encMessage debug 0
[10/17 15:34:34     50s] <CMD> encMessage info 0
[10/17 15:34:34     50s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[10/17 15:34:34     51s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[10/17 15:34:34     51s] so you are unable to create rectilinear partition in a hierarchical flow.
[10/17 15:34:35     51s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTR' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/17 15:34:35     51s] Loading view definition file from /afs/iitd.ac.in/user/j/jv/jvl212384/physical_design5/mod5_counter10.dat/viewDefinition.tcl
[10/17 15:34:35     51s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'AD42M2RA' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:35     51s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ICO' of cell 'AD42M2RA' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:35     51s] **WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.001702)  has a duplicate definition (line '292888') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292879)
[10/17 15:34:35     51s] **WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.008867)  has a duplicate definition (line '292906') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292897)
[10/17 15:34:35     51s] **WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.001702)  has a duplicate definition (line '292924') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292915)
[10/17 15:34:35     51s] **WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.008867)  has a duplicate definition (line '292942') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292933)
[10/17 15:34:35     51s] **WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.001702)  has a duplicate definition (line '292813') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292804)
[10/17 15:34:35     51s] **WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.008867)  has a duplicate definition (line '292831') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292822)
[10/17 15:34:35     51s] **WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.001702)  has a duplicate definition (line '292849') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292840)
[10/17 15:34:35     51s] **WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.008867)  has a duplicate definition (line '292867') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292858)
[10/17 15:34:35     51s] **WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.001702)  has a duplicate definition (line '293463') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293454)
[10/17 15:34:35     51s] **WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.008867)  has a duplicate definition (line '293481') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293472)
[10/17 15:34:35     51s] **WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.001702)  has a duplicate definition (line '293499') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293490)
[10/17 15:34:35     51s] **WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.008867)  has a duplicate definition (line '293517') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293508)
[10/17 15:34:35     51s] **WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.001702)  has a duplicate definition (line '293388') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293379)
[10/17 15:34:35     51s] **WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.008867)  has a duplicate definition (line '293406') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293397)
[10/17 15:34:35     51s] **WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.001702)  has a duplicate definition (line '293424') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293415)
[10/17 15:34:35     51s] **WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.008867)  has a duplicate definition (line '293442') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293433)
[10/17 15:34:35     51s] **WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.001702)  has a duplicate definition (line '294038') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 294029)
[10/17 15:34:35     51s] **WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.008867)  has a duplicate definition (line '294056') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 294047)
[10/17 15:34:35     51s] **WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.001702)  has a duplicate definition (line '294074') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 294065)
[10/17 15:34:35     51s] **WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.008867)  has a duplicate definition (line '294092') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 294083)
[10/17 15:34:35     51s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AD42M2RA' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:35     52s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'AD42M4RA' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:35     52s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ICO' of cell 'AD42M4RA' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:35     52s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AD42M4RA' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:35     52s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ADCSCM2R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:35     52s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ADCSCM2R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:35     52s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ADCSCM4R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:35     52s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ADCSCM4R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:35     52s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0B' of cell 'ADCSIOM2R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:35     52s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1B' of cell 'ADCSIOM2R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:35     52s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0B' of cell 'ADCSIOM4R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:35     52s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1B' of cell 'ADCSIOM4R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:35     52s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0B' of cell 'ADCSOM2R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:35     52s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1B' of cell 'ADCSOM2R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:36     52s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0B' of cell 'ADCSOM4R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:36     52s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1B' of cell 'ADCSOM4R' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:36     52s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADFCGCM2RA' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:36     52s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADFCGCM4RA' is not defined in the library. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:55     72s] **WARN: (TECHLIB-302):	No function defined for cell 'FILEP8R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:55     72s] **WARN: (TECHLIB-302):	No function defined for cell 'FILEP64R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:55     72s] **WARN: (TECHLIB-302):	No function defined for cell 'FILEP32R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:55     72s] **WARN: (TECHLIB-302):	No function defined for cell 'FILEP16R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:55     72s] **WARN: (TECHLIB-302):	No function defined for cell 'FILE8R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:55     72s] **WARN: (TECHLIB-302):	No function defined for cell 'FILE6R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:55     72s] **WARN: (TECHLIB-302):	No function defined for cell 'FILE64R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:55     72s] **WARN: (TECHLIB-302):	No function defined for cell 'FILE4R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:55     72s] **WARN: (TECHLIB-302):	No function defined for cell 'FILE3R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:55     72s] **WARN: (TECHLIB-302):	No function defined for cell 'FILE32R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:55     72s] **WARN: (TECHLIB-302):	No function defined for cell 'FILE16R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:34:55     72s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTR'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_090c125_wc_ccs.lib)
[10/17 15:35:17     95s] **WARN: (TECHLIB-302):	No function defined for cell 'FILEP8R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_110c-40_bc_ccs.lib)
[10/17 15:35:17     95s] **WARN: (TECHLIB-302):	No function defined for cell 'FILEP64R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_110c-40_bc_ccs.lib)
[10/17 15:35:17     95s] **WARN: (TECHLIB-302):	No function defined for cell 'FILEP32R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_110c-40_bc_ccs.lib)
[10/17 15:35:17     95s] **WARN: (TECHLIB-302):	No function defined for cell 'FILEP16R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_110c-40_bc_ccs.lib)
[10/17 15:35:17     95s] **WARN: (TECHLIB-302):	No function defined for cell 'FILE8R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_110c-40_bc_ccs.lib)
[10/17 15:35:17     95s] **WARN: (TECHLIB-302):	No function defined for cell 'FILE6R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_110c-40_bc_ccs.lib)
[10/17 15:35:17     95s] **WARN: (TECHLIB-302):	No function defined for cell 'FILE64R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_110c-40_bc_ccs.lib)
[10/17 15:35:17     95s] **WARN: (TECHLIB-302):	No function defined for cell 'FILE4R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/uk65lscllmvbbr_110c-40_bc_ccs.lib)
[10/17 15:35:19     96s] *** End library_loading (cpu=0.76min, real=0.73min, mem=431.6M, fe_cpu=1.62min, fe_real=10.07min, fe_mem=955.2M) ***
[10/17 15:35:19     97s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
[10/17 15:35:19     97s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
[10/17 15:35:19     97s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
[10/17 15:35:19     97s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
[10/17 15:35:19     97s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
[10/17 15:35:19     97s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
[10/17 15:35:19     97s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
[10/17 15:35:19     97s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
[10/17 15:35:19     97s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
[10/17 15:35:19     97s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
[10/17 15:35:19     97s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
[10/17 15:35:19     97s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
[10/17 15:35:19     97s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
[10/17 15:35:19     97s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
[10/17 15:35:19     97s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
[10/17 15:35:19     97s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
[10/17 15:35:19     97s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
[10/17 15:35:19     97s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
[10/17 15:35:19     97s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
[10/17 15:35:19     97s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
[10/17 15:35:19     97s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[10/17 15:35:19     97s] To increase the message display limit, refer to the product command reference manual.
[10/17 15:35:20     97s] *** Netlist is unique.
[10/17 15:35:20     97s] Loading preference file /afs/iitd.ac.in/user/j/jv/jvl212384/physical_design5/mod5_counter10.dat/gui.pref.tcl ...
[10/17 15:35:21     98s] **ERROR: (IMPEXT-2715):	Syntax Error in line 3
**ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[10/17 15:35:38    101s] <CMD> setPlaceMode -fp false
[10/17 15:35:38    101s] <CMD> placeDesign
[10/17 15:35:38    101s] *** Starting placeDesign default flow ***
[10/17 15:35:38    101s] *** Start deleteBufferTree ***
[10/17 15:35:39    101s] Info: Detect buffers to remove automatically.
[10/17 15:35:39    101s] Analyzing netlist ...
[10/17 15:35:39    101s] Updating netlist
[10/17 15:35:39    101s] 
[10/17 15:35:39    101s] *summary: 0 instances (buffers/inverters) removed
[10/17 15:35:39    101s] *** Finish deleteBufferTree (0:00:00.0) ***
[10/17 15:35:39    101s] **INFO: Enable pre-place timing setting for timing analysis
[10/17 15:35:39    101s] Set Using Default Delay Limit as 101.
[10/17 15:35:39    101s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[10/17 15:35:39    101s] Set Default Net Delay as 0 ps.
[10/17 15:35:39    101s] Set Default Net Load as 0 pF. 
[10/17 15:35:39    101s] **INFO: Analyzing IO path groups for slack adjustment
[10/17 15:35:39    101s] Effort level <high> specified for reg2reg_tmp.7631 path_group
[10/17 15:35:39    101s] #################################################################################
[10/17 15:35:39    101s] # Design Stage: PreRoute
[10/17 15:35:39    101s] # Design Name: mod5_counter
[10/17 15:35:39    101s] # Design Mode: 90nm
[10/17 15:35:39    101s] # Analysis Mode: MMMC Non-OCV 
[10/17 15:35:39    101s] # Parasitics Mode: No SPEF/RCDB
[10/17 15:35:39    101s] # Signoff Settings: SI Off 
[10/17 15:35:39    101s] #################################################################################
[10/17 15:35:39    101s] Calculate delays in BcWc mode...
[10/17 15:35:39    101s] Topological Sorting (REAL = 0:00:00.0, MEM = 1172.1M, InitMEM = 1172.1M)
[10/17 15:35:39    101s] Updating RC grid for preRoute extraction ...
[10/17 15:35:39    101s] AAE DB initialization (MEM=1216.86 CPU=0:00:00.1 REAL=0:00:00.0) 
[10/17 15:35:39    101s] Start AAE Lib Loading. (MEM=1216.86)
[10/17 15:35:42    105s] End AAE Lib Loading. (MEM=1722.34 CPU=0:00:03.7 Real=0:00:03.0)
[10/17 15:35:42    105s] End AAE Lib Interpolated Model. (MEM=1722.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 15:35:43    106s] Total number of fetched objects 12
[10/17 15:35:43    106s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 15:35:43    106s] End delay calculation. (MEM=1850.35 CPU=0:00:00.0 REAL=0:00:00.0)
[10/17 15:35:43    106s] *** CDM Built up (cpu=0:00:04.9  real=0:00:04.0  mem= 1850.4M) ***
[10/17 15:35:44    106s] **INFO: Disable pre-place timing setting for timing analysis
[10/17 15:35:44    106s] Set Using Default Delay Limit as 1000.
[10/17 15:35:44    106s] Set Default Net Delay as 1000 ps.
[10/17 15:35:44    106s] Set Default Net Load as 0.5 pF. 
[10/17 15:35:44    106s] **INFO: Pre-place timing setting for timing analysis already disabled
[10/17 15:35:44    106s] Deleted 0 physical inst  (cell - / prefix -).
[10/17 15:35:44    106s] *** Starting "NanoPlace(TM) placement v#2 (mem=1836.2M)" ...
[10/17 15:35:44    106s] Summary for sequential cells identification: 
[10/17 15:35:44    106s] Identified SBFF number: 276
[10/17 15:35:44    106s] Identified MBFF number: 0
[10/17 15:35:44    106s] Identified SB Latch number: 0
[10/17 15:35:44    106s] Identified MB Latch number: 0
[10/17 15:35:44    106s] Not identified SBFF number: 0
[10/17 15:35:44    106s] Not identified MBFF number: 0
[10/17 15:35:44    106s] Not identified SB Latch number: 0
[10/17 15:35:44    106s] Not identified MB Latch number: 0
[10/17 15:35:44    106s] Number of sequential cells which are not FFs: 118
[10/17 15:35:44    106s] 
[10/17 15:35:44    106s] total jobs 21406
[10/17 15:35:44    106s] multi thread init TemplateIndex for each ta. thread num 1
[10/17 15:35:44    106s] Wait...
[10/17 15:35:46    109s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:02.9 mem=1887.2M) ***
[10/17 15:35:47    110s] *** Build Virtual Sizing Timing Model
[10/17 15:35:47    110s] (cpu=0:00:03.8 mem=1923.2M) ***
[10/17 15:35:47    110s] User setting net weight histogram:
[10/17 15:35:47    110s] 3		: 0 nets
[10/17 15:35:47    110s] 4		: 0 nets
[10/17 15:35:47    110s] 5		: 0 nets
[10/17 15:35:47    110s] 6   -	10	: 0 nets
[10/17 15:35:47    110s] 11   -	15	: 0 nets
[10/17 15:35:47    110s] 16   -	19	: 0 nets
[10/17 15:35:47    110s] 20   -	63	: 1 nets
[10/17 15:35:47    110s] 64   -	255	: 0 nets
[10/17 15:35:47    110s] 256   -	511	: 0 nets
[10/17 15:35:47    110s] 512+		: 0 nets
[10/17 15:35:47    110s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[10/17 15:35:47    110s] Scan chains were not defined.
[10/17 15:35:47    110s] #std cell=8 (0 fixed + 8 movable) #block=0 (0 floating + 0 preplaced)
[10/17 15:35:47    110s] #ioInst=0 #net=12 #term=37 #term/net=3.08, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=5
[10/17 15:35:47    110s] stdCell: 8 single + 0 double + 0 multi
[10/17 15:35:47    110s] Total standard cell length = 0.0186 (mm), area = 0.0000 (mm^2)
[10/17 15:35:47    110s] Core basic site is CORE
[10/17 15:35:48    110s] Estimated cell power/ground rail width = 0.338 um
[10/17 15:35:48    110s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/17 15:35:48    110s] Apply auto density screen in pre-place stage.
[10/17 15:35:48    110s] Auto density screen increases utilization from 0.660 to 0.660
[10/17 15:35:48    110s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1927.2M
[10/17 15:35:48    110s] Average module density = 0.660.
[10/17 15:35:48    110s] Density for the design = 0.660.
[10/17 15:35:48    110s]        = stdcell_area 93 sites (33 um^2) / alloc_area 141 sites (51 um^2).
[10/17 15:35:48    110s] Pin Density = 0.2624.
[10/17 15:35:48    110s]             = total # of pins 37 / total area 141.
[10/17 15:35:48    110s] Initial padding reaches pin density 0.429 for top
[10/17 15:35:48    110s] Initial padding increases density from 0.660 to 0.801 for top
[10/17 15:35:48    110s] === lastAutoLevel = 3 
[10/17 15:35:48    110s] === macro end level: 6 ===
[10/17 15:35:48    110s] [adp] 0:1:0:1
[10/17 15:35:48    110s] Clock gating cells determined by native netlist tracing.
[10/17 15:35:48    110s] Effort level <high> specified for reg2reg path_group
[10/17 15:35:49    110s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:35:49    110s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:35:49    110s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1967.9M
[10/17 15:35:49    110s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:35:49    110s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:35:49    110s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1967.9M
[10/17 15:35:49    110s] exp_mt_sequential is set from setPlaceMode option to 1
[10/17 15:35:49    110s] Setting dotProdMode from setPlaceMode option to Single-thread sequential mode
[10/17 15:35:49    110s] place_exp_mt_interval set to default 32
[10/17 15:35:49    110s] place_exp_mt_interval_bias (first half) set to default 0.750000
[10/17 15:35:49    110s] Iteration  3: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:35:49    110s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:35:49    110s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1967.9M
[10/17 15:35:49    110s] Total number of setup views is 1.
[10/17 15:35:49    110s] Total number of active setup views is 1.
[10/17 15:35:49    110s] Active setup views:
[10/17 15:35:49    110s]     worst_case
[10/17 15:35:49    110s] Iteration  4: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:35:49    110s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:35:49    110s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1967.9M
[10/17 15:35:49    110s] Iteration  5: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:35:49    110s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:35:49    110s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1967.9M
[10/17 15:35:49    110s] Iteration  6: Total net bbox = 1.025e+02 (6.07e+01 4.18e+01)
[10/17 15:35:49    110s]               Est.  stn bbox = 1.080e+02 (6.38e+01 4.42e+01)
[10/17 15:35:49    110s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 1967.9M
[10/17 15:35:49    110s] *** cost = 1.025e+02 (6.07e+01 4.18e+01) (cpu for global=0:00:00.0) real=0:00:01.0***
[10/17 15:35:49    110s] Info: 0 clock gating cells identified, 0 (on average) moved
[10/17 15:35:50    111s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[10/17 15:35:50    111s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
[10/17 15:35:50    111s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/17 15:35:50    111s] Type 'man IMPSP-9025' for more detail.
[10/17 15:35:50    111s] #spOpts: mergeVia=F 
[10/17 15:35:50    111s] Core basic site is CORE
[10/17 15:35:50    111s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/17 15:35:50    111s] *** Starting refinePlace (0:01:51 mem=1926.3M) ***
[10/17 15:35:50    111s] Total net bbox length = 1.025e+02 (6.070e+01 4.180e+01) (ext = 8.140e+01)
[10/17 15:35:50    111s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/17 15:35:50    111s] Starting refinePlace ...
[10/17 15:35:50    111s] default core: bins with density >  0.75 =    0 % ( 0 / 1 )
[10/17 15:35:50    111s] Density distribution unevenness ratio = 0.000%
[10/17 15:35:50    111s]   Spread Effort: high, standalone mode, useDDP on.
[10/17 15:35:50    111s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1926.3MB) @(0:01:51 - 0:01:51).
[10/17 15:35:50    111s] Move report: preRPlace moves 8 insts, mean move: 2.16 um, max move: 3.80 um
[10/17 15:35:50    111s] 	Max move on inst (y_reg[0]): (7.80, 6.80) --> (9.80, 5.00)
[10/17 15:35:50    111s] 	Length: 19 sites, height: 1 rows, site name: CORE, cell type: DFQM2RA
[10/17 15:35:50    111s] wireLenOptFixPriorityInst 3 inst fixed
[10/17 15:35:50    111s] Placement tweakage begins.
[10/17 15:35:50    111s] wire length = 6.620e+01
[10/17 15:35:50    111s] wire length = 4.740e+01
[10/17 15:35:50    111s] Placement tweakage ends.
[10/17 15:35:50    111s] Move report: tweak moves 5 insts, mean move: 2.04 um, max move: 5.20 um
[10/17 15:35:50    111s] 	Max move on inst (g196): (11.80, 6.80) --> (6.60, 6.80)
[10/17 15:35:50    111s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/17 15:35:50    111s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1926.3MB) @(0:01:51 - 0:01:51).
[10/17 15:35:50    111s] Move report: Detail placement moves 8 insts, mean move: 2.21 um, max move: 3.80 um
[10/17 15:35:50    111s] 	Max move on inst (y_reg[0]): (7.80, 6.80) --> (9.80, 5.00)
[10/17 15:35:50    111s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1926.3MB
[10/17 15:35:50    111s] Statistics of distance of Instance movement in refine placement:
[10/17 15:35:50    111s]   maximum (X+Y) =         3.80 um
[10/17 15:35:50    111s]   inst (y_reg[0]) with max move: (7.8, 6.8) -> (9.8, 5)
[10/17 15:35:50    111s]   mean    (X+Y) =         2.21 um
[10/17 15:35:50    111s] Summary Report:
[10/17 15:35:50    111s] Instances move: 8 (out of 8 movable)
[10/17 15:35:50    111s] Instances flipped: 0
[10/17 15:35:50    111s] Mean displacement: 2.21 um
[10/17 15:35:50    111s] Max displacement: 3.80 um (Instance: y_reg[0]) (7.8, 6.8) -> (9.8, 5)
[10/17 15:35:50    111s] 	Length: 19 sites, height: 1 rows, site name: CORE, cell type: DFQM2RA
[10/17 15:35:50    111s] Total instances moved : 8
[10/17 15:35:50    111s] Total net bbox length = 1.169e+02 (6.290e+01 5.400e+01) (ext = 7.270e+01)
[10/17 15:35:50    111s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1926.3MB
[10/17 15:35:50    111s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1926.3MB) @(0:01:51 - 0:01:51).
[10/17 15:35:50    111s] *** Finished refinePlace (0:01:51 mem=1926.3M) ***
[10/17 15:35:50    111s] *** End of Placement (cpu=0:00:04.9, real=0:00:06.0, mem=1926.3M) ***
[10/17 15:35:50    111s] #spOpts: mergeVia=F 
[10/17 15:35:50    111s] Core basic site is CORE
[10/17 15:35:50    111s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/17 15:35:50    111s] default core: bins with density >  0.75 =    0 % ( 0 / 1 )
[10/17 15:35:50    111s] Density distribution unevenness ratio = 0.000%
[10/17 15:35:50    111s] *** Free Virtual Timing Model ...(mem=1926.3M)
[10/17 15:35:50    111s] Starting congestion repair ...
[10/17 15:35:50    111s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[10/17 15:35:50    111s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[10/17 15:35:50    111s] Starting Early Global Route congestion estimation: mem = 1926.3M
[10/17 15:35:50    111s] (I)       Reading DB...
[10/17 15:35:50    111s] (I)       congestionReportName   : 
[10/17 15:35:50    111s] (I)       layerRangeFor2DCongestion : 
[10/17 15:35:50    111s] (I)       buildTerm2TermWires    : 1
[10/17 15:35:50    111s] (I)       doTrackAssignment      : 1
[10/17 15:35:50    111s] (I)       dumpBookshelfFiles     : 0
[10/17 15:35:50    111s] (I)       numThreads             : 1
[10/17 15:35:50    111s] (I)       bufferingAwareRouting  : false
[10/17 15:35:50    111s] [NR-eGR] honorMsvRouteConstraint: false
[10/17 15:35:50    111s] (I)       honorPin               : false
[10/17 15:35:50    111s] (I)       honorPinGuide          : true
[10/17 15:35:50    111s] (I)       honorPartition         : false
[10/17 15:35:50    111s] (I)       allowPartitionCrossover: false
[10/17 15:35:50    111s] (I)       honorSingleEntry       : true
[10/17 15:35:50    111s] (I)       honorSingleEntryStrong : true
[10/17 15:35:50    111s] (I)       handleViaSpacingRule   : false
[10/17 15:35:50    111s] (I)       handleEolSpacingRule   : false
[10/17 15:35:50    111s] (I)       PDConstraint           : none
[10/17 15:35:50    111s] (I)       expBetterNDRHandling   : false
[10/17 15:35:50    111s] [NR-eGR] honorClockSpecNDR      : 0
[10/17 15:35:50    111s] (I)       routingEffortLevel     : 3
[10/17 15:35:50    111s] (I)       effortLevel            : standard
[10/17 15:35:50    111s] [NR-eGR] minRouteLayer          : 2
[10/17 15:35:50    111s] [NR-eGR] maxRouteLayer          : 127
[10/17 15:35:50    111s] (I)       relaxedTopLayerCeiling : 127
[10/17 15:35:50    111s] (I)       relaxedBottomLayerFloor: 2
[10/17 15:35:50    111s] (I)       numRowsPerGCell        : 1
[10/17 15:35:50    111s] (I)       speedUpLargeDesign     : 0
[10/17 15:35:50    111s] (I)       multiThreadingTA       : 1
[10/17 15:35:50    111s] (I)       blkAwareLayerSwitching : 1
[10/17 15:35:50    111s] (I)       optimizationMode       : false
[10/17 15:35:50    111s] (I)       routeSecondPG          : false
[10/17 15:35:50    111s] (I)       scenicRatioForLayerRelax: 0.00
[10/17 15:35:50    111s] (I)       detourLimitForLayerRelax: 0.00
[10/17 15:35:50    111s] (I)       punchThroughDistance   : 500.00
[10/17 15:35:50    111s] (I)       scenicBound            : 1.15
[10/17 15:35:50    111s] (I)       maxScenicToAvoidBlk    : 100.00
[10/17 15:35:50    111s] (I)       source-to-sink ratio   : 0.00
[10/17 15:35:50    111s] (I)       targetCongestionRatioH : 1.00
[10/17 15:35:50    111s] (I)       targetCongestionRatioV : 1.00
[10/17 15:35:50    111s] (I)       layerCongestionRatio   : 0.70
[10/17 15:35:50    111s] (I)       m1CongestionRatio      : 0.10
[10/17 15:35:50    111s] (I)       m2m3CongestionRatio    : 0.70
[10/17 15:35:50    111s] (I)       localRouteEffort       : 1.00
[10/17 15:35:50    111s] (I)       numSitesBlockedByOneVia: 8.00
[10/17 15:35:50    111s] (I)       supplyScaleFactorH     : 1.00
[10/17 15:35:50    111s] (I)       supplyScaleFactorV     : 1.00
[10/17 15:35:50    111s] (I)       highlight3DOverflowFactor: 0.00
[10/17 15:35:50    111s] (I)       doubleCutViaModelingRatio: 0.00
[10/17 15:35:50    111s] (I)       routeVias              : 
[10/17 15:35:50    111s] (I)       readTROption           : true
[10/17 15:35:50    111s] (I)       extraSpacingFactor     : 1.00
[10/17 15:35:50    111s] [NR-eGR] numTracksPerClockWire  : 0
[10/17 15:35:50    111s] (I)       routeSelectedNetsOnly  : false
[10/17 15:35:50    111s] (I)       clkNetUseMaxDemand     : false
[10/17 15:35:50    111s] (I)       extraDemandForClocks   : 0
[10/17 15:35:50    111s] (I)       steinerRemoveLayers    : false
[10/17 15:35:50    111s] (I)       demoteLayerScenicScale : 1.00
[10/17 15:35:50    111s] (I)       nonpreferLayerCostScale : 100.00
[10/17 15:35:50    111s] (I)       spanningTreeRefinement : false
[10/17 15:35:50    111s] (I)       spanningTreeRefinementAlpha : -1.00
[10/17 15:35:50    111s] (I)       before initializing RouteDB syMemory usage = 1926.3 MB
[10/17 15:35:50    111s] (I)       starting read tracks
[10/17 15:35:50    111s] (I)       build grid graph
[10/17 15:35:50    111s] (I)       build grid graph start
[10/17 15:35:50    111s] [NR-eGR] Layer1 has no routable track
[10/17 15:35:50    111s] [NR-eGR] Layer2 has single uniform track structure
[10/17 15:35:50    111s] [NR-eGR] Layer3 has single uniform track structure
[10/17 15:35:50    111s] [NR-eGR] Layer4 has single uniform track structure
[10/17 15:35:50    111s] [NR-eGR] Layer5 has single uniform track structure
[10/17 15:35:50    111s] [NR-eGR] Layer6 has single uniform track structure
[10/17 15:35:50    111s] [NR-eGR] Layer7 has single uniform track structure
[10/17 15:35:50    111s] [NR-eGR] Layer8 has single uniform track structure
[10/17 15:35:50    111s] [NR-eGR] Layer9 has single uniform track structure
[10/17 15:35:50    111s] (I)       build grid graph end
[10/17 15:35:50    111s] (I)       numViaLayers=8
[10/17 15:35:50    111s] (I)       Reading via V12_VV for layer: 0 
[10/17 15:35:50    111s] (I)       Reading via VIA23 for layer: 1 
[10/17 15:35:50    111s] (I)       Reading via VIA34 for layer: 2 
[10/17 15:35:50    111s] (I)       Reading via V45_HH for layer: 3 
[10/17 15:35:50    111s] (I)       Reading via VIA56 for layer: 4 
[10/17 15:35:50    111s] (I)       Reading via VIA67 for layer: 5 
[10/17 15:35:50    111s] (I)       Reading via VIA78 for layer: 6 
[10/17 15:35:50    111s] (I)       Reading via VIA_TMV for layer: 7 
[10/17 15:35:50    111s] (I)       end build via table
[10/17 15:35:50    111s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[10/17 15:35:50    111s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/17 15:35:50    111s] (I)       readDataFromPlaceDB
[10/17 15:35:50    111s] (I)       Read net information..
[10/17 15:35:50    111s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[10/17 15:35:50    111s] (I)       Read testcase time = 0.000 seconds
[10/17 15:35:50    111s] 
[10/17 15:35:50    111s] (I)       read default dcut vias
[10/17 15:35:50    111s] (I)       Reading via V12_2x1_HV_E for layer: 0 
[10/17 15:35:50    111s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[10/17 15:35:50    111s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[10/17 15:35:50    111s] (I)       Reading via V45_2x1_VH_E for layer: 3 
[10/17 15:35:50    111s] (I)       Reading via V56_2x1_HV_E for layer: 4 
[10/17 15:35:50    111s] (I)       Reading via V67_2x1_VH_E for layer: 5 
[10/17 15:35:50    111s] (I)       Reading via VIA78 for layer: 6 
[10/17 15:35:50    111s] (I)       Reading via VIA_TMV for layer: 7 
[10/17 15:35:50    111s] (I)       build grid graph start
[10/17 15:35:50    111s] (I)       build grid graph end
[10/17 15:35:50    111s] (I)       Model blockage into capacity
[10/17 15:35:50    111s] (I)       Read numBlocks=168  numPreroutedWires=0  numCapScreens=0
[10/17 15:35:50    111s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/17 15:35:50    111s] (I)       blocked area on Layer2 : 32000000  (2.68%)
[10/17 15:35:50    111s] (I)       blocked area on Layer3 : 34560000  (2.89%)
[10/17 15:35:50    111s] (I)       blocked area on Layer4 : 32000000  (2.68%)
[10/17 15:35:50    111s] (I)       blocked area on Layer5 : 63360000  (5.30%)
[10/17 15:35:50    111s] (I)       blocked area on Layer6 : 464000000  (38.83%)
[10/17 15:35:50    111s] (I)       blocked area on Layer7 : 880736000  (73.70%)
[10/17 15:35:50    111s] (I)       blocked area on Layer8 : 530912000  (44.43%)
[10/17 15:35:50    111s] (I)       blocked area on Layer9 : 0  (0.00%)
[10/17 15:35:50    111s] (I)       Modeling time = 0.000 seconds
[10/17 15:35:50    111s] 
[10/17 15:35:50    111s] (I)       Number of ignored nets = 0
[10/17 15:35:50    111s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/17 15:35:50    111s] (I)       Number of clock nets = 1.  Ignored: No
[10/17 15:35:50    111s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/17 15:35:50    111s] (I)       Number of special nets = 0.  Ignored: Yes
[10/17 15:35:50    111s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/17 15:35:50    111s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/17 15:35:50    111s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/17 15:35:50    111s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/17 15:35:50    111s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/17 15:35:50    111s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[10/17 15:35:50    111s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1926.3 MB
[10/17 15:35:50    111s] (I)       Ndr track 0 does not exist
[10/17 15:35:50    111s] (I)       Ndr track 0 does not exist
[10/17 15:35:50    111s] (I)       Layer1  viaCost=300.00
[10/17 15:35:50    111s] (I)       Layer2  viaCost=100.00
[10/17 15:35:50    111s] (I)       Layer3  viaCost=100.00
[10/17 15:35:50    111s] (I)       Layer4  viaCost=200.00
[10/17 15:35:50    111s] (I)       Layer5  viaCost=100.00
[10/17 15:35:50    111s] (I)       Layer6  viaCost=200.00
[10/17 15:35:50    111s] (I)       Layer7  viaCost=100.00
[10/17 15:35:50    111s] (I)       Layer8  viaCost=500.00
[10/17 15:35:50    111s] (I)       ---------------------Grid Graph Info--------------------
[10/17 15:35:50    111s] (I)       routing area        :  (0, 0) - (38800, 30800)
[10/17 15:35:50    111s] (I)       core area           :  (10000, 10000) - (28800, 20800)
[10/17 15:35:50    111s] (I)       Site Width          :   400  (dbu)
[10/17 15:35:50    111s] (I)       Row Height          :  3600  (dbu)
[10/17 15:35:50    111s] (I)       GCell Width         :  3600  (dbu)
[10/17 15:35:50    111s] (I)       GCell Height        :  3600  (dbu)
[10/17 15:35:50    111s] (I)       grid                :    10     8     9
[10/17 15:35:50    111s] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0
[10/17 15:35:50    111s] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600
[10/17 15:35:50    111s] (I)       Default wire width  :   180   200   200   200   400   400   800   800  5400
[10/17 15:35:50    111s] (I)       Default wire space  :   180   200   200   200   400   400   800   800  3200
[10/17 15:35:50    111s] (I)       Default pitch size  :   360   400   400   400   800   800  1600  1600 12000
[10/17 15:35:50    111s] (I)       First Track Coord   :     0   200   400   200   400   800  2000  1200 16000
[10/17 15:35:50    111s] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  4.50  4.50  2.25  2.25  0.30
[10/17 15:35:50    111s] (I)       Total num of tracks :     0    97    76    97    38    48    18    24     2
[10/17 15:35:50    111s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/17 15:35:50    111s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/17 15:35:50    111s] (I)       --------------------------------------------------------
[10/17 15:35:50    111s] 
[10/17 15:35:50    111s] [NR-eGR] ============ Routing rule table ============
[10/17 15:35:50    111s] [NR-eGR] Rule id 0. Nets 1 
[10/17 15:35:50    111s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/17 15:35:50    111s] [NR-eGR] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=1600  L6=1600  L7=3200  L8=3200  L9=17200
[10/17 15:35:50    111s] [NR-eGR] Rule id 1. Nets 11 
[10/17 15:35:50    111s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/17 15:35:50    111s] [NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[10/17 15:35:50    111s] [NR-eGR] ========================================
[10/17 15:35:50    111s] [NR-eGR] 
[10/17 15:35:50    111s] (I)       After initializing earlyGlobalRoute syMemory usage = 1926.3 MB
[10/17 15:35:50    111s] (I)       Loading and dumping file time : 0.00 seconds
[10/17 15:35:50    111s] (I)       ============= Initialization =============
[10/17 15:35:50    111s] (I)       totalPins=32  totalGlobalPin=31 (96.88%)
[10/17 15:35:50    111s] (I)       total 2D Cap : 1470 = (728 H, 742 V)
[10/17 15:35:50    111s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[10/17 15:35:50    111s] (I)       ============  Phase 1a Route ============
[10/17 15:35:50    111s] (I)       Phase 1a runs 0.00 seconds
[10/17 15:35:50    111s] (I)       Usage: 4 = (2 H, 2 V) = (0.27% H, 0.27% V) = (3.600e+00um H, 3.600e+00um V)
[10/17 15:35:50    111s] (I)       
[10/17 15:35:50    111s] (I)       ============  Phase 1b Route ============
[10/17 15:35:50    111s] (I)       Usage: 4 = (2 H, 2 V) = (0.27% H, 0.27% V) = (3.600e+00um H, 3.600e+00um V)
[10/17 15:35:50    111s] (I)       
[10/17 15:35:50    111s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.200000e+00um
[10/17 15:35:50    111s] (I)       ============  Phase 1c Route ============
[10/17 15:35:50    111s] (I)       Usage: 4 = (2 H, 2 V) = (0.27% H, 0.27% V) = (3.600e+00um H, 3.600e+00um V)
[10/17 15:35:50    111s] (I)       
[10/17 15:35:50    111s] (I)       ============  Phase 1d Route ============
[10/17 15:35:50    111s] (I)       Usage: 4 = (2 H, 2 V) = (0.27% H, 0.27% V) = (3.600e+00um H, 3.600e+00um V)
[10/17 15:35:50    111s] (I)       
[10/17 15:35:50    111s] (I)       ============  Phase 1e Route ============
[10/17 15:35:50    111s] (I)       Phase 1e runs 0.00 seconds
[10/17 15:35:50    111s] (I)       Usage: 4 = (2 H, 2 V) = (0.27% H, 0.27% V) = (3.600e+00um H, 3.600e+00um V)
[10/17 15:35:50    111s] (I)       
[10/17 15:35:50    111s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.200000e+00um
[10/17 15:35:50    111s] [NR-eGR] 
[10/17 15:35:50    111s] (I)       Phase 1l runs 0.00 seconds
[10/17 15:35:50    111s] (I)       total 2D Cap : 3075 = (1205 H, 1870 V)
[10/17 15:35:50    111s] [NR-eGR] Layer group 2: route 11 net(s) in layer range [2, 9]
[10/17 15:35:50    111s] (I)       ============  Phase 1a Route ============
[10/17 15:35:50    111s] (I)       Phase 1a runs 0.00 seconds
[10/17 15:35:50    111s] (I)       Usage: 22 = (11 H, 11 V) = (0.91% H, 0.59% V) = (1.980e+01um H, 1.980e+01um V)
[10/17 15:35:50    111s] (I)       
[10/17 15:35:50    111s] (I)       ============  Phase 1b Route ============
[10/17 15:35:50    111s] (I)       Usage: 22 = (11 H, 11 V) = (0.91% H, 0.59% V) = (1.980e+01um H, 1.980e+01um V)
[10/17 15:35:50    111s] (I)       
[10/17 15:35:50    111s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.240000e+01um
[10/17 15:35:50    111s] (I)       ============  Phase 1c Route ============
[10/17 15:35:50    111s] (I)       Usage: 22 = (11 H, 11 V) = (0.91% H, 0.59% V) = (1.980e+01um H, 1.980e+01um V)
[10/17 15:35:50    111s] (I)       
[10/17 15:35:50    111s] (I)       ============  Phase 1d Route ============
[10/17 15:35:50    111s] (I)       Usage: 22 = (11 H, 11 V) = (0.91% H, 0.59% V) = (1.980e+01um H, 1.980e+01um V)
[10/17 15:35:50    111s] (I)       
[10/17 15:35:50    111s] (I)       ============  Phase 1e Route ============
[10/17 15:35:50    111s] (I)       Phase 1e runs 0.00 seconds
[10/17 15:35:50    111s] (I)       Usage: 22 = (11 H, 11 V) = (0.91% H, 0.59% V) = (1.980e+01um H, 1.980e+01um V)
[10/17 15:35:50    111s] (I)       
[10/17 15:35:50    111s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.240000e+01um
[10/17 15:35:50    111s] [NR-eGR] 
[10/17 15:35:50    111s] (I)       Phase 1l runs 0.00 seconds
[10/17 15:35:50    111s] (I)       ============  Phase 1l Route ============
[10/17 15:35:50    111s] (I)       
[10/17 15:35:50    111s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/17 15:35:50    111s] (I)                      OverCon            
[10/17 15:35:50    111s] (I)                       #Gcell     %Gcell
[10/17 15:35:50    111s] (I)       Layer              (0)    OverCon 
[10/17 15:35:50    111s] (I)       ------------------------------------
[10/17 15:35:50    111s] (I)       Layer1       0( 0.00%)   ( 0.00%) 
[10/17 15:35:50    111s] (I)       Layer2       0( 0.00%)   ( 0.00%) 
[10/17 15:35:50    111s] (I)       Layer3       0( 0.00%)   ( 0.00%) 
[10/17 15:35:50    111s] (I)       Layer4       0( 0.00%)   ( 0.00%) 
[10/17 15:35:50    111s] (I)       Layer5       0( 0.00%)   ( 0.00%) 
[10/17 15:35:50    111s] (I)       Layer6       0( 0.00%)   ( 0.00%) 
[10/17 15:35:50    111s] (I)       Layer7       0( 0.00%)   ( 0.00%) 
[10/17 15:35:50    111s] (I)       Layer8       0( 0.00%)   ( 0.00%) 
[10/17 15:35:50    111s] (I)       Layer9       0( 0.00%)   ( 0.00%) 
[10/17 15:35:50    111s] (I)       ------------------------------------
[10/17 15:35:50    111s] (I)       Total        0( 0.00%)   ( 0.00%) 
[10/17 15:35:50    111s] (I)       
[10/17 15:35:50    111s] (I)       Total Global Routing Runtime: 0.00 seconds
[10/17 15:35:50    111s] (I)       total 2D Cap : 3110 = (1219 H, 1891 V)
[10/17 15:35:50    111s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/17 15:35:50    111s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/17 15:35:50    111s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1926.3M
[10/17 15:35:50    111s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/17 15:35:50    111s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[10/17 15:35:50    111s] 
[10/17 15:35:50    111s] ** np local hotspot detection info verbose **
[10/17 15:35:50    111s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[10/17 15:35:50    111s] 
[10/17 15:35:50    111s] Skipped repairing congestion.
[10/17 15:35:50    111s] Starting Early Global Route wiring: mem = 1926.3M
[10/17 15:35:50    111s] (I)       ============= track Assignment ============
[10/17 15:35:50    111s] (I)       extract Global 3D Wires
[10/17 15:35:50    111s] (I)       Extract Global WL : time=0.00
[10/17 15:35:50    111s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[10/17 15:35:50    111s] (I)       Initialization real time=0.00 seconds
[10/17 15:35:50    111s] (I)       Kernel real time=0.00 seconds
[10/17 15:35:50    111s] (I)       End Greedy Track Assignment
[10/17 15:35:50    111s] [NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 32
[10/17 15:35:50    111s] [NR-eGR] Layer2(ME2)(V) length: 2.200000e+01um, number of vias: 36
[10/17 15:35:50    111s] [NR-eGR] Layer3(ME3)(H) length: 2.320000e+01um, number of vias: 3
[10/17 15:35:50    111s] [NR-eGR] Layer4(ME4)(V) length: 3.600000e+00um, number of vias: 0
[10/17 15:35:50    111s] [NR-eGR] Layer5(ME5)(H) length: 0.000000e+00um, number of vias: 0
[10/17 15:35:50    111s] [NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[10/17 15:35:50    111s] [NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[10/17 15:35:50    111s] [NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[10/17 15:35:50    111s] [NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[10/17 15:35:50    111s] [NR-eGR] Total length: 4.880000e+01um, number of vias: 71
[10/17 15:35:50    111s] Early Global Route wiring runtime: 0.00 seconds, mem = 1902.3M
[10/17 15:35:50    111s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[10/17 15:35:50    111s] *** Finishing placeDesign default flow ***
[10/17 15:35:50    111s] **placeDesign ... cpu = 0: 0:10, real = 0: 0:12, mem = 1853.5M **
[10/17 15:35:50    111s] 
[10/17 15:35:50    111s] *** Summary of all messages that are not suppressed in this session:
[10/17 15:35:50    111s] Severity  ID               Count  Summary                                  
[10/17 15:35:50    111s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[10/17 15:35:50    111s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[10/17 15:35:50    111s] *** Message Summary: 2 warning(s), 0 error(s)
[10/17 15:35:50    111s] 
[10/17 15:35:54    111s] <CMD> setPlaceMode -fp false
[10/17 15:35:54    111s] <CMD> placeDesign
[10/17 15:35:54    111s] *** Starting placeDesign default flow ***
[10/17 15:35:54    111s] *** Start deleteBufferTree ***
[10/17 15:35:54    111s] Info: Detect buffers to remove automatically.
[10/17 15:35:54    111s] Analyzing netlist ...
[10/17 15:35:54    111s] Updating netlist
[10/17 15:35:54    111s] 
[10/17 15:35:54    111s] *summary: 0 instances (buffers/inverters) removed
[10/17 15:35:54    111s] *** Finish deleteBufferTree (0:00:00.0) ***
[10/17 15:35:54    111s] **INFO: Enable pre-place timing setting for timing analysis
[10/17 15:35:54    111s] Set Using Default Delay Limit as 101.
[10/17 15:35:54    111s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[10/17 15:35:54    111s] Set Default Net Delay as 0 ps.
[10/17 15:35:54    111s] Set Default Net Load as 0 pF. 
[10/17 15:35:54    111s] **INFO: Analyzing IO path groups for slack adjustment
[10/17 15:35:54    111s] Effort level <high> specified for reg2reg_tmp.7631 path_group
[10/17 15:35:54    111s] #################################################################################
[10/17 15:35:54    111s] # Design Stage: PreRoute
[10/17 15:35:54    111s] # Design Name: mod5_counter
[10/17 15:35:54    111s] # Design Mode: 90nm
[10/17 15:35:54    111s] # Analysis Mode: MMMC Non-OCV 
[10/17 15:35:54    111s] # Parasitics Mode: No SPEF/RCDB
[10/17 15:35:54    111s] # Signoff Settings: SI Off 
[10/17 15:35:54    111s] #################################################################################
[10/17 15:35:54    111s] Calculate delays in BcWc mode...
[10/17 15:35:54    111s] Topological Sorting (REAL = 0:00:00.0, MEM = 1873.5M, InitMEM = 1873.5M)
[10/17 15:35:54    111s] Updating RC grid for preRoute extraction ...
[10/17 15:35:54    112s] End AAE Lib Interpolated Model. (MEM=1889.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 15:35:54    112s] Total number of fetched objects 12
[10/17 15:35:54    112s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 15:35:54    112s] End delay calculation. (MEM=1972.91 CPU=0:00:00.0 REAL=0:00:00.0)
[10/17 15:35:54    112s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1972.9M) ***
[10/17 15:35:54    112s] **INFO: Disable pre-place timing setting for timing analysis
[10/17 15:35:54    112s] Set Using Default Delay Limit as 1000.
[10/17 15:35:54    112s] Set Default Net Delay as 1000 ps.
[10/17 15:35:54    112s] Set Default Net Load as 0.5 pF. 
[10/17 15:35:54    112s] **INFO: Pre-place timing setting for timing analysis already disabled
[10/17 15:35:54    112s] Deleted 0 physical inst  (cell - / prefix -).
[10/17 15:35:54    112s] *** Starting "NanoPlace(TM) placement v#2 (mem=1958.8M)" ...
[10/17 15:35:54    112s] Summary for sequential cells identification: 
[10/17 15:35:54    112s] Identified SBFF number: 276
[10/17 15:35:54    112s] Identified MBFF number: 0
[10/17 15:35:54    112s] Identified SB Latch number: 0
[10/17 15:35:54    112s] Identified MB Latch number: 0
[10/17 15:35:54    112s] Not identified SBFF number: 0
[10/17 15:35:54    112s] Not identified MBFF number: 0
[10/17 15:35:54    112s] Not identified SB Latch number: 0
[10/17 15:35:54    112s] Not identified MB Latch number: 0
[10/17 15:35:54    112s] Number of sequential cells which are not FFs: 118
[10/17 15:35:54    112s] 
[10/17 15:35:54    112s] total jobs 21406
[10/17 15:35:54    112s] multi thread init TemplateIndex for each ta. thread num 1
[10/17 15:35:57    115s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:02.9 mem=1958.8M) ***
[10/17 15:35:58    115s] *** Build Virtual Sizing Timing Model
[10/17 15:35:58    115s] (cpu=0:00:03.8 mem=1958.8M) ***
[10/17 15:35:58    115s] User setting net weight histogram:
[10/17 15:35:58    115s] 3		: 0 nets
[10/17 15:35:58    115s] 4		: 0 nets
[10/17 15:35:58    115s] 5		: 0 nets
[10/17 15:35:58    115s] 6   -	10	: 0 nets
[10/17 15:35:58    115s] 11   -	15	: 0 nets
[10/17 15:35:58    115s] 16   -	19	: 0 nets
[10/17 15:35:58    115s] 20   -	63	: 1 nets
[10/17 15:35:58    115s] 64   -	255	: 0 nets
[10/17 15:35:58    115s] 256   -	511	: 0 nets
[10/17 15:35:58    115s] 512+		: 0 nets
[10/17 15:35:58    115s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[10/17 15:35:58    115s] Scan chains were not defined.
[10/17 15:35:58    115s] #std cell=8 (0 fixed + 8 movable) #block=0 (0 floating + 0 preplaced)
[10/17 15:35:58    115s] #ioInst=0 #net=12 #term=37 #term/net=3.08, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=5
[10/17 15:35:58    115s] stdCell: 8 single + 0 double + 0 multi
[10/17 15:35:58    115s] Total standard cell length = 0.0186 (mm), area = 0.0000 (mm^2)
[10/17 15:35:58    115s] Core basic site is CORE
[10/17 15:35:58    116s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/17 15:35:58    116s] Apply auto density screen in pre-place stage.
[10/17 15:35:58    116s] Auto density screen increases utilization from 0.660 to 0.660
[10/17 15:35:58    116s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1958.8M
[10/17 15:35:58    116s] Average module density = 0.660.
[10/17 15:35:58    116s] Density for the design = 0.660.
[10/17 15:35:58    116s]        = stdcell_area 93 sites (33 um^2) / alloc_area 141 sites (51 um^2).
[10/17 15:35:58    116s] Pin Density = 0.2624.
[10/17 15:35:58    116s]             = total # of pins 37 / total area 141.
[10/17 15:35:58    116s] Initial padding reaches pin density 0.429 for top
[10/17 15:35:58    116s] Initial padding increases density from 0.660 to 0.801 for top
[10/17 15:35:58    116s] === lastAutoLevel = 3 
[10/17 15:35:58    116s] === macro end level: 6 ===
[10/17 15:35:58    116s] [adp] 0:1:0:1
[10/17 15:35:58    116s] Clock gating cells determined by native netlist tracing.
[10/17 15:35:58    116s] Effort level <high> specified for reg2reg path_group
[10/17 15:35:58    116s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:35:58    116s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:35:58    116s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1968.2M
[10/17 15:35:58    116s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:35:58    116s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:35:58    116s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1968.2M
[10/17 15:35:58    116s] Iteration  3: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:35:58    116s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:35:58    116s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1968.2M
[10/17 15:35:58    116s] Total number of setup views is 1.
[10/17 15:35:58    116s] Total number of active setup views is 1.
[10/17 15:35:58    116s] Active setup views:
[10/17 15:35:58    116s]     worst_case
[10/17 15:35:58    116s] Iteration  4: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:35:58    116s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:35:58    116s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1968.2M
[10/17 15:35:58    116s] Iteration  5: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:35:58    116s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:35:58    116s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1968.2M
[10/17 15:35:58    116s] Iteration  6: Total net bbox = 1.025e+02 (6.07e+01 4.18e+01)
[10/17 15:35:58    116s]               Est.  stn bbox = 1.080e+02 (6.38e+01 4.42e+01)
[10/17 15:35:58    116s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1968.2M
[10/17 15:35:58    116s] *** cost = 1.025e+02 (6.07e+01 4.18e+01) (cpu for global=0:00:00.0) real=0:00:00.0***
[10/17 15:35:58    116s] Info: 0 clock gating cells identified, 0 (on average) moved
[10/17 15:35:59    116s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[10/17 15:35:59    116s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[10/17 15:35:59    116s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/17 15:35:59    116s] Type 'man IMPSP-9025' for more detail.
[10/17 15:35:59    116s] #spOpts: mergeVia=F 
[10/17 15:35:59    116s] Core basic site is CORE
[10/17 15:35:59    116s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/17 15:35:59    116s] *** Starting refinePlace (0:01:57 mem=1926.7M) ***
[10/17 15:35:59    116s] Total net bbox length = 1.025e+02 (6.070e+01 4.180e+01) (ext = 8.140e+01)
[10/17 15:35:59    116s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/17 15:35:59    116s] Starting refinePlace ...
[10/17 15:35:59    116s] default core: bins with density >  0.75 =    0 % ( 0 / 1 )
[10/17 15:35:59    116s] Density distribution unevenness ratio = 0.000%
[10/17 15:35:59    116s]   Spread Effort: high, standalone mode, useDDP on.
[10/17 15:35:59    116s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1926.7MB) @(0:01:57 - 0:01:57).
[10/17 15:35:59    116s] Move report: preRPlace moves 8 insts, mean move: 2.16 um, max move: 3.80 um
[10/17 15:35:59    116s] 	Max move on inst (y_reg[0]): (7.80, 6.80) --> (9.80, 5.00)
[10/17 15:35:59    116s] 	Length: 19 sites, height: 1 rows, site name: CORE, cell type: DFQM2RA
[10/17 15:35:59    116s] wireLenOptFixPriorityInst 3 inst fixed
[10/17 15:35:59    116s] Placement tweakage begins.
[10/17 15:35:59    116s] wire length = 6.620e+01
[10/17 15:35:59    116s] wire length = 4.740e+01
[10/17 15:35:59    116s] Placement tweakage ends.
[10/17 15:35:59    116s] Move report: tweak moves 5 insts, mean move: 2.04 um, max move: 5.20 um
[10/17 15:35:59    116s] 	Max move on inst (g196): (11.80, 6.80) --> (6.60, 6.80)
[10/17 15:35:59    116s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/17 15:35:59    116s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1926.7MB) @(0:01:57 - 0:01:57).
[10/17 15:35:59    116s] Move report: Detail placement moves 8 insts, mean move: 2.21 um, max move: 3.80 um
[10/17 15:35:59    116s] 	Max move on inst (y_reg[0]): (7.80, 6.80) --> (9.80, 5.00)
[10/17 15:35:59    116s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1926.7MB
[10/17 15:35:59    116s] Statistics of distance of Instance movement in refine placement:
[10/17 15:35:59    116s]   maximum (X+Y) =         3.80 um
[10/17 15:35:59    116s]   inst (y_reg[0]) with max move: (7.8, 6.8) -> (9.8, 5)
[10/17 15:35:59    116s]   mean    (X+Y) =         2.21 um
[10/17 15:35:59    116s] Summary Report:
[10/17 15:35:59    116s] Instances move: 8 (out of 8 movable)
[10/17 15:35:59    116s] Instances flipped: 0
[10/17 15:35:59    116s] Mean displacement: 2.21 um
[10/17 15:35:59    116s] Max displacement: 3.80 um (Instance: y_reg[0]) (7.8, 6.8) -> (9.8, 5)
[10/17 15:35:59    116s] 	Length: 19 sites, height: 1 rows, site name: CORE, cell type: DFQM2RA
[10/17 15:35:59    116s] Total instances moved : 8
[10/17 15:35:59    116s] Total net bbox length = 1.169e+02 (6.290e+01 5.400e+01) (ext = 7.270e+01)
[10/17 15:35:59    116s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1926.7MB
[10/17 15:35:59    116s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1926.7MB) @(0:01:57 - 0:01:57).
[10/17 15:35:59    116s] *** Finished refinePlace (0:01:57 mem=1926.7M) ***
[10/17 15:35:59    116s] *** End of Placement (cpu=0:00:04.8, real=0:00:05.0, mem=1926.7M) ***
[10/17 15:35:59    116s] #spOpts: mergeVia=F 
[10/17 15:35:59    116s] Core basic site is CORE
[10/17 15:35:59    116s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/17 15:35:59    116s] default core: bins with density >  0.75 =    0 % ( 0 / 1 )
[10/17 15:35:59    116s] Density distribution unevenness ratio = 0.000%
[10/17 15:35:59    117s] *** Free Virtual Timing Model ...(mem=1926.7M)
[10/17 15:35:59    117s] Starting congestion repair ...
[10/17 15:35:59    117s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[10/17 15:35:59    117s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[10/17 15:35:59    117s] Starting Early Global Route congestion estimation: mem = 1926.7M
[10/17 15:35:59    117s] (I)       Reading DB...
[10/17 15:35:59    117s] (I)       congestionReportName   : 
[10/17 15:35:59    117s] (I)       layerRangeFor2DCongestion : 
[10/17 15:35:59    117s] (I)       buildTerm2TermWires    : 1
[10/17 15:35:59    117s] (I)       doTrackAssignment      : 1
[10/17 15:35:59    117s] (I)       dumpBookshelfFiles     : 0
[10/17 15:35:59    117s] (I)       numThreads             : 1
[10/17 15:35:59    117s] (I)       bufferingAwareRouting  : false
[10/17 15:35:59    117s] [NR-eGR] honorMsvRouteConstraint: false
[10/17 15:35:59    117s] (I)       honorPin               : false
[10/17 15:35:59    117s] (I)       honorPinGuide          : true
[10/17 15:35:59    117s] (I)       honorPartition         : false
[10/17 15:35:59    117s] (I)       allowPartitionCrossover: false
[10/17 15:35:59    117s] (I)       honorSingleEntry       : true
[10/17 15:35:59    117s] (I)       honorSingleEntryStrong : true
[10/17 15:35:59    117s] (I)       handleViaSpacingRule   : false
[10/17 15:35:59    117s] (I)       handleEolSpacingRule   : false
[10/17 15:35:59    117s] (I)       PDConstraint           : none
[10/17 15:35:59    117s] (I)       expBetterNDRHandling   : false
[10/17 15:35:59    117s] [NR-eGR] honorClockSpecNDR      : 0
[10/17 15:35:59    117s] (I)       routingEffortLevel     : 3
[10/17 15:35:59    117s] (I)       effortLevel            : standard
[10/17 15:35:59    117s] [NR-eGR] minRouteLayer          : 2
[10/17 15:35:59    117s] [NR-eGR] maxRouteLayer          : 127
[10/17 15:35:59    117s] (I)       relaxedTopLayerCeiling : 127
[10/17 15:35:59    117s] (I)       relaxedBottomLayerFloor: 2
[10/17 15:35:59    117s] (I)       numRowsPerGCell        : 1
[10/17 15:35:59    117s] (I)       speedUpLargeDesign     : 0
[10/17 15:35:59    117s] (I)       multiThreadingTA       : 1
[10/17 15:35:59    117s] (I)       blkAwareLayerSwitching : 1
[10/17 15:35:59    117s] (I)       optimizationMode       : false
[10/17 15:35:59    117s] (I)       routeSecondPG          : false
[10/17 15:35:59    117s] (I)       scenicRatioForLayerRelax: 0.00
[10/17 15:35:59    117s] (I)       detourLimitForLayerRelax: 0.00
[10/17 15:35:59    117s] (I)       punchThroughDistance   : 500.00
[10/17 15:35:59    117s] (I)       scenicBound            : 1.15
[10/17 15:35:59    117s] (I)       maxScenicToAvoidBlk    : 100.00
[10/17 15:35:59    117s] (I)       source-to-sink ratio   : 0.00
[10/17 15:35:59    117s] (I)       targetCongestionRatioH : 1.00
[10/17 15:35:59    117s] (I)       targetCongestionRatioV : 1.00
[10/17 15:35:59    117s] (I)       layerCongestionRatio   : 0.70
[10/17 15:35:59    117s] (I)       m1CongestionRatio      : 0.10
[10/17 15:35:59    117s] (I)       m2m3CongestionRatio    : 0.70
[10/17 15:35:59    117s] (I)       localRouteEffort       : 1.00
[10/17 15:35:59    117s] (I)       numSitesBlockedByOneVia: 8.00
[10/17 15:35:59    117s] (I)       supplyScaleFactorH     : 1.00
[10/17 15:35:59    117s] (I)       supplyScaleFactorV     : 1.00
[10/17 15:35:59    117s] (I)       highlight3DOverflowFactor: 0.00
[10/17 15:35:59    117s] (I)       doubleCutViaModelingRatio: 0.00
[10/17 15:35:59    117s] (I)       routeVias              : 
[10/17 15:35:59    117s] (I)       readTROption           : true
[10/17 15:35:59    117s] (I)       extraSpacingFactor     : 1.00
[10/17 15:35:59    117s] [NR-eGR] numTracksPerClockWire  : 0
[10/17 15:35:59    117s] (I)       routeSelectedNetsOnly  : false
[10/17 15:35:59    117s] (I)       clkNetUseMaxDemand     : false
[10/17 15:35:59    117s] (I)       extraDemandForClocks   : 0
[10/17 15:35:59    117s] (I)       steinerRemoveLayers    : false
[10/17 15:35:59    117s] (I)       demoteLayerScenicScale : 1.00
[10/17 15:35:59    117s] (I)       nonpreferLayerCostScale : 100.00
[10/17 15:35:59    117s] (I)       spanningTreeRefinement : false
[10/17 15:35:59    117s] (I)       spanningTreeRefinementAlpha : -1.00
[10/17 15:35:59    117s] (I)       before initializing RouteDB syMemory usage = 1926.7 MB
[10/17 15:35:59    117s] (I)       starting read tracks
[10/17 15:35:59    117s] (I)       build grid graph
[10/17 15:35:59    117s] (I)       build grid graph start
[10/17 15:35:59    117s] [NR-eGR] Layer1 has no routable track
[10/17 15:35:59    117s] [NR-eGR] Layer2 has single uniform track structure
[10/17 15:35:59    117s] [NR-eGR] Layer3 has single uniform track structure
[10/17 15:35:59    117s] [NR-eGR] Layer4 has single uniform track structure
[10/17 15:35:59    117s] [NR-eGR] Layer5 has single uniform track structure
[10/17 15:35:59    117s] [NR-eGR] Layer6 has single uniform track structure
[10/17 15:35:59    117s] [NR-eGR] Layer7 has single uniform track structure
[10/17 15:35:59    117s] [NR-eGR] Layer8 has single uniform track structure
[10/17 15:35:59    117s] [NR-eGR] Layer9 has single uniform track structure
[10/17 15:35:59    117s] (I)       build grid graph end
[10/17 15:35:59    117s] (I)       numViaLayers=8
[10/17 15:35:59    117s] (I)       Reading via V12_VV for layer: 0 
[10/17 15:35:59    117s] (I)       Reading via VIA23 for layer: 1 
[10/17 15:35:59    117s] (I)       Reading via VIA34 for layer: 2 
[10/17 15:35:59    117s] (I)       Reading via V45_HH for layer: 3 
[10/17 15:35:59    117s] (I)       Reading via VIA56 for layer: 4 
[10/17 15:35:59    117s] (I)       Reading via VIA67 for layer: 5 
[10/17 15:35:59    117s] (I)       Reading via VIA78 for layer: 6 
[10/17 15:35:59    117s] (I)       Reading via VIA_TMV for layer: 7 
[10/17 15:35:59    117s] (I)       end build via table
[10/17 15:35:59    117s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[10/17 15:35:59    117s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/17 15:35:59    117s] (I)       readDataFromPlaceDB
[10/17 15:35:59    117s] (I)       Read net information..
[10/17 15:35:59    117s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[10/17 15:35:59    117s] (I)       Read testcase time = 0.000 seconds
[10/17 15:35:59    117s] 
[10/17 15:35:59    117s] (I)       read default dcut vias
[10/17 15:35:59    117s] (I)       Reading via V12_2x1_HV_E for layer: 0 
[10/17 15:35:59    117s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[10/17 15:35:59    117s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[10/17 15:35:59    117s] (I)       Reading via V45_2x1_VH_E for layer: 3 
[10/17 15:35:59    117s] (I)       Reading via V56_2x1_HV_E for layer: 4 
[10/17 15:35:59    117s] (I)       Reading via V67_2x1_VH_E for layer: 5 
[10/17 15:35:59    117s] (I)       Reading via VIA78 for layer: 6 
[10/17 15:35:59    117s] (I)       Reading via VIA_TMV for layer: 7 
[10/17 15:35:59    117s] (I)       build grid graph start
[10/17 15:35:59    117s] (I)       build grid graph end
[10/17 15:35:59    117s] (I)       Model blockage into capacity
[10/17 15:35:59    117s] (I)       Read numBlocks=168  numPreroutedWires=0  numCapScreens=0
[10/17 15:35:59    117s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/17 15:35:59    117s] (I)       blocked area on Layer2 : 32000000  (2.68%)
[10/17 15:35:59    117s] (I)       blocked area on Layer3 : 34560000  (2.89%)
[10/17 15:35:59    117s] (I)       blocked area on Layer4 : 32000000  (2.68%)
[10/17 15:35:59    117s] (I)       blocked area on Layer5 : 63360000  (5.30%)
[10/17 15:35:59    117s] (I)       blocked area on Layer6 : 464000000  (38.83%)
[10/17 15:35:59    117s] (I)       blocked area on Layer7 : 880736000  (73.70%)
[10/17 15:35:59    117s] (I)       blocked area on Layer8 : 530912000  (44.43%)
[10/17 15:35:59    117s] (I)       blocked area on Layer9 : 0  (0.00%)
[10/17 15:35:59    117s] (I)       Modeling time = 0.000 seconds
[10/17 15:35:59    117s] 
[10/17 15:35:59    117s] (I)       Number of ignored nets = 0
[10/17 15:35:59    117s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/17 15:35:59    117s] (I)       Number of clock nets = 1.  Ignored: No
[10/17 15:35:59    117s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/17 15:35:59    117s] (I)       Number of special nets = 0.  Ignored: Yes
[10/17 15:35:59    117s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/17 15:35:59    117s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/17 15:35:59    117s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/17 15:35:59    117s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/17 15:35:59    117s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/17 15:35:59    117s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[10/17 15:35:59    117s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1926.7 MB
[10/17 15:35:59    117s] (I)       Ndr track 0 does not exist
[10/17 15:35:59    117s] (I)       Ndr track 0 does not exist
[10/17 15:35:59    117s] (I)       Layer1  viaCost=300.00
[10/17 15:35:59    117s] (I)       Layer2  viaCost=100.00
[10/17 15:35:59    117s] (I)       Layer3  viaCost=100.00
[10/17 15:35:59    117s] (I)       Layer4  viaCost=200.00
[10/17 15:35:59    117s] (I)       Layer5  viaCost=100.00
[10/17 15:35:59    117s] (I)       Layer6  viaCost=200.00
[10/17 15:35:59    117s] (I)       Layer7  viaCost=100.00
[10/17 15:35:59    117s] (I)       Layer8  viaCost=500.00
[10/17 15:35:59    117s] (I)       ---------------------Grid Graph Info--------------------
[10/17 15:35:59    117s] (I)       routing area        :  (0, 0) - (38800, 30800)
[10/17 15:35:59    117s] (I)       core area           :  (10000, 10000) - (28800, 20800)
[10/17 15:35:59    117s] (I)       Site Width          :   400  (dbu)
[10/17 15:35:59    117s] (I)       Row Height          :  3600  (dbu)
[10/17 15:35:59    117s] (I)       GCell Width         :  3600  (dbu)
[10/17 15:35:59    117s] (I)       GCell Height        :  3600  (dbu)
[10/17 15:35:59    117s] (I)       grid                :    10     8     9
[10/17 15:35:59    117s] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0
[10/17 15:35:59    117s] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600
[10/17 15:35:59    117s] (I)       Default wire width  :   180   200   200   200   400   400   800   800  5400
[10/17 15:35:59    117s] (I)       Default wire space  :   180   200   200   200   400   400   800   800  3200
[10/17 15:35:59    117s] (I)       Default pitch size  :   360   400   400   400   800   800  1600  1600 12000
[10/17 15:35:59    117s] (I)       First Track Coord   :     0   200   400   200   400   800  2000  1200 16000
[10/17 15:35:59    117s] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  4.50  4.50  2.25  2.25  0.30
[10/17 15:35:59    117s] (I)       Total num of tracks :     0    97    76    97    38    48    18    24     2
[10/17 15:35:59    117s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/17 15:35:59    117s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/17 15:35:59    117s] (I)       --------------------------------------------------------
[10/17 15:35:59    117s] 
[10/17 15:35:59    117s] [NR-eGR] ============ Routing rule table ============
[10/17 15:35:59    117s] [NR-eGR] Rule id 0. Nets 1 
[10/17 15:35:59    117s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/17 15:35:59    117s] [NR-eGR] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=1600  L6=1600  L7=3200  L8=3200  L9=17200
[10/17 15:35:59    117s] [NR-eGR] Rule id 1. Nets 11 
[10/17 15:35:59    117s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/17 15:35:59    117s] [NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[10/17 15:35:59    117s] [NR-eGR] ========================================
[10/17 15:35:59    117s] [NR-eGR] 
[10/17 15:35:59    117s] (I)       After initializing earlyGlobalRoute syMemory usage = 1926.7 MB
[10/17 15:35:59    117s] (I)       Loading and dumping file time : 0.00 seconds
[10/17 15:35:59    117s] (I)       ============= Initialization =============
[10/17 15:35:59    117s] (I)       totalPins=32  totalGlobalPin=31 (96.88%)
[10/17 15:35:59    117s] (I)       total 2D Cap : 1470 = (728 H, 742 V)
[10/17 15:35:59    117s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[10/17 15:35:59    117s] (I)       ============  Phase 1a Route ============
[10/17 15:35:59    117s] (I)       Phase 1a runs 0.00 seconds
[10/17 15:35:59    117s] (I)       Usage: 4 = (2 H, 2 V) = (0.27% H, 0.27% V) = (3.600e+00um H, 3.600e+00um V)
[10/17 15:35:59    117s] (I)       
[10/17 15:35:59    117s] (I)       ============  Phase 1b Route ============
[10/17 15:35:59    117s] (I)       Usage: 4 = (2 H, 2 V) = (0.27% H, 0.27% V) = (3.600e+00um H, 3.600e+00um V)
[10/17 15:35:59    117s] (I)       
[10/17 15:35:59    117s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.200000e+00um
[10/17 15:35:59    117s] (I)       ============  Phase 1c Route ============
[10/17 15:35:59    117s] (I)       Usage: 4 = (2 H, 2 V) = (0.27% H, 0.27% V) = (3.600e+00um H, 3.600e+00um V)
[10/17 15:35:59    117s] (I)       
[10/17 15:35:59    117s] (I)       ============  Phase 1d Route ============
[10/17 15:35:59    117s] (I)       Usage: 4 = (2 H, 2 V) = (0.27% H, 0.27% V) = (3.600e+00um H, 3.600e+00um V)
[10/17 15:35:59    117s] (I)       
[10/17 15:35:59    117s] (I)       ============  Phase 1e Route ============
[10/17 15:35:59    117s] (I)       Phase 1e runs 0.00 seconds
[10/17 15:35:59    117s] (I)       Usage: 4 = (2 H, 2 V) = (0.27% H, 0.27% V) = (3.600e+00um H, 3.600e+00um V)
[10/17 15:35:59    117s] (I)       
[10/17 15:35:59    117s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.200000e+00um
[10/17 15:35:59    117s] [NR-eGR] 
[10/17 15:35:59    117s] (I)       Phase 1l runs 0.00 seconds
[10/17 15:35:59    117s] (I)       total 2D Cap : 3075 = (1205 H, 1870 V)
[10/17 15:35:59    117s] [NR-eGR] Layer group 2: route 11 net(s) in layer range [2, 9]
[10/17 15:35:59    117s] (I)       ============  Phase 1a Route ============
[10/17 15:35:59    117s] (I)       Phase 1a runs 0.00 seconds
[10/17 15:35:59    117s] (I)       Usage: 22 = (11 H, 11 V) = (0.91% H, 0.59% V) = (1.980e+01um H, 1.980e+01um V)
[10/17 15:35:59    117s] (I)       
[10/17 15:35:59    117s] (I)       ============  Phase 1b Route ============
[10/17 15:35:59    117s] (I)       Usage: 22 = (11 H, 11 V) = (0.91% H, 0.59% V) = (1.980e+01um H, 1.980e+01um V)
[10/17 15:35:59    117s] (I)       
[10/17 15:35:59    117s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.240000e+01um
[10/17 15:35:59    117s] (I)       ============  Phase 1c Route ============
[10/17 15:35:59    117s] (I)       Usage: 22 = (11 H, 11 V) = (0.91% H, 0.59% V) = (1.980e+01um H, 1.980e+01um V)
[10/17 15:35:59    117s] (I)       
[10/17 15:35:59    117s] (I)       ============  Phase 1d Route ============
[10/17 15:35:59    117s] (I)       Usage: 22 = (11 H, 11 V) = (0.91% H, 0.59% V) = (1.980e+01um H, 1.980e+01um V)
[10/17 15:35:59    117s] (I)       
[10/17 15:35:59    117s] (I)       ============  Phase 1e Route ============
[10/17 15:35:59    117s] (I)       Phase 1e runs 0.00 seconds
[10/17 15:35:59    117s] (I)       Usage: 22 = (11 H, 11 V) = (0.91% H, 0.59% V) = (1.980e+01um H, 1.980e+01um V)
[10/17 15:35:59    117s] (I)       
[10/17 15:35:59    117s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.240000e+01um
[10/17 15:35:59    117s] [NR-eGR] 
[10/17 15:35:59    117s] (I)       Phase 1l runs 0.00 seconds
[10/17 15:35:59    117s] (I)       ============  Phase 1l Route ============
[10/17 15:35:59    117s] (I)       
[10/17 15:35:59    117s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/17 15:35:59    117s] (I)                      OverCon            
[10/17 15:35:59    117s] (I)                       #Gcell     %Gcell
[10/17 15:35:59    117s] (I)       Layer              (0)    OverCon 
[10/17 15:35:59    117s] (I)       ------------------------------------
[10/17 15:35:59    117s] (I)       Layer1       0( 0.00%)   ( 0.00%) 
[10/17 15:35:59    117s] (I)       Layer2       0( 0.00%)   ( 0.00%) 
[10/17 15:35:59    117s] (I)       Layer3       0( 0.00%)   ( 0.00%) 
[10/17 15:35:59    117s] (I)       Layer4       0( 0.00%)   ( 0.00%) 
[10/17 15:35:59    117s] (I)       Layer5       0( 0.00%)   ( 0.00%) 
[10/17 15:35:59    117s] (I)       Layer6       0( 0.00%)   ( 0.00%) 
[10/17 15:35:59    117s] (I)       Layer7       0( 0.00%)   ( 0.00%) 
[10/17 15:35:59    117s] (I)       Layer8       0( 0.00%)   ( 0.00%) 
[10/17 15:35:59    117s] (I)       Layer9       0( 0.00%)   ( 0.00%) 
[10/17 15:35:59    117s] (I)       ------------------------------------
[10/17 15:35:59    117s] (I)       Total        0( 0.00%)   ( 0.00%) 
[10/17 15:35:59    117s] (I)       
[10/17 15:35:59    117s] (I)       Total Global Routing Runtime: 0.00 seconds
[10/17 15:35:59    117s] (I)       total 2D Cap : 3110 = (1219 H, 1891 V)
[10/17 15:35:59    117s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/17 15:35:59    117s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/17 15:35:59    117s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1926.7M
[10/17 15:35:59    117s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/17 15:35:59    117s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[10/17 15:35:59    117s] 
[10/17 15:35:59    117s] ** np local hotspot detection info verbose **
[10/17 15:35:59    117s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[10/17 15:35:59    117s] 
[10/17 15:35:59    117s] Skipped repairing congestion.
[10/17 15:35:59    117s] Starting Early Global Route wiring: mem = 1926.7M
[10/17 15:35:59    117s] (I)       ============= track Assignment ============
[10/17 15:35:59    117s] (I)       extract Global 3D Wires
[10/17 15:35:59    117s] (I)       Extract Global WL : time=0.00
[10/17 15:35:59    117s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[10/17 15:35:59    117s] (I)       Initialization real time=0.00 seconds
[10/17 15:35:59    117s] (I)       Kernel real time=0.00 seconds
[10/17 15:35:59    117s] (I)       End Greedy Track Assignment
[10/17 15:35:59    117s] [NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 32
[10/17 15:35:59    117s] [NR-eGR] Layer2(ME2)(V) length: 2.200000e+01um, number of vias: 36
[10/17 15:35:59    117s] [NR-eGR] Layer3(ME3)(H) length: 2.320000e+01um, number of vias: 3
[10/17 15:35:59    117s] [NR-eGR] Layer4(ME4)(V) length: 3.600000e+00um, number of vias: 0
[10/17 15:35:59    117s] [NR-eGR] Layer5(ME5)(H) length: 0.000000e+00um, number of vias: 0
[10/17 15:35:59    117s] [NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[10/17 15:35:59    117s] [NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[10/17 15:35:59    117s] [NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[10/17 15:35:59    117s] [NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[10/17 15:35:59    117s] [NR-eGR] Total length: 4.880000e+01um, number of vias: 71
[10/17 15:35:59    117s] Early Global Route wiring runtime: 0.00 seconds, mem = 1902.7M
[10/17 15:35:59    117s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[10/17 15:35:59    117s] *** Finishing placeDesign default flow ***
[10/17 15:35:59    117s] **placeDesign ... cpu = 0: 0: 5, real = 0: 0: 5, mem = 1898.5M **
[10/17 15:35:59    117s] 
[10/17 15:35:59    117s] *** Summary of all messages that are not suppressed in this session:
[10/17 15:35:59    117s] Severity  ID               Count  Summary                                  
[10/17 15:35:59    117s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[10/17 15:35:59    117s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[10/17 15:35:59    117s] *** Message Summary: 2 warning(s), 0 error(s)
[10/17 15:35:59    117s] 
[10/17 15:36:10    117s] <CMD> checkPlace mod5_counter.checkPlace
[10/17 15:36:10    117s] Core basic site is CORE
[10/17 15:36:10    117s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/17 15:36:10    117s] Initialize ViaPillar Halo for 8 instances.
[10/17 15:36:10    117s] Begin checking placement ... (start mem=1898.5M, init mem=1898.5M)
[10/17 15:36:10    117s] *info: Placed = 8             
[10/17 15:36:10    117s] *info: Unplaced = 0           
[10/17 15:36:10    117s] Placement Density:65.96%(33/51)
[10/17 15:36:10    117s] Placement Density (including fixed std cells):65.96%(33/51)
[10/17 15:36:10    117s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1898.5M)
[10/17 15:36:10    117s] <CMD> setDrawView place
[10/17 15:36:10    117s] <CMD> fit
[10/17 15:38:32    128s] <CMD> getMultiCpuUsage -localCpu
[10/17 15:38:32    128s] <CMD> get_verify_drc_mode -disable_rules -quiet
[10/17 15:38:32    128s] <CMD> get_verify_drc_mode -quiet -area
[10/17 15:38:32    128s] <CMD> get_verify_drc_mode -quiet -layer_range
[10/17 15:38:32    128s] <CMD> get_verify_drc_mode -check_implant -quiet
[10/17 15:38:32    128s] <CMD> get_verify_drc_mode -check_implant_across_rows -quiet
[10/17 15:38:32    128s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[10/17 15:38:32    128s] <CMD> get_verify_drc_mode -check_only -quiet
[10/17 15:38:32    128s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[10/17 15:38:32    128s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[10/17 15:38:32    128s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[10/17 15:38:32    128s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[10/17 15:38:32    128s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[10/17 15:38:32    128s] <CMD> get_verify_drc_mode -limit -quiet
[10/17 15:38:39    128s] <CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report mod5_counter.drc.rpt -limit 1000
[10/17 15:38:39    128s] <CMD> verify_drc
[10/17 15:38:39    128s] #-report mod5_counter.drc.rpt            # string, default="", user setting
[10/17 15:38:39    128s]  *** Starting Verify DRC (MEM: 1898.5) ***
[10/17 15:38:39    128s] 
[10/17 15:38:40    129s]   VERIFY DRC ...... Starting Verification
[10/17 15:38:40    129s]   VERIFY DRC ...... Initializing
[10/17 15:38:40    129s]   VERIFY DRC ...... Deleting Existing Violations
[10/17 15:38:40    129s]   VERIFY DRC ...... Creating Sub-Areas
[10/17 15:38:40    129s]   VERIFY DRC ...... Using new threading
[10/17 15:38:40    129s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 19.400 15.400} 1 of 1
[10/17 15:38:40    129s]   VERIFY DRC ...... Sub-Area : 1 complete 35 Viols.
[10/17 15:38:40    129s] 
[10/17 15:38:40    129s]   Verification Complete : 35 Viols.
[10/17 15:38:40    129s] 
[10/17 15:38:40    129s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[10/17 15:38:40    129s] 
[10/17 15:38:40    129s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[10/17 15:44:21    154s] <CMD> encMessage warning 0
[10/17 15:44:21    154s] Suppress "**WARN ..." messages.
[10/17 15:44:21    154s] <CMD> encMessage debug 0
[10/17 15:44:21    154s] <CMD> encMessage info 0
[10/17 15:44:21    154s] Free PSO.
[10/17 15:44:23    156s] 
[10/17 15:44:23    156s] 
[10/17 15:44:23    156s] Info (SM2C): Status of key globals:
[10/17 15:44:23    156s] 	 MMMC-by-default flow     : 1
[10/17 15:44:23    156s] 	 Default MMMC objs envvar : 0
[10/17 15:44:23    156s] 	 Data portability         : 0
[10/17 15:44:23    156s] 	 MMMC PV Emulation        : 0
[10/17 15:44:23    156s] 	 MMMC debug               : 0
[10/17 15:44:23    156s] 	 Init_Design flow         : 1
[10/17 15:44:23    156s] 
[10/17 15:44:23    156s] 
[10/17 15:44:23    156s] 	 CTE SM2C global          : false
[10/17 15:44:23    156s] 	 Reporting view filter    : false
[10/17 15:44:23    156s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[10/17 15:44:23    156s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[10/17 15:44:23    156s] so you are unable to create rectilinear partition in a hierarchical flow.
[10/17 15:44:23    157s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTR' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/17 15:44:23    157s] Loading view definition file from /afs/iitd.ac.in/user/j/jv/jvl212384/physical_design5/mod5_counter2.dat/viewDefinition.tcl
[10/17 15:45:07    202s] *** End library_loading (cpu=0.76min, real=0.73min, mem=278.8M, fe_cpu=3.37min, fe_real=19.87min, fe_mem=1552.1M) ***
[10/17 15:45:07    202s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
[10/17 15:45:07    202s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
[10/17 15:45:07    202s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
[10/17 15:45:07    202s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
[10/17 15:45:07    202s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
[10/17 15:45:07    202s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
[10/17 15:45:07    202s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
[10/17 15:45:07    202s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
[10/17 15:45:07    202s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
[10/17 15:45:07    202s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
[10/17 15:45:07    202s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
[10/17 15:45:07    202s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
[10/17 15:45:07    202s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
[10/17 15:45:07    202s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
[10/17 15:45:07    202s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
[10/17 15:45:07    202s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
[10/17 15:45:07    202s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
[10/17 15:45:07    202s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
[10/17 15:45:07    202s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
[10/17 15:45:07    202s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
[10/17 15:45:07    202s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[10/17 15:45:07    202s] To increase the message display limit, refer to the product command reference manual.
[10/17 15:45:08    203s] *** Netlist is unique.
[10/17 15:45:08    203s] Loading preference file /afs/iitd.ac.in/user/j/jv/jvl212384/physical_design5/mod5_counter2.dat/gui.pref.tcl ...
[10/17 15:45:09    203s] **WARN: analysis view best_case not found, use default_view_setup
[10/17 15:45:09    203s] **WARN: analysis view worst_case not found, use default_view_setup
[10/17 15:45:09    203s] **ERROR: (IMPEXT-2715):	Syntax Error in line 3
**ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[10/17 15:46:00    209s] <CMD> set sprCreateIeRingOffset 1.0
[10/17 15:46:00    209s] <CMD> set sprCreateIeRingThreshold 1.0
[10/17 15:46:00    209s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/17 15:46:00    209s] <CMD> set sprCreateIeRingLayers {}
[10/17 15:46:00    209s] <CMD> set sprCreateIeRingOffset 1.0
[10/17 15:46:00    209s] <CMD> set sprCreateIeRingThreshold 1.0
[10/17 15:46:00    209s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/17 15:46:00    209s] <CMD> set sprCreateIeRingLayers {}
[10/17 15:46:00    209s] <CMD> set sprCreateIeStripeWidth 10.0
[10/17 15:46:00    209s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/17 15:46:00    209s] <CMD> set sprCreateIeStripeWidth 10.0
[10/17 15:46:00    209s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/17 15:46:00    209s] <CMD> set sprCreateIeRingOffset 1.0
[10/17 15:46:00    209s] <CMD> set sprCreateIeRingThreshold 1.0
[10/17 15:46:00    209s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/17 15:46:00    209s] <CMD> set sprCreateIeRingLayers {}
[10/17 15:46:00    209s] <CMD> set sprCreateIeStripeWidth 10.0
[10/17 15:46:00    209s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/17 15:47:34    215s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer AL_RDL -stacked_via_bottom_layer ME1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[10/17 15:47:34    215s] addStripe will allow jog to connect padcore ring and block ring.
[10/17 15:47:34    215s] Stripes will stop at the boundary of the specified area.
[10/17 15:47:34    215s] When breaking rings, the power planner will consider the existence of blocks.
[10/17 15:47:34    215s] Stripes will not extend to closest target.
[10/17 15:47:34    215s] The power planner will set stripe antenna targets to none (no trimming allowed).
[10/17 15:47:34    215s] Stripes will not be created over regions without power planning wires.
[10/17 15:47:34    215s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[10/17 15:47:34    215s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[10/17 15:47:34    215s] AddStripe segment minimum length set to 1
[10/17 15:47:34    215s] Offset for stripe breaking is set to 0.
[10/17 15:47:34    215s] <CMD> addStripe -nets {VSS VDD} -layer ME6 -direction vertical -width .3 -spacing .4 -set_to_set_distance 2.5 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit AL_RDL -padcore_ring_bottom_layer_limit ME1 -block_ring_top_layer_limit AL_RDL -block_ring_bottom_layer_limit ME1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[10/17 15:47:34    215s] 
[10/17 15:47:34    215s] **WARN: (IMPPP-193):	The currently specified  spacing 0.4000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer ME6 is 0.3100. If violation happens, increase the spacing to around 0.6068. The recommended spacing is the square root of min enclosure area.
[10/17 15:47:34    215s] Starting stripe generation ...
[10/17 15:47:34    215s] Non-Default Mode Option Settings :
[10/17 15:47:34    215s]   NONE
[10/17 15:47:34    215s] Stripe generation is complete.
[10/17 15:47:34    215s] vias are now being generated.
[10/17 15:47:34    215s] addStripe created 8 wires.
[10/17 15:47:34    215s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[10/17 15:47:34    215s] +--------+----------------+----------------+
[10/17 15:47:34    215s] |  Layer |     Created    |     Deleted    |
[10/17 15:47:34    215s] +--------+----------------+----------------+
[10/17 15:47:34    215s] |   ME6  |        8       |       NA       |
[10/17 15:47:34    215s] |   VI6  |       16       |        0       |
[10/17 15:47:34    215s] +--------+----------------+----------------+
[10/17 15:51:10    232s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
[10/17 15:51:49    235s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
[10/17 15:52:13    236s] <CMD> getCTSMode -engine -quiet
[10/17 15:52:51    239s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[10/17 15:52:51    239s] <CMD> sroute -connect { corePin } -layerChangeRange { ME1(1) ME8(8) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { ME1(1) AL_RDL(9) } -nets { VSS VDD } -allowLayerChange 1 -targetViaLayerRange { ME1(1) AL_RDL(9) }
[10/17 15:52:51    239s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[10/17 15:52:51    239s] *** Begin SPECIAL ROUTE on Sun Oct 17 15:52:51 2021 ***
[10/17 15:52:51    239s] SPECIAL ROUTE ran on directory: /afs/iitd.ac.in/user/j/jv/jvl212384/physical_design5
[10/17 15:52:51    239s] SPECIAL ROUTE ran on machine: euclid1 (Linux 4.9.0-4-amd64 Xeon 2.20Ghz)
[10/17 15:52:51    239s] 
[10/17 15:52:51    239s] Begin option processing ...
[10/17 15:52:51    239s] srouteConnectPowerBump set to false
[10/17 15:52:51    239s] routeSelectNet set to "VSS VDD"
[10/17 15:52:51    239s] routeSpecial set to true
[10/17 15:52:51    239s] srouteBottomLayerLimit set to 1
[10/17 15:52:51    239s] srouteBottomTargetLayerLimit set to 1
[10/17 15:52:51    239s] srouteConnectBlockPin set to false
[10/17 15:52:51    239s] srouteConnectConverterPin set to false
[10/17 15:52:51    239s] srouteConnectPadPin set to false
[10/17 15:52:51    239s] srouteConnectStripe set to false
[10/17 15:52:51    239s] srouteCrossoverViaBottomLayer set to 1
[10/17 15:52:51    239s] srouteCrossoverViaTopLayer set to 9
[10/17 15:52:51    239s] srouteFollowCorePinEnd set to 3
[10/17 15:52:51    239s] srouteFollowPadPin set to false
[10/17 15:52:51    239s] srouteJogControl set to "preferWithChanges differentLayer"
[10/17 15:52:51    239s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[10/17 15:52:51    239s] sroutePadPinAllPorts set to true
[10/17 15:52:51    239s] sroutePreserveExistingRoutes set to true
[10/17 15:52:51    239s] srouteRoutePowerBarPortOnBothDir set to true
[10/17 15:52:51    239s] srouteStopBlockPin set to "nearestTarget"
[10/17 15:52:51    239s] srouteTopLayerLimit set to 8
[10/17 15:52:51    239s] srouteTopTargetLayerLimit set to 9
[10/17 15:52:51    239s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2432.00 megs.
[10/17 15:52:51    239s] 
[10/17 15:52:51    239s] Reading DB technology information...
[10/17 15:52:51    239s] Finished reading DB technology information.
[10/17 15:52:51    239s] Reading floorplan and netlist information...
[10/17 15:52:51    239s] Finished reading floorplan and netlist information.
[10/17 15:52:51    239s] Read in 18 layers, 9 routing layers, 0 overlap layer
[10/17 15:52:51    239s] Read in 2165 macros, 10 used
[10/17 15:52:51    239s] Read in 8 components
[10/17 15:52:51    239s]   8 core components: 8 unplaced, 0 placed, 0 fixed
[10/17 15:52:51    239s] Read in 5 logical pins
[10/17 15:52:51    239s] Read in 5 nets
[10/17 15:52:51    239s] Read in 2 special nets, 2 routed
[10/17 15:52:51    239s] Read in 16 terminals
[10/17 15:52:51    239s] 2 nets selected.
[10/17 15:52:51    239s] 
[10/17 15:52:51    239s] Begin power routing ...
[10/17 15:52:51    239s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 8.
[10/17 15:52:51    239s] CPU time for FollowPin 0 seconds
[10/17 15:52:51    239s] CPU time for FollowPin 0 seconds
[10/17 15:52:51    239s]   Number of Core ports routed: 8
[10/17 15:52:51    239s]   Number of Followpin connections: 4
[10/17 15:52:51    239s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2434.00 megs.
[10/17 15:52:51    239s] 
[10/17 15:52:51    239s] 
[10/17 15:52:51    239s] 
[10/17 15:52:51    239s]  Begin updating DB with routing results ...
[10/17 15:52:51    239s]  Updating DB with 0 via definition ...
[10/17 15:52:51    239s] sroute created 12 wires.
[10/17 15:52:51    239s] ViaGen created 56 vias, deleted 0 via to avoid violation.
[10/17 15:52:51    239s] +--------+----------------+----------------+
[10/17 15:52:51    239s] |  Layer |     Created    |     Deleted    |
[10/17 15:52:51    239s] +--------+----------------+----------------+
[10/17 15:52:51    239s] |   ME1  |       12       |       NA       |
[10/17 15:52:51    239s] |   VI1  |        8       |        0       |
[10/17 15:52:51    239s] |   VI2  |        8       |        0       |
[10/17 15:52:51    239s] |   VI3  |        8       |        0       |
[10/17 15:52:51    239s] |   VI4  |        8       |        0       |
[10/17 15:52:51    239s] |   VI5  |        8       |        0       |
[10/17 15:52:51    239s] |   VI6  |        8       |        0       |
[10/17 15:52:51    239s] |   VI7  |        8       |        0       |
[10/17 15:52:51    239s] +--------+----------------+----------------+
[10/17 15:53:06    240s] <CMD> setPlaceMode -fp false
[10/17 15:53:06    240s] <CMD> placeDesign
[10/17 15:53:06    240s] *** Starting placeDesign default flow ***
[10/17 15:53:06    240s] *** Start deleteBufferTree ***
[10/17 15:53:06    240s] Info: Detect buffers to remove automatically.
[10/17 15:53:06    240s] Analyzing netlist ...
[10/17 15:53:06    240s] Updating netlist
[10/17 15:53:06    240s] 
[10/17 15:53:06    240s] *summary: 0 instances (buffers/inverters) removed
[10/17 15:53:06    240s] *** Finish deleteBufferTree (0:00:00.0) ***
[10/17 15:53:06    240s] **INFO: Enable pre-place timing setting for timing analysis
[10/17 15:53:06    240s] Set Using Default Delay Limit as 101.
[10/17 15:53:06    240s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[10/17 15:53:06    240s] Set Default Net Delay as 0 ps.
[10/17 15:53:06    240s] Set Default Net Load as 0 pF. 
[10/17 15:53:06    240s] **INFO: Analyzing IO path groups for slack adjustment
[10/17 15:53:06    240s] Effort level <high> specified for reg2reg_tmp.7631 path_group
[10/17 15:53:06    240s] #################################################################################
[10/17 15:53:06    240s] # Design Stage: PreRoute
[10/17 15:53:06    240s] # Design Name: mod5_counter
[10/17 15:53:06    240s] # Design Mode: 90nm
[10/17 15:53:06    240s] # Analysis Mode: MMMC Non-OCV 
[10/17 15:53:06    240s] # Parasitics Mode: No SPEF/RCDB
[10/17 15:53:06    240s] # Signoff Settings: SI Off 
[10/17 15:53:06    240s] #################################################################################
[10/17 15:53:06    240s] Calculate delays in BcWc mode...
[10/17 15:53:06    240s] Topological Sorting (REAL = 0:00:00.0, MEM = 1707.1M, InitMEM = 1707.1M)
[10/17 15:53:06    240s] Updating RC grid for preRoute extraction ...
[10/17 15:53:06    240s] AAE DB initialization (MEM=1751.89 CPU=0:00:00.1 REAL=0:00:00.0) 
[10/17 15:53:06    240s] Start AAE Lib Loading. (MEM=1751.89)
[10/17 15:53:10    244s] End AAE Lib Loading. (MEM=2247.82 CPU=0:00:03.5 Real=0:00:04.0)
[10/17 15:53:10    244s] End AAE Lib Interpolated Model. (MEM=2247.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 15:53:11    245s] Total number of fetched objects 12
[10/17 15:53:11    245s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 15:53:11    245s] End delay calculation. (MEM=2371.83 CPU=0:00:00.0 REAL=0:00:00.0)
[10/17 15:53:11    245s] *** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 2371.8M) ***
[10/17 15:53:11    245s] **INFO: Disable pre-place timing setting for timing analysis
[10/17 15:53:11    245s] Set Using Default Delay Limit as 1000.
[10/17 15:53:11    245s] Set Default Net Delay as 1000 ps.
[10/17 15:53:11    245s] Set Default Net Load as 0.5 pF. 
[10/17 15:53:11    245s] **INFO: Pre-place timing setting for timing analysis already disabled
[10/17 15:53:11    245s] Deleted 0 physical inst  (cell - / prefix -).
[10/17 15:53:11    245s] *** Starting "NanoPlace(TM) placement v#2 (mem=2357.7M)" ...
[10/17 15:53:11    245s] Summary for sequential cells identification: 
[10/17 15:53:11    245s] Identified SBFF number: 276
[10/17 15:53:11    245s] Identified MBFF number: 0
[10/17 15:53:11    245s] Identified SB Latch number: 0
[10/17 15:53:11    245s] Identified MB Latch number: 0
[10/17 15:53:11    245s] Not identified SBFF number: 0
[10/17 15:53:11    245s] Not identified MBFF number: 0
[10/17 15:53:11    245s] Not identified SB Latch number: 0
[10/17 15:53:11    245s] Not identified MB Latch number: 0
[10/17 15:53:11    245s] Number of sequential cells which are not FFs: 118
[10/17 15:53:11    245s] 
[10/17 15:53:11    245s] total jobs 21406
[10/17 15:53:11    245s] multi thread init TemplateIndex for each ta. thread num 1
[10/17 15:53:14    248s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:02.7 mem=2357.7M) ***
[10/17 15:53:15    249s] *** Build Virtual Sizing Timing Model
[10/17 15:53:15    249s] (cpu=0:00:03.6 mem=2367.7M) ***
[10/17 15:53:15    249s] No user setting net weight.
[10/17 15:53:15    249s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[10/17 15:53:15    249s] Scan chains were not defined.
[10/17 15:53:15    249s] #std cell=8 (0 fixed + 8 movable) #block=0 (0 floating + 0 preplaced)
[10/17 15:53:15    249s] #ioInst=0 #net=12 #term=37 #term/net=3.08, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=5
[10/17 15:53:15    249s] stdCell: 8 single + 0 double + 0 multi
[10/17 15:53:15    249s] Total standard cell length = 0.0186 (mm), area = 0.0000 (mm^2)
[10/17 15:53:15    249s] Core basic site is CORE
[10/17 15:53:15    249s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/17 15:53:15    249s] Apply auto density screen in pre-place stage.
[10/17 15:53:15    249s] Auto density screen increases utilization from 0.660 to 0.660
[10/17 15:53:15    249s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 2371.7M
[10/17 15:53:15    249s] Average module density = 0.660.
[10/17 15:53:15    249s] Density for the design = 0.660.
[10/17 15:53:15    249s]        = stdcell_area 93 sites (33 um^2) / alloc_area 141 sites (51 um^2).
[10/17 15:53:15    249s] Pin Density = 0.2624.
[10/17 15:53:15    249s]             = total # of pins 37 / total area 141.
[10/17 15:53:15    249s] Initial padding reaches pin density 0.429 for top
[10/17 15:53:15    249s] Initial padding increases density from 0.660 to 0.801 for top
[10/17 15:53:15    249s] === lastAutoLevel = 3 
[10/17 15:53:15    249s] === macro end level: 6 ===
[10/17 15:53:15    249s] [adp] 0:1:0:1
[10/17 15:53:15    249s] Clock gating cells determined by native netlist tracing.
[10/17 15:53:15    249s] Effort level <high> specified for reg2reg path_group
[10/17 15:53:15    249s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:53:15    249s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:53:15    249s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2403.4M
[10/17 15:53:15    249s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:53:15    249s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:53:15    249s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2403.4M
[10/17 15:53:15    249s] Iteration  3: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:53:15    249s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:53:15    249s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2403.4M
[10/17 15:53:15    249s] Total number of setup views is 1.
[10/17 15:53:15    249s] Total number of active setup views is 1.
[10/17 15:53:15    249s] Active setup views:
[10/17 15:53:15    249s]     worst_case
[10/17 15:53:15    249s] Iteration  4: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:53:15    249s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:53:15    249s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2403.4M
[10/17 15:53:15    249s] Iteration  5: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:53:15    249s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:53:15    249s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2403.4M
[10/17 15:53:15    249s] Iteration  6: Total net bbox = 1.025e+02 (6.07e+01 4.18e+01)
[10/17 15:53:15    249s]               Est.  stn bbox = 1.080e+02 (6.38e+01 4.42e+01)
[10/17 15:53:15    249s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2403.4M
[10/17 15:53:15    249s] *** cost = 1.025e+02 (6.07e+01 4.18e+01) (cpu for global=0:00:00.0) real=0:00:00.0***
[10/17 15:53:15    249s] Info: 0 clock gating cells identified, 0 (on average) moved
[10/17 15:53:16    250s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[10/17 15:53:16    250s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[10/17 15:53:16    250s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/17 15:53:16    250s] Type 'man IMPSP-9025' for more detail.
[10/17 15:53:16    250s] #spOpts: mergeVia=F 
[10/17 15:53:16    250s] Core basic site is CORE
[10/17 15:53:16    250s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/17 15:53:16    250s] *** Starting refinePlace (0:04:10 mem=2365.0M) ***
[10/17 15:53:16    250s] Total net bbox length = 1.025e+02 (6.070e+01 4.180e+01) (ext = 8.140e+01)
[10/17 15:53:16    250s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/17 15:53:16    250s] Starting refinePlace ...
[10/17 15:53:16    250s] default core: bins with density >  0.75 =    0 % ( 0 / 1 )
[10/17 15:53:16    250s] Density distribution unevenness ratio = 0.000%
[10/17 15:53:16    250s]   Spread Effort: high, standalone mode, useDDP on.
[10/17 15:53:16    250s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2365.0MB) @(0:04:10 - 0:04:10).
[10/17 15:53:16    250s] Move report: preRPlace moves 8 insts, mean move: 2.16 um, max move: 3.80 um
[10/17 15:53:16    250s] 	Max move on inst (y_reg[0]): (7.80, 6.80) --> (9.80, 5.00)
[10/17 15:53:16    250s] 	Length: 19 sites, height: 1 rows, site name: CORE, cell type: DFQM2RA
[10/17 15:53:16    250s] wireLenOptFixPriorityInst 0 inst fixed
[10/17 15:53:16    250s] Placement tweakage begins.
[10/17 15:53:16    250s] wire length = 6.620e+01
[10/17 15:53:16    250s] wire length = 5.100e+01
[10/17 15:53:16    250s] Placement tweakage ends.
[10/17 15:53:16    250s] Move report: tweak moves 5 insts, mean move: 2.72 um, max move: 4.20 um
[10/17 15:53:16    250s] 	Max move on inst (y_reg[0]): (9.80, 5.00) --> (5.60, 5.00)
[10/17 15:53:16    250s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/17 15:53:16    250s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2365.0MB) @(0:04:10 - 0:04:10).
[10/17 15:53:16    250s] Move report: Detail placement moves 8 insts, mean move: 2.06 um, max move: 4.00 um
[10/17 15:53:16    250s] 	Max move on inst (y_reg[0]): (7.80, 6.80) --> (5.60, 5.00)
[10/17 15:53:16    250s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2365.0MB
[10/17 15:53:16    250s] Statistics of distance of Instance movement in refine placement:
[10/17 15:53:16    250s]   maximum (X+Y) =         4.00 um
[10/17 15:53:16    250s]   inst (y_reg[0]) with max move: (7.8, 6.8) -> (5.6, 5)
[10/17 15:53:16    250s]   mean    (X+Y) =         2.06 um
[10/17 15:53:16    250s] Total instances flipped for WireLenOpt: 1
[10/17 15:53:16    250s] Summary Report:
[10/17 15:53:16    250s] Instances move: 8 (out of 8 movable)
[10/17 15:53:16    250s] Instances flipped: 0
[10/17 15:53:16    250s] Mean displacement: 2.06 um
[10/17 15:53:16    250s] Max displacement: 4.00 um (Instance: y_reg[0]) (7.8, 6.8) -> (5.6, 5)
[10/17 15:53:16    250s] 	Length: 19 sites, height: 1 rows, site name: CORE, cell type: DFQM2RA
[10/17 15:53:16    250s] Total instances moved : 8
[10/17 15:53:16    250s] Total net bbox length = 1.213e+02 (6.730e+01 5.400e+01) (ext = 7.110e+01)
[10/17 15:53:16    250s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2365.0MB
[10/17 15:53:16    250s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2365.0MB) @(0:04:10 - 0:04:10).
[10/17 15:53:16    250s] *** Finished refinePlace (0:04:10 mem=2365.0M) ***
[10/17 15:53:16    250s] *** End of Placement (cpu=0:00:04.8, real=0:00:05.0, mem=2365.0M) ***
[10/17 15:53:16    250s] #spOpts: mergeVia=F 
[10/17 15:53:16    250s] Core basic site is CORE
[10/17 15:53:16    250s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/17 15:53:16    250s] default core: bins with density >  0.75 =    0 % ( 0 / 1 )
[10/17 15:53:16    250s] Density distribution unevenness ratio = 0.000%
[10/17 15:53:16    250s] *** Free Virtual Timing Model ...(mem=2365.0M)
[10/17 15:53:16    250s] Starting congestion repair ...
[10/17 15:53:16    250s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[10/17 15:53:16    250s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[10/17 15:53:16    250s] Starting Early Global Route congestion estimation: mem = 2365.0M
[10/17 15:53:16    250s] (I)       Reading DB...
[10/17 15:53:16    250s] (I)       congestionReportName   : 
[10/17 15:53:16    250s] (I)       layerRangeFor2DCongestion : 
[10/17 15:53:16    250s] (I)       buildTerm2TermWires    : 1
[10/17 15:53:16    250s] (I)       doTrackAssignment      : 1
[10/17 15:53:16    250s] (I)       dumpBookshelfFiles     : 0
[10/17 15:53:16    250s] (I)       numThreads             : 1
[10/17 15:53:16    250s] (I)       bufferingAwareRouting  : false
[10/17 15:53:16    250s] [NR-eGR] honorMsvRouteConstraint: false
[10/17 15:53:16    250s] (I)       honorPin               : false
[10/17 15:53:16    250s] (I)       honorPinGuide          : true
[10/17 15:53:16    250s] (I)       honorPartition         : false
[10/17 15:53:16    250s] (I)       allowPartitionCrossover: false
[10/17 15:53:16    250s] (I)       honorSingleEntry       : true
[10/17 15:53:16    250s] (I)       honorSingleEntryStrong : true
[10/17 15:53:16    250s] (I)       handleViaSpacingRule   : false
[10/17 15:53:16    250s] (I)       handleEolSpacingRule   : false
[10/17 15:53:16    250s] (I)       PDConstraint           : none
[10/17 15:53:16    250s] (I)       expBetterNDRHandling   : false
[10/17 15:53:16    250s] [NR-eGR] honorClockSpecNDR      : 0
[10/17 15:53:16    250s] (I)       routingEffortLevel     : 3
[10/17 15:53:16    250s] (I)       effortLevel            : standard
[10/17 15:53:16    250s] [NR-eGR] minRouteLayer          : 2
[10/17 15:53:16    250s] [NR-eGR] maxRouteLayer          : 127
[10/17 15:53:16    250s] (I)       relaxedTopLayerCeiling : 127
[10/17 15:53:16    250s] (I)       relaxedBottomLayerFloor: 2
[10/17 15:53:16    250s] (I)       numRowsPerGCell        : 1
[10/17 15:53:16    250s] (I)       speedUpLargeDesign     : 0
[10/17 15:53:16    250s] (I)       multiThreadingTA       : 1
[10/17 15:53:16    250s] (I)       blkAwareLayerSwitching : 1
[10/17 15:53:16    250s] (I)       optimizationMode       : false
[10/17 15:53:16    250s] (I)       routeSecondPG          : false
[10/17 15:53:16    250s] (I)       scenicRatioForLayerRelax: 0.00
[10/17 15:53:16    250s] (I)       detourLimitForLayerRelax: 0.00
[10/17 15:53:16    250s] (I)       punchThroughDistance   : 500.00
[10/17 15:53:16    250s] (I)       scenicBound            : 1.15
[10/17 15:53:16    250s] (I)       maxScenicToAvoidBlk    : 100.00
[10/17 15:53:16    250s] (I)       source-to-sink ratio   : 0.00
[10/17 15:53:16    250s] (I)       targetCongestionRatioH : 1.00
[10/17 15:53:16    250s] (I)       targetCongestionRatioV : 1.00
[10/17 15:53:16    250s] (I)       layerCongestionRatio   : 0.70
[10/17 15:53:16    250s] (I)       m1CongestionRatio      : 0.10
[10/17 15:53:16    250s] (I)       m2m3CongestionRatio    : 0.70
[10/17 15:53:16    250s] (I)       localRouteEffort       : 1.00
[10/17 15:53:16    250s] (I)       numSitesBlockedByOneVia: 8.00
[10/17 15:53:16    250s] (I)       supplyScaleFactorH     : 1.00
[10/17 15:53:16    250s] (I)       supplyScaleFactorV     : 1.00
[10/17 15:53:16    250s] (I)       highlight3DOverflowFactor: 0.00
[10/17 15:53:16    250s] (I)       doubleCutViaModelingRatio: 0.00
[10/17 15:53:16    250s] (I)       routeVias              : 
[10/17 15:53:16    250s] (I)       readTROption           : true
[10/17 15:53:16    250s] (I)       extraSpacingFactor     : 1.00
[10/17 15:53:16    250s] [NR-eGR] numTracksPerClockWire  : 0
[10/17 15:53:16    250s] (I)       routeSelectedNetsOnly  : false
[10/17 15:53:16    250s] (I)       clkNetUseMaxDemand     : false
[10/17 15:53:16    250s] (I)       extraDemandForClocks   : 0
[10/17 15:53:16    250s] (I)       steinerRemoveLayers    : false
[10/17 15:53:16    250s] (I)       demoteLayerScenicScale : 1.00
[10/17 15:53:16    250s] (I)       nonpreferLayerCostScale : 100.00
[10/17 15:53:16    250s] (I)       spanningTreeRefinement : false
[10/17 15:53:16    250s] (I)       spanningTreeRefinementAlpha : -1.00
[10/17 15:53:16    250s] (I)       before initializing RouteDB syMemory usage = 2365.0 MB
[10/17 15:53:16    250s] (I)       starting read tracks
[10/17 15:53:16    250s] (I)       build grid graph
[10/17 15:53:16    250s] (I)       build grid graph start
[10/17 15:53:16    250s] [NR-eGR] Layer1 has no routable track
[10/17 15:53:16    250s] [NR-eGR] Layer2 has single uniform track structure
[10/17 15:53:16    250s] [NR-eGR] Layer3 has single uniform track structure
[10/17 15:53:16    250s] [NR-eGR] Layer4 has single uniform track structure
[10/17 15:53:16    250s] [NR-eGR] Layer5 has single uniform track structure
[10/17 15:53:16    250s] [NR-eGR] Layer6 has single uniform track structure
[10/17 15:53:16    250s] [NR-eGR] Layer7 has single uniform track structure
[10/17 15:53:16    250s] [NR-eGR] Layer8 has single uniform track structure
[10/17 15:53:16    250s] [NR-eGR] Layer9 has single uniform track structure
[10/17 15:53:16    250s] (I)       build grid graph end
[10/17 15:53:16    250s] (I)       numViaLayers=8
[10/17 15:53:16    250s] (I)       Reading via V12_VV for layer: 0 
[10/17 15:53:16    250s] (I)       Reading via VIA23 for layer: 1 
[10/17 15:53:16    250s] (I)       Reading via VIA34 for layer: 2 
[10/17 15:53:16    250s] (I)       Reading via V45_HH for layer: 3 
[10/17 15:53:16    250s] (I)       Reading via VIA56 for layer: 4 
[10/17 15:53:16    250s] (I)       Reading via VIA67 for layer: 5 
[10/17 15:53:16    250s] (I)       Reading via VIA78 for layer: 6 
[10/17 15:53:16    250s] (I)       Reading via VIA_TMV for layer: 7 
[10/17 15:53:16    250s] (I)       end build via table
[10/17 15:53:16    250s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[10/17 15:53:16    250s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/17 15:53:16    250s] (I)       readDataFromPlaceDB
[10/17 15:53:16    250s] (I)       Read net information..
[10/17 15:53:16    250s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[10/17 15:53:16    250s] (I)       Read testcase time = 0.000 seconds
[10/17 15:53:16    250s] 
[10/17 15:53:16    250s] (I)       read default dcut vias
[10/17 15:53:16    250s] (I)       Reading via V12_2x1_HV_E for layer: 0 
[10/17 15:53:16    250s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[10/17 15:53:16    250s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[10/17 15:53:16    250s] (I)       Reading via V45_2x1_VH_E for layer: 3 
[10/17 15:53:16    250s] (I)       Reading via V56_2x1_HV_E for layer: 4 
[10/17 15:53:16    250s] (I)       Reading via V67_2x1_VH_E for layer: 5 
[10/17 15:53:16    250s] (I)       Reading via VIA78 for layer: 6 
[10/17 15:53:16    250s] (I)       Reading via VIA_TMV for layer: 7 
[10/17 15:53:16    250s] (I)       build grid graph start
[10/17 15:53:16    250s] (I)       build grid graph end
[10/17 15:53:16    250s] (I)       Model blockage into capacity
[10/17 15:53:16    250s] (I)       Read numBlocks=168  numPreroutedWires=0  numCapScreens=0
[10/17 15:53:16    250s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/17 15:53:16    250s] (I)       blocked area on Layer2 : 32000000  (2.68%)
[10/17 15:53:16    250s] (I)       blocked area on Layer3 : 34560000  (2.89%)
[10/17 15:53:16    250s] (I)       blocked area on Layer4 : 32000000  (2.68%)
[10/17 15:53:16    250s] (I)       blocked area on Layer5 : 63360000  (5.30%)
[10/17 15:53:16    250s] (I)       blocked area on Layer6 : 464000000  (38.83%)
[10/17 15:53:16    250s] (I)       blocked area on Layer7 : 880736000  (73.70%)
[10/17 15:53:16    250s] (I)       blocked area on Layer8 : 530912000  (44.43%)
[10/17 15:53:16    250s] (I)       blocked area on Layer9 : 0  (0.00%)
[10/17 15:53:16    250s] (I)       Modeling time = 0.000 seconds
[10/17 15:53:16    250s] 
[10/17 15:53:16    250s] (I)       Number of ignored nets = 0
[10/17 15:53:16    250s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/17 15:53:16    250s] (I)       Number of clock nets = 1.  Ignored: No
[10/17 15:53:16    250s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/17 15:53:16    250s] (I)       Number of special nets = 0.  Ignored: Yes
[10/17 15:53:16    250s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/17 15:53:16    250s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/17 15:53:16    250s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/17 15:53:16    250s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/17 15:53:16    250s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/17 15:53:16    250s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/17 15:53:16    250s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2365.0 MB
[10/17 15:53:16    250s] (I)       Ndr track 0 does not exist
[10/17 15:53:16    250s] (I)       Layer1  viaCost=300.00
[10/17 15:53:16    250s] (I)       Layer2  viaCost=100.00
[10/17 15:53:16    250s] (I)       Layer3  viaCost=100.00
[10/17 15:53:16    250s] (I)       Layer4  viaCost=200.00
[10/17 15:53:16    250s] (I)       Layer5  viaCost=100.00
[10/17 15:53:16    250s] (I)       Layer6  viaCost=200.00
[10/17 15:53:16    250s] (I)       Layer7  viaCost=100.00
[10/17 15:53:16    250s] (I)       Layer8  viaCost=500.00
[10/17 15:53:16    250s] (I)       ---------------------Grid Graph Info--------------------
[10/17 15:53:16    250s] (I)       routing area        :  (0, 0) - (38800, 30800)
[10/17 15:53:16    250s] (I)       core area           :  (10000, 10000) - (28800, 20800)
[10/17 15:53:16    250s] (I)       Site Width          :   400  (dbu)
[10/17 15:53:16    250s] (I)       Row Height          :  3600  (dbu)
[10/17 15:53:16    250s] (I)       GCell Width         :  3600  (dbu)
[10/17 15:53:16    250s] (I)       GCell Height        :  3600  (dbu)
[10/17 15:53:16    250s] (I)       grid                :    10     8     9
[10/17 15:53:16    250s] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0
[10/17 15:53:16    250s] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600
[10/17 15:53:16    250s] (I)       Default wire width  :   180   200   200   200   400   400   800   800  5400
[10/17 15:53:16    250s] (I)       Default wire space  :   180   200   200   200   400   400   800   800  3200
[10/17 15:53:16    250s] (I)       Default pitch size  :   360   400   400   400   800   800  1600  1600 12000
[10/17 15:53:16    250s] (I)       First Track Coord   :     0   200   400   200   400   800  2000  1200 16000
[10/17 15:53:16    250s] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  4.50  4.50  2.25  2.25  0.30
[10/17 15:53:16    250s] (I)       Total num of tracks :     0    97    76    97    38    48    18    24     2
[10/17 15:53:16    250s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/17 15:53:16    250s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/17 15:53:16    250s] (I)       --------------------------------------------------------
[10/17 15:53:16    250s] 
[10/17 15:53:16    250s] [NR-eGR] ============ Routing rule table ============
[10/17 15:53:16    250s] [NR-eGR] Rule id 0. Nets 12 
[10/17 15:53:16    250s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/17 15:53:16    250s] [NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[10/17 15:53:16    250s] [NR-eGR] ========================================
[10/17 15:53:16    250s] [NR-eGR] 
[10/17 15:53:16    250s] (I)       After initializing earlyGlobalRoute syMemory usage = 2365.0 MB
[10/17 15:53:16    250s] (I)       Loading and dumping file time : 0.00 seconds
[10/17 15:53:16    250s] (I)       ============= Initialization =============
[10/17 15:53:16    250s] (I)       totalPins=32  totalGlobalPin=29 (90.62%)
[10/17 15:53:16    250s] (I)       total 2D Cap : 3075 = (1205 H, 1870 V)
[10/17 15:53:16    250s] [NR-eGR] Layer group 1: route 12 net(s) in layer range [2, 9]
[10/17 15:53:16    250s] (I)       ============  Phase 1a Route ============
[10/17 15:53:16    250s] (I)       Phase 1a runs 0.00 seconds
[10/17 15:53:16    250s] (I)       Usage: 25 = (14 H, 11 V) = (1.16% H, 0.59% V) = (2.520e+01um H, 1.980e+01um V)
[10/17 15:53:16    250s] (I)       
[10/17 15:53:16    250s] (I)       ============  Phase 1b Route ============
[10/17 15:53:16    250s] (I)       Usage: 25 = (14 H, 11 V) = (1.16% H, 0.59% V) = (2.520e+01um H, 1.980e+01um V)
[10/17 15:53:16    250s] (I)       
[10/17 15:53:16    250s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.500000e+01um
[10/17 15:53:16    250s] (I)       ============  Phase 1c Route ============
[10/17 15:53:16    250s] (I)       Usage: 25 = (14 H, 11 V) = (1.16% H, 0.59% V) = (2.520e+01um H, 1.980e+01um V)
[10/17 15:53:16    250s] (I)       
[10/17 15:53:16    250s] (I)       ============  Phase 1d Route ============
[10/17 15:53:16    250s] (I)       Usage: 25 = (14 H, 11 V) = (1.16% H, 0.59% V) = (2.520e+01um H, 1.980e+01um V)
[10/17 15:53:16    250s] (I)       
[10/17 15:53:16    250s] (I)       ============  Phase 1e Route ============
[10/17 15:53:16    250s] (I)       Phase 1e runs 0.00 seconds
[10/17 15:53:16    250s] (I)       Usage: 25 = (14 H, 11 V) = (1.16% H, 0.59% V) = (2.520e+01um H, 1.980e+01um V)
[10/17 15:53:16    250s] (I)       
[10/17 15:53:16    250s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.500000e+01um
[10/17 15:53:16    250s] [NR-eGR] 
[10/17 15:53:16    250s] (I)       ============  Phase 1l Route ============
[10/17 15:53:16    250s] (I)       Phase 1l runs 0.00 seconds
[10/17 15:53:16    250s] (I)       
[10/17 15:53:16    250s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/17 15:53:16    250s] (I)                      OverCon            
[10/17 15:53:16    250s] (I)                       #Gcell     %Gcell
[10/17 15:53:16    250s] (I)       Layer              (0)    OverCon 
[10/17 15:53:16    250s] (I)       ------------------------------------
[10/17 15:53:16    250s] (I)       Layer1       0( 0.00%)   ( 0.00%) 
[10/17 15:53:16    250s] (I)       Layer2       0( 0.00%)   ( 0.00%) 
[10/17 15:53:16    250s] (I)       Layer3       0( 0.00%)   ( 0.00%) 
[10/17 15:53:16    250s] (I)       Layer4       0( 0.00%)   ( 0.00%) 
[10/17 15:53:16    250s] (I)       Layer5       0( 0.00%)   ( 0.00%) 
[10/17 15:53:16    250s] (I)       Layer6       0( 0.00%)   ( 0.00%) 
[10/17 15:53:16    250s] (I)       Layer7       0( 0.00%)   ( 0.00%) 
[10/17 15:53:16    250s] (I)       Layer8       0( 0.00%)   ( 0.00%) 
[10/17 15:53:16    250s] (I)       Layer9       0( 0.00%)   ( 0.00%) 
[10/17 15:53:16    250s] (I)       ------------------------------------
[10/17 15:53:16    250s] (I)       Total        0( 0.00%)   ( 0.00%) 
[10/17 15:53:16    250s] (I)       
[10/17 15:53:16    250s] (I)       Total Global Routing Runtime: 0.00 seconds
[10/17 15:53:16    250s] (I)       total 2D Cap : 3112 = (1219 H, 1893 V)
[10/17 15:53:16    250s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/17 15:53:16    250s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/17 15:53:16    250s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 2365.0M
[10/17 15:53:16    250s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/17 15:53:16    250s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[10/17 15:53:16    250s] 
[10/17 15:53:16    250s] ** np local hotspot detection info verbose **
[10/17 15:53:16    250s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[10/17 15:53:16    250s] 
[10/17 15:53:16    250s] Skipped repairing congestion.
[10/17 15:53:16    250s] Starting Early Global Route wiring: mem = 2365.0M
[10/17 15:53:16    250s] (I)       ============= track Assignment ============
[10/17 15:53:16    250s] (I)       extract Global 3D Wires
[10/17 15:53:16    250s] (I)       Extract Global WL : time=0.00
[10/17 15:53:16    250s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[10/17 15:53:16    250s] (I)       Initialization real time=0.00 seconds
[10/17 15:53:16    250s] (I)       Kernel real time=0.00 seconds
[10/17 15:53:16    250s] (I)       End Greedy Track Assignment
[10/17 15:53:16    250s] [NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 32
[10/17 15:53:16    250s] [NR-eGR] Layer2(ME2)(V) length: 2.000000e+01um, number of vias: 37
[10/17 15:53:16    250s] [NR-eGR] Layer3(ME3)(H) length: 2.920000e+01um, number of vias: 3
[10/17 15:53:16    250s] [NR-eGR] Layer4(ME4)(V) length: 3.600000e+00um, number of vias: 0
[10/17 15:53:16    250s] [NR-eGR] Layer5(ME5)(H) length: 0.000000e+00um, number of vias: 0
[10/17 15:53:16    250s] [NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[10/17 15:53:16    250s] [NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[10/17 15:53:16    250s] [NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[10/17 15:53:16    250s] [NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[10/17 15:53:16    250s] [NR-eGR] Total length: 5.280000e+01um, number of vias: 72
[10/17 15:53:16    250s] Early Global Route wiring runtime: 0.00 seconds, mem = 2341.0M
[10/17 15:53:16    250s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[10/17 15:53:16    250s] *** Finishing placeDesign default flow ***
[10/17 15:53:16    250s] **placeDesign ... cpu = 0: 0:10, real = 0: 0:10, mem = 2341.0M **
[10/17 15:53:16    250s] 
[10/17 15:53:16    250s] *** Summary of all messages that are not suppressed in this session:
[10/17 15:53:16    250s] Severity  ID               Count  Summary                                  
[10/17 15:53:16    250s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[10/17 15:53:16    250s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[10/17 15:53:16    250s] *** Message Summary: 2 warning(s), 0 error(s)
[10/17 15:53:16    250s] 
[10/17 15:53:26    251s] <CMD> setPlaceMode -fp false
[10/17 15:53:26    251s] <CMD> placeDesign
[10/17 15:53:26    251s] *** Starting placeDesign default flow ***
[10/17 15:53:26    251s] *** Start deleteBufferTree ***
[10/17 15:53:26    251s] Info: Detect buffers to remove automatically.
[10/17 15:53:26    251s] Analyzing netlist ...
[10/17 15:53:26    251s] Updating netlist
[10/17 15:53:26    251s] 
[10/17 15:53:26    251s] *summary: 0 instances (buffers/inverters) removed
[10/17 15:53:26    251s] *** Finish deleteBufferTree (0:00:00.0) ***
[10/17 15:53:26    251s] **INFO: Enable pre-place timing setting for timing analysis
[10/17 15:53:26    251s] Set Using Default Delay Limit as 101.
[10/17 15:53:26    251s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[10/17 15:53:26    251s] Set Default Net Delay as 0 ps.
[10/17 15:53:26    251s] Set Default Net Load as 0 pF. 
[10/17 15:53:26    251s] **INFO: Analyzing IO path groups for slack adjustment
[10/17 15:53:26    251s] Effort level <high> specified for reg2reg_tmp.7631 path_group
[10/17 15:53:26    251s] #################################################################################
[10/17 15:53:26    251s] # Design Stage: PreRoute
[10/17 15:53:26    251s] # Design Name: mod5_counter
[10/17 15:53:26    251s] # Design Mode: 90nm
[10/17 15:53:26    251s] # Analysis Mode: MMMC Non-OCV 
[10/17 15:53:26    251s] # Parasitics Mode: No SPEF/RCDB
[10/17 15:53:26    251s] # Signoff Settings: SI Off 
[10/17 15:53:26    251s] #################################################################################
[10/17 15:53:26    251s] Calculate delays in BcWc mode...
[10/17 15:53:26    251s] Topological Sorting (REAL = 0:00:00.0, MEM = 2361.0M, InitMEM = 2361.0M)
[10/17 15:53:26    251s] Updating RC grid for preRoute extraction ...
[10/17 15:53:26    251s] End AAE Lib Interpolated Model. (MEM=2377.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 15:53:26    251s] Total number of fetched objects 12
[10/17 15:53:26    251s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 15:53:26    251s] End delay calculation. (MEM=2460.39 CPU=0:00:00.0 REAL=0:00:00.0)
[10/17 15:53:26    251s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2460.4M) ***
[10/17 15:53:26    251s] **INFO: Disable pre-place timing setting for timing analysis
[10/17 15:53:26    251s] Set Using Default Delay Limit as 1000.
[10/17 15:53:26    251s] Set Default Net Delay as 1000 ps.
[10/17 15:53:26    251s] Set Default Net Load as 0.5 pF. 
[10/17 15:53:26    251s] **INFO: Pre-place timing setting for timing analysis already disabled
[10/17 15:53:26    251s] Deleted 0 physical inst  (cell - / prefix -).
[10/17 15:53:26    251s] *** Starting "NanoPlace(TM) placement v#2 (mem=2446.3M)" ...
[10/17 15:53:27    251s] Summary for sequential cells identification: 
[10/17 15:53:27    251s] Identified SBFF number: 276
[10/17 15:53:27    251s] Identified MBFF number: 0
[10/17 15:53:27    251s] Identified SB Latch number: 0
[10/17 15:53:27    251s] Identified MB Latch number: 0
[10/17 15:53:27    251s] Not identified SBFF number: 0
[10/17 15:53:27    251s] Not identified MBFF number: 0
[10/17 15:53:27    251s] Not identified SB Latch number: 0
[10/17 15:53:27    251s] Not identified MB Latch number: 0
[10/17 15:53:27    251s] Number of sequential cells which are not FFs: 118
[10/17 15:53:27    251s] 
[10/17 15:53:27    251s] total jobs 21406
[10/17 15:53:27    251s] multi thread init TemplateIndex for each ta. thread num 1
[10/17 15:53:29    254s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:02.8 mem=2446.3M) ***
[10/17 15:53:30    255s] *** Build Virtual Sizing Timing Model
[10/17 15:53:30    255s] (cpu=0:00:03.8 mem=2446.3M) ***
[10/17 15:53:30    255s] No user setting net weight.
[10/17 15:53:30    255s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[10/17 15:53:30    255s] Scan chains were not defined.
[10/17 15:53:30    255s] #std cell=8 (0 fixed + 8 movable) #block=0 (0 floating + 0 preplaced)
[10/17 15:53:30    255s] #ioInst=0 #net=12 #term=37 #term/net=3.08, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=5
[10/17 15:53:30    255s] stdCell: 8 single + 0 double + 0 multi
[10/17 15:53:30    255s] Total standard cell length = 0.0186 (mm), area = 0.0000 (mm^2)
[10/17 15:53:30    255s] Core basic site is CORE
[10/17 15:53:30    255s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/17 15:53:30    255s] Apply auto density screen in pre-place stage.
[10/17 15:53:30    255s] Auto density screen increases utilization from 0.660 to 0.660
[10/17 15:53:30    255s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 2446.3M
[10/17 15:53:30    255s] Average module density = 0.660.
[10/17 15:53:30    255s] Density for the design = 0.660.
[10/17 15:53:30    255s]        = stdcell_area 93 sites (33 um^2) / alloc_area 141 sites (51 um^2).
[10/17 15:53:30    255s] Pin Density = 0.2624.
[10/17 15:53:30    255s]             = total # of pins 37 / total area 141.
[10/17 15:53:30    255s] Initial padding reaches pin density 0.429 for top
[10/17 15:53:30    255s] Initial padding increases density from 0.660 to 0.801 for top
[10/17 15:53:30    255s] === lastAutoLevel = 3 
[10/17 15:53:30    255s] === macro end level: 6 ===
[10/17 15:53:30    255s] [adp] 0:1:0:1
[10/17 15:53:30    255s] Clock gating cells determined by native netlist tracing.
[10/17 15:53:30    255s] Effort level <high> specified for reg2reg path_group
[10/17 15:53:30    255s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:53:30    255s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:53:30    255s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2407.2M
[10/17 15:53:30    255s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:53:30    255s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:53:30    255s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2407.2M
[10/17 15:53:30    255s] Iteration  3: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:53:30    255s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:53:30    255s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2407.2M
[10/17 15:53:30    255s] Total number of setup views is 1.
[10/17 15:53:30    255s] Total number of active setup views is 1.
[10/17 15:53:30    255s] Active setup views:
[10/17 15:53:30    255s]     worst_case
[10/17 15:53:30    255s] Iteration  4: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:53:30    255s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:53:30    255s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2407.2M
[10/17 15:53:30    255s] Iteration  5: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:53:30    255s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[10/17 15:53:30    255s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2407.2M
[10/17 15:53:30    255s] Iteration  6: Total net bbox = 1.025e+02 (6.07e+01 4.18e+01)
[10/17 15:53:30    255s]               Est.  stn bbox = 1.080e+02 (6.38e+01 4.42e+01)
[10/17 15:53:30    255s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2407.2M
[10/17 15:53:30    255s] *** cost = 1.025e+02 (6.07e+01 4.18e+01) (cpu for global=0:00:00.0) real=0:00:00.0***
[10/17 15:53:30    255s] Info: 0 clock gating cells identified, 0 (on average) moved
[10/17 15:53:31    256s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[10/17 15:53:31    256s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[10/17 15:53:31    256s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/17 15:53:31    256s] Type 'man IMPSP-9025' for more detail.
[10/17 15:53:31    256s] #spOpts: mergeVia=F 
[10/17 15:53:31    256s] Core basic site is CORE
[10/17 15:53:31    256s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/17 15:53:31    256s] *** Starting refinePlace (0:04:17 mem=2370.7M) ***
[10/17 15:53:31    256s] Total net bbox length = 1.025e+02 (6.070e+01 4.180e+01) (ext = 8.140e+01)
[10/17 15:53:31    256s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/17 15:53:31    256s] Starting refinePlace ...
[10/17 15:53:31    256s] default core: bins with density >  0.75 =    0 % ( 0 / 1 )
[10/17 15:53:31    256s] Density distribution unevenness ratio = 0.000%
[10/17 15:53:31    256s]   Spread Effort: high, standalone mode, useDDP on.
[10/17 15:53:31    256s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2370.7MB) @(0:04:17 - 0:04:17).
[10/17 15:53:31    256s] Move report: preRPlace moves 8 insts, mean move: 2.16 um, max move: 3.80 um
[10/17 15:53:31    256s] 	Max move on inst (y_reg[0]): (7.80, 6.80) --> (9.80, 5.00)
[10/17 15:53:31    256s] 	Length: 19 sites, height: 1 rows, site name: CORE, cell type: DFQM2RA
[10/17 15:53:31    256s] wireLenOptFixPriorityInst 0 inst fixed
[10/17 15:53:31    256s] Placement tweakage begins.
[10/17 15:53:31    256s] wire length = 6.620e+01
[10/17 15:53:31    256s] wire length = 5.100e+01
[10/17 15:53:31    256s] Placement tweakage ends.
[10/17 15:53:31    256s] Move report: tweak moves 5 insts, mean move: 2.72 um, max move: 4.20 um
[10/17 15:53:31    256s] 	Max move on inst (y_reg[0]): (9.80, 5.00) --> (5.60, 5.00)
[10/17 15:53:31    256s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/17 15:53:31    256s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2370.7MB) @(0:04:17 - 0:04:17).
[10/17 15:53:31    256s] Move report: Detail placement moves 8 insts, mean move: 2.06 um, max move: 4.00 um
[10/17 15:53:31    256s] 	Max move on inst (y_reg[0]): (7.80, 6.80) --> (5.60, 5.00)
[10/17 15:53:31    256s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2370.7MB
[10/17 15:53:31    256s] Statistics of distance of Instance movement in refine placement:
[10/17 15:53:31    256s]   maximum (X+Y) =         4.00 um
[10/17 15:53:31    256s]   inst (y_reg[0]) with max move: (7.8, 6.8) -> (5.6, 5)
[10/17 15:53:31    256s]   mean    (X+Y) =         2.06 um
[10/17 15:53:31    256s] Total instances flipped for WireLenOpt: 1
[10/17 15:53:31    256s] Summary Report:
[10/17 15:53:31    256s] Instances move: 8 (out of 8 movable)
[10/17 15:53:31    256s] Instances flipped: 0
[10/17 15:53:31    256s] Mean displacement: 2.06 um
[10/17 15:53:31    256s] Max displacement: 4.00 um (Instance: y_reg[0]) (7.8, 6.8) -> (5.6, 5)
[10/17 15:53:31    256s] 	Length: 19 sites, height: 1 rows, site name: CORE, cell type: DFQM2RA
[10/17 15:53:31    256s] Total instances moved : 8
[10/17 15:53:31    256s] Total net bbox length = 1.213e+02 (6.730e+01 5.400e+01) (ext = 7.110e+01)
[10/17 15:53:31    256s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2370.7MB
[10/17 15:53:31    256s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2370.7MB) @(0:04:17 - 0:04:17).
[10/17 15:53:31    256s] *** Finished refinePlace (0:04:17 mem=2370.7M) ***
[10/17 15:53:31    256s] *** End of Placement (cpu=0:00:04.9, real=0:00:05.0, mem=2370.7M) ***
[10/17 15:53:31    256s] #spOpts: mergeVia=F 
[10/17 15:53:31    256s] Core basic site is CORE
[10/17 15:53:31    256s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/17 15:53:31    256s] default core: bins with density >  0.75 =    0 % ( 0 / 1 )
[10/17 15:53:31    256s] Density distribution unevenness ratio = 0.000%
[10/17 15:53:32    256s] *** Free Virtual Timing Model ...(mem=2370.7M)
[10/17 15:53:32    256s] Starting congestion repair ...
[10/17 15:53:32    256s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[10/17 15:53:32    256s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[10/17 15:53:32    256s] Starting Early Global Route congestion estimation: mem = 2370.7M
[10/17 15:53:32    256s] (I)       Reading DB...
[10/17 15:53:32    256s] (I)       congestionReportName   : 
[10/17 15:53:32    256s] (I)       layerRangeFor2DCongestion : 
[10/17 15:53:32    256s] (I)       buildTerm2TermWires    : 1
[10/17 15:53:32    256s] (I)       doTrackAssignment      : 1
[10/17 15:53:32    256s] (I)       dumpBookshelfFiles     : 0
[10/17 15:53:32    256s] (I)       numThreads             : 1
[10/17 15:53:32    256s] (I)       bufferingAwareRouting  : false
[10/17 15:53:32    256s] [NR-eGR] honorMsvRouteConstraint: false
[10/17 15:53:32    256s] (I)       honorPin               : false
[10/17 15:53:32    256s] (I)       honorPinGuide          : true
[10/17 15:53:32    256s] (I)       honorPartition         : false
[10/17 15:53:32    256s] (I)       allowPartitionCrossover: false
[10/17 15:53:32    256s] (I)       honorSingleEntry       : true
[10/17 15:53:32    256s] (I)       honorSingleEntryStrong : true
[10/17 15:53:32    256s] (I)       handleViaSpacingRule   : false
[10/17 15:53:32    256s] (I)       handleEolSpacingRule   : false
[10/17 15:53:32    256s] (I)       PDConstraint           : none
[10/17 15:53:32    256s] (I)       expBetterNDRHandling   : false
[10/17 15:53:32    256s] [NR-eGR] honorClockSpecNDR      : 0
[10/17 15:53:32    256s] (I)       routingEffortLevel     : 3
[10/17 15:53:32    256s] (I)       effortLevel            : standard
[10/17 15:53:32    256s] [NR-eGR] minRouteLayer          : 2
[10/17 15:53:32    256s] [NR-eGR] maxRouteLayer          : 127
[10/17 15:53:32    256s] (I)       relaxedTopLayerCeiling : 127
[10/17 15:53:32    256s] (I)       relaxedBottomLayerFloor: 2
[10/17 15:53:32    256s] (I)       numRowsPerGCell        : 1
[10/17 15:53:32    256s] (I)       speedUpLargeDesign     : 0
[10/17 15:53:32    256s] (I)       multiThreadingTA       : 1
[10/17 15:53:32    256s] (I)       blkAwareLayerSwitching : 1
[10/17 15:53:32    256s] (I)       optimizationMode       : false
[10/17 15:53:32    256s] (I)       routeSecondPG          : false
[10/17 15:53:32    256s] (I)       scenicRatioForLayerRelax: 0.00
[10/17 15:53:32    256s] (I)       detourLimitForLayerRelax: 0.00
[10/17 15:53:32    256s] (I)       punchThroughDistance   : 500.00
[10/17 15:53:32    256s] (I)       scenicBound            : 1.15
[10/17 15:53:32    256s] (I)       maxScenicToAvoidBlk    : 100.00
[10/17 15:53:32    256s] (I)       source-to-sink ratio   : 0.00
[10/17 15:53:32    256s] (I)       targetCongestionRatioH : 1.00
[10/17 15:53:32    256s] (I)       targetCongestionRatioV : 1.00
[10/17 15:53:32    256s] (I)       layerCongestionRatio   : 0.70
[10/17 15:53:32    256s] (I)       m1CongestionRatio      : 0.10
[10/17 15:53:32    256s] (I)       m2m3CongestionRatio    : 0.70
[10/17 15:53:32    256s] (I)       localRouteEffort       : 1.00
[10/17 15:53:32    256s] (I)       numSitesBlockedByOneVia: 8.00
[10/17 15:53:32    256s] (I)       supplyScaleFactorH     : 1.00
[10/17 15:53:32    256s] (I)       supplyScaleFactorV     : 1.00
[10/17 15:53:32    256s] (I)       highlight3DOverflowFactor: 0.00
[10/17 15:53:32    256s] (I)       doubleCutViaModelingRatio: 0.00
[10/17 15:53:32    256s] (I)       routeVias              : 
[10/17 15:53:32    256s] (I)       readTROption           : true
[10/17 15:53:32    256s] (I)       extraSpacingFactor     : 1.00
[10/17 15:53:32    256s] [NR-eGR] numTracksPerClockWire  : 0
[10/17 15:53:32    256s] (I)       routeSelectedNetsOnly  : false
[10/17 15:53:32    256s] (I)       clkNetUseMaxDemand     : false
[10/17 15:53:32    256s] (I)       extraDemandForClocks   : 0
[10/17 15:53:32    256s] (I)       steinerRemoveLayers    : false
[10/17 15:53:32    256s] (I)       demoteLayerScenicScale : 1.00
[10/17 15:53:32    256s] (I)       nonpreferLayerCostScale : 100.00
[10/17 15:53:32    256s] (I)       spanningTreeRefinement : false
[10/17 15:53:32    256s] (I)       spanningTreeRefinementAlpha : -1.00
[10/17 15:53:32    256s] (I)       before initializing RouteDB syMemory usage = 2370.7 MB
[10/17 15:53:32    256s] (I)       starting read tracks
[10/17 15:53:32    256s] (I)       build grid graph
[10/17 15:53:32    256s] (I)       build grid graph start
[10/17 15:53:32    256s] [NR-eGR] Layer1 has no routable track
[10/17 15:53:32    256s] [NR-eGR] Layer2 has single uniform track structure
[10/17 15:53:32    256s] [NR-eGR] Layer3 has single uniform track structure
[10/17 15:53:32    256s] [NR-eGR] Layer4 has single uniform track structure
[10/17 15:53:32    256s] [NR-eGR] Layer5 has single uniform track structure
[10/17 15:53:32    256s] [NR-eGR] Layer6 has single uniform track structure
[10/17 15:53:32    256s] [NR-eGR] Layer7 has single uniform track structure
[10/17 15:53:32    256s] [NR-eGR] Layer8 has single uniform track structure
[10/17 15:53:32    256s] [NR-eGR] Layer9 has single uniform track structure
[10/17 15:53:32    256s] (I)       build grid graph end
[10/17 15:53:32    256s] (I)       numViaLayers=8
[10/17 15:53:32    256s] (I)       Reading via V12_VV for layer: 0 
[10/17 15:53:32    256s] (I)       Reading via VIA23 for layer: 1 
[10/17 15:53:32    256s] (I)       Reading via VIA34 for layer: 2 
[10/17 15:53:32    256s] (I)       Reading via V45_HH for layer: 3 
[10/17 15:53:32    256s] (I)       Reading via VIA56 for layer: 4 
[10/17 15:53:32    256s] (I)       Reading via VIA67 for layer: 5 
[10/17 15:53:32    256s] (I)       Reading via VIA78 for layer: 6 
[10/17 15:53:32    256s] (I)       Reading via VIA_TMV for layer: 7 
[10/17 15:53:32    256s] (I)       end build via table
[10/17 15:53:32    256s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[10/17 15:53:32    256s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/17 15:53:32    256s] (I)       readDataFromPlaceDB
[10/17 15:53:32    256s] (I)       Read net information..
[10/17 15:53:32    256s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[10/17 15:53:32    256s] (I)       Read testcase time = 0.000 seconds
[10/17 15:53:32    256s] 
[10/17 15:53:32    256s] (I)       read default dcut vias
[10/17 15:53:32    256s] (I)       Reading via V12_2x1_HV_E for layer: 0 
[10/17 15:53:32    256s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[10/17 15:53:32    256s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[10/17 15:53:32    256s] (I)       Reading via V45_2x1_VH_E for layer: 3 
[10/17 15:53:32    256s] (I)       Reading via V56_2x1_HV_E for layer: 4 
[10/17 15:53:32    256s] (I)       Reading via V67_2x1_VH_E for layer: 5 
[10/17 15:53:32    256s] (I)       Reading via VIA78 for layer: 6 
[10/17 15:53:32    256s] (I)       Reading via VIA_TMV for layer: 7 
[10/17 15:53:32    256s] (I)       build grid graph start
[10/17 15:53:32    256s] (I)       build grid graph end
[10/17 15:53:32    256s] (I)       Model blockage into capacity
[10/17 15:53:32    256s] (I)       Read numBlocks=168  numPreroutedWires=0  numCapScreens=0
[10/17 15:53:32    256s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/17 15:53:32    256s] (I)       blocked area on Layer2 : 32000000  (2.68%)
[10/17 15:53:32    256s] (I)       blocked area on Layer3 : 34560000  (2.89%)
[10/17 15:53:32    256s] (I)       blocked area on Layer4 : 32000000  (2.68%)
[10/17 15:53:32    256s] (I)       blocked area on Layer5 : 63360000  (5.30%)
[10/17 15:53:32    256s] (I)       blocked area on Layer6 : 464000000  (38.83%)
[10/17 15:53:32    256s] (I)       blocked area on Layer7 : 880736000  (73.70%)
[10/17 15:53:32    256s] (I)       blocked area on Layer8 : 530912000  (44.43%)
[10/17 15:53:32    256s] (I)       blocked area on Layer9 : 0  (0.00%)
[10/17 15:53:32    256s] (I)       Modeling time = 0.000 seconds
[10/17 15:53:32    256s] 
[10/17 15:53:32    256s] (I)       Number of ignored nets = 0
[10/17 15:53:32    256s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/17 15:53:32    256s] (I)       Number of clock nets = 1.  Ignored: No
[10/17 15:53:32    256s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/17 15:53:32    256s] (I)       Number of special nets = 0.  Ignored: Yes
[10/17 15:53:32    256s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/17 15:53:32    256s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/17 15:53:32    256s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/17 15:53:32    256s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/17 15:53:32    256s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/17 15:53:32    256s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/17 15:53:32    256s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2370.7 MB
[10/17 15:53:32    256s] (I)       Ndr track 0 does not exist
[10/17 15:53:32    256s] (I)       Layer1  viaCost=300.00
[10/17 15:53:32    256s] (I)       Layer2  viaCost=100.00
[10/17 15:53:32    256s] (I)       Layer3  viaCost=100.00
[10/17 15:53:32    256s] (I)       Layer4  viaCost=200.00
[10/17 15:53:32    256s] (I)       Layer5  viaCost=100.00
[10/17 15:53:32    256s] (I)       Layer6  viaCost=200.00
[10/17 15:53:32    256s] (I)       Layer7  viaCost=100.00
[10/17 15:53:32    256s] (I)       Layer8  viaCost=500.00
[10/17 15:53:32    256s] (I)       ---------------------Grid Graph Info--------------------
[10/17 15:53:32    256s] (I)       routing area        :  (0, 0) - (38800, 30800)
[10/17 15:53:32    256s] (I)       core area           :  (10000, 10000) - (28800, 20800)
[10/17 15:53:32    256s] (I)       Site Width          :   400  (dbu)
[10/17 15:53:32    256s] (I)       Row Height          :  3600  (dbu)
[10/17 15:53:32    256s] (I)       GCell Width         :  3600  (dbu)
[10/17 15:53:32    256s] (I)       GCell Height        :  3600  (dbu)
[10/17 15:53:32    256s] (I)       grid                :    10     8     9
[10/17 15:53:32    256s] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0
[10/17 15:53:32    256s] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600
[10/17 15:53:32    256s] (I)       Default wire width  :   180   200   200   200   400   400   800   800  5400
[10/17 15:53:32    256s] (I)       Default wire space  :   180   200   200   200   400   400   800   800  3200
[10/17 15:53:32    256s] (I)       Default pitch size  :   360   400   400   400   800   800  1600  1600 12000
[10/17 15:53:32    256s] (I)       First Track Coord   :     0   200   400   200   400   800  2000  1200 16000
[10/17 15:53:32    256s] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  4.50  4.50  2.25  2.25  0.30
[10/17 15:53:32    256s] (I)       Total num of tracks :     0    97    76    97    38    48    18    24     2
[10/17 15:53:32    256s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/17 15:53:32    256s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/17 15:53:32    256s] (I)       --------------------------------------------------------
[10/17 15:53:32    256s] 
[10/17 15:53:32    256s] [NR-eGR] ============ Routing rule table ============
[10/17 15:53:32    256s] [NR-eGR] Rule id 0. Nets 12 
[10/17 15:53:32    256s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/17 15:53:32    256s] [NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[10/17 15:53:32    256s] [NR-eGR] ========================================
[10/17 15:53:32    256s] [NR-eGR] 
[10/17 15:53:32    256s] (I)       After initializing earlyGlobalRoute syMemory usage = 2370.7 MB
[10/17 15:53:32    256s] (I)       Loading and dumping file time : 0.00 seconds
[10/17 15:53:32    256s] (I)       ============= Initialization =============
[10/17 15:53:32    256s] (I)       totalPins=32  totalGlobalPin=29 (90.62%)
[10/17 15:53:32    256s] (I)       total 2D Cap : 3075 = (1205 H, 1870 V)
[10/17 15:53:32    256s] [NR-eGR] Layer group 1: route 12 net(s) in layer range [2, 9]
[10/17 15:53:32    256s] (I)       ============  Phase 1a Route ============
[10/17 15:53:32    256s] (I)       Phase 1a runs 0.00 seconds
[10/17 15:53:32    256s] (I)       Usage: 25 = (14 H, 11 V) = (1.16% H, 0.59% V) = (2.520e+01um H, 1.980e+01um V)
[10/17 15:53:32    256s] (I)       
[10/17 15:53:32    256s] (I)       ============  Phase 1b Route ============
[10/17 15:53:32    256s] (I)       Usage: 25 = (14 H, 11 V) = (1.16% H, 0.59% V) = (2.520e+01um H, 1.980e+01um V)
[10/17 15:53:32    256s] (I)       
[10/17 15:53:32    256s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.500000e+01um
[10/17 15:53:32    256s] (I)       ============  Phase 1c Route ============
[10/17 15:53:32    256s] (I)       Usage: 25 = (14 H, 11 V) = (1.16% H, 0.59% V) = (2.520e+01um H, 1.980e+01um V)
[10/17 15:53:32    256s] (I)       
[10/17 15:53:32    256s] (I)       ============  Phase 1d Route ============
[10/17 15:53:32    256s] (I)       Usage: 25 = (14 H, 11 V) = (1.16% H, 0.59% V) = (2.520e+01um H, 1.980e+01um V)
[10/17 15:53:32    256s] (I)       
[10/17 15:53:32    256s] (I)       ============  Phase 1e Route ============
[10/17 15:53:32    256s] (I)       Phase 1e runs 0.00 seconds
[10/17 15:53:32    256s] (I)       Usage: 25 = (14 H, 11 V) = (1.16% H, 0.59% V) = (2.520e+01um H, 1.980e+01um V)
[10/17 15:53:32    256s] (I)       
[10/17 15:53:32    256s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.500000e+01um
[10/17 15:53:32    256s] [NR-eGR] 
[10/17 15:53:32    256s] (I)       ============  Phase 1l Route ============
[10/17 15:53:32    256s] (I)       Phase 1l runs 0.00 seconds
[10/17 15:53:32    256s] (I)       
[10/17 15:53:32    256s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/17 15:53:32    256s] (I)                      OverCon            
[10/17 15:53:32    256s] (I)                       #Gcell     %Gcell
[10/17 15:53:32    256s] (I)       Layer              (0)    OverCon 
[10/17 15:53:32    256s] (I)       ------------------------------------
[10/17 15:53:32    256s] (I)       Layer1       0( 0.00%)   ( 0.00%) 
[10/17 15:53:32    256s] (I)       Layer2       0( 0.00%)   ( 0.00%) 
[10/17 15:53:32    256s] (I)       Layer3       0( 0.00%)   ( 0.00%) 
[10/17 15:53:32    256s] (I)       Layer4       0( 0.00%)   ( 0.00%) 
[10/17 15:53:32    256s] (I)       Layer5       0( 0.00%)   ( 0.00%) 
[10/17 15:53:32    256s] (I)       Layer6       0( 0.00%)   ( 0.00%) 
[10/17 15:53:32    256s] (I)       Layer7       0( 0.00%)   ( 0.00%) 
[10/17 15:53:32    256s] (I)       Layer8       0( 0.00%)   ( 0.00%) 
[10/17 15:53:32    256s] (I)       Layer9       0( 0.00%)   ( 0.00%) 
[10/17 15:53:32    256s] (I)       ------------------------------------
[10/17 15:53:32    256s] (I)       Total        0( 0.00%)   ( 0.00%) 
[10/17 15:53:32    256s] (I)       
[10/17 15:53:32    256s] (I)       Total Global Routing Runtime: 0.00 seconds
[10/17 15:53:32    256s] (I)       total 2D Cap : 3112 = (1219 H, 1893 V)
[10/17 15:53:32    256s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/17 15:53:32    256s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/17 15:53:32    256s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 2370.7M
[10/17 15:53:32    256s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/17 15:53:32    256s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[10/17 15:53:32    256s] 
[10/17 15:53:32    256s] ** np local hotspot detection info verbose **
[10/17 15:53:32    256s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[10/17 15:53:32    256s] 
[10/17 15:53:32    256s] Skipped repairing congestion.
[10/17 15:53:32    256s] Starting Early Global Route wiring: mem = 2370.7M
[10/17 15:53:32    256s] (I)       ============= track Assignment ============
[10/17 15:53:32    256s] (I)       extract Global 3D Wires
[10/17 15:53:32    256s] (I)       Extract Global WL : time=0.00
[10/17 15:53:32    256s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[10/17 15:53:32    256s] (I)       Initialization real time=0.00 seconds
[10/17 15:53:32    256s] (I)       Kernel real time=0.00 seconds
[10/17 15:53:32    256s] (I)       End Greedy Track Assignment
[10/17 15:53:32    256s] [NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 32
[10/17 15:53:32    256s] [NR-eGR] Layer2(ME2)(V) length: 2.000000e+01um, number of vias: 37
[10/17 15:53:32    256s] [NR-eGR] Layer3(ME3)(H) length: 2.920000e+01um, number of vias: 3
[10/17 15:53:32    256s] [NR-eGR] Layer4(ME4)(V) length: 3.600000e+00um, number of vias: 0
[10/17 15:53:32    256s] [NR-eGR] Layer5(ME5)(H) length: 0.000000e+00um, number of vias: 0
[10/17 15:53:32    256s] [NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[10/17 15:53:32    256s] [NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[10/17 15:53:32    256s] [NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[10/17 15:53:32    256s] [NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[10/17 15:53:32    256s] [NR-eGR] Total length: 5.280000e+01um, number of vias: 72
[10/17 15:53:32    256s] Early Global Route wiring runtime: 0.00 seconds, mem = 2346.7M
[10/17 15:53:32    256s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[10/17 15:53:32    256s] *** Finishing placeDesign default flow ***
[10/17 15:53:32    256s] **placeDesign ... cpu = 0: 0: 5, real = 0: 0: 6, mem = 2346.7M **
[10/17 15:53:32    256s] 
[10/17 15:53:32    256s] *** Summary of all messages that are not suppressed in this session:
[10/17 15:53:32    256s] Severity  ID               Count  Summary                                  
[10/17 15:53:32    256s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[10/17 15:53:32    256s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[10/17 15:53:32    256s] *** Message Summary: 2 warning(s), 0 error(s)
[10/17 15:53:32    256s] 
[10/17 15:53:40    257s] <CMD> checkPlace mod5_counter.checkPlace
[10/17 15:53:40    257s] Core basic site is CORE
[10/17 15:53:40    257s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/17 15:53:40    257s] Initialize ViaPillar Halo for 8 instances.
[10/17 15:53:40    257s] Begin checking placement ... (start mem=2346.7M, init mem=2346.7M)
[10/17 15:53:40    257s] *info: Placed = 8             
[10/17 15:53:40    257s] *info: Unplaced = 0           
[10/17 15:53:40    257s] Placement Density:65.96%(33/51)
[10/17 15:53:40    257s] Placement Density (including fixed std cells):65.96%(33/51)
[10/17 15:53:40    257s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=2346.7M)
[10/17 15:53:40    257s] <CMD> setDrawView place
[10/17 15:53:40    257s] <CMD> fit
[10/17 15:54:15    259s] <CMD> saveDesign mod5_counter11
[10/17 15:54:15    259s] #- Begin Save netlist data ... (date=10/17 15:54:15, mem=2354.7M)
[10/17 15:54:15    259s] Writing Binary DB to mod5_counter11.dat/mod5_counter.v.bin ...
[10/17 15:54:16    259s] #- End Save netlist data ... (date=10/17 15:54:15, total cpu=0:00:00.1, real=0:00:01.0, peak res=581.0M, current mem=2876.7M)
[10/17 15:54:16    259s] #- Begin Save AAE data ... (date=10/17 15:54:16, mem=2876.7M)
[10/17 15:54:16    259s] Saving AAE Data ...
[10/17 15:54:16    260s] #- End Save AAE data ... (date=10/17 15:54:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=581.0M, current mem=2876.7M)
[10/17 15:54:16    260s] #- Begin Save clock tree data ... (date=10/17 15:54:16, mem=2876.7M)
[10/17 15:54:16    260s] #- End Save clock tree data ... (date=10/17 15:54:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=581.1M, current mem=2876.7M)
[10/17 15:54:16    260s] Saving preference file mod5_counter11.dat/gui.pref.tcl ...
[10/17 15:54:16    260s] Saving mode setting ...
[10/17 15:54:16    260s] Saving global file ...
[10/17 15:54:16    260s] #- Begin Save floorplan data ... (date=10/17 15:54:16, mem=2876.7M)
[10/17 15:54:16    260s] Saving floorplan file ...
[10/17 15:54:16    260s] #- End Save floorplan data ... (date=10/17 15:54:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=581.8M, current mem=2876.7M)
[10/17 15:54:16    260s] Saving Drc markers ...
[10/17 15:54:16    260s] ... No Drc file written since there is no markers found.
[10/17 15:54:16    260s] #- Begin Save placement data ... (date=10/17 15:54:16, mem=2876.7M)
[10/17 15:54:16    260s] ** Saving stdCellPlacement_binary (version# 1) ...
[10/17 15:54:16    260s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2876.7M) ***
[10/17 15:54:16    260s] #- End Save placement data ... (date=10/17 15:54:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=581.8M, current mem=2876.7M)
[10/17 15:54:16    260s] #- Begin Save routing data ... (date=10/17 15:54:16, mem=2876.7M)
[10/17 15:54:16    260s] Saving route file ...
[10/17 15:54:16    260s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2876.7M) ***
[10/17 15:54:16    260s] #- End Save routing data ... (date=10/17 15:54:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=582.8M, current mem=2876.7M)
[10/17 15:54:16    260s] Saving property file mod5_counter11.dat/mod5_counter.prop
[10/17 15:54:16    260s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2876.7M) ***
[10/17 15:54:16    260s] #- Begin Save power constraints data ... (date=10/17 15:54:16, mem=2876.7M)
[10/17 15:54:17    260s] #- End Save power constraints data ... (date=10/17 15:54:16, total cpu=0:00:00.1, real=0:00:01.0, peak res=582.8M, current mem=2876.7M)
[10/17 15:54:17    260s] No integration constraint in the design.
[10/17 15:54:17    261s] Generated self-contained design mod5_counter11.dat
[10/17 15:54:17    261s] *** Message Summary: 0 warning(s), 0 error(s)
[10/17 15:54:17    261s] 
[10/17 15:54:45    263s] <CMD> fit
[10/17 15:57:22    275s] <CMD> create_ccopt_clock_tree_spec
[10/17 15:57:22    275s] Creating clock tree spec for modes (timing configs): mod5_counter_constraint
[10/17 15:57:22    275s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[10/17 15:57:23    275s] Reset timing graph...
[10/17 15:57:23    275s] Ignoring AAE DB Resetting ...
[10/17 15:57:23    275s] Reset timing graph done.
[10/17 15:57:23    275s] Ignoring AAE DB Resetting ...
[10/17 15:57:23    275s] Analyzing clock structure...
[10/17 15:57:23    275s] Analyzing clock structure done.
[10/17 15:57:23    276s] Reset timing graph...
[10/17 15:57:23    276s] Ignoring AAE DB Resetting ...
[10/17 15:57:23    276s] Reset timing graph done.
[10/17 15:57:23    276s] Extracting original clock gating for clk...
[10/17 15:57:23    276s]   clock_tree clk contains 3 sinks and 0 clock gates.
[10/17 15:57:23    276s]   Extraction for clk complete.
[10/17 15:57:23    276s] Extracting original clock gating for clk done.
[10/17 15:57:23    276s] Checking clock tree convergence...
[10/17 15:57:23    276s] Checking clock tree convergence done.
[10/17 16:02:17    299s] <CMD> ccopt_design
[10/17 16:02:17    299s] Runtime...
[10/17 16:02:17    299s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[10/17 16:02:17    299s] Preferred extra space for top nets is 0
[10/17 16:02:17    299s] Preferred extra space for trunk nets is 1
[10/17 16:02:17    299s] Preferred extra space for leaf nets is 1
[10/17 16:02:17    299s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[10/17 16:02:17    299s] Set place::cacheFPlanSiteMark to 1
[10/17 16:02:17    299s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[10/17 16:02:17    299s] Using CCOpt effort standard.
[10/17 16:02:17    299s] CCOpt::Phase::Initialization...
[10/17 16:02:17    299s] Check Prerequisites...
[10/17 16:02:17    299s] Leaving CCOpt scope - CheckPlace...
[10/17 16:02:17    299s] Core basic site is CORE
[10/17 16:02:17    299s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/17 16:02:17    299s] Initialize ViaPillar Halo for 8 instances.
[10/17 16:02:17    299s] Begin checking placement ... (start mem=2426.9M, init mem=2426.9M)
[10/17 16:02:17    299s] *info: Placed = 8             
[10/17 16:02:17    299s] *info: Unplaced = 0           
[10/17 16:02:17    299s] Placement Density:65.96%(33/51)
[10/17 16:02:17    299s] Placement Density (including fixed std cells):65.96%(33/51)
[10/17 16:02:17    299s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=2426.9M)
[10/17 16:02:17    299s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:17    299s] Validating CTS configuration...
[10/17 16:02:17    299s] Non-default CCOpt properties:
[10/17 16:02:17    299s] preferred_extra_space is set for at least one key
[10/17 16:02:17    299s] route_type is set for at least one key
[10/17 16:02:17    299s] target_max_trans_sdc is set for at least one key
[10/17 16:02:17    299s] setPlaceMode -place_design_floorplan_mode false
[10/17 16:02:17    299s] Core basic site is CORE
[10/17 16:02:17    299s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/17 16:02:17    299s] Initialize ViaPillar Halo for 3 instances.
[10/17 16:02:17    299s] Using cell based legalization.
[10/17 16:02:17    299s] Route type trimming info:
[10/17 16:02:17    299s]   No route type modifications were made.
[10/17 16:02:17    299s] Clock tree balancer configuration for clock_tree clk:
[10/17 16:02:17    299s] Non-default CCOpt properties for clock tree clk:
[10/17 16:02:17    299s]   route_type (leaf): default_route_type_leaf (default: default)
[10/17 16:02:17    299s]   route_type (trunk): default_route_type_nonleaf (default: default)
[10/17 16:02:17    299s]   route_type (top): default_route_type_nonleaf (default: default)
[10/17 16:02:17    299s] Library Trimming...
[10/17 16:02:17    299s] Updating RC grid for preRoute extraction ...
[10/17 16:02:17    299s]   Rebuilding timing graph...
[10/17 16:02:17    299s]   Rebuilding timing graph done.
[10/17 16:02:17    300s] End AAE Lib Interpolated Model. (MEM=2434.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 16:02:17    300s]   Library trimming buffers in power domain auto-default and half-corner max_delay_corner:setup.late removed 1 of 15 cells
[10/17 16:02:17    300s]   Library trimming inverters in power domain auto-default and half-corner max_delay_corner:setup.late removed 1 of 15 cells
[10/17 16:02:17    300s]   For power_domain auto-default and effective power_domain auto-default:
[10/17 16:02:17    300s]     Buffers:     {CKBUFM48R CKBUFM40R CKBUFM32R CKBUFM26RA CKBUFM24R CKBUFM22RA CKBUFM20R CKBUFM16R CKBUFM12R CKBUFM8R CKBUFM6R CKBUFM4R CKBUFM2R CKBUFM1R}
[10/17 16:02:17    300s]     Inverters:   {CKINVM48R CKINVM40R CKINVM32R CKINVM26RA CKINVM24R CKINVM22RA CKINVM20R CKINVM16R CKINVM12R CKINVM8R CKINVM6R CKINVM4R CKINVM2R CKINVM1R}
[10/17 16:02:17    300s]     Clock gates: LAGCEPM20R LAGCEPM16R LAGCEPM12R LAGCEPM8R LAGCEPM6R LAGCEPM4R LAGCEPM3R LAGCEPM2R 
[10/17 16:02:17    300s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 298.760um^2
[10/17 16:02:17    300s]   Top Routing info:
[10/17 16:02:17    300s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[10/17 16:02:17    300s]     Unshielded; Mask Constraint: 0.
[10/17 16:02:17    300s]   Trunk Routing info:
[10/17 16:02:17    300s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[10/17 16:02:17    300s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[10/17 16:02:17    300s]   Leaf Routing info:
[10/17 16:02:17    300s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[10/17 16:02:17    300s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[10/17 16:02:17    300s]   For timing_corner max_delay_corner:setup, late:
[10/17 16:02:17    300s]     Slew time target (leaf):    0.100ns
[10/17 16:02:17    300s]     Slew time target (trunk):   0.100ns
[10/17 16:02:17    300s]     Slew time target (top):     0.100ns
[10/17 16:02:17    300s]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.108ns
[10/17 16:02:17    300s]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 308.571um
[10/17 16:02:17    300s]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[10/17 16:02:17    300s]     Buffer    : {lib_cell:CKBUFM48R, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=308.571um, saturatedSlew=0.088ns, speed=2011.545um per ns, cellArea=44.333um^2 per 1000um}
[10/17 16:02:18    300s]     Inverter  : {lib_cell:CKINVM48R, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=274.563um, saturatedSlew=0.088ns, speed=2933.365um per ns, cellArea=38.024um^2 per 1000um}
[10/17 16:02:18    301s]     Clock gate: {lib_cell:LAGCEPM20R, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=148.513um, saturatedSlew=0.088ns, speed=316.322um per ns, cellArea=101.809um^2 per 1000um}
[10/17 16:02:19    301s]   To disable library trimming, set_ccopt_property library_trimming false.
[10/17 16:02:19    301s] Library Trimming done.
[10/17 16:02:19    302s] 
[10/17 16:02:19    302s] Logic Sizing Table:
[10/17 16:02:19    302s] 
[10/17 16:02:19    302s] ----------------------------------------------------------
[10/17 16:02:19    302s] Cell    Instance count    Source    Eligible library cells
[10/17 16:02:19    302s] ----------------------------------------------------------
[10/17 16:02:19    302s]   (empty table)
[10/17 16:02:19    302s] ----------------------------------------------------------
[10/17 16:02:19    302s] 
[10/17 16:02:19    302s] 
[10/17 16:02:19    302s] Clock tree balancer configuration for skew_group clk/mod5_counter_constraint:
[10/17 16:02:19    302s]   Sources:                     pin clk
[10/17 16:02:19    302s]   Total number of sinks:       3
[10/17 16:02:19    302s]   Delay constrained sinks:     3
[10/17 16:02:19    302s]   Non-leaf sinks:              0
[10/17 16:02:19    302s]   Ignore pins:                 0
[10/17 16:02:19    302s]  Timing corner max_delay_corner:setup.late:
[10/17 16:02:19    302s]   Skew target:                 0.108ns
[10/17 16:02:19    302s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/17 16:02:19    302s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/17 16:02:19    302s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/17 16:02:19    302s] Primary reporting skew group is skew_group clk/mod5_counter_constraint with 3 clock sinks.
[10/17 16:02:19    302s] 
[10/17 16:02:19    302s] Via Selection for Estimated Routes (rule default):
[10/17 16:02:19    302s] 
[10/17 16:02:19    302s] ------------------------------------------------------------
[10/17 16:02:19    302s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[10/17 16:02:19    302s] Range                (Ohm)    (fF)     (fs)     Only
[10/17 16:02:19    302s] ------------------------------------------------------------
[10/17 16:02:19    302s] M1-M2    V12_VV      2.000    0.000    0.000    false
[10/17 16:02:19    302s] M2-M3    VIA23       2.000    0.000    0.000    false
[10/17 16:02:19    302s] M3-M4    VIA34       2.000    0.000    0.000    false
[10/17 16:02:19    302s] M4-M5    V45_HH      0.800    0.000    0.000    false
[10/17 16:02:19    302s] M5-M6    VIA56       0.800    0.000    0.000    false
[10/17 16:02:19    302s] M6-M7    VIA67       0.200    0.000    0.000    false
[10/17 16:02:19    302s] M7-M8    VIA78       0.200    0.000    0.000    false
[10/17 16:02:19    302s] M8-M9    VIA_TMV     0.013    0.000    0.000    false
[10/17 16:02:19    302s] ------------------------------------------------------------
[10/17 16:02:19    302s] 
[10/17 16:02:19    302s] No ideal nets found in the clock tree
[10/17 16:02:19    302s] Validating CTS configuration done. (took cpu=0:00:02.2 real=0:00:02.2)
[10/17 16:02:19    302s] Innovus will update I/O latencies
[10/17 16:02:19    302s] All good
[10/17 16:02:19    302s] Check Prerequisites done. (took cpu=0:00:02.2 real=0:00:02.2)
[10/17 16:02:19    302s] CCOpt::Phase::Initialization done. (took cpu=0:00:02.2 real=0:00:02.2)
[10/17 16:02:19    302s] Executing ccopt post-processing.
[10/17 16:02:19    302s] Synthesizing clock trees with CCOpt...
[10/17 16:02:19    302s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/17 16:02:19    302s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[10/17 16:02:19    302s] ### Creating LA Mngr. totSessionCpu=0:05:02 mem=2488.3M
[10/17 16:02:19    302s] ### Creating LA Mngr, finished. totSessionCpu=0:05:02 mem=2488.3M
[10/17 16:02:19    302s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[10/17 16:02:19    302s] [PSP] Started earlyGlobalRoute kernel
[10/17 16:02:19    302s] [PSP] Initial Peak syMemory usage = 2488.3 MB
[10/17 16:02:19    302s] (I)       Reading DB...
[10/17 16:02:19    302s] (I)       congestionReportName   : 
[10/17 16:02:19    302s] (I)       layerRangeFor2DCongestion : 
[10/17 16:02:19    302s] (I)       buildTerm2TermWires    : 1
[10/17 16:02:19    302s] (I)       doTrackAssignment      : 1
[10/17 16:02:19    302s] (I)       dumpBookshelfFiles     : 0
[10/17 16:02:19    302s] (I)       numThreads             : 1
[10/17 16:02:19    302s] (I)       bufferingAwareRouting  : false
[10/17 16:02:19    302s] [NR-eGR] honorMsvRouteConstraint: false
[10/17 16:02:19    302s] (I)       honorPin               : false
[10/17 16:02:19    302s] (I)       honorPinGuide          : true
[10/17 16:02:19    302s] (I)       honorPartition         : false
[10/17 16:02:19    302s] (I)       allowPartitionCrossover: false
[10/17 16:02:19    302s] (I)       honorSingleEntry       : true
[10/17 16:02:19    302s] (I)       honorSingleEntryStrong : true
[10/17 16:02:19    302s] (I)       handleViaSpacingRule   : false
[10/17 16:02:19    302s] (I)       handleEolSpacingRule   : false
[10/17 16:02:19    302s] (I)       PDConstraint           : none
[10/17 16:02:19    302s] (I)       expBetterNDRHandling   : false
[10/17 16:02:19    302s] [NR-eGR] honorClockSpecNDR      : 0
[10/17 16:02:19    302s] (I)       routingEffortLevel     : 3
[10/17 16:02:19    302s] (I)       effortLevel            : standard
[10/17 16:02:19    302s] [NR-eGR] minRouteLayer          : 2
[10/17 16:02:19    302s] [NR-eGR] maxRouteLayer          : 127
[10/17 16:02:19    302s] (I)       relaxedTopLayerCeiling : 127
[10/17 16:02:19    302s] (I)       relaxedBottomLayerFloor: 2
[10/17 16:02:19    302s] (I)       numRowsPerGCell        : 1
[10/17 16:02:19    302s] (I)       speedUpLargeDesign     : 0
[10/17 16:02:19    302s] (I)       multiThreadingTA       : 1
[10/17 16:02:19    302s] (I)       blkAwareLayerSwitching : 1
[10/17 16:02:19    302s] (I)       optimizationMode       : false
[10/17 16:02:19    302s] (I)       routeSecondPG          : false
[10/17 16:02:19    302s] (I)       scenicRatioForLayerRelax: 0.00
[10/17 16:02:19    302s] (I)       detourLimitForLayerRelax: 0.00
[10/17 16:02:19    302s] (I)       punchThroughDistance   : 500.00
[10/17 16:02:19    302s] (I)       scenicBound            : 1.15
[10/17 16:02:19    302s] (I)       maxScenicToAvoidBlk    : 100.00
[10/17 16:02:19    302s] (I)       source-to-sink ratio   : 0.00
[10/17 16:02:19    302s] (I)       targetCongestionRatioH : 1.00
[10/17 16:02:19    302s] (I)       targetCongestionRatioV : 1.00
[10/17 16:02:19    302s] (I)       layerCongestionRatio   : 0.70
[10/17 16:02:19    302s] (I)       m1CongestionRatio      : 0.10
[10/17 16:02:19    302s] (I)       m2m3CongestionRatio    : 0.70
[10/17 16:02:19    302s] (I)       localRouteEffort       : 1.00
[10/17 16:02:19    302s] (I)       numSitesBlockedByOneVia: 8.00
[10/17 16:02:19    302s] (I)       supplyScaleFactorH     : 1.00
[10/17 16:02:19    302s] (I)       supplyScaleFactorV     : 1.00
[10/17 16:02:19    302s] (I)       highlight3DOverflowFactor: 0.00
[10/17 16:02:19    302s] (I)       doubleCutViaModelingRatio: 0.00
[10/17 16:02:19    302s] (I)       routeVias              : 
[10/17 16:02:19    302s] (I)       readTROption           : true
[10/17 16:02:19    302s] (I)       extraSpacingFactor     : 1.00
[10/17 16:02:19    302s] [NR-eGR] numTracksPerClockWire  : 0
[10/17 16:02:19    302s] (I)       routeSelectedNetsOnly  : false
[10/17 16:02:19    302s] (I)       clkNetUseMaxDemand     : false
[10/17 16:02:19    302s] (I)       extraDemandForClocks   : 0
[10/17 16:02:19    302s] (I)       steinerRemoveLayers    : false
[10/17 16:02:19    302s] (I)       demoteLayerScenicScale : 1.00
[10/17 16:02:19    302s] (I)       nonpreferLayerCostScale : 100.00
[10/17 16:02:19    302s] (I)       spanningTreeRefinement : false
[10/17 16:02:19    302s] (I)       spanningTreeRefinementAlpha : -1.00
[10/17 16:02:19    302s] (I)       before initializing RouteDB syMemory usage = 2488.3 MB
[10/17 16:02:19    302s] (I)       starting read tracks
[10/17 16:02:19    302s] (I)       build grid graph
[10/17 16:02:19    302s] (I)       build grid graph start
[10/17 16:02:19    302s] [NR-eGR] Layer1 has no routable track
[10/17 16:02:19    302s] [NR-eGR] Layer2 has single uniform track structure
[10/17 16:02:19    302s] [NR-eGR] Layer3 has single uniform track structure
[10/17 16:02:19    302s] [NR-eGR] Layer4 has single uniform track structure
[10/17 16:02:19    302s] [NR-eGR] Layer5 has single uniform track structure
[10/17 16:02:19    302s] [NR-eGR] Layer6 has single uniform track structure
[10/17 16:02:19    302s] [NR-eGR] Layer7 has single uniform track structure
[10/17 16:02:19    302s] [NR-eGR] Layer8 has single uniform track structure
[10/17 16:02:19    302s] [NR-eGR] Layer9 has single uniform track structure
[10/17 16:02:19    302s] (I)       build grid graph end
[10/17 16:02:19    302s] (I)       numViaLayers=8
[10/17 16:02:19    302s] (I)       Reading via V12_VV for layer: 0 
[10/17 16:02:19    302s] (I)       Reading via VIA23 for layer: 1 
[10/17 16:02:19    302s] (I)       Reading via VIA34 for layer: 2 
[10/17 16:02:19    302s] (I)       Reading via V45_HH for layer: 3 
[10/17 16:02:19    302s] (I)       Reading via VIA56 for layer: 4 
[10/17 16:02:19    302s] (I)       Reading via VIA67 for layer: 5 
[10/17 16:02:19    302s] (I)       Reading via VIA78 for layer: 6 
[10/17 16:02:19    302s] (I)       Reading via VIA_TMV for layer: 7 
[10/17 16:02:19    302s] (I)       end build via table
[10/17 16:02:19    302s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[10/17 16:02:19    302s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/17 16:02:19    302s] (I)       readDataFromPlaceDB
[10/17 16:02:19    302s] (I)       Read net information..
[10/17 16:02:19    302s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[10/17 16:02:19    302s] (I)       Read testcase time = 0.000 seconds
[10/17 16:02:19    302s] 
[10/17 16:02:19    302s] (I)       read default dcut vias
[10/17 16:02:19    302s] (I)       Reading via V12_2x1_HV_E for layer: 0 
[10/17 16:02:19    302s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[10/17 16:02:19    302s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[10/17 16:02:19    302s] (I)       Reading via V45_2x1_VH_E for layer: 3 
[10/17 16:02:19    302s] (I)       Reading via V56_2x1_HV_E for layer: 4 
[10/17 16:02:19    302s] (I)       Reading via V67_2x1_VH_E for layer: 5 
[10/17 16:02:19    302s] (I)       Reading via VIA78 for layer: 6 
[10/17 16:02:19    302s] (I)       Reading via VIA_TMV for layer: 7 
[10/17 16:02:19    302s] (I)       build grid graph start
[10/17 16:02:19    302s] (I)       build grid graph end
[10/17 16:02:19    302s] (I)       Model blockage into capacity
[10/17 16:02:19    302s] (I)       Read numBlocks=168  numPreroutedWires=0  numCapScreens=0
[10/17 16:02:19    302s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/17 16:02:19    302s] (I)       blocked area on Layer2 : 32000000  (2.68%)
[10/17 16:02:19    302s] (I)       blocked area on Layer3 : 34560000  (2.89%)
[10/17 16:02:19    302s] (I)       blocked area on Layer4 : 32000000  (2.68%)
[10/17 16:02:19    302s] (I)       blocked area on Layer5 : 63360000  (5.30%)
[10/17 16:02:19    302s] (I)       blocked area on Layer6 : 464000000  (38.83%)
[10/17 16:02:19    302s] (I)       blocked area on Layer7 : 880736000  (73.70%)
[10/17 16:02:19    302s] (I)       blocked area on Layer8 : 530912000  (44.43%)
[10/17 16:02:19    302s] (I)       blocked area on Layer9 : 0  (0.00%)
[10/17 16:02:19    302s] (I)       Modeling time = 0.000 seconds
[10/17 16:02:19    302s] 
[10/17 16:02:19    302s] (I)       Number of ignored nets = 0
[10/17 16:02:19    302s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/17 16:02:19    302s] (I)       Number of clock nets = 1.  Ignored: No
[10/17 16:02:19    302s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/17 16:02:19    302s] (I)       Number of special nets = 0.  Ignored: Yes
[10/17 16:02:19    302s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/17 16:02:19    302s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/17 16:02:19    302s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/17 16:02:19    302s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/17 16:02:19    302s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/17 16:02:19    302s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/17 16:02:19    302s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2488.3 MB
[10/17 16:02:19    302s] (I)       Ndr track 0 does not exist
[10/17 16:02:19    302s] (I)       Layer1  viaCost=300.00
[10/17 16:02:19    302s] (I)       Layer2  viaCost=100.00
[10/17 16:02:19    302s] (I)       Layer3  viaCost=100.00
[10/17 16:02:19    302s] (I)       Layer4  viaCost=200.00
[10/17 16:02:19    302s] (I)       Layer5  viaCost=100.00
[10/17 16:02:19    302s] (I)       Layer6  viaCost=200.00
[10/17 16:02:19    302s] (I)       Layer7  viaCost=100.00
[10/17 16:02:19    302s] (I)       Layer8  viaCost=500.00
[10/17 16:02:19    302s] (I)       ---------------------Grid Graph Info--------------------
[10/17 16:02:19    302s] (I)       routing area        :  (0, 0) - (38800, 30800)
[10/17 16:02:19    302s] (I)       core area           :  (10000, 10000) - (28800, 20800)
[10/17 16:02:19    302s] (I)       Site Width          :   400  (dbu)
[10/17 16:02:19    302s] (I)       Row Height          :  3600  (dbu)
[10/17 16:02:19    302s] (I)       GCell Width         :  3600  (dbu)
[10/17 16:02:19    302s] (I)       GCell Height        :  3600  (dbu)
[10/17 16:02:19    302s] (I)       grid                :    10     8     9
[10/17 16:02:19    302s] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0
[10/17 16:02:19    302s] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600
[10/17 16:02:19    302s] (I)       Default wire width  :   180   200   200   200   400   400   800   800  5400
[10/17 16:02:19    302s] (I)       Default wire space  :   180   200   200   200   400   400   800   800  3200
[10/17 16:02:19    302s] (I)       Default pitch size  :   360   400   400   400   800   800  1600  1600 12000
[10/17 16:02:19    302s] (I)       First Track Coord   :     0   200   400   200   400   800  2000  1200 16000
[10/17 16:02:19    302s] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  4.50  4.50  2.25  2.25  0.30
[10/17 16:02:19    302s] (I)       Total num of tracks :     0    97    76    97    38    48    18    24     2
[10/17 16:02:19    302s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/17 16:02:19    302s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/17 16:02:19    302s] (I)       --------------------------------------------------------
[10/17 16:02:19    302s] 
[10/17 16:02:19    302s] [NR-eGR] ============ Routing rule table ============
[10/17 16:02:19    302s] [NR-eGR] Rule id 0. Nets 12 
[10/17 16:02:19    302s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/17 16:02:19    302s] [NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[10/17 16:02:19    302s] [NR-eGR] ========================================
[10/17 16:02:19    302s] [NR-eGR] 
[10/17 16:02:19    302s] (I)       After initializing earlyGlobalRoute syMemory usage = 2488.3 MB
[10/17 16:02:19    302s] (I)       Loading and dumping file time : 0.00 seconds
[10/17 16:02:19    302s] (I)       ============= Initialization =============
[10/17 16:02:19    302s] (I)       totalPins=32  totalGlobalPin=29 (90.62%)
[10/17 16:02:19    302s] (I)       total 2D Cap : 3075 = (1205 H, 1870 V)
[10/17 16:02:19    302s] [NR-eGR] Layer group 1: route 12 net(s) in layer range [2, 9]
[10/17 16:02:19    302s] (I)       ============  Phase 1a Route ============
[10/17 16:02:19    302s] (I)       Phase 1a runs 0.00 seconds
[10/17 16:02:19    302s] (I)       Usage: 25 = (14 H, 11 V) = (1.16% H, 0.59% V) = (2.520e+01um H, 1.980e+01um V)
[10/17 16:02:19    302s] (I)       
[10/17 16:02:19    302s] (I)       ============  Phase 1b Route ============
[10/17 16:02:19    302s] (I)       Usage: 25 = (14 H, 11 V) = (1.16% H, 0.59% V) = (2.520e+01um H, 1.980e+01um V)
[10/17 16:02:19    302s] (I)       
[10/17 16:02:19    302s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.500000e+01um
[10/17 16:02:19    302s] (I)       ============  Phase 1c Route ============
[10/17 16:02:19    302s] (I)       Usage: 25 = (14 H, 11 V) = (1.16% H, 0.59% V) = (2.520e+01um H, 1.980e+01um V)
[10/17 16:02:19    302s] (I)       
[10/17 16:02:19    302s] (I)       ============  Phase 1d Route ============
[10/17 16:02:19    302s] (I)       Usage: 25 = (14 H, 11 V) = (1.16% H, 0.59% V) = (2.520e+01um H, 1.980e+01um V)
[10/17 16:02:19    302s] (I)       
[10/17 16:02:19    302s] (I)       ============  Phase 1e Route ============
[10/17 16:02:19    302s] (I)       Phase 1e runs 0.00 seconds
[10/17 16:02:19    302s] (I)       Usage: 25 = (14 H, 11 V) = (1.16% H, 0.59% V) = (2.520e+01um H, 1.980e+01um V)
[10/17 16:02:19    302s] (I)       
[10/17 16:02:19    302s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.500000e+01um
[10/17 16:02:19    302s] [NR-eGR] 
[10/17 16:02:19    302s] (I)       ============  Phase 1l Route ============
[10/17 16:02:19    302s] (I)       Phase 1l runs 0.00 seconds
[10/17 16:02:19    302s] (I)       
[10/17 16:02:19    302s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/17 16:02:19    302s] (I)                      OverCon            
[10/17 16:02:19    302s] (I)                       #Gcell     %Gcell
[10/17 16:02:19    302s] (I)       Layer              (0)    OverCon 
[10/17 16:02:19    302s] (I)       ------------------------------------
[10/17 16:02:19    302s] (I)       Layer1       0( 0.00%)   ( 0.00%) 
[10/17 16:02:19    302s] (I)       Layer2       0( 0.00%)   ( 0.00%) 
[10/17 16:02:19    302s] (I)       Layer3       0( 0.00%)   ( 0.00%) 
[10/17 16:02:19    302s] (I)       Layer4       0( 0.00%)   ( 0.00%) 
[10/17 16:02:19    302s] (I)       Layer5       0( 0.00%)   ( 0.00%) 
[10/17 16:02:19    302s] (I)       Layer6       0( 0.00%)   ( 0.00%) 
[10/17 16:02:19    302s] (I)       Layer7       0( 0.00%)   ( 0.00%) 
[10/17 16:02:19    302s] (I)       Layer8       0( 0.00%)   ( 0.00%) 
[10/17 16:02:19    302s] (I)       Layer9       0( 0.00%)   ( 0.00%) 
[10/17 16:02:19    302s] (I)       ------------------------------------
[10/17 16:02:19    302s] (I)       Total        0( 0.00%)   ( 0.00%) 
[10/17 16:02:19    302s] (I)       
[10/17 16:02:19    302s] (I)       Total Global Routing Runtime: 0.00 seconds
[10/17 16:02:19    302s] (I)       total 2D Cap : 3112 = (1219 H, 1893 V)
[10/17 16:02:19    302s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/17 16:02:19    302s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/17 16:02:19    302s] (I)       ============= track Assignment ============
[10/17 16:02:19    302s] (I)       extract Global 3D Wires
[10/17 16:02:19    302s] (I)       Extract Global WL : time=0.00
[10/17 16:02:19    302s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[10/17 16:02:19    302s] (I)       Initialization real time=0.00 seconds
[10/17 16:02:19    302s] (I)       Kernel real time=0.00 seconds
[10/17 16:02:19    302s] (I)       End Greedy Track Assignment
[10/17 16:02:19    302s] [NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 32
[10/17 16:02:19    302s] [NR-eGR] Layer2(ME2)(V) length: 2.000000e+01um, number of vias: 37
[10/17 16:02:19    302s] [NR-eGR] Layer3(ME3)(H) length: 2.920000e+01um, number of vias: 3
[10/17 16:02:19    302s] [NR-eGR] Layer4(ME4)(V) length: 3.600000e+00um, number of vias: 0
[10/17 16:02:19    302s] [NR-eGR] Layer5(ME5)(H) length: 0.000000e+00um, number of vias: 0
[10/17 16:02:19    302s] [NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[10/17 16:02:19    302s] [NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[10/17 16:02:19    302s] [NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[10/17 16:02:19    302s] [NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[10/17 16:02:19    302s] [NR-eGR] Total length: 5.280000e+01um, number of vias: 72
[10/17 16:02:19    302s] [NR-eGR] End Peak syMemory usage = 2488.3 MB
[10/17 16:02:19    302s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
[10/17 16:02:19    302s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:19    302s] setPlaceMode -place_design_floorplan_mode false
[10/17 16:02:19    302s] Core basic site is CORE
[10/17 16:02:19    302s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/17 16:02:19    302s] Using cell based legalization.
[10/17 16:02:19    302s] Validating CTS configuration...
[10/17 16:02:19    302s] Non-default CCOpt properties:
[10/17 16:02:19    302s] cts_merge_clock_gates is set for at least one key
[10/17 16:02:19    302s] cts_merge_clock_logic is set for at least one key
[10/17 16:02:19    302s] preferred_extra_space is set for at least one key
[10/17 16:02:19    302s] route_type is set for at least one key
[10/17 16:02:19    302s] target_max_trans_sdc is set for at least one key
[10/17 16:02:19    302s] Route type trimming info:
[10/17 16:02:19    302s]   No route type modifications were made.
[10/17 16:02:19    302s] Clock tree balancer configuration for clock_tree clk:
[10/17 16:02:19    302s] Non-default CCOpt properties for clock tree clk:
[10/17 16:02:19    302s]   cts_merge_clock_gates: true (default: false)
[10/17 16:02:19    302s]   cts_merge_clock_logic: true (default: false)
[10/17 16:02:19    302s]   route_type (leaf): default_route_type_leaf (default: default)
[10/17 16:02:19    302s]   route_type (trunk): default_route_type_nonleaf (default: default)
[10/17 16:02:19    302s]   route_type (top): default_route_type_nonleaf (default: default)
[10/17 16:02:19    302s] Library Trimming...
[10/17 16:02:19    302s] Updating RC grid for preRoute extraction ...
[10/17 16:02:19    302s]   Rebuilding timing graph...
[10/17 16:02:19    302s]   Rebuilding timing graph done.
[10/17 16:02:19    302s] End AAE Lib Interpolated Model. (MEM=2488.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 16:02:19    302s]   Library trimming buffers in power domain auto-default and half-corner max_delay_corner:setup.late removed 1 of 15 cells
[10/17 16:02:19    302s]   Library trimming inverters in power domain auto-default and half-corner max_delay_corner:setup.late removed 1 of 15 cells
[10/17 16:02:19    302s]   For power_domain auto-default and effective power_domain auto-default:
[10/17 16:02:19    302s]     Buffers:     {CKBUFM48R CKBUFM40R CKBUFM32R CKBUFM26RA CKBUFM24R CKBUFM22RA CKBUFM20R CKBUFM16R CKBUFM12R CKBUFM8R CKBUFM6R CKBUFM4R CKBUFM2R CKBUFM1R}
[10/17 16:02:19    302s]     Inverters:   {CKINVM48R CKINVM40R CKINVM32R CKINVM26RA CKINVM24R CKINVM22RA CKINVM20R CKINVM16R CKINVM12R CKINVM8R CKINVM6R CKINVM4R CKINVM2R CKINVM1R}
[10/17 16:02:19    302s]     Clock gates: LAGCEPM20R LAGCEPM16R LAGCEPM12R LAGCEPM8R LAGCEPM6R LAGCEPM4R LAGCEPM3R LAGCEPM2R 
[10/17 16:02:19    302s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 298.760um^2
[10/17 16:02:19    302s]   Top Routing info:
[10/17 16:02:19    302s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[10/17 16:02:19    302s]     Unshielded; Mask Constraint: 0.
[10/17 16:02:19    302s]   Trunk Routing info:
[10/17 16:02:19    302s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[10/17 16:02:19    302s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[10/17 16:02:19    302s]   Leaf Routing info:
[10/17 16:02:19    302s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[10/17 16:02:19    302s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[10/17 16:02:19    302s]   For timing_corner max_delay_corner:setup, late:
[10/17 16:02:19    302s]     Slew time target (leaf):    0.100ns
[10/17 16:02:19    302s]     Slew time target (trunk):   0.100ns
[10/17 16:02:19    302s]     Slew time target (top):     0.100ns
[10/17 16:02:19    302s]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.108ns
[10/17 16:02:19    302s]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 308.571um
[10/17 16:02:19    302s]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[10/17 16:02:19    302s]     Buffer    : {lib_cell:CKBUFM48R, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=308.571um, saturatedSlew=0.088ns, speed=2011.545um per ns, cellArea=44.333um^2 per 1000um}
[10/17 16:02:20    302s]     Inverter  : {lib_cell:CKINVM48R, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=274.563um, saturatedSlew=0.088ns, speed=2933.365um per ns, cellArea=38.024um^2 per 1000um}
[10/17 16:02:20    303s]     Clock gate: {lib_cell:LAGCEPM20R, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=148.513um, saturatedSlew=0.088ns, speed=316.322um per ns, cellArea=101.809um^2 per 1000um}
[10/17 16:02:21    304s]   To disable library trimming, set_ccopt_property library_trimming false.
[10/17 16:02:21    304s] Library Trimming done.
[10/17 16:02:21    304s] 
[10/17 16:02:21    304s] Logic Sizing Table:
[10/17 16:02:21    304s] 
[10/17 16:02:21    304s] ----------------------------------------------------------
[10/17 16:02:21    304s] Cell    Instance count    Source    Eligible library cells
[10/17 16:02:21    304s] ----------------------------------------------------------
[10/17 16:02:21    304s]   (empty table)
[10/17 16:02:21    304s] ----------------------------------------------------------
[10/17 16:02:21    304s] 
[10/17 16:02:21    304s] 
[10/17 16:02:21    304s] Clock tree balancer configuration for skew_group clk/mod5_counter_constraint:
[10/17 16:02:21    304s]   Sources:                     pin clk
[10/17 16:02:21    304s]   Total number of sinks:       3
[10/17 16:02:21    304s]   Delay constrained sinks:     3
[10/17 16:02:21    304s]   Non-leaf sinks:              0
[10/17 16:02:21    304s]   Ignore pins:                 0
[10/17 16:02:21    304s]  Timing corner max_delay_corner:setup.late:
[10/17 16:02:21    304s]   Skew target:                 0.108ns
[10/17 16:02:21    304s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/17 16:02:21    304s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/17 16:02:21    304s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/17 16:02:21    304s] Primary reporting skew group is skew_group clk/mod5_counter_constraint with 3 clock sinks.
[10/17 16:02:21    304s] 
[10/17 16:02:21    304s] Via Selection for Estimated Routes (rule default):
[10/17 16:02:21    304s] 
[10/17 16:02:21    304s] ------------------------------------------------------------
[10/17 16:02:21    304s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[10/17 16:02:21    304s] Range                (Ohm)    (fF)     (fs)     Only
[10/17 16:02:21    304s] ------------------------------------------------------------
[10/17 16:02:21    304s] M1-M2    V12_VV      2.000    0.000    0.000    false
[10/17 16:02:21    304s] M2-M3    VIA23       2.000    0.000    0.000    false
[10/17 16:02:21    304s] M3-M4    VIA34       2.000    0.000    0.000    false
[10/17 16:02:21    304s] M4-M5    V45_HH      0.800    0.000    0.000    false
[10/17 16:02:21    304s] M5-M6    VIA56       0.800    0.000    0.000    false
[10/17 16:02:21    304s] M6-M7    VIA67       0.200    0.000    0.000    false
[10/17 16:02:21    304s] M7-M8    VIA78       0.200    0.000    0.000    false
[10/17 16:02:21    304s] M8-M9    VIA_TMV     0.013    0.000    0.000    false
[10/17 16:02:21    304s] ------------------------------------------------------------
[10/17 16:02:21    304s] 
[10/17 16:02:21    304s] No ideal nets found in the clock tree
[10/17 16:02:21    304s] Validating CTS configuration done. (took cpu=0:00:02.1 real=0:00:02.1)
[10/17 16:02:21    304s] Adding exclusion drivers (these will be instances of the smallest area library cells).
[10/17 16:02:21    304s] No exclusion drivers are needed.
[10/17 16:02:21    304s] Adding driver cell for primary IO roots...
[10/17 16:02:21    304s] Maximizing clock DAG abstraction...
[10/17 16:02:21    304s] Maximizing clock DAG abstraction done.
[10/17 16:02:21    304s] 
[10/17 16:02:21    304s] Logic Sizing Table:
[10/17 16:02:21    304s] 
[10/17 16:02:21    304s] ----------------------------------------------------------
[10/17 16:02:21    304s] Cell    Instance count    Source    Eligible library cells
[10/17 16:02:21    304s] ----------------------------------------------------------
[10/17 16:02:21    304s]   (empty table)
[10/17 16:02:21    304s] ----------------------------------------------------------
[10/17 16:02:21    304s] 
[10/17 16:02:21    304s] 
[10/17 16:02:21    304s] Synthesizing clock trees...
[10/17 16:02:21    304s]   Preparing To Balance...
[10/17 16:02:21    304s]   Merging duplicate siblings in DAG...
[10/17 16:02:21    304s]     Resynthesising clock tree into netlist...
[10/17 16:02:21    304s]       Reset timing graph...
[10/17 16:02:21    304s] Ignoring AAE DB Resetting ...
[10/17 16:02:21    304s]       Reset timing graph done.
[10/17 16:02:21    304s]     Resynthesising clock tree into netlist done.
[10/17 16:02:21    304s]     Summary of the merge of duplicate siblings
[10/17 16:02:21    304s]     
[10/17 16:02:21    304s]     
[10/17 16:02:21    304s]     Disconnecting clock tree from netlist...
[10/17 16:02:21    304s]     Disconnecting clock tree from netlist done.
[10/17 16:02:21    304s]   Merging duplicate siblings in DAG done.
[10/17 16:02:21    304s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:21    304s]   CCOpt::Phase::Clustering...
[10/17 16:02:21    304s]   Stage::DRV Fixing...
[10/17 16:02:21    304s]   Clustering...
[10/17 16:02:21    304s]     Clock DAG stats before clustering:
[10/17 16:02:21    304s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:21    304s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:21    304s]     Computing max distances from locked parents...
[10/17 16:02:21    304s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[10/17 16:02:21    304s]     Computing max distances from locked parents done.
[10/17 16:02:21    304s]     Clustering clock_tree clk...
[10/17 16:02:21    304s]       Creating channel graph for ccopt_3_9...
[10/17 16:02:21    304s]       Creating channel graph for ccopt_3_9 done.
[10/17 16:02:21    304s]       Creating channel graph for ccopt_3_4_available_3_9...
[10/17 16:02:21    304s]       Creating channel graph for ccopt_3_4_available_3_9 done.
[10/17 16:02:21    304s]       Rebuilding timing graph...
[10/17 16:02:21    304s]       Rebuilding timing graph done.
[10/17 16:02:21    304s] End AAE Lib Interpolated Model. (MEM=2485.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 16:02:21    304s]     Clustering clock_tree clk done.
[10/17 16:02:21    304s]     Clock DAG stats after bottom-up phase:
[10/17 16:02:21    304s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:21    304s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:21    304s]     Legalizing clock trees...
[10/17 16:02:21    304s]       Resynthesising clock tree into netlist...
[10/17 16:02:21    304s]         Reset timing graph...
[10/17 16:02:21    304s] Ignoring AAE DB Resetting ...
[10/17 16:02:21    304s]         Reset timing graph done.
[10/17 16:02:21    304s]       Resynthesising clock tree into netlist done.
[10/17 16:02:21    304s]       Leaving CCOpt scope - RefinePlacement...
[10/17 16:02:21    304s] setPlaceMode -place_design_floorplan_mode false
[10/17 16:02:21    304s] *** Starting refinePlace (0:05:04 mem=2493.6M) ***
[10/17 16:02:21    304s] Total net bbox length = 1.213e+02 (6.730e+01 5.400e+01) (ext = 7.110e+01)
[10/17 16:02:21    304s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/17 16:02:21    304s] Starting refinePlace ...
[10/17 16:02:21    304s] default core: bins with density >  0.75 =    0 % ( 0 / 1 )
[10/17 16:02:21    304s] Density distribution unevenness ratio = 0.000%
[10/17 16:02:21    304s]   Spread Effort: high, standalone mode, useDDP on.
[10/17 16:02:21    304s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2493.6MB) @(0:05:04 - 0:05:04).
[10/17 16:02:21    304s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/17 16:02:21    304s] wireLenOptFixPriorityInst 3 inst fixed
[10/17 16:02:21    304s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/17 16:02:21    304s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2493.6MB) @(0:05:04 - 0:05:04).
[10/17 16:02:21    304s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/17 16:02:21    304s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2493.6MB
[10/17 16:02:21    304s] Statistics of distance of Instance movement in refine placement:
[10/17 16:02:21    304s]   maximum (X+Y) =         0.00 um
[10/17 16:02:21    304s]   mean    (X+Y) =         0.00 um
[10/17 16:02:21    304s] Summary Report:
[10/17 16:02:21    304s] Instances move: 0 (out of 8 movable)
[10/17 16:02:21    304s] Instances flipped: 0
[10/17 16:02:21    304s] Mean displacement: 0.00 um
[10/17 16:02:21    304s] Max displacement: 0.00 um 
[10/17 16:02:21    304s] Total instances moved : 0
[10/17 16:02:21    304s] Total net bbox length = 1.213e+02 (6.730e+01 5.400e+01) (ext = 7.110e+01)
[10/17 16:02:21    304s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2493.6MB
[10/17 16:02:21    304s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2493.6MB) @(0:05:04 - 0:05:04).
[10/17 16:02:21    304s] *** Finished refinePlace (0:05:04 mem=2493.6M) ***
[10/17 16:02:21    304s]       Leaving CCOpt scope - RefinePlacement done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/17 16:02:21    304s]       Disconnecting clock tree from netlist...
[10/17 16:02:21    304s]       Disconnecting clock tree from netlist done.
[10/17 16:02:21    304s] Initialize ViaPillar Halo for 3 instances.
[10/17 16:02:21    304s]       Rebuilding timing graph...
[10/17 16:02:21    304s]       Rebuilding timing graph done.
[10/17 16:02:21    304s] End AAE Lib Interpolated Model. (MEM=2493.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 16:02:21    304s]       
[10/17 16:02:21    304s]       Clock tree legalization - Histogram:
[10/17 16:02:21    304s]       ====================================
[10/17 16:02:21    304s]       
[10/17 16:02:21    304s]       --------------------------------
[10/17 16:02:21    304s]       Movement (um)    Number of cells
[10/17 16:02:21    304s]       --------------------------------
[10/17 16:02:21    304s]         (empty table)
[10/17 16:02:21    304s]       --------------------------------
[10/17 16:02:21    304s]       
[10/17 16:02:21    304s]       
[10/17 16:02:21    304s]       Clock tree legalization - There are no Movements:
[10/17 16:02:21    304s]       =================================================
[10/17 16:02:21    304s]       
[10/17 16:02:21    304s]       ---------------------------------------------
[10/17 16:02:21    304s]       Movement (um)    Desired     Achieved    Node
[10/17 16:02:21    304s]                        location    location    
[10/17 16:02:21    304s]       ---------------------------------------------
[10/17 16:02:21    304s]         (empty table)
[10/17 16:02:21    304s]       ---------------------------------------------
[10/17 16:02:21    304s]       
[10/17 16:02:21    304s]     Legalizing clock trees done.
[10/17 16:02:21    304s]     Clock DAG stats after 'Clustering':
[10/17 16:02:21    304s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:21    304s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:21    304s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:21    304s]       sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:21    304s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:21    304s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:21    304s]     Clock DAG net violations after 'Clustering': none
[10/17 16:02:21    304s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[10/17 16:02:21    304s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:21    304s]     Primary reporting skew group after 'Clustering':
[10/17 16:02:21    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:21    304s]     Skew group summary after 'Clustering':
[10/17 16:02:21    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:21    304s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:21    304s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[10/17 16:02:21    304s]   Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/17 16:02:21    304s]   
[10/17 16:02:21    304s]   Post-Clustering Statistics Report
[10/17 16:02:21    304s]   =================================
[10/17 16:02:21    304s]   
[10/17 16:02:21    304s]   Fanout Statistics:
[10/17 16:02:21    304s]   
[10/17 16:02:21    304s]   ----------------------------------------------------------------------------
[10/17 16:02:21    304s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[10/17 16:02:21    304s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[10/17 16:02:21    304s]   ----------------------------------------------------------------------------
[10/17 16:02:21    304s]   Trunk         1      1.000       1         1         0.000      {1 <= 2}
[10/17 16:02:21    304s]   Leaf          1      3.000       3         3         0.000      {1 <= 4}
[10/17 16:02:21    304s]   ----------------------------------------------------------------------------
[10/17 16:02:21    304s]   
[10/17 16:02:21    304s]   Clustering Failure Statistics:
[10/17 16:02:21    304s]   
[10/17 16:02:21    304s]   --------------------------------
[10/17 16:02:21    304s]   Net Type    Clusters    Clusters
[10/17 16:02:21    304s]               Tried       Failed
[10/17 16:02:21    304s]   --------------------------------
[10/17 16:02:21    304s]     (empty table)
[10/17 16:02:21    304s]   --------------------------------
[10/17 16:02:21    304s]   
[10/17 16:02:21    304s]   
[10/17 16:02:21    304s]   Resynthesising clock tree into netlist...
[10/17 16:02:21    304s]     Reset timing graph...
[10/17 16:02:21    304s] Ignoring AAE DB Resetting ...
[10/17 16:02:21    304s]     Reset timing graph done.
[10/17 16:02:21    304s]   Resynthesising clock tree into netlist done.
[10/17 16:02:21    304s]   Updating congestion map to accurately time the clock tree...
[10/17 16:02:21    304s]     Routing unrouted datapath nets connected to clock instances...
[10/17 16:02:21    304s] ### Creating LA Mngr. totSessionCpu=0:05:04 mem=2485.6M
[10/17 16:02:21    304s] ### Creating LA Mngr, finished. totSessionCpu=0:05:04 mem=2485.6M
[10/17 16:02:21    304s] *info: There are 33 candidate Buffer cells
[10/17 16:02:21    304s] *info: There are 34 candidate Inverter cells
[10/17 16:02:21    304s] #################################################################################
[10/17 16:02:21    304s] # Design Stage: PreRoute
[10/17 16:02:21    304s] # Design Name: mod5_counter
[10/17 16:02:21    304s] # Design Mode: 90nm
[10/17 16:02:21    304s] # Analysis Mode: MMMC Non-OCV 
[10/17 16:02:21    304s] # Parasitics Mode: No SPEF/RCDB
[10/17 16:02:21    304s] # Signoff Settings: SI Off 
[10/17 16:02:21    304s] #################################################################################
[10/17 16:02:21    304s] Extraction called for design 'mod5_counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
[10/17 16:02:21    304s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/17 16:02:21    304s] Type 'man IMPEXT-3530' for more detail.
[10/17 16:02:21    304s] PreRoute RC Extraction called for design mod5_counter.
[10/17 16:02:21    304s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/17 16:02:21    304s] Type 'man IMPEXT-6197' for more detail.
[10/17 16:02:21    304s] RCMode: PreRoute
[10/17 16:02:21    304s] Capacitance Scaling Factor   : 1.00000
[10/17 16:02:21    304s] Resistance Scaling Factor    : 1.00000
[10/17 16:02:21    304s] Clock Cap Scaling Factor    : 1.00000
[10/17 16:02:21    304s] Clock Res Scaling Factor     : 1.00000
[10/17 16:02:21    304s] Shrink Factor                : 1.00000
[10/17 16:02:21    304s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/17 16:02:21    304s] Updating RC grid for preRoute extraction ...
[10/17 16:02:21    304s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2485.566M)
[10/17 16:02:21    304s] AAE_INFO: 1 threads acquired from CTE.
[10/17 16:02:21    304s] Calculate delays in BcWc mode...
[10/17 16:02:21    304s] Topological Sorting (REAL = 0:00:00.0, MEM = 2485.6M, InitMEM = 2485.6M)
[10/17 16:02:21    304s] End AAE Lib Interpolated Model. (MEM=2501.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 16:02:21    304s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/17 16:02:21    304s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/17 16:02:21    304s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/17 16:02:21    304s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/17 16:02:21    304s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Q0. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[10/17 16:02:21    304s] Total number of fetched objects 12
[10/17 16:02:21    304s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 16:02:21    304s] End delay calculation. (MEM=2517.7 CPU=0:00:00.0 REAL=0:00:00.0)
[10/17 16:02:21    304s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2517.7M) ***
[10/17 16:02:21    304s]       Routed 0 unrouted datapath nets connected to clock instances
[10/17 16:02:21    304s]     Routing unrouted datapath nets connected to clock instances done.
[10/17 16:02:21    304s]     Leaving CCOpt scope...
[10/17 16:02:21    304s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[10/17 16:02:21    304s] Extraction called for design 'mod5_counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
[10/17 16:02:21    304s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/17 16:02:21    304s] Type 'man IMPEXT-3530' for more detail.
[10/17 16:02:21    304s] PreRoute RC Extraction called for design mod5_counter.
[10/17 16:02:21    304s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/17 16:02:21    304s] Type 'man IMPEXT-6197' for more detail.
[10/17 16:02:21    304s] RCMode: PreRoute
[10/17 16:02:21    304s] Capacitance Scaling Factor   : 1.00000
[10/17 16:02:21    304s] Resistance Scaling Factor    : 1.00000
[10/17 16:02:21    304s] Clock Cap Scaling Factor    : 1.00000
[10/17 16:02:21    304s] Clock Res Scaling Factor     : 1.00000
[10/17 16:02:21    304s] Shrink Factor                : 1.00000
[10/17 16:02:21    304s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/17 16:02:21    304s] Updating RC grid for preRoute extraction ...
[10/17 16:02:21    304s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2592.699M)
[10/17 16:02:21    304s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[10/17 16:02:21    304s]     Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:21    304s]   Updating congestion map to accurately time the clock tree done.
[10/17 16:02:21    304s]   Disconnecting clock tree from netlist...
[10/17 16:02:21    304s]   Disconnecting clock tree from netlist done.
[10/17 16:02:21    304s]   Rebuilding timing graph...
[10/17 16:02:21    304s]   Rebuilding timing graph done.
[10/17 16:02:22    304s] End AAE Lib Interpolated Model. (MEM=2578.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 16:02:22    304s]   Clock DAG stats After congestion update:
[10/17 16:02:22    304s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:22    304s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:22    304s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:22    304s]     sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:22    304s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:22    304s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:22    304s]   Clock DAG net violations After congestion update: none
[10/17 16:02:22    304s]   Clock DAG primary half-corner transition distribution After congestion update:
[10/17 16:02:22    304s]     Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:22    304s]   Primary reporting skew group After congestion update:
[10/17 16:02:22    304s]     skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]   Skew group summary After congestion update:
[10/17 16:02:22    304s]     skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]   Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:22    304s]   Fixing clock tree slew time and max cap violations...
[10/17 16:02:22    304s]     Fixing clock tree overload: 
[10/17 16:02:22    304s]     Fixing clock tree overload: .
[10/17 16:02:22    304s]     Fixing clock tree overload: ..
[10/17 16:02:22    304s]     Fixing clock tree overload: ...
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% 
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% .
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ..
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ...
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% 
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% .
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ..
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ...
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[10/17 16:02:22    304s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[10/17 16:02:22    304s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:22    304s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:22    304s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:22    304s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:22    304s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[10/17 16:02:22    304s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[10/17 16:02:22    304s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:22    304s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:22    304s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[10/17 16:02:22    304s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:22    304s]   Fixing clock tree slew time and max cap violations - detailed pass...
[10/17 16:02:22    304s]     Fixing clock tree overload: 
[10/17 16:02:22    304s]     Fixing clock tree overload: .
[10/17 16:02:22    304s]     Fixing clock tree overload: ..
[10/17 16:02:22    304s]     Fixing clock tree overload: ...
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% 
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% .
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ..
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ...
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% 
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% .
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ..
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ...
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[10/17 16:02:22    304s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/17 16:02:22    304s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:22    304s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:22    304s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:22    304s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:22    304s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[10/17 16:02:22    304s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/17 16:02:22    304s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:22    304s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:22    304s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[10/17 16:02:22    304s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:22    304s]   Stage::DRV Fixing done. (took cpu=0:00:00.5 real=0:00:00.5)
[10/17 16:02:22    304s]   Stage::Insertion Delay Reduction...
[10/17 16:02:22    304s]   Removing unnecessary root buffering...
[10/17 16:02:22    304s]     Clock DAG stats after 'Removing unnecessary root buffering':
[10/17 16:02:22    304s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:22    304s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:22    304s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:22    304s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:22    304s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[10/17 16:02:22    304s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[10/17 16:02:22    304s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:22    304s]     Primary reporting skew group after 'Removing unnecessary root buffering':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Skew group summary after 'Removing unnecessary root buffering':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:22    304s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[10/17 16:02:22    304s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:22    304s]   Removing unconstrained drivers...
[10/17 16:02:22    304s]     Clock DAG stats after 'Removing unconstrained drivers':
[10/17 16:02:22    304s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:22    304s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:22    304s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:22    304s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:22    304s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[10/17 16:02:22    304s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[10/17 16:02:22    304s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:22    304s]     Primary reporting skew group after 'Removing unconstrained drivers':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Skew group summary after 'Removing unconstrained drivers':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:22    304s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[10/17 16:02:22    304s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:22    304s]   Reducing insertion delay 1...
[10/17 16:02:22    304s]     Clock DAG stats after 'Reducing insertion delay 1':
[10/17 16:02:22    304s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:22    304s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:22    304s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:22    304s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:22    304s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[10/17 16:02:22    304s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[10/17 16:02:22    304s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:22    304s]     Primary reporting skew group after 'Reducing insertion delay 1':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Skew group summary after 'Reducing insertion delay 1':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:22    304s]     Legalizer calls during this step: 14 succeeded with DRC/Color checks: 14 succeeded without DRC/Color checks: 0
[10/17 16:02:22    304s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:22    304s]   Removing longest path buffering...
[10/17 16:02:22    304s]     Clock DAG stats after 'Removing longest path buffering':
[10/17 16:02:22    304s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:22    304s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:22    304s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:22    304s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:22    304s]     Clock DAG net violations after 'Removing longest path buffering': none
[10/17 16:02:22    304s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[10/17 16:02:22    304s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:22    304s]     Primary reporting skew group after 'Removing longest path buffering':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Skew group summary after 'Removing longest path buffering':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:22    304s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[10/17 16:02:22    304s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:22    304s]   Reducing insertion delay 2...
[10/17 16:02:22    304s]     Path optimization required 0 stage delay updates 
[10/17 16:02:22    304s]     Clock DAG stats after 'Reducing insertion delay 2':
[10/17 16:02:22    304s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:22    304s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:22    304s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:22    304s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:22    304s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[10/17 16:02:22    304s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[10/17 16:02:22    304s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:22    304s]     Primary reporting skew group after 'Reducing insertion delay 2':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Skew group summary after 'Reducing insertion delay 2':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:22    304s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[10/17 16:02:22    304s]   Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:22    304s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:22    304s]   CCOpt::Phase::Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
[10/17 16:02:22    304s]   CCOpt::Phase::Implementation...
[10/17 16:02:22    304s]   Stage::Reducing Power...
[10/17 16:02:22    304s]   Reducing clock tree power 1...
[10/17 16:02:22    304s]     Resizing gates: 
[10/17 16:02:22    304s]     Resizing gates: .
[10/17 16:02:22    304s]     Resizing gates: ..
[10/17 16:02:22    304s]     Resizing gates: ...
[10/17 16:02:22    304s]     Resizing gates: ... 20% 
[10/17 16:02:22    304s]     Resizing gates: ... 20% .
[10/17 16:02:22    304s]     Resizing gates: ... 20% ..
[10/17 16:02:22    304s]     Resizing gates: ... 20% ...
[10/17 16:02:22    304s]     Resizing gates: ... 20% ... 40% 
[10/17 16:02:22    304s]     Resizing gates: ... 20% ... 40% .
[10/17 16:02:22    304s]     Resizing gates: ... 20% ... 40% ..
[10/17 16:02:22    304s]     Resizing gates: ... 20% ... 40% ...
[10/17 16:02:22    304s]     Resizing gates: ... 20% ... 40% ... 60% 
[10/17 16:02:22    304s]     Resizing gates: ... 20% ... 40% ... 60% .
[10/17 16:02:22    304s]     Resizing gates: ... 20% ... 40% ... 60% ..
[10/17 16:02:22    304s]     Resizing gates: ... 20% ... 40% ... 60% ...
[10/17 16:02:22    304s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[10/17 16:02:22    304s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[10/17 16:02:22    304s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[10/17 16:02:22    304s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[10/17 16:02:22    304s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[10/17 16:02:22    304s]     Clock DAG stats after 'Reducing clock tree power 1':
[10/17 16:02:22    304s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:22    304s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:22    304s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:22    304s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:22    304s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[10/17 16:02:22    304s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[10/17 16:02:22    304s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:22    304s]     Primary reporting skew group after 'Reducing clock tree power 1':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Skew group summary after 'Reducing clock tree power 1':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:22    304s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[10/17 16:02:22    304s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:22    304s]   Reducing clock tree power 2...
[10/17 16:02:22    304s]     Path optimization required 0 stage delay updates 
[10/17 16:02:22    304s]     Clock DAG stats after 'Reducing clock tree power 2':
[10/17 16:02:22    304s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:22    304s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:22    304s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:22    304s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:22    304s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[10/17 16:02:22    304s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[10/17 16:02:22    304s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:22    304s]     Primary reporting skew group after 'Reducing clock tree power 2':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Skew group summary after 'Reducing clock tree power 2':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:22    304s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[10/17 16:02:22    304s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:22    304s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:22    304s]   Stage::Balancing...
[10/17 16:02:22    304s]   Approximately balancing fragments step...
[10/17 16:02:22    304s]     Resolving skew group constraints...
[10/17 16:02:22    304s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[10/17 16:02:22    304s]     Resolving skew group constraints done.
[10/17 16:02:22    304s]     Approximately balancing fragments...
[10/17 16:02:22    304s]       Approximately balancing fragments bottom up...
[10/17 16:02:22    304s]         bottom up balancing: 
[10/17 16:02:22    304s]         bottom up balancing: .
[10/17 16:02:22    304s]         bottom up balancing: ..
[10/17 16:02:22    304s]         bottom up balancing: ...
[10/17 16:02:22    304s]         bottom up balancing: ... 20% 
[10/17 16:02:22    304s]         bottom up balancing: ... 20% .
[10/17 16:02:22    304s]         bottom up balancing: ... 20% ..
[10/17 16:02:22    304s]         bottom up balancing: ... 20% ...
[10/17 16:02:22    304s]         bottom up balancing: ... 20% ... 40% 
[10/17 16:02:22    304s]         bottom up balancing: ... 20% ... 40% .
[10/17 16:02:22    304s]         bottom up balancing: ... 20% ... 40% ..
[10/17 16:02:22    304s]         bottom up balancing: ... 20% ... 40% ...
[10/17 16:02:22    304s]         bottom up balancing: ... 20% ... 40% ... 60% 
[10/17 16:02:22    304s]         bottom up balancing: ... 20% ... 40% ... 60% .
[10/17 16:02:22    304s]         bottom up balancing: ... 20% ... 40% ... 60% ..
[10/17 16:02:22    304s]         bottom up balancing: ... 20% ... 40% ... 60% ...
[10/17 16:02:22    304s]         bottom up balancing: ... 20% ... 40% ... 60% ... 80% 
[10/17 16:02:22    304s]         bottom up balancing: ... 20% ... 40% ... 60% ... 80% .
[10/17 16:02:22    304s]         bottom up balancing: ... 20% ... 40% ... 60% ... 80% ..
[10/17 16:02:22    304s]         bottom up balancing: ... 20% ... 40% ... 60% ... 80% ...
[10/17 16:02:22    304s]         bottom up balancing: ... 20% ... 40% ... 60% ... 80% ... 100% 
[10/17 16:02:22    304s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[10/17 16:02:22    304s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:22    304s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:22    304s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:22    304s]           sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:22    304s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:22    304s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:22    304s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[10/17 16:02:22    304s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[10/17 16:02:22    304s]           Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:22    304s]         Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:22    304s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[10/17 16:02:22    304s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:22    304s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[10/17 16:02:22    304s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[10/17 16:02:22    304s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:22    304s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:22    304s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:22    304s]           sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:22    304s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:22    304s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:22    304s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[10/17 16:02:22    304s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[10/17 16:02:22    304s]           Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:22    304s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[10/17 16:02:22    304s]     Approximately balancing fragments done.
[10/17 16:02:22    304s]     Clock DAG stats after 'Approximately balancing fragments step':
[10/17 16:02:22    304s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:22    304s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:22    304s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:22    304s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:22    304s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[10/17 16:02:22    304s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[10/17 16:02:22    304s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:22    304s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:22    304s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[10/17 16:02:22    304s]   Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:22    304s]   Clock DAG stats after Approximately balancing fragments:
[10/17 16:02:22    304s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:22    304s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:22    304s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:22    304s]     sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:22    304s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:22    304s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:22    304s]   Clock DAG net violations after Approximately balancing fragments: none
[10/17 16:02:22    304s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[10/17 16:02:22    304s]     Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:22    304s]   Primary reporting skew group after Approximately balancing fragments:
[10/17 16:02:22    304s]     skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]   Skew group summary after Approximately balancing fragments:
[10/17 16:02:22    304s]     skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]   Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:22    304s]   Improving fragments clock skew...
[10/17 16:02:22    304s]     Clock DAG stats after 'Improving fragments clock skew':
[10/17 16:02:22    304s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:22    304s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:22    304s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:22    304s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:22    304s]     Clock DAG net violations after 'Improving fragments clock skew': none
[10/17 16:02:22    304s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[10/17 16:02:22    304s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:22    304s]     Primary reporting skew group after 'Improving fragments clock skew':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Skew group summary after 'Improving fragments clock skew':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:22    304s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[10/17 16:02:22    304s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:22    304s]   Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:22    304s]   Approximately balancing step...
[10/17 16:02:22    304s]     Resolving skew group constraints...
[10/17 16:02:22    304s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[10/17 16:02:22    304s]     Resolving skew group constraints done.
[10/17 16:02:22    304s]     Approximately balancing...
[10/17 16:02:22    304s]       Approximately balancing, wire and cell delays, iteration 1...
[10/17 16:02:22    304s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[10/17 16:02:22    304s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:22    304s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:22    304s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:22    304s]           sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:22    304s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:22    304s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:22    304s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[10/17 16:02:22    304s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[10/17 16:02:22    304s]           Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:22    304s]       Approximately balancing, wire and cell delays, iteration 1 done.
[10/17 16:02:22    304s]     Approximately balancing done.
[10/17 16:02:22    304s]     Clock DAG stats after 'Approximately balancing step':
[10/17 16:02:22    304s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:22    304s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:22    304s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:22    304s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:22    304s]     Clock DAG net violations after 'Approximately balancing step': none
[10/17 16:02:22    304s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[10/17 16:02:22    304s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:22    304s]     Primary reporting skew group after 'Approximately balancing step':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Skew group summary after 'Approximately balancing step':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:22    304s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[10/17 16:02:22    304s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:22    304s]   Fixing clock tree overload...
[10/17 16:02:22    304s]     Fixing clock tree overload: 
[10/17 16:02:22    304s]     Fixing clock tree overload: .
[10/17 16:02:22    304s]     Fixing clock tree overload: ..
[10/17 16:02:22    304s]     Fixing clock tree overload: ...
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% 
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% .
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ..
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ...
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% 
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% .
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ..
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ...
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[10/17 16:02:22    304s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[10/17 16:02:22    304s]     Clock DAG stats after 'Fixing clock tree overload':
[10/17 16:02:22    304s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:22    304s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:22    304s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:22    304s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:22    304s]     Clock DAG net violations after 'Fixing clock tree overload': none
[10/17 16:02:22    304s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[10/17 16:02:22    304s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:22    304s]     Primary reporting skew group after 'Fixing clock tree overload':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Skew group summary after 'Fixing clock tree overload':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:22    304s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[10/17 16:02:22    304s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:22    304s]   Approximately balancing paths...
[10/17 16:02:22    304s]     Added 0 buffers.
[10/17 16:02:22    304s]     Clock DAG stats after 'Approximately balancing paths':
[10/17 16:02:22    304s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:22    304s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:22    304s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:22    304s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:22    304s]     Clock DAG net violations after 'Approximately balancing paths': none
[10/17 16:02:22    304s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[10/17 16:02:22    304s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:22    304s]     Primary reporting skew group after 'Approximately balancing paths':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Skew group summary after 'Approximately balancing paths':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:22    304s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[10/17 16:02:22    304s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:22    304s]   Resynthesising clock tree into netlist...
[10/17 16:02:22    304s]     Reset timing graph...
[10/17 16:02:22    304s] Ignoring AAE DB Resetting ...
[10/17 16:02:22    304s]     Reset timing graph done.
[10/17 16:02:22    304s]   Resynthesising clock tree into netlist done.
[10/17 16:02:22    304s]   Updating congestion map to accurately time the clock tree...
[10/17 16:02:22    304s]     Routing unrouted datapath nets connected to clock instances...
[10/17 16:02:22    304s]       Routed 0 unrouted datapath nets connected to clock instances
[10/17 16:02:22    304s]     Routing unrouted datapath nets connected to clock instances done.
[10/17 16:02:22    304s]     Leaving CCOpt scope...
[10/17 16:02:22    304s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[10/17 16:02:22    304s] Extraction called for design 'mod5_counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
[10/17 16:02:22    304s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/17 16:02:22    304s] Type 'man IMPEXT-3530' for more detail.
[10/17 16:02:22    304s] PreRoute RC Extraction called for design mod5_counter.
[10/17 16:02:22    304s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/17 16:02:22    304s] Type 'man IMPEXT-6197' for more detail.
[10/17 16:02:22    304s] RCMode: PreRoute
[10/17 16:02:22    304s] Capacitance Scaling Factor   : 1.00000
[10/17 16:02:22    304s] Resistance Scaling Factor    : 1.00000
[10/17 16:02:22    304s] Clock Cap Scaling Factor    : 1.00000
[10/17 16:02:22    304s] Clock Res Scaling Factor     : 1.00000
[10/17 16:02:22    304s] Shrink Factor                : 1.00000
[10/17 16:02:22    304s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/17 16:02:22    304s] Updating RC grid for preRoute extraction ...
[10/17 16:02:22    304s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2578.605M)
[10/17 16:02:22    304s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[10/17 16:02:22    304s]     Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:22    304s]   Updating congestion map to accurately time the clock tree done.
[10/17 16:02:22    304s]   Disconnecting clock tree from netlist...
[10/17 16:02:22    304s]   Disconnecting clock tree from netlist done.
[10/17 16:02:22    304s]   Rebuilding timing graph...
[10/17 16:02:22    304s]   Rebuilding timing graph done.
[10/17 16:02:22    304s] End AAE Lib Interpolated Model. (MEM=2578.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 16:02:22    304s]   Clock DAG stats After congestion update:
[10/17 16:02:22    304s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:22    304s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:22    304s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:22    304s]     sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:22    304s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:22    304s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:22    304s]   Clock DAG net violations After congestion update: none
[10/17 16:02:22    304s]   Clock DAG primary half-corner transition distribution After congestion update:
[10/17 16:02:22    304s]     Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:22    304s]   Primary reporting skew group After congestion update:
[10/17 16:02:22    304s]     skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]   Skew group summary After congestion update:
[10/17 16:02:22    304s]     skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]   Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:22    304s]   Stage::Polishing...
[10/17 16:02:22    304s]   Improving clock skew...
[10/17 16:02:22    304s]     Clock DAG stats after 'Improving clock skew':
[10/17 16:02:22    304s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:22    304s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:22    304s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:22    304s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:22    304s]     Clock DAG net violations after 'Improving clock skew': none
[10/17 16:02:22    304s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[10/17 16:02:22    304s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:22    304s]     Primary reporting skew group after 'Improving clock skew':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Skew group summary after 'Improving clock skew':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:22    304s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[10/17 16:02:22    304s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:22    304s]   Reducing clock tree power 3...
[10/17 16:02:22    304s]     Initial gate capacitance is (rise=0.002pF fall=0.002pF).
[10/17 16:02:22    304s]     Resizing gates: 
[10/17 16:02:22    304s]     Resizing gates: .
[10/17 16:02:22    304s]     Resizing gates: ..
[10/17 16:02:22    304s]     Resizing gates: ...
[10/17 16:02:22    304s]     Resizing gates: ... 20% 
[10/17 16:02:22    304s]     Resizing gates: ... 20% .
[10/17 16:02:22    304s]     Resizing gates: ... 20% ..
[10/17 16:02:22    304s]     Resizing gates: ... 20% ...
[10/17 16:02:22    304s]     Resizing gates: ... 20% ... 40% 
[10/17 16:02:22    304s]     Resizing gates: ... 20% ... 40% .
[10/17 16:02:22    304s]     Resizing gates: ... 20% ... 40% ..
[10/17 16:02:22    304s]     Resizing gates: ... 20% ... 40% ...
[10/17 16:02:22    304s]     Resizing gates: ... 20% ... 40% ... 60% 
[10/17 16:02:22    304s]     Resizing gates: ... 20% ... 40% ... 60% .
[10/17 16:02:22    304s]     Resizing gates: ... 20% ... 40% ... 60% ..
[10/17 16:02:22    304s]     Resizing gates: ... 20% ... 40% ... 60% ...
[10/17 16:02:22    304s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[10/17 16:02:22    304s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[10/17 16:02:22    304s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[10/17 16:02:22    304s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[10/17 16:02:22    304s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[10/17 16:02:22    304s]     Clock DAG stats after 'Reducing clock tree power 3':
[10/17 16:02:22    304s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:22    304s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:22    304s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:22    304s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:22    304s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[10/17 16:02:22    304s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[10/17 16:02:22    304s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:22    304s]     Primary reporting skew group after 'Reducing clock tree power 3':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Skew group summary after 'Reducing clock tree power 3':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:22    304s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[10/17 16:02:22    304s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:22    304s]   Improving insertion delay...
[10/17 16:02:22    304s]     Clock DAG stats after 'Improving insertion delay':
[10/17 16:02:22    304s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:22    304s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:22    304s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:22    304s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:22    304s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:22    304s]     Clock DAG net violations after 'Improving insertion delay': none
[10/17 16:02:22    304s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[10/17 16:02:22    304s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:22    304s]     Primary reporting skew group after 'Improving insertion delay':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Skew group summary after 'Improving insertion delay':
[10/17 16:02:22    304s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:22    304s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:22    304s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[10/17 16:02:22    304s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:22    304s]   Stage::Polishing done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:22    304s]   Total capacitance is (rise=0.002pF fall=0.002pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.002pF fall=0.002pF) is gate.
[10/17 16:02:22    304s]   Legalizer releasing space for clock trees...
[10/17 16:02:22    304s]   Legalizer releasing space for clock trees done.
[10/17 16:02:22    304s]   Updating netlist...
[10/17 16:02:22    304s]     Reset timing graph...
[10/17 16:02:22    304s] Ignoring AAE DB Resetting ...
[10/17 16:02:22    304s]     Reset timing graph done.
[10/17 16:02:22    304s]     Stage::Routing...
[10/17 16:02:22    304s]     Setting non-default rules before calling refine place.
[10/17 16:02:22    304s]     normal call to refinePlace
[10/17 16:02:22    304s]     Leaving CCOpt scope - ClockRefiner...
[10/17 16:02:22    304s] 
[10/17 16:02:22    304s] *
[10/17 16:02:22    304s] * Starting clock placement refinement...
[10/17 16:02:22    304s] *
[10/17 16:02:22    304s] * First pass: Refine non-clock instances...
[10/17 16:02:22    304s] *
[10/17 16:02:22    304s] setPlaceMode -place_design_floorplan_mode false
[10/17 16:02:22    304s] Initialize ViaPillar Halo for 3 instances.
[10/17 16:02:22    304s] *** Starting refinePlace (0:05:05 mem=2575.6M) ***
[10/17 16:02:22    304s] Total net bbox length = 1.213e+02 (6.730e+01 5.400e+01) (ext = 7.110e+01)
[10/17 16:02:22    304s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/17 16:02:22    304s] Starting refinePlace ...
[10/17 16:02:22    304s] default core: bins with density >  0.75 =    0 % ( 0 / 1 )
[10/17 16:02:22    304s] Density distribution unevenness ratio = 0.000%
[10/17 16:02:22    304s]   Spread Effort: high, standalone mode, useDDP on.
[10/17 16:02:22    304s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2575.6MB) @(0:05:05 - 0:05:05).
[10/17 16:02:22    304s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/17 16:02:22    304s] wireLenOptFixPriorityInst 0 inst fixed
[10/17 16:02:22    304s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/17 16:02:22    304s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2575.6MB) @(0:05:05 - 0:05:05).
[10/17 16:02:22    304s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/17 16:02:22    304s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2575.6MB
[10/17 16:02:22    304s] Statistics of distance of Instance movement in refine placement:
[10/17 16:02:22    304s]   maximum (X+Y) =         0.00 um
[10/17 16:02:22    304s]   mean    (X+Y) =         0.00 um
[10/17 16:02:22    304s] Summary Report:
[10/17 16:02:22    304s] Instances move: 0 (out of 5 movable)
[10/17 16:02:22    304s] Instances flipped: 0
[10/17 16:02:22    304s] Mean displacement: 0.00 um
[10/17 16:02:22    304s] Max displacement: 0.00 um 
[10/17 16:02:22    304s] Total instances moved : 0
[10/17 16:02:22    304s] Total net bbox length = 1.213e+02 (6.730e+01 5.400e+01) (ext = 7.110e+01)
[10/17 16:02:22    304s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2575.6MB
[10/17 16:02:22    304s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2575.6MB) @(0:05:05 - 0:05:05).
[10/17 16:02:22    304s] *** Finished refinePlace (0:05:05 mem=2575.6M) ***
[10/17 16:02:22    304s] *
[10/17 16:02:22    304s] * Second pass: Refine clock instances...
[10/17 16:02:22    304s] *
[10/17 16:02:22    304s] setPlaceMode -place_design_floorplan_mode false
[10/17 16:02:22    304s] *** Starting refinePlace (0:05:05 mem=2575.6M) ***
[10/17 16:02:22    304s] Total net bbox length = 1.213e+02 (6.730e+01 5.400e+01) (ext = 7.110e+01)
[10/17 16:02:22    304s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/17 16:02:22    304s] Starting refinePlace ...
[10/17 16:02:22    304s] default core: bins with density >  0.75 =    0 % ( 0 / 1 )
[10/17 16:02:22    304s] Density distribution unevenness ratio = 0.000%
[10/17 16:02:22    304s]   Spread Effort: high, standalone mode, useDDP on.
[10/17 16:02:22    304s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2575.6MB) @(0:05:05 - 0:05:05).
[10/17 16:02:22    304s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/17 16:02:22    304s] wireLenOptFixPriorityInst 3 inst fixed
[10/17 16:02:22    304s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/17 16:02:22    304s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2575.6MB) @(0:05:05 - 0:05:05).
[10/17 16:02:22    304s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/17 16:02:22    304s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2575.6MB
[10/17 16:02:22    304s] Statistics of distance of Instance movement in refine placement:
[10/17 16:02:22    304s]   maximum (X+Y) =         0.00 um
[10/17 16:02:22    304s]   mean    (X+Y) =         0.00 um
[10/17 16:02:22    304s] Summary Report:
[10/17 16:02:22    304s] Instances move: 0 (out of 8 movable)
[10/17 16:02:22    304s] Instances flipped: 0
[10/17 16:02:22    304s] Mean displacement: 0.00 um
[10/17 16:02:22    304s] Max displacement: 0.00 um 
[10/17 16:02:22    304s] Total instances moved : 0
[10/17 16:02:22    304s] Total net bbox length = 1.213e+02 (6.730e+01 5.400e+01) (ext = 7.110e+01)
[10/17 16:02:22    304s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2575.6MB
[10/17 16:02:22    304s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2575.6MB) @(0:05:05 - 0:05:05).
[10/17 16:02:22    304s] *** Finished refinePlace (0:05:05 mem=2575.6M) ***
[10/17 16:02:22    304s] *
[10/17 16:02:22    304s] * No clock instances moved during refinement.
[10/17 16:02:22    304s] *
[10/17 16:02:22    304s] * Finished with clock placement refinement.
[10/17 16:02:22    304s] *
[10/17 16:02:22    304s] Initialize ViaPillar Halo for 3 instances.
[10/17 16:02:22    304s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/17 16:02:22    304s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/17 16:02:22    304s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/17 16:02:22    304s]     Rebuilding timing graph...
[10/17 16:02:22    304s]     Rebuilding timing graph done.
[10/17 16:02:22    304s] End AAE Lib Interpolated Model. (MEM=2575.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 16:02:22    304s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/17 16:02:22    304s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/17 16:02:22    304s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/17 16:02:22    304s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/17 16:02:22    304s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/17 16:02:22    304s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/17 16:02:22    304s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/17 16:02:22    304s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[10/17 16:02:22    304s]     Clock implementation routing...
[10/17 16:02:22    304s]       Leaving CCOpt scope - NanoRouter...
[10/17 16:02:22    304s] Net route status summary:
[10/17 16:02:22    304s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
[10/17 16:02:22    304s]   Non-clock:    11 (unrouted=0, trialRouted=11, noStatus=0, routed=0, fixed=0)
[10/17 16:02:22    304s] (Not counting 2 nets with <2 term connections)
[10/17 16:02:22    304s]       Routing using NR in Eagl->NR Step...
[10/17 16:02:22    304s] 
[10/17 16:02:22    304s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[10/17 16:02:22    304s]   All net are default rule.
[10/17 16:02:22    304s]   Removed pre-existing routes for 1 nets.
[10/17 16:02:22    304s]   Preferred NanoRoute mode settings: Current
[10/17 16:02:22    304s]         Clock detailed routing...
[10/17 16:02:22    304s] 
[10/17 16:02:22    304s] globalDetailRoute
[10/17 16:02:22    304s] 
[10/17 16:02:22    304s] #setNanoRouteMode -drouteAutoStop false
[10/17 16:02:22    304s] #setNanoRouteMode -drouteEndIteration 20
[10/17 16:02:22    304s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[10/17 16:02:22    304s] #setNanoRouteMode -routeSelectedNetOnly true
[10/17 16:02:22    304s] #setNanoRouteMode -routeWithEco true
[10/17 16:02:22    304s] #setNanoRouteMode -routeWithSiDriven false
[10/17 16:02:22    304s] #setNanoRouteMode -routeWithTimingDriven false
[10/17 16:02:22    304s] #Start globalDetailRoute on Sun Oct 17 16:02:22 2021
[10/17 16:02:22    304s] #
[10/17 16:02:23    305s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[10/17 16:02:23    305s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[10/17 16:02:23    305s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Q0 of net Q0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[10/17 16:02:23    305s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Q1 of net Q1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[10/17 16:02:23    305s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Q2 of net Q2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[10/17 16:02:23    305s] ### Net info: total nets: 14
[10/17 16:02:23    305s] ### Net info: dirty nets: 1
[10/17 16:02:23    305s] ### Net info: marked as disconnected nets: 0
[10/17 16:02:23    305s] ### Net info: fully routed nets: 0
[10/17 16:02:23    305s] ### Net info: trivial (single pin) nets: 0
[10/17 16:02:23    305s] ### Net info: unrouted nets: 14
[10/17 16:02:23    305s] ### Net info: re-extraction nets: 0
[10/17 16:02:23    305s] ### Net info: selected nets: 1
[10/17 16:02:23    305s] ### Net info: ignored nets: 0
[10/17 16:02:23    305s] ### Net info: skip routing nets: 0
[10/17 16:02:23    305s] ### import wire route signature (0) =  442128301
[10/17 16:02:23    305s] #NanoRoute Version 16.26-s040_1 NR180308-1140/16_26-UB
[10/17 16:02:23    305s] #RTESIG:78da8d91c16ec2300c8639f31456e0d04983da6e9a86eb240e5cb6090d244ed160a1ca28
[10/17 16:02:23    305s] #       6d95a4688f3f34ed8808677ffa7efbf764ba5dae41909ab39a059468085ed7a4b1403d23
[10/17 16:02:23    305s] #       92989332d7d1e6458c27d3b7f70f4205c7cf2658c8f65dd73cc310ac876063746dfdf4cf
[10/17 16:02:23    305s] #       e8121821736db4b5f53719e605443fdcd520ca7416f22350c120f278ee73d7b6dd650826
[10/17 16:02:23    305s] #       da736f2a5590b1c3a1715f64be2f0d13175a9ad3c9afb6753ef7f5d1f5cbdd8f179085e8
[10/17 16:02:23    305s] #       afbedb76c20ac4df0e295055c9a369c1494612a6199d2e583e905522a5fb2def7f6af40b
[10/17 16:02:23    305s] #       e0e2bc97
[10/17 16:02:23    305s] #
[10/17 16:02:23    305s] #RTESIG:78da8d91c16ec2300c8639f31456e0d04983da6e9a86eb240e5cb6090d244ed160a1ca28
[10/17 16:02:23    305s] #       6d95a4688f3f34ed8808677ffa7efbf764ba5dae41909ab39a059468085ed7a4b1403d23
[10/17 16:02:23    305s] #       92989332d7d1e6458c27d3b7f70f4205c7cf2658c8f65dd73cc310ac876063746dfdf4cf
[10/17 16:02:23    305s] #       e8121821736db4b5f53719e605443fdcd520ca7416f22350c120f278ee73d7b6dd650826
[10/17 16:02:23    305s] #       da736f2a5590b1c3a1715f64be2f0d13175a9ad3c9afb6753ef7f5d1f5cbdd8f179085e8
[10/17 16:02:23    305s] #       afbedb76c20ac4df0e295055c9a369c1494612a6199d2e583e905522a5fb2def7f6af40b
[10/17 16:02:23    305s] #       e0e2bc97
[10/17 16:02:23    305s] #
[10/17 16:02:23    305s] #Start routing data preparation.
[10/17 16:02:23    305s] #WARNING (NRDB-2077) The below via enclosure for LAYER ME1 is not specified for width 0.0900.
[10/17 16:02:23    305s] #WARNING (NRDB-2078) The above via enclosure for LAYER ME2 is not specified for width 0.1000.
[10/17 16:02:23    305s] #WARNING (NRDB-2077) The below via enclosure for LAYER ME1 is not specified for width 0.0900.
[10/17 16:02:23    305s] #WARNING (NRDB-2078) The above via enclosure for LAYER ME2 is not specified for width 0.1000.
[10/17 16:02:23    305s] #WARNING (NRDB-2077) The below via enclosure for LAYER ME2 is not specified for width 0.1000.
[10/17 16:02:23    305s] #WARNING (NRDB-2078) The above via enclosure for LAYER ME3 is not specified for width 0.1000.
[10/17 16:02:23    305s] #WARNING (NRDB-2077) The below via enclosure for LAYER ME2 is not specified for width 0.1000.
[10/17 16:02:23    305s] #WARNING (NRDB-2078) The above via enclosure for LAYER ME3 is not specified for width 0.1000.
[10/17 16:02:23    305s] #WARNING (NRDB-2077) The below via enclosure for LAYER ME3 is not specified for width 0.1000.
[10/17 16:02:23    305s] #WARNING (NRDB-2078) The above via enclosure for LAYER ME4 is not specified for width 0.1000.
[10/17 16:02:23    305s] #WARNING (NRDB-2077) The below via enclosure for LAYER ME3 is not specified for width 0.1000.
[10/17 16:02:23    305s] #WARNING (NRDB-2078) The above via enclosure for LAYER ME4 is not specified for width 0.1000.
[10/17 16:02:23    305s] #WARNING (NRDB-2077) The below via enclosure for LAYER ME4 is not specified for width 0.1000.
[10/17 16:02:23    305s] #WARNING (NRDB-2078) The above via enclosure for LAYER ME5 is not specified for width 0.2000.
[10/17 16:02:23    305s] #WARNING (NRDB-2077) The below via enclosure for LAYER ME4 is not specified for width 0.1000.
[10/17 16:02:23    305s] #WARNING (NRDB-2078) The above via enclosure for LAYER ME5 is not specified for width 0.2000.
[10/17 16:02:23    305s] #WARNING (NRDB-2077) The below via enclosure for LAYER ME5 is not specified for width 0.2000.
[10/17 16:02:23    305s] #WARNING (NRDB-2078) The above via enclosure for LAYER ME6 is not specified for width 0.2000.
[10/17 16:02:23    305s] #WARNING (NRDB-2077) The below via enclosure for LAYER ME5 is not specified for width 0.2000.
[10/17 16:02:23    305s] #WARNING (NRDB-2078) The above via enclosure for LAYER ME6 is not specified for width 0.2000.
[10/17 16:02:23    305s] #WARNING (NRDB-2077) The below via enclosure for LAYER ME6 is not specified for width 0.2000.
[10/17 16:02:23    305s] #WARNING (NRDB-2078) The above via enclosure for LAYER ME7 is not specified for width 0.4000.
[10/17 16:02:23    305s] #WARNING (NRDB-2077) The below via enclosure for LAYER ME6 is not specified for width 0.2000.
[10/17 16:02:23    305s] #WARNING (NRDB-2078) The above via enclosure for LAYER ME7 is not specified for width 0.4000.
[10/17 16:02:23    305s] #WARNING (NRDB-2077) The below via enclosure for LAYER ME7 is not specified for width 0.4000.
[10/17 16:02:23    305s] #WARNING (NRDB-2078) The above via enclosure for LAYER ME8 is not specified for width 0.4000.
[10/17 16:02:23    305s] #WARNING (NRDB-2077) The below via enclosure for LAYER ME7 is not specified for width 0.4000.
[10/17 16:02:23    305s] #WARNING (NRDB-2078) The above via enclosure for LAYER ME8 is not specified for width 0.4000.
[10/17 16:02:23    305s] #WARNING (NRDB-2077) The below via enclosure for LAYER ME8 is not specified for width 0.4000.
[10/17 16:02:23    305s] #WARNING (NRDB-2078) The above via enclosure for LAYER AL_RDL is not specified for width 2.7000.
[10/17 16:02:23    305s] #WARNING (NRDB-2077) The below via enclosure for LAYER ME8 is not specified for width 0.4000.
[10/17 16:02:23    305s] #WARNING (NRDB-2078) The above via enclosure for LAYER AL_RDL is not specified for width 2.7000.
[10/17 16:02:23    305s] #Minimum voltage of a net in the design = 0.000.
[10/17 16:02:23    305s] #Maximum voltage of a net in the design = 1.100.
[10/17 16:02:23    305s] #Voltage range [0.000 - 0.000] has 1 net.
[10/17 16:02:23    305s] #Voltage range [0.900 - 1.100] has 1 net.
[10/17 16:02:23    305s] #Voltage range [0.000 - 1.100] has 12 nets.
[10/17 16:02:23    306s] # ME1          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.1850
[10/17 16:02:23    306s] # ME2          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
[10/17 16:02:23    306s] # ME3          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
[10/17 16:02:23    306s] # ME4          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
[10/17 16:02:23    306s] # ME5          H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[10/17 16:02:23    306s] # ME6          V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[10/17 16:02:23    306s] # ME7          H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[10/17 16:02:23    306s] # ME8          V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[10/17 16:02:23    306s] # AL_RDL       H   Track-Pitch = 6.0000    Line-2-Via Pitch = 5.4500
[10/17 16:02:23    306s] #Regenerating Ggrids automatically.
[10/17 16:02:23    306s] #Auto generating G-grids with size=15 tracks, using layer ME3's pitch = 0.2000.
[10/17 16:02:23    306s] #Using automatically generated G-grids.
[10/17 16:02:23    306s] #Done routing data preparation.
[10/17 16:02:23    306s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1228.16 (MB), peak = 1613.52 (MB)
[10/17 16:02:23    306s] #Merging special wires...
[10/17 16:02:23    306s] #reading routing guides ......
[10/17 16:02:23    306s] #Number of eco nets is 0
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s] #Start data preparation...
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s] #Data preparation is done on Sun Oct 17 16:02:23 2021
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s] #Analyzing routing resource...
[10/17 16:02:23    306s] #Routing resource analysis is done on Sun Oct 17 16:02:23 2021
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s] #  Resource Analysis:
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s] #               Routing  #Avail      #Track     #Total     %Gcell
[10/17 16:02:23    306s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[10/17 16:02:23    306s] #  --------------------------------------------------------------
[10/17 16:02:23    306s] #  Metal 1        H          76           0          30     6.67%
[10/17 16:02:23    306s] #  Metal 2        V          97           0          30     0.00%
[10/17 16:02:23    306s] #  Metal 3        H          76           0          30     0.00%
[10/17 16:02:23    306s] #  Metal 4        V          97           0          30     0.00%
[10/17 16:02:23    306s] #  Metal 5        H          38           0          30     0.00%
[10/17 16:02:23    306s] #  Metal 6        V          48           0          30     0.00%
[10/17 16:02:23    306s] #  Metal 7        H          18           0          30     6.67%
[10/17 16:02:23    306s] #  Metal 8        V          16           8          30     0.00%
[10/17 16:02:23    306s] #  Metal 9        H           2           0          30    60.00%
[10/17 16:02:23    306s] #  --------------------------------------------------------------
[10/17 16:02:23    306s] #  Total                    468       3.70%         270     8.15%
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s] #  1 nets (7.14%) with 1 preferred extra spacing.
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s] #Routing guide is on.
[10/17 16:02:23    306s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1228.48 (MB), peak = 1613.52 (MB)
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s] #start global routing iteration 1...
[10/17 16:02:23    306s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1228.48 (MB), peak = 1613.52 (MB)
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s] #start global routing iteration 2...
[10/17 16:02:23    306s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1228.48 (MB), peak = 1613.52 (MB)
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[10/17 16:02:23    306s] #Total number of selected nets for routing = 1.
[10/17 16:02:23    306s] #Total number of unselected nets (but routable) for routing = 11 (skipped).
[10/17 16:02:23    306s] #Total number of nets in the design = 14.
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s] #11 skipped nets do not have any wires.
[10/17 16:02:23    306s] #1 routable net has only global wires.
[10/17 16:02:23    306s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s] #Routed net constraints summary:
[10/17 16:02:23    306s] #------------------------------------------------
[10/17 16:02:23    306s] #        Rules   Pref Extra Space   Unconstrained  
[10/17 16:02:23    306s] #------------------------------------------------
[10/17 16:02:23    306s] #      Default                  1               0  
[10/17 16:02:23    306s] #------------------------------------------------
[10/17 16:02:23    306s] #        Total                  1               0  
[10/17 16:02:23    306s] #------------------------------------------------
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s] #Routing constraints summary of the whole design:
[10/17 16:02:23    306s] #------------------------------------------------
[10/17 16:02:23    306s] #        Rules   Pref Extra Space   Unconstrained  
[10/17 16:02:23    306s] #------------------------------------------------
[10/17 16:02:23    306s] #      Default                  1              11  
[10/17 16:02:23    306s] #------------------------------------------------
[10/17 16:02:23    306s] #        Total                  1              11  
[10/17 16:02:23    306s] #------------------------------------------------
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s] #  Congestion Analysis: (blocked Gcells are excluded)
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s] #                 OverCon          
[10/17 16:02:23    306s] #                  #Gcell    %Gcell
[10/17 16:02:23    306s] #     Layer           (1)   OverCon
[10/17 16:02:23    306s] #  --------------------------------
[10/17 16:02:23    306s] #   Metal 1      0(0.00%)   (0.00%)
[10/17 16:02:23    306s] #   Metal 2      0(0.00%)   (0.00%)
[10/17 16:02:23    306s] #   Metal 3      0(0.00%)   (0.00%)
[10/17 16:02:23    306s] #   Metal 4      0(0.00%)   (0.00%)
[10/17 16:02:23    306s] #   Metal 5      0(0.00%)   (0.00%)
[10/17 16:02:23    306s] #   Metal 6      0(0.00%)   (0.00%)
[10/17 16:02:23    306s] #   Metal 7      0(0.00%)   (0.00%)
[10/17 16:02:23    306s] #   Metal 8      0(0.00%)   (0.00%)
[10/17 16:02:23    306s] #   Metal 9      0(0.00%)   (0.00%)
[10/17 16:02:23    306s] #  --------------------------------
[10/17 16:02:23    306s] #     Total      0(0.00%)   (0.00%)
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[10/17 16:02:23    306s] #  Overflow after GR: 0.00% H + 0.00% V
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s] #Complete Global Routing.
[10/17 16:02:23    306s] #Total number of nets with non-default rule or having extra spacing = 1
[10/17 16:02:23    306s] #Total wire length = 12 um.
[10/17 16:02:23    306s] #Total half perimeter of net bounding box = 8 um.
[10/17 16:02:23    306s] #Total wire length on LAYER ME1 = 0 um.
[10/17 16:02:23    306s] #Total wire length on LAYER ME2 = 0 um.
[10/17 16:02:23    306s] #Total wire length on LAYER ME3 = 6 um.
[10/17 16:02:23    306s] #Total wire length on LAYER ME4 = 6 um.
[10/17 16:02:23    306s] #Total wire length on LAYER ME5 = 0 um.
[10/17 16:02:23    306s] #Total wire length on LAYER ME6 = 0 um.
[10/17 16:02:23    306s] #Total wire length on LAYER ME7 = 0 um.
[10/17 16:02:23    306s] #Total wire length on LAYER ME8 = 0 um.
[10/17 16:02:23    306s] #Total wire length on LAYER AL_RDL = 0 um.
[10/17 16:02:23    306s] #Total number of vias = 8
[10/17 16:02:23    306s] #Up-Via Summary (total 8):
[10/17 16:02:23    306s] #           
[10/17 16:02:23    306s] #-----------------------
[10/17 16:02:23    306s] #  Metal 1            3
[10/17 16:02:23    306s] #  Metal 2            3
[10/17 16:02:23    306s] #  Metal 3            2
[10/17 16:02:23    306s] #-----------------------
[10/17 16:02:23    306s] #                     8 
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s] #Max overcon = 0 track.
[10/17 16:02:23    306s] #Total overcon = 0.00%.
[10/17 16:02:23    306s] #Worst layer Gcell overcon rate = 0.00%.
[10/17 16:02:23    306s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1229.36 (MB), peak = 1613.52 (MB)
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s] ### route signature (3) = 1996138364
[10/17 16:02:23    306s] ### violation signature (2) = 1905142130
[10/17 16:02:23    306s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1229.11 (MB), peak = 1613.52 (MB)
[10/17 16:02:23    306s] #Start Track Assignment.
[10/17 16:02:23    306s] #Done with 2 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[10/17 16:02:23    306s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[10/17 16:02:23    306s] #Complete Track Assignment.
[10/17 16:02:23    306s] #Total number of nets with non-default rule or having extra spacing = 1
[10/17 16:02:23    306s] #Total wire length = 13 um.
[10/17 16:02:23    306s] #Total half perimeter of net bounding box = 8 um.
[10/17 16:02:23    306s] #Total wire length on LAYER ME1 = 1 um.
[10/17 16:02:23    306s] #Total wire length on LAYER ME2 = 0 um.
[10/17 16:02:23    306s] #Total wire length on LAYER ME3 = 7 um.
[10/17 16:02:23    306s] #Total wire length on LAYER ME4 = 5 um.
[10/17 16:02:23    306s] #Total wire length on LAYER ME5 = 0 um.
[10/17 16:02:23    306s] #Total wire length on LAYER ME6 = 0 um.
[10/17 16:02:23    306s] #Total wire length on LAYER ME7 = 0 um.
[10/17 16:02:23    306s] #Total wire length on LAYER ME8 = 0 um.
[10/17 16:02:23    306s] #Total wire length on LAYER AL_RDL = 0 um.
[10/17 16:02:23    306s] #Total number of vias = 8
[10/17 16:02:23    306s] #Up-Via Summary (total 8):
[10/17 16:02:23    306s] #           
[10/17 16:02:23    306s] #-----------------------
[10/17 16:02:23    306s] #  Metal 1            3
[10/17 16:02:23    306s] #  Metal 2            3
[10/17 16:02:23    306s] #  Metal 3            2
[10/17 16:02:23    306s] #-----------------------
[10/17 16:02:23    306s] #                     8 
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s] ### route signature (7) =  590242832
[10/17 16:02:23    306s] ### violation signature (6) = 1905142130
[10/17 16:02:23    306s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1229.77 (MB), peak = 1613.52 (MB)
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s] #Cpu time = 00:00:00
[10/17 16:02:23    306s] #Elapsed time = 00:00:00
[10/17 16:02:23    306s] #Increased memory = 6.24 (MB)
[10/17 16:02:23    306s] #Total memory = 1229.77 (MB)
[10/17 16:02:23    306s] #Peak memory = 1613.52 (MB)
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s] #Start Detail Routing..
[10/17 16:02:23    306s] #start initial detail routing ...
[10/17 16:02:23    306s] # ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
[10/17 16:02:23    306s] #   number of violations = 0
[10/17 16:02:23    306s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1246.68 (MB), peak = 1613.52 (MB)
[10/17 16:02:23    306s] #start 1st optimization iteration ...
[10/17 16:02:23    306s] #   number of violations = 0
[10/17 16:02:23    306s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1249.50 (MB), peak = 1613.52 (MB)
[10/17 16:02:23    306s] #Complete Detail Routing.
[10/17 16:02:23    306s] #Total number of nets with non-default rule or having extra spacing = 1
[10/17 16:02:23    306s] #Total wire length = 8 um.
[10/17 16:02:23    306s] #Total half perimeter of net bounding box = 8 um.
[10/17 16:02:23    306s] #Total wire length on LAYER ME1 = 0 um.
[10/17 16:02:23    306s] #Total wire length on LAYER ME2 = 0 um.
[10/17 16:02:23    306s] #Total wire length on LAYER ME3 = 4 um.
[10/17 16:02:23    306s] #Total wire length on LAYER ME4 = 4 um.
[10/17 16:02:23    306s] #Total wire length on LAYER ME5 = 0 um.
[10/17 16:02:23    306s] #Total wire length on LAYER ME6 = 0 um.
[10/17 16:02:23    306s] #Total wire length on LAYER ME7 = 0 um.
[10/17 16:02:23    306s] #Total wire length on LAYER ME8 = 0 um.
[10/17 16:02:23    306s] #Total wire length on LAYER AL_RDL = 0 um.
[10/17 16:02:23    306s] #Total number of vias = 9
[10/17 16:02:23    306s] #Up-Via Summary (total 9):
[10/17 16:02:23    306s] #           
[10/17 16:02:23    306s] #-----------------------
[10/17 16:02:23    306s] #  Metal 1            3
[10/17 16:02:23    306s] #  Metal 2            3
[10/17 16:02:23    306s] #  Metal 3            3
[10/17 16:02:23    306s] #-----------------------
[10/17 16:02:23    306s] #                     9 
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s] #Total number of DRC violations = 0
[10/17 16:02:23    306s] ### route signature (12) = 1473337186
[10/17 16:02:23    306s] ### violation signature (11) = 1905142130
[10/17 16:02:23    306s] #Cpu time = 00:00:00
[10/17 16:02:23    306s] #Elapsed time = 00:00:00
[10/17 16:02:23    306s] #Increased memory = 7.46 (MB)
[10/17 16:02:23    306s] #Total memory = 1237.22 (MB)
[10/17 16:02:23    306s] #Peak memory = 1613.52 (MB)
[10/17 16:02:23    306s] #detailRoute Statistics:
[10/17 16:02:23    306s] #Cpu time = 00:00:00
[10/17 16:02:23    306s] #Elapsed time = 00:00:00
[10/17 16:02:23    306s] #Increased memory = 7.46 (MB)
[10/17 16:02:23    306s] #Total memory = 1237.22 (MB)
[10/17 16:02:23    306s] #Peak memory = 1613.52 (MB)
[10/17 16:02:23    306s] ### export wire route signature (13) = 1473337186
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s] #globalDetailRoute statistics:
[10/17 16:02:23    306s] #Cpu time = 00:00:02
[10/17 16:02:23    306s] #Elapsed time = 00:00:01
[10/17 16:02:23    306s] #Increased memory = 49.54 (MB)
[10/17 16:02:23    306s] #Total memory = 1248.04 (MB)
[10/17 16:02:23    306s] #Peak memory = 1613.52 (MB)
[10/17 16:02:23    306s] #Number of warnings = 38
[10/17 16:02:23    306s] #Total number of warnings = 38
[10/17 16:02:23    306s] #Number of fails = 0
[10/17 16:02:23    306s] #Total number of fails = 0
[10/17 16:02:23    306s] #Complete globalDetailRoute on Sun Oct 17 16:02:23 2021
[10/17 16:02:23    306s] #
[10/17 16:02:23    306s]         Clock detailed routing done.
[10/17 16:02:23    306s] Checking guided vs. routed lengths for 1 nets...
[10/17 16:02:23    306s] 
[10/17 16:02:23    306s] **ERROR: (IMPCCOPT-5054):	Net clk is not completely connected after routing.
        
[10/17 16:02:23    306s]         Guided max path lengths
[10/17 16:02:23    306s]         =======================
[10/17 16:02:23    306s]         
[10/17 16:02:23    306s]         ---------------------------------------
[10/17 16:02:23    306s]         From (um)    To (um)    Number of paths
[10/17 16:02:23    306s]         ---------------------------------------
[10/17 16:02:23    306s]           5.000       6.000            1
[10/17 16:02:23    306s]         ---------------------------------------
[10/17 16:02:23    306s]         
[10/17 16:02:23    306s]         Deviation of routing from guided max path lengths
[10/17 16:02:23    306s]         =================================================
[10/17 16:02:23    306s]         
[10/17 16:02:23    306s]         -------------------------------------
[10/17 16:02:23    306s]         From (%)    To (%)    Number of paths
[10/17 16:02:23    306s]         -------------------------------------
[10/17 16:02:23    306s]         below       0.000            1
[10/17 16:02:23    306s]          0.000      1.000            0
[10/17 16:02:23    306s]         -------------------------------------
[10/17 16:02:23    306s]         
[10/17 16:02:23    306s] Set FIXED routing status on 1 net(s)
[10/17 16:02:23    306s]       Routing using NR in Eagl->NR Step done.
[10/17 16:02:23    306s] Net route status summary:
[10/17 16:02:23    306s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
[10/17 16:02:23    306s]   Non-clock:    11 (unrouted=11, trialRouted=0, noStatus=0, routed=0, fixed=0)
[10/17 16:02:23    306s] (Not counting 2 nets with <2 term connections)
[10/17 16:02:23    306s] 
[10/17 16:02:23    306s] CCOPT: Done with clock implementation routing.
[10/17 16:02:23    306s] 
[10/17 16:02:23    306s] 
[10/17 16:02:23    306s] CCOpt: Starting congestion repair using flow wrapper.
[10/17 16:02:23    306s] Trial Route Overflow 0(H) 0(V)
[10/17 16:02:23    306s] Starting congestion repair ...
[10/17 16:02:23    306s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[10/17 16:02:23    306s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[10/17 16:02:23    306s] Starting Early Global Route congestion estimation: mem = 2513.3M
[10/17 16:02:23    306s] (I)       Reading DB...
[10/17 16:02:23    306s] (I)       congestionReportName   : 
[10/17 16:02:23    306s] (I)       layerRangeFor2DCongestion : 
[10/17 16:02:23    306s] (I)       buildTerm2TermWires    : 1
[10/17 16:02:23    306s] (I)       doTrackAssignment      : 1
[10/17 16:02:23    306s] (I)       dumpBookshelfFiles     : 0
[10/17 16:02:23    306s] (I)       numThreads             : 1
[10/17 16:02:23    306s] (I)       bufferingAwareRouting  : false
[10/17 16:02:23    306s] [NR-eGR] honorMsvRouteConstraint: false
[10/17 16:02:23    306s] (I)       honorPin               : false
[10/17 16:02:23    306s] (I)       honorPinGuide          : true
[10/17 16:02:23    306s] (I)       honorPartition         : false
[10/17 16:02:23    306s] (I)       allowPartitionCrossover: false
[10/17 16:02:23    306s] (I)       honorSingleEntry       : true
[10/17 16:02:23    306s] (I)       honorSingleEntryStrong : true
[10/17 16:02:23    306s] (I)       handleViaSpacingRule   : false
[10/17 16:02:23    306s] (I)       handleEolSpacingRule   : false
[10/17 16:02:23    306s] (I)       PDConstraint           : none
[10/17 16:02:23    306s] (I)       expBetterNDRHandling   : false
[10/17 16:02:23    306s] [NR-eGR] honorClockSpecNDR      : 0
[10/17 16:02:23    306s] (I)       routingEffortLevel     : 3
[10/17 16:02:23    306s] (I)       effortLevel            : standard
[10/17 16:02:23    306s] [NR-eGR] minRouteLayer          : 2
[10/17 16:02:23    306s] [NR-eGR] maxRouteLayer          : 127
[10/17 16:02:23    306s] (I)       relaxedTopLayerCeiling : 127
[10/17 16:02:23    306s] (I)       relaxedBottomLayerFloor: 2
[10/17 16:02:23    306s] (I)       numRowsPerGCell        : 1
[10/17 16:02:23    306s] (I)       speedUpLargeDesign     : 0
[10/17 16:02:23    306s] (I)       multiThreadingTA       : 1
[10/17 16:02:23    306s] (I)       blkAwareLayerSwitching : 1
[10/17 16:02:23    306s] (I)       optimizationMode       : false
[10/17 16:02:23    306s] (I)       routeSecondPG          : false
[10/17 16:02:23    306s] (I)       scenicRatioForLayerRelax: 0.00
[10/17 16:02:23    306s] (I)       detourLimitForLayerRelax: 0.00
[10/17 16:02:23    306s] (I)       punchThroughDistance   : 500.00
[10/17 16:02:23    306s] (I)       scenicBound            : 1.15
[10/17 16:02:23    306s] (I)       maxScenicToAvoidBlk    : 100.00
[10/17 16:02:23    306s] (I)       source-to-sink ratio   : 0.00
[10/17 16:02:23    306s] (I)       targetCongestionRatioH : 1.00
[10/17 16:02:23    306s] (I)       targetCongestionRatioV : 1.00
[10/17 16:02:23    306s] (I)       layerCongestionRatio   : 0.70
[10/17 16:02:23    306s] (I)       m1CongestionRatio      : 0.10
[10/17 16:02:23    306s] (I)       m2m3CongestionRatio    : 0.70
[10/17 16:02:23    306s] (I)       localRouteEffort       : 1.00
[10/17 16:02:23    306s] (I)       numSitesBlockedByOneVia: 8.00
[10/17 16:02:23    306s] (I)       supplyScaleFactorH     : 1.00
[10/17 16:02:23    306s] (I)       supplyScaleFactorV     : 1.00
[10/17 16:02:23    306s] (I)       highlight3DOverflowFactor: 0.00
[10/17 16:02:23    306s] (I)       doubleCutViaModelingRatio: 0.00
[10/17 16:02:23    306s] (I)       routeVias              : 
[10/17 16:02:23    306s] (I)       readTROption           : true
[10/17 16:02:23    306s] (I)       extraSpacingFactor     : 1.00
[10/17 16:02:23    306s] [NR-eGR] numTracksPerClockWire  : 0
[10/17 16:02:23    306s] (I)       routeSelectedNetsOnly  : false
[10/17 16:02:23    306s] (I)       clkNetUseMaxDemand     : false
[10/17 16:02:23    306s] (I)       extraDemandForClocks   : 0
[10/17 16:02:23    306s] (I)       steinerRemoveLayers    : false
[10/17 16:02:23    306s] (I)       demoteLayerScenicScale : 1.00
[10/17 16:02:23    306s] (I)       nonpreferLayerCostScale : 100.00
[10/17 16:02:23    306s] (I)       spanningTreeRefinement : false
[10/17 16:02:23    306s] (I)       spanningTreeRefinementAlpha : -1.00
[10/17 16:02:23    306s] (I)       before initializing RouteDB syMemory usage = 2513.3 MB
[10/17 16:02:23    306s] (I)       starting read tracks
[10/17 16:02:23    306s] (I)       build grid graph
[10/17 16:02:23    306s] (I)       build grid graph start
[10/17 16:02:23    306s] [NR-eGR] Layer1 has no routable track
[10/17 16:02:23    306s] [NR-eGR] Layer2 has single uniform track structure
[10/17 16:02:23    306s] [NR-eGR] Layer3 has single uniform track structure
[10/17 16:02:23    306s] [NR-eGR] Layer4 has single uniform track structure
[10/17 16:02:23    306s] [NR-eGR] Layer5 has single uniform track structure
[10/17 16:02:23    306s] [NR-eGR] Layer6 has single uniform track structure
[10/17 16:02:23    306s] [NR-eGR] Layer7 has single uniform track structure
[10/17 16:02:23    306s] [NR-eGR] Layer8 has single uniform track structure
[10/17 16:02:23    306s] [NR-eGR] Layer9 has single uniform track structure
[10/17 16:02:23    306s] (I)       build grid graph end
[10/17 16:02:23    306s] (I)       numViaLayers=8
[10/17 16:02:23    306s] (I)       Reading via V12_VV for layer: 0 
[10/17 16:02:23    306s] (I)       Reading via VIA23 for layer: 1 
[10/17 16:02:23    306s] (I)       Reading via VIA34 for layer: 2 
[10/17 16:02:23    306s] (I)       Reading via V45_HH for layer: 3 
[10/17 16:02:23    306s] (I)       Reading via VIA56 for layer: 4 
[10/17 16:02:23    306s] (I)       Reading via VIA67 for layer: 5 
[10/17 16:02:23    306s] (I)       Reading via VIA78 for layer: 6 
[10/17 16:02:23    306s] (I)       Reading via VIA_TMV for layer: 7 
[10/17 16:02:23    306s] (I)       end build via table
[10/17 16:02:23    306s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[10/17 16:02:23    306s] [NR-eGR] numPreroutedNet = 1  numPreroutedWires = 10
[10/17 16:02:23    306s] (I)       readDataFromPlaceDB
[10/17 16:02:23    306s] (I)       Read net information..
[10/17 16:02:23    306s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[10/17 16:02:23    306s] (I)       Read testcase time = 0.000 seconds
[10/17 16:02:23    306s] 
[10/17 16:02:23    306s] (I)       read default dcut vias
[10/17 16:02:23    306s] (I)       Reading via V12_1x2_HV_N for layer: 0 
[10/17 16:02:23    306s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[10/17 16:02:23    306s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[10/17 16:02:23    306s] (I)       Reading via V45_1x2_VH_N for layer: 3 
[10/17 16:02:23    306s] (I)       Reading via V56_1x2_HV_N for layer: 4 
[10/17 16:02:23    306s] (I)       Reading via V67_1x2_VH_N for layer: 5 
[10/17 16:02:23    306s] (I)       Reading via VIA78 for layer: 6 
[10/17 16:02:23    306s] (I)       Reading via VIA_TMV for layer: 7 
[10/17 16:02:23    306s] (I)       build grid graph start
[10/17 16:02:23    306s] (I)       build grid graph end
[10/17 16:02:23    306s] (I)       Model blockage into capacity
[10/17 16:02:23    306s] (I)       Read numBlocks=168  numPreroutedWires=10  numCapScreens=0
[10/17 16:02:23    306s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/17 16:02:23    306s] (I)       blocked area on Layer2 : 32000000  (2.68%)
[10/17 16:02:23    306s] (I)       blocked area on Layer3 : 34560000  (2.89%)
[10/17 16:02:23    306s] (I)       blocked area on Layer4 : 32000000  (2.68%)
[10/17 16:02:23    306s] (I)       blocked area on Layer5 : 63360000  (5.30%)
[10/17 16:02:23    306s] (I)       blocked area on Layer6 : 464000000  (38.83%)
[10/17 16:02:23    306s] (I)       blocked area on Layer7 : 880736000  (73.70%)
[10/17 16:02:23    306s] (I)       blocked area on Layer8 : 530912000  (44.43%)
[10/17 16:02:23    306s] (I)       blocked area on Layer9 : 0  (0.00%)
[10/17 16:02:23    306s] (I)       Modeling time = 0.000 seconds
[10/17 16:02:23    306s] 
[10/17 16:02:23    306s] (I)       Number of ignored nets = 1
[10/17 16:02:23    306s] (I)       Number of fixed nets = 1.  Ignored: Yes
[10/17 16:02:23    306s] (I)       Number of clock nets = 1.  Ignored: No
[10/17 16:02:23    306s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/17 16:02:23    306s] (I)       Number of special nets = 0.  Ignored: Yes
[10/17 16:02:23    306s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/17 16:02:23    306s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/17 16:02:23    306s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/17 16:02:23    306s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/17 16:02:23    306s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/17 16:02:23    306s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2513.3 MB
[10/17 16:02:23    306s] (I)       Ndr track 0 does not exist
[10/17 16:02:23    306s] (I)       Ndr track 0 does not exist
[10/17 16:02:23    306s] (I)       Layer1  viaCost=300.00
[10/17 16:02:23    306s] (I)       Layer2  viaCost=100.00
[10/17 16:02:23    306s] (I)       Layer3  viaCost=100.00
[10/17 16:02:23    306s] (I)       Layer4  viaCost=200.00
[10/17 16:02:23    306s] (I)       Layer5  viaCost=100.00
[10/17 16:02:23    306s] (I)       Layer6  viaCost=200.00
[10/17 16:02:23    306s] (I)       Layer7  viaCost=100.00
[10/17 16:02:23    306s] (I)       Layer8  viaCost=500.00
[10/17 16:02:23    306s] (I)       ---------------------Grid Graph Info--------------------
[10/17 16:02:23    306s] (I)       routing area        :  (0, 0) - (38800, 30800)
[10/17 16:02:23    306s] (I)       core area           :  (10000, 10000) - (28800, 20800)
[10/17 16:02:23    306s] (I)       Site Width          :   400  (dbu)
[10/17 16:02:23    306s] (I)       Row Height          :  3600  (dbu)
[10/17 16:02:23    306s] (I)       GCell Width         :  3600  (dbu)
[10/17 16:02:23    306s] (I)       GCell Height        :  3600  (dbu)
[10/17 16:02:23    306s] (I)       grid                :    10     8     9
[10/17 16:02:23    306s] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0
[10/17 16:02:23    306s] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600
[10/17 16:02:23    306s] (I)       Default wire width  :   180   200   200   200   400   400   800   800  5400
[10/17 16:02:23    306s] (I)       Default wire space  :   180   200   200   200   400   400   800   800  3200
[10/17 16:02:23    306s] (I)       Default pitch size  :   360   400   400   400   800   800  1600  1600 12000
[10/17 16:02:23    306s] (I)       First Track Coord   :     0   200   400   200   400   800  2000  1200 16000
[10/17 16:02:23    306s] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  4.50  4.50  2.25  2.25  0.30
[10/17 16:02:23    306s] (I)       Total num of tracks :     0    97    76    97    38    48    18    24     2
[10/17 16:02:23    306s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/17 16:02:23    306s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/17 16:02:23    306s] (I)       --------------------------------------------------------
[10/17 16:02:23    306s] 
[10/17 16:02:23    306s] [NR-eGR] ============ Routing rule table ============
[10/17 16:02:23    306s] [NR-eGR] Rule id 0. Nets 0 
[10/17 16:02:23    306s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/17 16:02:23    306s] [NR-eGR] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=1600  L6=1600  L7=3200  L8=3200  L9=17200
[10/17 16:02:23    306s] [NR-eGR] Rule id 1. Nets 11 
[10/17 16:02:23    306s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/17 16:02:23    306s] [NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[10/17 16:02:23    306s] [NR-eGR] ========================================
[10/17 16:02:23    306s] [NR-eGR] 
[10/17 16:02:23    306s] (I)       After initializing earlyGlobalRoute syMemory usage = 2513.3 MB
[10/17 16:02:23    306s] (I)       Loading and dumping file time : 0.01 seconds
[10/17 16:02:23    306s] (I)       ============= Initialization =============
[10/17 16:02:23    306s] (I)       totalPins=29  totalGlobalPin=26 (89.66%)
[10/17 16:02:23    306s] (I)       total 2D Cap : 3075 = (1205 H, 1870 V)
[10/17 16:02:23    306s] [NR-eGR] Layer group 1: route 11 net(s) in layer range [2, 9]
[10/17 16:02:23    306s] (I)       ============  Phase 1a Route ============
[10/17 16:02:23    306s] (I)       Phase 1a runs 0.00 seconds
[10/17 16:02:23    306s] (I)       Usage: 21 = (12 H, 9 V) = (1.00% H, 0.48% V) = (2.160e+01um H, 1.620e+01um V)
[10/17 16:02:23    306s] (I)       
[10/17 16:02:23    306s] (I)       ============  Phase 1b Route ============
[10/17 16:02:23    306s] (I)       Usage: 21 = (12 H, 9 V) = (1.00% H, 0.48% V) = (2.160e+01um H, 1.620e+01um V)
[10/17 16:02:23    306s] (I)       
[10/17 16:02:23    306s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.780000e+01um
[10/17 16:02:23    306s] (I)       ============  Phase 1c Route ============
[10/17 16:02:23    306s] (I)       Usage: 21 = (12 H, 9 V) = (1.00% H, 0.48% V) = (2.160e+01um H, 1.620e+01um V)
[10/17 16:02:23    306s] (I)       
[10/17 16:02:23    306s] (I)       ============  Phase 1d Route ============
[10/17 16:02:23    306s] (I)       Usage: 21 = (12 H, 9 V) = (1.00% H, 0.48% V) = (2.160e+01um H, 1.620e+01um V)
[10/17 16:02:23    306s] (I)       
[10/17 16:02:23    306s] (I)       ============  Phase 1e Route ============
[10/17 16:02:23    306s] (I)       Phase 1e runs 0.00 seconds
[10/17 16:02:23    306s] (I)       Usage: 21 = (12 H, 9 V) = (1.00% H, 0.48% V) = (2.160e+01um H, 1.620e+01um V)
[10/17 16:02:23    306s] (I)       
[10/17 16:02:23    306s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.780000e+01um
[10/17 16:02:23    306s] [NR-eGR] 
[10/17 16:02:23    306s] (I)       ============  Phase 1l Route ============
[10/17 16:02:23    306s] (I)       Phase 1l runs 0.00 seconds
[10/17 16:02:23    306s] (I)       
[10/17 16:02:23    306s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/17 16:02:23    306s] (I)                      OverCon            
[10/17 16:02:23    306s] (I)                       #Gcell     %Gcell
[10/17 16:02:23    306s] (I)       Layer              (0)    OverCon 
[10/17 16:02:23    306s] (I)       ------------------------------------
[10/17 16:02:23    306s] (I)       Layer1       0( 0.00%)   ( 0.00%) 
[10/17 16:02:23    306s] (I)       Layer2       0( 0.00%)   ( 0.00%) 
[10/17 16:02:23    306s] (I)       Layer3       0( 0.00%)   ( 0.00%) 
[10/17 16:02:23    306s] (I)       Layer4       0( 0.00%)   ( 0.00%) 
[10/17 16:02:23    306s] (I)       Layer5       0( 0.00%)   ( 0.00%) 
[10/17 16:02:23    306s] (I)       Layer6       0( 0.00%)   ( 0.00%) 
[10/17 16:02:23    306s] (I)       Layer7       0( 0.00%)   ( 0.00%) 
[10/17 16:02:23    306s] (I)       Layer8       0( 0.00%)   ( 0.00%) 
[10/17 16:02:23    306s] (I)       Layer9       0( 0.00%)   ( 0.00%) 
[10/17 16:02:23    306s] (I)       ------------------------------------
[10/17 16:02:23    306s] (I)       Total        0( 0.00%)   ( 0.00%) 
[10/17 16:02:23    306s] (I)       
[10/17 16:02:23    306s] (I)       Total Global Routing Runtime: 0.00 seconds
[10/17 16:02:23    306s] (I)       total 2D Cap : 3112 = (1219 H, 1893 V)
[10/17 16:02:23    306s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/17 16:02:23    306s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/17 16:02:23    306s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 2513.3M
[10/17 16:02:23    306s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/17 16:02:23    306s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[10/17 16:02:23    306s] 
[10/17 16:02:23    306s] ** np local hotspot detection info verbose **
[10/17 16:02:23    306s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[10/17 16:02:23    306s] 
[10/17 16:02:23    306s] Skipped repairing congestion.
[10/17 16:02:23    306s] Starting Early Global Route wiring: mem = 2513.3M
[10/17 16:02:23    306s] (I)       ============= track Assignment ============
[10/17 16:02:23    306s] (I)       extract Global 3D Wires
[10/17 16:02:23    306s] (I)       Extract Global WL : time=0.00
[10/17 16:02:23    306s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[10/17 16:02:23    306s] (I)       Initialization real time=0.00 seconds
[10/17 16:02:23    306s] (I)       Kernel real time=0.00 seconds
[10/17 16:02:23    306s] (I)       End Greedy Track Assignment
[10/17 16:02:23    306s] [NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 32
[10/17 16:02:23    306s] [NR-eGR] Layer2(ME2)(V) length: 1.980000e+01um, number of vias: 37
[10/17 16:02:23    306s] [NR-eGR] Layer3(ME3)(H) length: 2.920000e+01um, number of vias: 3
[10/17 16:02:23    306s] [NR-eGR] Layer4(ME4)(V) length: 3.800000e+00um, number of vias: 0
[10/17 16:02:23    306s] [NR-eGR] Layer5(ME5)(H) length: 0.000000e+00um, number of vias: 0
[10/17 16:02:23    306s] [NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[10/17 16:02:23    306s] [NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[10/17 16:02:23    306s] [NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[10/17 16:02:23    306s] [NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[10/17 16:02:23    306s] [NR-eGR] Total length: 5.280000e+01um, number of vias: 72
[10/17 16:02:23    306s] Early Global Route wiring runtime: 0.00 seconds, mem = 2513.3M
[10/17 16:02:23    306s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[10/17 16:02:23    306s] 
[10/17 16:02:23    306s] CCOpt: Done with congestion repair using flow wrapper.
[10/17 16:02:23    306s] 
[10/17 16:02:23    306s] Net route status summary:
[10/17 16:02:23    306s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
[10/17 16:02:23    306s]   Non-clock:    11 (unrouted=0, trialRouted=11, noStatus=0, routed=0, fixed=0)
[10/17 16:02:23    306s] (Not counting 2 nets with <2 term connections)
[10/17 16:02:23    306s] Core basic site is CORE
[10/17 16:02:23    306s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/17 16:02:23    306s] Initialize ViaPillar Halo for 3 instances.
[10/17 16:02:23    306s]       Leaving CCOpt scope - NanoRouter done. (took cpu=0:00:01.7 real=0:00:01.6)
[10/17 16:02:23    306s]     Clock implementation routing done.
[10/17 16:02:23    306s]     Leaving CCOpt scope...
[10/17 16:02:23    306s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[10/17 16:02:23    306s] Extraction called for design 'mod5_counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
[10/17 16:02:23    306s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/17 16:02:23    306s] Type 'man IMPEXT-3530' for more detail.
[10/17 16:02:23    306s] PreRoute RC Extraction called for design mod5_counter.
[10/17 16:02:23    306s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/17 16:02:23    306s] Type 'man IMPEXT-6197' for more detail.
[10/17 16:02:23    306s] RCMode: PreRoute
[10/17 16:02:23    306s] Capacitance Scaling Factor   : 1.00000
[10/17 16:02:23    306s] Resistance Scaling Factor    : 1.00000
[10/17 16:02:23    306s] Clock Cap Scaling Factor    : 1.00000
[10/17 16:02:23    306s] Clock Res Scaling Factor     : 1.00000
[10/17 16:02:23    306s] Shrink Factor                : 1.00000
[10/17 16:02:23    306s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/17 16:02:23    306s] Updating RC grid for preRoute extraction ...
[10/17 16:02:23    306s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2503.770M)
[10/17 16:02:23    306s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[10/17 16:02:23    306s]     Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:23    306s]     Rebuilding timing graph...
[10/17 16:02:23    306s]     Rebuilding timing graph done.
[10/17 16:02:23    306s] End AAE Lib Interpolated Model. (MEM=2503.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 16:02:23    306s] There was no routing performed, so no routing correlation information will be displayed.
[10/17 16:02:23    306s]     
[10/17 16:02:23    306s]     Routing Correlation Report
[10/17 16:02:23    306s]     ==========================
[10/17 16:02:23    306s]     
[10/17 16:02:23    306s]     No data available
[10/17 16:02:23    306s]     
[10/17 16:02:23    306s]     
[10/17 16:02:23    306s]     Clock DAG stats after routing clock trees:
[10/17 16:02:23    306s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:23    306s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:23    306s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:23    306s]       sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:23    306s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:23    306s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:23    306s]     Clock DAG net violations after routing clock trees: none
[10/17 16:02:23    306s]     Clock DAG primary half-corner transition distribution after routing clock trees:
[10/17 16:02:23    306s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:23    306s]     Primary reporting skew group after routing clock trees:
[10/17 16:02:23    306s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:23    306s]     Skew group summary after routing clock trees:
[10/17 16:02:23    306s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:23    306s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:23    306s]     Stage::Routing done. (took cpu=0:00:01.9 real=0:00:01.8)
[10/17 16:02:23    306s]     Stage::PostConditioning...
[10/17 16:02:23    306s]     Switching to inst based legalization.
[10/17 16:02:23    306s]     Legalizer reserving space for clock trees...
[10/17 16:02:23    306s]     Legalizer reserving space for clock trees done.
[10/17 16:02:23    306s]     PostConditioning...
[10/17 16:02:23    306s]       Update timing...
[10/17 16:02:23    306s] Ignoring AAE DB Resetting ...
[10/17 16:02:23    306s]         Updating timing graph...
[10/17 16:02:23    306s]           
[10/17 16:02:23    306s]           Leaving CCOpt scope...
[10/17 16:02:23    306s] #################################################################################
[10/17 16:02:23    306s] # Design Stage: PreRoute
[10/17 16:02:23    306s] # Design Name: mod5_counter
[10/17 16:02:23    306s] # Design Mode: 90nm
[10/17 16:02:23    306s] # Analysis Mode: MMMC Non-OCV 
[10/17 16:02:23    306s] # Parasitics Mode: No SPEF/RCDB
[10/17 16:02:23    306s] # Signoff Settings: SI Off 
[10/17 16:02:23    306s] #################################################################################
[10/17 16:02:23    306s] AAE_INFO: 1 threads acquired from CTE.
[10/17 16:02:23    306s] Calculate delays in BcWc mode...
[10/17 16:02:23    306s] Topological Sorting (REAL = 0:00:00.0, MEM = 2511.3M, InitMEM = 2511.3M)
[10/17 16:02:24    306s] End AAE Lib Interpolated Model. (MEM=2527.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 16:02:24    306s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Q0. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[10/17 16:02:24    306s] Total number of fetched objects 12
[10/17 16:02:24    306s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 16:02:24    306s] End delay calculation. (MEM=2606.66 CPU=0:00:00.0 REAL=0:00:00.0)
[10/17 16:02:24    306s] *** CDM Built up (cpu=0:00:00.0  real=0:00:01.0  mem= 2606.7M) ***
[10/17 16:02:24    306s]           Leaving CCOpt scope done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/17 16:02:24    306s]         Updating timing graph done.
[10/17 16:02:24    306s]         Updating latch analysis...
[10/17 16:02:24    306s]           Leaving CCOpt scope...
[10/17 16:02:24    306s]           Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:24    306s]         Updating latch analysis done.
[10/17 16:02:24    306s]       Update timing done.
[10/17 16:02:24    306s]       Invalidating timing
[10/17 16:02:24    306s]       PostConditioning active optimizations:
[10/17 16:02:24    306s]        - DRV fixing with cell sizing and buffering
[10/17 16:02:24    306s]       
[10/17 16:02:24    306s]       Currently running CTS, using active skew data
[10/17 16:02:24    306s]       Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[10/17 16:02:24    306s] End AAE Lib Interpolated Model. (MEM=2597.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 16:02:24    306s]       Upsizing to fix DRVs...
[10/17 16:02:24    306s]         Fixing clock tree DRVs with upsizing: 
[10/17 16:02:24    306s]         Fixing clock tree DRVs with upsizing: .
[10/17 16:02:24    306s]         Fixing clock tree DRVs with upsizing: ..
[10/17 16:02:24    306s]         Fixing clock tree DRVs with upsizing: ...
[10/17 16:02:24    306s]         Fixing clock tree DRVs with upsizing: ... 20% 
[10/17 16:02:24    306s]         Fixing clock tree DRVs with upsizing: ... 20% .
[10/17 16:02:24    306s]         Fixing clock tree DRVs with upsizing: ... 20% ..
[10/17 16:02:24    306s]         Fixing clock tree DRVs with upsizing: ... 20% ...
[10/17 16:02:24    306s]         Fixing clock tree DRVs with upsizing: ... 20% ... 40% 
[10/17 16:02:24    306s]         Fixing clock tree DRVs with upsizing: ... 20% ... 40% .
[10/17 16:02:24    306s]         Fixing clock tree DRVs with upsizing: ... 20% ... 40% ..
[10/17 16:02:24    306s]         Fixing clock tree DRVs with upsizing: ... 20% ... 40% ...
[10/17 16:02:24    306s]         Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% 
[10/17 16:02:24    306s]         Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% .
[10/17 16:02:24    306s]         Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ..
[10/17 16:02:24    306s]         Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ...
[10/17 16:02:24    306s]         Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ... 80% 
[10/17 16:02:24    306s]         Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ... 80% .
[10/17 16:02:24    306s]         Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ... 80% ..
[10/17 16:02:24    306s]         Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ... 80% ...
[10/17 16:02:24    306s]         Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ... 80% ... 100% 
[10/17 16:02:24    306s]         CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
[10/17 16:02:24    306s]         
[10/17 16:02:24    306s]         PRO Statistics: Fix DRVs (cell sizing):
[10/17 16:02:24    306s]         =======================================
[10/17 16:02:24    306s]         
[10/17 16:02:24    306s]         Cell changes by Net Type:
[10/17 16:02:24    306s]         
[10/17 16:02:24    306s]         -------------------------------------------
[10/17 16:02:24    306s]         Net Type    Attempted    Sized    Not Sized
[10/17 16:02:24    306s]         -------------------------------------------
[10/17 16:02:24    306s]         top             0          0          0
[10/17 16:02:24    306s]         trunk           0          0          0
[10/17 16:02:24    306s]         leaf            0          0          0
[10/17 16:02:24    306s]         -------------------------------------------
[10/17 16:02:24    306s]         Total       -              0          0
[10/17 16:02:24    306s]         -------------------------------------------
[10/17 16:02:24    306s]         
[10/17 16:02:24    306s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[10/17 16:02:24    306s]         Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
[10/17 16:02:24    306s]         
[10/17 16:02:24    306s]         Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[10/17 16:02:24    306s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:24    306s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:24    306s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:24    306s]           sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:24    306s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:24    306s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:24    306s]         Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
[10/17 16:02:24    306s]         Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[10/17 16:02:24    306s]           Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:24    306s]         Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
[10/17 16:02:24    306s]           skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:24    306s]         Skew group summary PostConditioning after Upsizing to fix DRVs:
[10/17 16:02:24    306s]           skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:24    306s]         Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:24    306s]       Upsizing to fix DRVs done.
[10/17 16:02:24    306s]       Recomputing CTS skew targets...
[10/17 16:02:24    306s]         Resolving skew group constraints...
[10/17 16:02:24    306s]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[10/17 16:02:24    306s]         Resolving skew group constraints done.
[10/17 16:02:24    306s]       Recomputing CTS skew targets done.
[10/17 16:02:24    306s]       Fixing DRVs...
[10/17 16:02:24    306s]       Fixing clock tree DRVs: 
[10/17 16:02:24    306s]       Fixing clock tree DRVs: .
[10/17 16:02:24    306s]       Fixing clock tree DRVs: ..
[10/17 16:02:24    306s]       Fixing clock tree DRVs: ...
[10/17 16:02:24    306s]       Fixing clock tree DRVs: ... 20% 
[10/17 16:02:24    306s]       Fixing clock tree DRVs: ... 20% .
[10/17 16:02:24    306s]       Fixing clock tree DRVs: ... 20% ..
[10/17 16:02:24    306s]       Fixing clock tree DRVs: ... 20% ...
[10/17 16:02:24    306s]       Fixing clock tree DRVs: ... 20% ... 40% 
[10/17 16:02:24    306s]       Fixing clock tree DRVs: ... 20% ... 40% .
[10/17 16:02:24    306s]       Fixing clock tree DRVs: ... 20% ... 40% ..
[10/17 16:02:24    306s]       Fixing clock tree DRVs: ... 20% ... 40% ...
[10/17 16:02:24    306s]       Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[10/17 16:02:24    306s]       Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[10/17 16:02:24    306s]       Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[10/17 16:02:24    306s]       Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[10/17 16:02:24    306s]       Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[10/17 16:02:24    306s]       Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[10/17 16:02:24    306s]       Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[10/17 16:02:24    306s]       Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[10/17 16:02:24    306s]       Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[10/17 16:02:24    306s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
[10/17 16:02:24    306s]       
[10/17 16:02:24    306s]       PRO Statistics: Fix DRVs (cell sizing):
[10/17 16:02:24    306s]       =======================================
[10/17 16:02:24    306s]       
[10/17 16:02:24    306s]       Cell changes by Net Type:
[10/17 16:02:24    306s]       
[10/17 16:02:24    306s]       -------------------------------------------
[10/17 16:02:24    306s]       Net Type    Attempted    Sized    Not Sized
[10/17 16:02:24    306s]       -------------------------------------------
[10/17 16:02:24    306s]       top             0          0          0
[10/17 16:02:24    306s]       trunk           0          0          0
[10/17 16:02:24    306s]       leaf            0          0          0
[10/17 16:02:24    306s]       -------------------------------------------
[10/17 16:02:24    306s]       Total       -              0          0
[10/17 16:02:24    306s]       -------------------------------------------
[10/17 16:02:24    306s]       
[10/17 16:02:24    306s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[10/17 16:02:24    306s]       Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
[10/17 16:02:24    306s]       
[10/17 16:02:24    306s]       
[10/17 16:02:24    306s]       PRO Statistics: Fix DRVs (cell sizing):
[10/17 16:02:24    306s]       =======================================
[10/17 16:02:24    306s]       
[10/17 16:02:24    306s]       Cell changes by Net Type:
[10/17 16:02:24    306s]       
[10/17 16:02:24    306s]       -------------------------------------------
[10/17 16:02:24    306s]       Net Type    Attempted    Sized    Not Sized
[10/17 16:02:24    306s]       -------------------------------------------
[10/17 16:02:24    306s]       top             0          0          0
[10/17 16:02:24    306s]       trunk           0          0          0
[10/17 16:02:24    306s]       leaf            0          0          0
[10/17 16:02:24    306s]       -------------------------------------------
[10/17 16:02:24    306s]       Total       -              0          0
[10/17 16:02:24    306s]       -------------------------------------------
[10/17 16:02:24    306s]       
[10/17 16:02:24    306s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[10/17 16:02:24    306s]       Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
[10/17 16:02:24    306s]       
[10/17 16:02:24    306s]       Clock DAG stats PostConditioning after DRV fixing:
[10/17 16:02:24    306s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:24    306s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:24    306s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:24    306s]         sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:24    306s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:24    306s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:24    306s]       Clock DAG net violations PostConditioning after DRV fixing: none
[10/17 16:02:24    306s]       Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[10/17 16:02:24    306s]         Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:24    306s]       Primary reporting skew group PostConditioning after DRV fixing:
[10/17 16:02:24    306s]         skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:24    306s]       Skew group summary PostConditioning after DRV fixing:
[10/17 16:02:24    306s]         skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:24    306s]       Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:24    306s]       Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:24    306s]       Buffering to fix DRVs...
[10/17 16:02:24    306s]       Rebuffering to fix clock tree DRVs: 
[10/17 16:02:24    306s]       Rebuffering to fix clock tree DRVs: .
[10/17 16:02:24    306s]       Rebuffering to fix clock tree DRVs: ..
[10/17 16:02:24    306s]       Rebuffering to fix clock tree DRVs: ...
[10/17 16:02:24    306s]       Rebuffering to fix clock tree DRVs: ... 20% 
[10/17 16:02:24    306s]       Rebuffering to fix clock tree DRVs: ... 20% .
[10/17 16:02:24    306s]       Rebuffering to fix clock tree DRVs: ... 20% ..
[10/17 16:02:24    306s]       Rebuffering to fix clock tree DRVs: ... 20% ...
[10/17 16:02:24    306s]       Rebuffering to fix clock tree DRVs: ... 20% ... 40% 
[10/17 16:02:24    306s]       Rebuffering to fix clock tree DRVs: ... 20% ... 40% .
[10/17 16:02:24    306s]       Rebuffering to fix clock tree DRVs: ... 20% ... 40% ..
[10/17 16:02:24    306s]       Rebuffering to fix clock tree DRVs: ... 20% ... 40% ...
[10/17 16:02:24    306s]       Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% 
[10/17 16:02:24    306s]       Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% .
[10/17 16:02:24    306s]       Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ..
[10/17 16:02:24    306s]       Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ...
[10/17 16:02:24    306s]       Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[10/17 16:02:24    306s]       Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[10/17 16:02:24    306s]       Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[10/17 16:02:24    306s]       Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[10/17 16:02:24    306s]       Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[10/17 16:02:24    306s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, failed: 0, buffered: 0
[10/17 16:02:24    306s]       Clock DAG stats PostConditioning after re-buffering DRV fixing:
[10/17 16:02:24    306s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:24    306s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:24    306s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:24    306s]         sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:24    306s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:24    306s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:24    306s]       Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[10/17 16:02:24    306s]       Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[10/17 16:02:24    306s]         Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:24    306s]       Primary reporting skew group PostConditioning after re-buffering DRV fixing:
[10/17 16:02:24    306s]         skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:24    306s]       Skew group summary PostConditioning after re-buffering DRV fixing:
[10/17 16:02:24    306s]         skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:24    306s]       Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:24    306s]       Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:24    306s]       
[10/17 16:02:24    306s]       Slew Diagnostics: After DRV fixing
[10/17 16:02:24    306s]       ==================================
[10/17 16:02:24    306s]       
[10/17 16:02:24    306s]       Global Causes:
[10/17 16:02:24    306s]       
[10/17 16:02:24    306s]       -----
[10/17 16:02:24    306s]       Cause
[10/17 16:02:24    306s]       -----
[10/17 16:02:24    306s]         (empty table)
[10/17 16:02:24    306s]       -----
[10/17 16:02:24    306s]       
[10/17 16:02:24    306s]       Top 5 overslews:
[10/17 16:02:24    306s]       
[10/17 16:02:24    306s]       ---------------------------------
[10/17 16:02:24    306s]       Overslew    Causes    Driving Pin
[10/17 16:02:24    306s]       ---------------------------------
[10/17 16:02:24    306s]         (empty table)
[10/17 16:02:24    306s]       ---------------------------------
[10/17 16:02:24    306s]       
[10/17 16:02:24    306s]       Slew Diagnostics Counts:
[10/17 16:02:24    306s]       
[10/17 16:02:24    306s]       -------------------
[10/17 16:02:24    306s]       Cause    Occurences
[10/17 16:02:24    306s]       -------------------
[10/17 16:02:24    306s]         (empty table)
[10/17 16:02:24    306s]       -------------------
[10/17 16:02:24    306s]       
[10/17 16:02:24    306s]       Reconnecting optimized routes...
[10/17 16:02:24    306s]         Reset timing graph...
[10/17 16:02:24    306s] Ignoring AAE DB Resetting ...
[10/17 16:02:24    306s]         Reset timing graph done.
[10/17 16:02:24    306s]       Reconnecting optimized routes done.
[10/17 16:02:24    306s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[10/17 16:02:24    306s]       Set dirty flag on 0 insts, 0 nets
[10/17 16:02:24    306s]       Leaving CCOpt scope...
[10/17 16:02:24    306s]       Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[10/17 16:02:24    306s] Extraction called for design 'mod5_counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
[10/17 16:02:24    306s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/17 16:02:24    306s] Type 'man IMPEXT-3530' for more detail.
[10/17 16:02:24    306s] PreRoute RC Extraction called for design mod5_counter.
[10/17 16:02:24    306s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/17 16:02:24    306s] Type 'man IMPEXT-6197' for more detail.
[10/17 16:02:24    306s] RCMode: PreRoute
[10/17 16:02:24    306s] Capacitance Scaling Factor   : 1.00000
[10/17 16:02:24    306s] Resistance Scaling Factor    : 1.00000
[10/17 16:02:24    306s] Clock Cap Scaling Factor    : 1.00000
[10/17 16:02:24    306s] Clock Res Scaling Factor     : 1.00000
[10/17 16:02:24    306s] Shrink Factor                : 1.00000
[10/17 16:02:24    306s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/17 16:02:24    306s] Updating RC grid for preRoute extraction ...
[10/17 16:02:24    306s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2582.988M)
[10/17 16:02:24    306s]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[10/17 16:02:24    306s]       Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/17 16:02:24    306s]     PostConditioning done.
[10/17 16:02:24    306s] Net route status summary:
[10/17 16:02:24    306s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
[10/17 16:02:24    306s]   Non-clock:    11 (unrouted=0, trialRouted=11, noStatus=0, routed=0, fixed=0)
[10/17 16:02:24    306s] (Not counting 2 nets with <2 term connections)
[10/17 16:02:24    306s]     Rebuilding timing graph...
[10/17 16:02:24    306s]     Rebuilding timing graph done.
[10/17 16:02:24    306s] End AAE Lib Interpolated Model. (MEM=2582.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 16:02:24    306s]     Clock DAG stats after post-conditioning:
[10/17 16:02:24    306s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:24    306s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:24    306s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:24    306s]       sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:24    306s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:24    306s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:24    306s]     Clock DAG net violations after post-conditioning: none
[10/17 16:02:24    306s]     Clock DAG primary half-corner transition distribution after post-conditioning:
[10/17 16:02:24    306s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:24    306s]     Primary reporting skew group after post-conditioning:
[10/17 16:02:24    306s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:24    306s]     Skew group summary after post-conditioning:
[10/17 16:02:24    306s]       skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:24    306s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:24    306s]     Stage::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/17 16:02:24    306s]   Updating netlist done.
[10/17 16:02:24    306s]   
[10/17 16:02:24    306s]   Clock DAG stats at end of CTS:
[10/17 16:02:24    306s]   ==============================
[10/17 16:02:24    306s]   
[10/17 16:02:24    306s]   -----------------------------------------------------------
[10/17 16:02:24    306s]   Cell type                     Count    Area     Capacitance
[10/17 16:02:24    306s]   -----------------------------------------------------------
[10/17 16:02:24    306s]   Buffers                         0      0.000       0.000
[10/17 16:02:24    306s]   Inverters                       0      0.000       0.000
[10/17 16:02:24    306s]   Integrated Clock Gates          0      0.000       0.000
[10/17 16:02:24    306s]   Non-Integrated Clock Gates      0      0.000       0.000
[10/17 16:02:24    306s]   Clock Logic                     0      0.000       0.000
[10/17 16:02:24    306s]   All                             0      0.000       0.000
[10/17 16:02:24    306s]   -----------------------------------------------------------
[10/17 16:02:24    306s]   
[10/17 16:02:24    306s]   
[10/17 16:02:24    306s]   Clock DAG wire lengths at end of CTS:
[10/17 16:02:24    306s]   =====================================
[10/17 16:02:24    306s]   
[10/17 16:02:24    306s]   --------------------
[10/17 16:02:24    306s]   Type     Wire Length
[10/17 16:02:24    306s]   --------------------
[10/17 16:02:24    306s]   Top         0.000
[10/17 16:02:24    306s]   Trunk       0.000
[10/17 16:02:24    306s]   Leaf        7.370
[10/17 16:02:24    306s]   Total       7.370
[10/17 16:02:24    306s]   --------------------
[10/17 16:02:24    306s]   
[10/17 16:02:24    306s]   
[10/17 16:02:24    306s]   Clock DAG capacitances at end of CTS:
[10/17 16:02:24    306s]   =====================================
[10/17 16:02:24    306s]   
[10/17 16:02:24    306s]   --------------------------------
[10/17 16:02:24    306s]   Type     Gate     Wire     Total
[10/17 16:02:24    306s]   --------------------------------
[10/17 16:02:24    306s]   Top      0.000    0.000    0.000
[10/17 16:02:24    306s]   Trunk    0.000    0.000    0.000
[10/17 16:02:24    306s]   Leaf     0.002    0.000    0.002
[10/17 16:02:24    306s]   Total    0.002    0.000    0.002
[10/17 16:02:24    306s]   --------------------------------
[10/17 16:02:24    306s]   
[10/17 16:02:24    306s]   
[10/17 16:02:24    306s]   Clock DAG sink capacitances at end of CTS:
[10/17 16:02:24    306s]   ==========================================
[10/17 16:02:24    306s]   
[10/17 16:02:24    306s]   --------------------------------------------------------
[10/17 16:02:24    306s]   Count    Total    Average    Std. Dev.    Min      Max
[10/17 16:02:24    306s]   --------------------------------------------------------
[10/17 16:02:24    306s]     3      0.002     0.001       0.000      0.001    0.001
[10/17 16:02:24    306s]   --------------------------------------------------------
[10/17 16:02:24    306s]   
[10/17 16:02:24    306s]   
[10/17 16:02:24    306s]   Clock DAG net violations at end of CTS:
[10/17 16:02:24    306s]   =======================================
[10/17 16:02:24    306s]   
[10/17 16:02:24    306s]   None
[10/17 16:02:24    306s]   
[10/17 16:02:24    306s]   
[10/17 16:02:24    306s]   Clock DAG primary half-corner transition distribution at end of CTS:
[10/17 16:02:24    306s]   ====================================================================
[10/17 16:02:24    306s]   
[10/17 16:02:24    306s]   ---------------------------------------------------------------------------------------
[10/17 16:02:24    306s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution
[10/17 16:02:24    306s]   ---------------------------------------------------------------------------------------
[10/17 16:02:24    306s]   Leaf        0.100       1       0.004       0.000      0.004    0.004    {1 <= 0.020ns}
[10/17 16:02:24    306s]   ---------------------------------------------------------------------------------------
[10/17 16:02:24    306s]   
[10/17 16:02:24    306s]   
[10/17 16:02:24    306s]   Primary reporting skew group summary at end of CTS:
[10/17 16:02:24    306s]   ===================================================
[10/17 16:02:24    306s]   
[10/17 16:02:24    306s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/17 16:02:24    306s]   Half-corner                    Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[10/17 16:02:24    306s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/17 16:02:24    306s]   max_delay_corner:setup.late    clk/mod5_counter_constraint    0.000     0.000     0.000       0.108         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
[10/17 16:02:24    306s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/17 16:02:24    306s]   
[10/17 16:02:24    306s]   
[10/17 16:02:24    306s]   Skew group summary at end of CTS:
[10/17 16:02:24    306s]   =================================
[10/17 16:02:24    306s]   
[10/17 16:02:24    306s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/17 16:02:24    306s]   Half-corner                    Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[10/17 16:02:24    306s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/17 16:02:24    306s]   max_delay_corner:setup.late    clk/mod5_counter_constraint    0.000     0.000     0.000       0.108         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
[10/17 16:02:24    306s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/17 16:02:24    306s]   
[10/17 16:02:24    306s]   Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:24    306s]   
[10/17 16:02:24    306s]   Found a total of 0 clock tree pins with a slew violation.
[10/17 16:02:24    306s]   
[10/17 16:02:24    306s]   CCOpt::Phase::Implementation done. (took cpu=0:00:02.2 real=0:00:02.1)
[10/17 16:02:24    306s] Synthesizing clock trees done.
[10/17 16:02:24    306s] Tidy Up And Update Timing...
[10/17 16:02:24    306s] Connecting clock gate test enables...
[10/17 16:02:24    306s] Connecting clock gate test enables done.
[10/17 16:02:24    306s] Innovus updating I/O latencies
[10/17 16:02:24    307s] #################################################################################
[10/17 16:02:24    307s] # Design Stage: PreRoute
[10/17 16:02:24    307s] # Design Name: mod5_counter
[10/17 16:02:24    307s] # Design Mode: 90nm
[10/17 16:02:24    307s] # Analysis Mode: MMMC Non-OCV 
[10/17 16:02:24    307s] # Parasitics Mode: No SPEF/RCDB
[10/17 16:02:24    307s] # Signoff Settings: SI Off 
[10/17 16:02:24    307s] #################################################################################
[10/17 16:02:24    307s] AAE_INFO: 1 threads acquired from CTE.
[10/17 16:02:24    307s] Topological Sorting (REAL = 0:00:00.0, MEM = 2587.8M, InitMEM = 2587.8M)
[10/17 16:02:24    307s] End AAE Lib Interpolated Model. (MEM=2603.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 16:02:24    307s] Total number of fetched objects 12
[10/17 16:02:24    307s] Total number of fetched objects 12
[10/17 16:02:24    307s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 16:02:24    307s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 16:02:24    307s] End delay calculation. (MEM=2623 CPU=0:00:00.0 REAL=0:00:00.0)
[10/17 16:02:24    307s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2623.0M) ***
[10/17 16:02:24    307s] Setting all clocks to propagated mode.
[10/17 16:02:24    307s] Clock DAG stats after update timingGraph:
[10/17 16:02:24    307s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/17 16:02:24    307s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/17 16:02:24    307s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[10/17 16:02:24    307s]   sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[10/17 16:02:24    307s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[10/17 16:02:24    307s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
[10/17 16:02:24    307s] Clock DAG net violations after update timingGraph: none
[10/17 16:02:24    307s] Clock DAG primary half-corner transition distribution after update timingGraph:
[10/17 16:02:24    307s]   Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
[10/17 16:02:24    307s] Primary reporting skew group after update timingGraph:
[10/17 16:02:24    307s]   skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:24    307s] Skew group summary after update timingGraph:
[10/17 16:02:24    307s]   skew_group clk/mod5_counter_constraint: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/17 16:02:24    307s] Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/17 16:02:24    307s] Logging CTS constraint violations...
[10/17 16:02:24    307s]   No violations found.
[10/17 16:02:24    307s] Logging CTS constraint violations done.
[10/17 16:02:24    307s] Tidy Up And Update Timing done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/17 16:02:24    307s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/17 16:02:24    307s] Synthesizing clock trees with CCOpt done.
[10/17 16:02:24    307s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/17 16:02:24    307s] Type 'man IMPSP-9025' for more detail.
[10/17 16:02:24    307s] External::optDesign...
[10/17 16:02:24    307s] **WARN: (IMPOPT-576):	5 nets have unplaced terms. 
[10/17 16:02:24    307s] Type 'man IMPOPT-576' for more detail.
[10/17 16:02:24    307s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/17 16:02:24    307s] #spOpts: mergeVia=F 
[10/17 16:02:24    307s] GigaOpt running with 1 threads.
[10/17 16:02:24    307s] Info: 1 threads available for lower-level modules during optimization.
[10/17 16:02:24    307s] #spOpts: mergeVia=F 
[10/17 16:02:26    309s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[10/17 16:02:26    309s] Type 'man IMPOPT-665' for more detail.
[10/17 16:02:26    309s] **WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
[10/17 16:02:26    309s] Type 'man IMPOPT-665' for more detail.
[10/17 16:02:26    309s] **WARN: (IMPOPT-665):	Q0 : Net has unplaced terms or is connected to uplaced instances in design. 
[10/17 16:02:26    309s] Type 'man IMPOPT-665' for more detail.
[10/17 16:02:26    309s] **WARN: (IMPOPT-665):	Q1 : Net has unplaced terms or is connected to uplaced instances in design. 
[10/17 16:02:26    309s] Type 'man IMPOPT-665' for more detail.
[10/17 16:02:26    309s] **WARN: (IMPOPT-665):	Q2 : Net has unplaced terms or is connected to uplaced instances in design. 
[10/17 16:02:26    309s] Type 'man IMPOPT-665' for more detail.
[10/17 16:02:26    309s] Setting timing_disable_library_data_to_data_checks to 'true'.
[10/17 16:02:26    309s] Setting timing_disable_user_data_to_data_checks to 'true'.
[10/17 16:02:26    309s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2465.7M, totSessionCpu=0:05:10 **
[10/17 16:02:26    309s] *** optDesign -postCTS ***
[10/17 16:02:26    309s] DRC Margin: user margin 0.0; extra margin 0.2
[10/17 16:02:26    309s] Hold Target Slack: user slack 0
[10/17 16:02:26    309s] Setup Target Slack: user slack 0; extra slack 0.1
[10/17 16:02:26    309s] setUsefulSkewMode -ecoRoute false
[10/17 16:02:26    309s] Multi-VT timing optimization disabled based on library information.
[10/17 16:02:26    309s] Summary for sequential cells identification: 
[10/17 16:02:26    309s] Identified SBFF number: 276
[10/17 16:02:26    309s] Identified MBFF number: 0
[10/17 16:02:26    309s] Identified SB Latch number: 0
[10/17 16:02:26    309s] Identified MB Latch number: 0
[10/17 16:02:26    309s] Not identified SBFF number: 0
[10/17 16:02:26    309s] Not identified MBFF number: 0
[10/17 16:02:26    309s] Not identified SB Latch number: 0
[10/17 16:02:26    309s] Not identified MB Latch number: 0
[10/17 16:02:26    309s] Number of sequential cells which are not FFs: 118
[10/17 16:02:26    309s] 
[10/17 16:02:27    309s] Start to check current routing status for nets...
[10/17 16:02:27    309s] All nets are already routed correctly.
[10/17 16:02:27    309s] End to check current routing status for nets (mem=2465.7M)
[10/17 16:02:27    309s] ### Creating LA Mngr. totSessionCpu=0:05:10 mem=2532.5M
[10/17 16:02:27    309s] ### Creating LA Mngr, finished. totSessionCpu=0:05:10 mem=2532.5M
[10/17 16:02:27    309s] Compute RC Scale Done ...
[10/17 16:02:27    309s] #################################################################################
[10/17 16:02:27    309s] # Design Stage: PreRoute
[10/17 16:02:27    309s] # Design Name: mod5_counter
[10/17 16:02:27    309s] # Design Mode: 90nm
[10/17 16:02:27    309s] # Analysis Mode: MMMC Non-OCV 
[10/17 16:02:27    309s] # Parasitics Mode: No SPEF/RCDB
[10/17 16:02:27    309s] # Signoff Settings: SI Off 
[10/17 16:02:27    309s] #################################################################################
[10/17 16:02:27    309s] AAE_INFO: 1 threads acquired from CTE.
[10/17 16:02:27    309s] Calculate delays in BcWc mode...
[10/17 16:02:27    309s] Topological Sorting (REAL = 0:00:00.0, MEM = 2644.4M, InitMEM = 2644.4M)
[10/17 16:02:27    310s] End AAE Lib Interpolated Model. (MEM=2660.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 16:02:27    310s] Total number of fetched objects 12
[10/17 16:02:27    310s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 16:02:27    310s] End delay calculation. (MEM=2660.55 CPU=0:00:00.0 REAL=0:00:00.0)
[10/17 16:02:27    310s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2660.6M) ***
[10/17 16:02:27    310s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:05:10 mem=2660.6M)
[10/17 16:02:27    310s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  9.225  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    4    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.957%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2539.0M, totSessionCpu=0:05:10 **
[10/17 16:02:27    310s] ** INFO : this run is activating low effort ccoptDesign flow
[10/17 16:02:27    310s] PhyDesignGrid: maxLocalDensity 0.98
[10/17 16:02:27    310s] ### Creating PhyDesignMc. totSessionCpu=0:05:10 mem=2539.0M
[10/17 16:02:27    310s] #spOpts: mergeVia=F 
[10/17 16:02:27    310s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:10 mem=2539.0M
[10/17 16:02:27    310s] *** Starting optimizing excluded clock nets MEM= 2541.0M) ***
[10/17 16:02:27    310s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2541.0M) ***
[10/17 16:02:27    310s] *** Starting optimizing excluded clock nets MEM= 2541.0M) ***
[10/17 16:02:27    310s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2541.0M) ***
[10/17 16:02:27    310s] 
[10/17 16:02:27    310s] Active setup views:
[10/17 16:02:27    310s]  worst_case
[10/17 16:02:27    310s]   Dominating endpoints: 0
[10/17 16:02:27    310s]   Dominating TNS: -0.000
[10/17 16:02:27    310s] 
[10/17 16:02:27    310s] *** Timing Is met
[10/17 16:02:27    310s] *** Check timing (0:00:00.0)
[10/17 16:02:27    310s] Summary for sequential cells identification: 
[10/17 16:02:27    310s] Identified SBFF number: 276
[10/17 16:02:27    310s] Identified MBFF number: 0
[10/17 16:02:27    310s] Identified SB Latch number: 0
[10/17 16:02:27    310s] Identified MB Latch number: 0
[10/17 16:02:27    310s] Not identified SBFF number: 0
[10/17 16:02:27    310s] Not identified MBFF number: 0
[10/17 16:02:27    310s] Not identified SB Latch number: 0
[10/17 16:02:27    310s] Not identified MB Latch number: 0
[10/17 16:02:27    310s] Number of sequential cells which are not FFs: 118
[10/17 16:02:27    310s] 
[10/17 16:02:27    310s] **INFO: Flow update: Design timing is met.
[10/17 16:02:27    310s] **INFO: Flow update: Design timing is met.
[10/17 16:02:27    310s] Info: 1 net with fixed/cover wires excluded.
[10/17 16:02:27    310s] Info: 1 clock net  excluded from IPO operation.
[10/17 16:02:27    310s] ### Creating LA Mngr. totSessionCpu=0:05:10 mem=2535.0M
[10/17 16:02:27    310s] ### Creating LA Mngr, finished. totSessionCpu=0:05:10 mem=2535.0M
[10/17 16:02:27    310s] Begin: Area Reclaim Optimization
[10/17 16:02:29    312s] PhyDesignGrid: maxLocalDensity 0.98
[10/17 16:02:29    312s] ### Creating PhyDesignMc. totSessionCpu=0:05:12 mem=2698.6M
[10/17 16:02:29    312s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:12 mem=2698.6M
[10/17 16:02:29    312s] 
[10/17 16:02:29    312s] #optDebug: {2, 1.000, 0.8500} {3, 0.778, 0.8500} {4, 0.333, 0.7956} {5, 0.333, 0.7956} {6, 0.111, 0.5175} {7, 0.111, 0.5175} {8, 0.056, 0.4571} {9, 0.056, 0.4571} 
[10/17 16:02:29    312s] ### Creating LA Mngr. totSessionCpu=0:05:12 mem=2698.6M
[10/17 16:02:29    312s] ### Creating LA Mngr, finished. totSessionCpu=0:05:12 mem=2698.6M
[10/17 16:02:29    312s] Reclaim Optimization WNS Slack 0.081  TNS Slack 0.000 Density 65.96
[10/17 16:02:29    312s] +----------+---------+--------+--------+------------+--------+
[10/17 16:02:29    312s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/17 16:02:29    312s] +----------+---------+--------+--------+------------+--------+
[10/17 16:02:29    312s] |    65.96%|        -|   0.081|   0.000|   0:00:00.0| 2698.6M|
[10/17 16:02:29    312s] |    65.96%|        0|   0.081|   0.000|   0:00:00.0| 2698.6M|
[10/17 16:02:29    312s] #optDebug: <stH: 1.8000 MiSeL: 33.6790>
[10/17 16:02:29    312s] |    65.96%|        0|   0.081|   0.000|   0:00:00.0| 2698.6M|
[10/17 16:02:29    312s] |    65.96%|        0|   0.081|   0.000|   0:00:00.0| 2698.6M|
[10/17 16:02:29    312s] #optDebug: <stH: 1.8000 MiSeL: 33.6790>
[10/17 16:02:29    312s] |    65.96%|        0|   0.081|   0.000|   0:00:00.0| 2698.6M|
[10/17 16:02:29    312s] +----------+---------+--------+--------+------------+--------+
[10/17 16:02:29    312s] Reclaim Optimization End WNS Slack 0.081  TNS Slack 0.000 Density 65.96
[10/17 16:02:29    312s] 
[10/17 16:02:29    312s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[10/17 16:02:29    312s] --------------------------------------------------------------
[10/17 16:02:29    312s] |                                   | Total     | Sequential |
[10/17 16:02:29    312s] --------------------------------------------------------------
[10/17 16:02:29    312s] | Num insts resized                 |       0  |       0    |
[10/17 16:02:29    312s] | Num insts undone                  |       0  |       0    |
[10/17 16:02:29    312s] | Num insts Downsized               |       0  |       0    |
[10/17 16:02:29    312s] | Num insts Samesized               |       0  |       0    |
[10/17 16:02:29    312s] | Num insts Upsized                 |       0  |       0    |
[10/17 16:02:29    312s] | Num multiple commits+uncommits    |       0  |       -    |
[10/17 16:02:29    312s] --------------------------------------------------------------
[10/17 16:02:29    312s] **** Begin NDR-Layer Usage Statistics ****
[10/17 16:02:29    312s] Layer 3 has 1 constrained nets 
[10/17 16:02:29    312s] **** End NDR-Layer Usage Statistics ****
[10/17 16:02:29    312s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
[10/17 16:02:29    312s] *** Starting refinePlace (0:05:12 mem=2698.6M) ***
[10/17 16:02:29    312s] Total net bbox length = 1.213e+02 (6.730e+01 5.400e+01) (ext = 7.110e+01)
[10/17 16:02:29    312s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/17 16:02:29    312s] Starting refinePlace ...
[10/17 16:02:29    312s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/17 16:02:29    312s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2698.6MB) @(0:05:12 - 0:05:12).
[10/17 16:02:29    312s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/17 16:02:29    312s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2698.6MB
[10/17 16:02:29    312s] Statistics of distance of Instance movement in refine placement:
[10/17 16:02:29    312s]   maximum (X+Y) =         0.00 um
[10/17 16:02:29    312s]   mean    (X+Y) =         0.00 um
[10/17 16:02:29    312s] Summary Report:
[10/17 16:02:29    312s] Instances move: 0 (out of 8 movable)
[10/17 16:02:29    312s] Instances flipped: 0
[10/17 16:02:29    312s] Mean displacement: 0.00 um
[10/17 16:02:29    312s] Max displacement: 0.00 um 
[10/17 16:02:29    312s] Total instances moved : 0
[10/17 16:02:29    312s] Total net bbox length = 1.213e+02 (6.730e+01 5.400e+01) (ext = 7.110e+01)
[10/17 16:02:29    312s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2698.6MB
[10/17 16:02:29    312s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2698.6MB) @(0:05:12 - 0:05:12).
[10/17 16:02:29    312s] *** Finished refinePlace (0:05:12 mem=2698.6M) ***
[10/17 16:02:29    312s] *** maximum move = 0.00 um ***
[10/17 16:02:29    312s] *** Finished re-routing un-routed nets (2698.6M) ***
[10/17 16:02:29    312s] 
[10/17 16:02:29    312s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2698.6M) ***
[10/17 16:02:29    312s] *** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2541.00M, totSessionCpu=0:05:12).
[10/17 16:02:29    312s] ### Creating LA Mngr. totSessionCpu=0:05:12 mem=2541.0M
[10/17 16:02:29    312s] ### Creating LA Mngr, finished. totSessionCpu=0:05:12 mem=2541.0M
[10/17 16:02:29    312s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[10/17 16:02:29    312s] [PSP] Started earlyGlobalRoute kernel
[10/17 16:02:29    312s] [PSP] Initial Peak syMemory usage = 2541.0 MB
[10/17 16:02:29    312s] (I)       Reading DB...
[10/17 16:02:29    312s] (I)       congestionReportName   : 
[10/17 16:02:29    312s] (I)       layerRangeFor2DCongestion : 
[10/17 16:02:29    312s] (I)       buildTerm2TermWires    : 1
[10/17 16:02:29    312s] (I)       doTrackAssignment      : 1
[10/17 16:02:29    312s] (I)       dumpBookshelfFiles     : 0
[10/17 16:02:29    312s] (I)       numThreads             : 1
[10/17 16:02:29    312s] (I)       bufferingAwareRouting  : false
[10/17 16:02:29    312s] [NR-eGR] honorMsvRouteConstraint: false
[10/17 16:02:29    312s] (I)       honorPin               : false
[10/17 16:02:29    312s] (I)       honorPinGuide          : true
[10/17 16:02:29    312s] (I)       honorPartition         : false
[10/17 16:02:29    312s] (I)       allowPartitionCrossover: false
[10/17 16:02:29    312s] (I)       honorSingleEntry       : true
[10/17 16:02:29    312s] (I)       honorSingleEntryStrong : true
[10/17 16:02:29    312s] (I)       handleViaSpacingRule   : false
[10/17 16:02:29    312s] (I)       handleEolSpacingRule   : false
[10/17 16:02:29    312s] (I)       PDConstraint           : none
[10/17 16:02:29    312s] (I)       expBetterNDRHandling   : false
[10/17 16:02:29    312s] [NR-eGR] honorClockSpecNDR      : 0
[10/17 16:02:29    312s] (I)       routingEffortLevel     : 3
[10/17 16:02:29    312s] (I)       effortLevel            : standard
[10/17 16:02:29    312s] [NR-eGR] minRouteLayer          : 2
[10/17 16:02:29    312s] [NR-eGR] maxRouteLayer          : 127
[10/17 16:02:29    312s] (I)       relaxedTopLayerCeiling : 127
[10/17 16:02:29    312s] (I)       relaxedBottomLayerFloor: 2
[10/17 16:02:29    312s] (I)       numRowsPerGCell        : 1
[10/17 16:02:29    312s] (I)       speedUpLargeDesign     : 0
[10/17 16:02:29    312s] (I)       multiThreadingTA       : 1
[10/17 16:02:29    312s] (I)       blkAwareLayerSwitching : 1
[10/17 16:02:29    312s] (I)       optimizationMode       : false
[10/17 16:02:29    312s] (I)       routeSecondPG          : false
[10/17 16:02:29    312s] (I)       scenicRatioForLayerRelax: 0.00
[10/17 16:02:29    312s] (I)       detourLimitForLayerRelax: 0.00
[10/17 16:02:29    312s] (I)       punchThroughDistance   : 500.00
[10/17 16:02:29    312s] (I)       scenicBound            : 1.15
[10/17 16:02:29    312s] (I)       maxScenicToAvoidBlk    : 100.00
[10/17 16:02:29    312s] (I)       source-to-sink ratio   : 0.00
[10/17 16:02:29    312s] (I)       targetCongestionRatioH : 1.00
[10/17 16:02:29    312s] (I)       targetCongestionRatioV : 1.00
[10/17 16:02:29    312s] (I)       layerCongestionRatio   : 0.70
[10/17 16:02:29    312s] (I)       m1CongestionRatio      : 0.10
[10/17 16:02:29    312s] (I)       m2m3CongestionRatio    : 0.70
[10/17 16:02:29    312s] (I)       localRouteEffort       : 1.00
[10/17 16:02:29    312s] (I)       numSitesBlockedByOneVia: 8.00
[10/17 16:02:29    312s] (I)       supplyScaleFactorH     : 1.00
[10/17 16:02:29    312s] (I)       supplyScaleFactorV     : 1.00
[10/17 16:02:29    312s] (I)       highlight3DOverflowFactor: 0.00
[10/17 16:02:29    312s] (I)       doubleCutViaModelingRatio: 0.00
[10/17 16:02:29    312s] (I)       routeVias              : 
[10/17 16:02:29    312s] (I)       readTROption           : true
[10/17 16:02:29    312s] (I)       extraSpacingFactor     : 1.00
[10/17 16:02:29    312s] [NR-eGR] numTracksPerClockWire  : 0
[10/17 16:02:29    312s] (I)       routeSelectedNetsOnly  : false
[10/17 16:02:29    312s] (I)       clkNetUseMaxDemand     : false
[10/17 16:02:29    312s] (I)       extraDemandForClocks   : 0
[10/17 16:02:29    312s] (I)       steinerRemoveLayers    : false
[10/17 16:02:29    312s] (I)       demoteLayerScenicScale : 1.00
[10/17 16:02:29    312s] (I)       nonpreferLayerCostScale : 100.00
[10/17 16:02:29    312s] (I)       spanningTreeRefinement : false
[10/17 16:02:29    312s] (I)       spanningTreeRefinementAlpha : -1.00
[10/17 16:02:29    312s] (I)       before initializing RouteDB syMemory usage = 2541.0 MB
[10/17 16:02:29    312s] (I)       starting read tracks
[10/17 16:02:29    312s] (I)       build grid graph
[10/17 16:02:29    312s] (I)       build grid graph start
[10/17 16:02:29    312s] [NR-eGR] Layer1 has no routable track
[10/17 16:02:29    312s] [NR-eGR] Layer2 has single uniform track structure
[10/17 16:02:29    312s] [NR-eGR] Layer3 has single uniform track structure
[10/17 16:02:29    312s] [NR-eGR] Layer4 has single uniform track structure
[10/17 16:02:29    312s] [NR-eGR] Layer5 has single uniform track structure
[10/17 16:02:29    312s] [NR-eGR] Layer6 has single uniform track structure
[10/17 16:02:29    312s] [NR-eGR] Layer7 has single uniform track structure
[10/17 16:02:29    312s] [NR-eGR] Layer8 has single uniform track structure
[10/17 16:02:29    312s] [NR-eGR] Layer9 has single uniform track structure
[10/17 16:02:29    312s] (I)       build grid graph end
[10/17 16:02:29    312s] (I)       numViaLayers=8
[10/17 16:02:29    312s] (I)       Reading via V12_VV for layer: 0 
[10/17 16:02:29    312s] (I)       Reading via VIA23 for layer: 1 
[10/17 16:02:29    312s] (I)       Reading via VIA34 for layer: 2 
[10/17 16:02:29    312s] (I)       Reading via V45_HH for layer: 3 
[10/17 16:02:29    312s] (I)       Reading via VIA56 for layer: 4 
[10/17 16:02:29    312s] (I)       Reading via VIA67 for layer: 5 
[10/17 16:02:29    312s] (I)       Reading via VIA78 for layer: 6 
[10/17 16:02:29    312s] (I)       Reading via VIA_TMV for layer: 7 
[10/17 16:02:29    312s] (I)       end build via table
[10/17 16:02:29    312s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[10/17 16:02:29    312s] [NR-eGR] numPreroutedNet = 1  numPreroutedWires = 10
[10/17 16:02:29    312s] (I)       readDataFromPlaceDB
[10/17 16:02:29    312s] (I)       Read net information..
[10/17 16:02:29    312s] [NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[10/17 16:02:29    312s] (I)       Read testcase time = 0.000 seconds
[10/17 16:02:29    312s] 
[10/17 16:02:29    312s] (I)       read default dcut vias
[10/17 16:02:29    312s] (I)       Reading via V12_1x2_HV_N for layer: 0 
[10/17 16:02:29    312s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[10/17 16:02:29    312s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[10/17 16:02:29    312s] (I)       Reading via V45_1x2_VH_N for layer: 3 
[10/17 16:02:29    312s] (I)       Reading via V56_1x2_HV_N for layer: 4 
[10/17 16:02:29    312s] (I)       Reading via V67_1x2_VH_N for layer: 5 
[10/17 16:02:29    312s] (I)       Reading via VIA78 for layer: 6 
[10/17 16:02:29    312s] (I)       Reading via VIA_TMV for layer: 7 
[10/17 16:02:29    312s] (I)       build grid graph start
[10/17 16:02:29    312s] (I)       build grid graph end
[10/17 16:02:29    312s] (I)       Model blockage into capacity
[10/17 16:02:29    312s] (I)       Read numBlocks=168  numPreroutedWires=10  numCapScreens=0
[10/17 16:02:29    312s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/17 16:02:29    312s] (I)       blocked area on Layer2 : 32000000  (2.68%)
[10/17 16:02:29    312s] (I)       blocked area on Layer3 : 34560000  (2.89%)
[10/17 16:02:29    312s] (I)       blocked area on Layer4 : 32000000  (2.68%)
[10/17 16:02:29    312s] (I)       blocked area on Layer5 : 63360000  (5.30%)
[10/17 16:02:29    312s] (I)       blocked area on Layer6 : 464000000  (38.83%)
[10/17 16:02:29    312s] (I)       blocked area on Layer7 : 880736000  (73.70%)
[10/17 16:02:29    312s] (I)       blocked area on Layer8 : 530912000  (44.43%)
[10/17 16:02:29    312s] (I)       blocked area on Layer9 : 0  (0.00%)
[10/17 16:02:29    312s] (I)       Modeling time = 0.000 seconds
[10/17 16:02:29    312s] 
[10/17 16:02:29    312s] (I)       Number of ignored nets = 1
[10/17 16:02:29    312s] (I)       Number of fixed nets = 1.  Ignored: Yes
[10/17 16:02:29    312s] (I)       Number of clock nets = 1.  Ignored: No
[10/17 16:02:29    312s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/17 16:02:29    312s] (I)       Number of special nets = 0.  Ignored: Yes
[10/17 16:02:29    312s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/17 16:02:29    312s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/17 16:02:29    312s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/17 16:02:29    312s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/17 16:02:29    312s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/17 16:02:29    312s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2541.0 MB
[10/17 16:02:29    312s] (I)       Ndr track 0 does not exist
[10/17 16:02:29    312s] (I)       Ndr track 0 does not exist
[10/17 16:02:29    312s] (I)       Layer1  viaCost=300.00
[10/17 16:02:29    312s] (I)       Layer2  viaCost=100.00
[10/17 16:02:29    312s] (I)       Layer3  viaCost=100.00
[10/17 16:02:29    312s] (I)       Layer4  viaCost=200.00
[10/17 16:02:29    312s] (I)       Layer5  viaCost=100.00
[10/17 16:02:29    312s] (I)       Layer6  viaCost=200.00
[10/17 16:02:29    312s] (I)       Layer7  viaCost=100.00
[10/17 16:02:29    312s] (I)       Layer8  viaCost=500.00
[10/17 16:02:29    312s] (I)       ---------------------Grid Graph Info--------------------
[10/17 16:02:29    312s] (I)       routing area        :  (0, 0) - (38800, 30800)
[10/17 16:02:29    312s] (I)       core area           :  (10000, 10000) - (28800, 20800)
[10/17 16:02:29    312s] (I)       Site Width          :   400  (dbu)
[10/17 16:02:29    312s] (I)       Row Height          :  3600  (dbu)
[10/17 16:02:29    312s] (I)       GCell Width         :  3600  (dbu)
[10/17 16:02:29    312s] (I)       GCell Height        :  3600  (dbu)
[10/17 16:02:29    312s] (I)       grid                :    10     8     9
[10/17 16:02:29    312s] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0
[10/17 16:02:29    312s] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600
[10/17 16:02:29    312s] (I)       Default wire width  :   180   200   200   200   400   400   800   800  5400
[10/17 16:02:29    312s] (I)       Default wire space  :   180   200   200   200   400   400   800   800  3200
[10/17 16:02:29    312s] (I)       Default pitch size  :   360   400   400   400   800   800  1600  1600 12000
[10/17 16:02:29    312s] (I)       First Track Coord   :     0   200   400   200   400   800  2000  1200 16000
[10/17 16:02:29    312s] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  4.50  4.50  2.25  2.25  0.30
[10/17 16:02:29    312s] (I)       Total num of tracks :     0    97    76    97    38    48    18    24     2
[10/17 16:02:29    312s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/17 16:02:29    312s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/17 16:02:29    312s] (I)       --------------------------------------------------------
[10/17 16:02:29    312s] 
[10/17 16:02:29    312s] [NR-eGR] ============ Routing rule table ============
[10/17 16:02:29    312s] [NR-eGR] Rule id 0. Nets 0 
[10/17 16:02:29    312s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/17 16:02:29    312s] [NR-eGR] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=1600  L6=1600  L7=3200  L8=3200  L9=17200
[10/17 16:02:29    312s] [NR-eGR] Rule id 1. Nets 11 
[10/17 16:02:29    312s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/17 16:02:29    312s] [NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[10/17 16:02:29    312s] [NR-eGR] ========================================
[10/17 16:02:29    312s] [NR-eGR] 
[10/17 16:02:29    312s] (I)       After initializing earlyGlobalRoute syMemory usage = 2541.0 MB
[10/17 16:02:29    312s] (I)       Loading and dumping file time : 0.00 seconds
[10/17 16:02:29    312s] (I)       ============= Initialization =============
[10/17 16:02:29    312s] (I)       totalPins=29  totalGlobalPin=26 (89.66%)
[10/17 16:02:29    312s] (I)       total 2D Cap : 3075 = (1205 H, 1870 V)
[10/17 16:02:29    312s] [NR-eGR] Layer group 1: route 11 net(s) in layer range [2, 9]
[10/17 16:02:29    312s] (I)       ============  Phase 1a Route ============
[10/17 16:02:29    312s] (I)       Phase 1a runs 0.00 seconds
[10/17 16:02:29    312s] (I)       Usage: 21 = (12 H, 9 V) = (1.00% H, 0.48% V) = (2.160e+01um H, 1.620e+01um V)
[10/17 16:02:29    312s] (I)       
[10/17 16:02:29    312s] (I)       ============  Phase 1b Route ============
[10/17 16:02:29    312s] (I)       Usage: 21 = (12 H, 9 V) = (1.00% H, 0.48% V) = (2.160e+01um H, 1.620e+01um V)
[10/17 16:02:29    312s] (I)       
[10/17 16:02:29    312s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.780000e+01um
[10/17 16:02:29    312s] (I)       ============  Phase 1c Route ============
[10/17 16:02:29    312s] (I)       Usage: 21 = (12 H, 9 V) = (1.00% H, 0.48% V) = (2.160e+01um H, 1.620e+01um V)
[10/17 16:02:29    312s] (I)       
[10/17 16:02:29    312s] (I)       ============  Phase 1d Route ============
[10/17 16:02:29    312s] (I)       Usage: 21 = (12 H, 9 V) = (1.00% H, 0.48% V) = (2.160e+01um H, 1.620e+01um V)
[10/17 16:02:29    312s] (I)       
[10/17 16:02:29    312s] (I)       ============  Phase 1e Route ============
[10/17 16:02:29    312s] (I)       Phase 1e runs 0.00 seconds
[10/17 16:02:29    312s] (I)       Usage: 21 = (12 H, 9 V) = (1.00% H, 0.48% V) = (2.160e+01um H, 1.620e+01um V)
[10/17 16:02:29    312s] (I)       
[10/17 16:02:29    312s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.780000e+01um
[10/17 16:02:29    312s] [NR-eGR] 
[10/17 16:02:29    312s] (I)       ============  Phase 1l Route ============
[10/17 16:02:29    312s] (I)       Phase 1l runs 0.00 seconds
[10/17 16:02:29    312s] (I)       
[10/17 16:02:29    312s] (I)       Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/17 16:02:29    312s] (I)                      OverCon            
[10/17 16:02:29    312s] (I)                       #Gcell     %Gcell
[10/17 16:02:29    312s] (I)       Layer              (0)    OverCon 
[10/17 16:02:29    312s] (I)       ------------------------------------
[10/17 16:02:29    312s] (I)       Layer1       0( 0.00%)   ( 0.00%) 
[10/17 16:02:29    312s] (I)       Layer2       0( 0.00%)   ( 0.00%) 
[10/17 16:02:29    312s] (I)       Layer3       0( 0.00%)   ( 0.00%) 
[10/17 16:02:29    312s] (I)       Layer4       0( 0.00%)   ( 0.00%) 
[10/17 16:02:29    312s] (I)       Layer5       0( 0.00%)   ( 0.00%) 
[10/17 16:02:29    312s] (I)       Layer6       0( 0.00%)   ( 0.00%) 
[10/17 16:02:29    312s] (I)       Layer7       0( 0.00%)   ( 0.00%) 
[10/17 16:02:29    312s] (I)       Layer8       0( 0.00%)   ( 0.00%) 
[10/17 16:02:29    312s] (I)       Layer9       0( 0.00%)   ( 0.00%) 
[10/17 16:02:29    312s] (I)       ------------------------------------
[10/17 16:02:29    312s] (I)       Total        0( 0.00%)   ( 0.00%) 
[10/17 16:02:29    312s] (I)       
[10/17 16:02:29    312s] (I)       Total Global Routing Runtime: 0.00 seconds
[10/17 16:02:29    312s] (I)       total 2D Cap : 3112 = (1219 H, 1893 V)
[10/17 16:02:29    312s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/17 16:02:29    312s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/17 16:02:29    312s] (I)       ============= track Assignment ============
[10/17 16:02:29    312s] (I)       extract Global 3D Wires
[10/17 16:02:29    312s] (I)       Extract Global WL : time=0.00
[10/17 16:02:29    312s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[10/17 16:02:29    312s] (I)       Initialization real time=0.00 seconds
[10/17 16:02:29    312s] (I)       Kernel real time=0.00 seconds
[10/17 16:02:29    312s] (I)       End Greedy Track Assignment
[10/17 16:02:29    312s] [NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 32
[10/17 16:02:29    312s] [NR-eGR] Layer2(ME2)(V) length: 1.980000e+01um, number of vias: 37
[10/17 16:02:29    312s] [NR-eGR] Layer3(ME3)(H) length: 2.920000e+01um, number of vias: 3
[10/17 16:02:29    312s] [NR-eGR] Layer4(ME4)(V) length: 3.800000e+00um, number of vias: 0
[10/17 16:02:29    312s] [NR-eGR] Layer5(ME5)(H) length: 0.000000e+00um, number of vias: 0
[10/17 16:02:29    312s] [NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[10/17 16:02:29    312s] [NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[10/17 16:02:29    312s] [NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[10/17 16:02:29    312s] [NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[10/17 16:02:29    312s] [NR-eGR] Total length: 5.280000e+01um, number of vias: 72
[10/17 16:02:29    312s] [NR-eGR] End Peak syMemory usage = 2502.9 MB
[10/17 16:02:29    312s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[10/17 16:02:29    312s] Extraction called for design 'mod5_counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
[10/17 16:02:29    312s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/17 16:02:29    312s] Type 'man IMPEXT-3530' for more detail.
[10/17 16:02:29    312s] PreRoute RC Extraction called for design mod5_counter.
[10/17 16:02:29    312s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/17 16:02:29    312s] Type 'man IMPEXT-6197' for more detail.
[10/17 16:02:29    312s] RCMode: PreRoute
[10/17 16:02:29    312s] Capacitance Scaling Factor   : 1.00000
[10/17 16:02:29    312s] Resistance Scaling Factor    : 1.00000
[10/17 16:02:29    312s] Clock Cap Scaling Factor    : 1.00000
[10/17 16:02:29    312s] Clock Res Scaling Factor     : 1.00000
[10/17 16:02:29    312s] Shrink Factor                : 1.00000
[10/17 16:02:29    312s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/17 16:02:29    312s] Updating RC grid for preRoute extraction ...
[10/17 16:02:29    312s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2502.871M)
[10/17 16:02:29    312s] Compute RC Scale Done ...
[10/17 16:02:29    312s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/17 16:02:29    312s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[10/17 16:02:29    312s] 
[10/17 16:02:29    312s] ** np local hotspot detection info verbose **
[10/17 16:02:29    312s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[10/17 16:02:29    312s] 
[10/17 16:02:29    312s] #################################################################################
[10/17 16:02:29    312s] # Design Stage: PreRoute
[10/17 16:02:29    312s] # Design Name: mod5_counter
[10/17 16:02:29    312s] # Design Mode: 90nm
[10/17 16:02:29    312s] # Analysis Mode: MMMC Non-OCV 
[10/17 16:02:29    312s] # Parasitics Mode: No SPEF/RCDB
[10/17 16:02:29    312s] # Signoff Settings: SI Off 
[10/17 16:02:29    312s] #################################################################################
[10/17 16:02:29    312s] AAE_INFO: 1 threads acquired from CTE.
[10/17 16:02:29    312s] Calculate delays in BcWc mode...
[10/17 16:02:29    312s] Topological Sorting (REAL = 0:00:00.0, MEM = 2558.1M, InitMEM = 2558.1M)
[10/17 16:02:29    312s] End AAE Lib Interpolated Model. (MEM=2574.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 16:02:29    312s] Total number of fetched objects 12
[10/17 16:02:29    312s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 16:02:29    312s] End delay calculation. (MEM=2598.24 CPU=0:00:00.0 REAL=0:00:00.0)
[10/17 16:02:29    312s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2598.2M) ***
[10/17 16:02:29    312s] Begin: GigaOpt postEco DRV Optimization
[10/17 16:02:29    312s] Info: 1 net with fixed/cover wires excluded.
[10/17 16:02:29    312s] Info: 1 clock net  excluded from IPO operation.
[10/17 16:02:29    312s] PhyDesignGrid: maxLocalDensity 0.98
[10/17 16:02:29    312s] ### Creating PhyDesignMc. totSessionCpu=0:05:13 mem=2598.2M
[10/17 16:02:29    312s] Core basic site is CORE
[10/17 16:02:29    312s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/17 16:02:29    312s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:13 mem=2598.2M
[10/17 16:02:29    312s] 
[10/17 16:02:29    312s] #optDebug: {2, 1.000, 0.8500} {3, 0.778, 0.8500} {4, 0.333, 0.6365} {5, 0.333, 0.6365} {6, 0.111, 0.4140} {7, 0.111, 0.4140} {8, 0.056, 0.3657} {9, 0.056, 0.3657} 
[10/17 16:02:29    312s] ### Creating LA Mngr. totSessionCpu=0:05:13 mem=2598.2M
[10/17 16:02:29    312s] ### Creating LA Mngr, finished. totSessionCpu=0:05:13 mem=2598.2M
[10/17 16:02:31    314s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/17 16:02:31    314s] |      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[10/17 16:02:31    314s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/17 16:02:31    314s] |  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[10/17 16:02:31    314s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/17 16:02:31    314s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/17 16:02:31    314s] |     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 9.22 |          0|          0|          0|  65.96  |            |           |
[10/17 16:02:31    314s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/17 16:02:31    314s] |     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 9.22 |          0|          0|          0|  65.96  |   0:00:00.0|    2674.6M|
[10/17 16:02:31    314s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/17 16:02:31    314s] **** Begin NDR-Layer Usage Statistics ****
[10/17 16:02:31    314s] Layer 3 has 1 constrained nets 
[10/17 16:02:31    314s] **** End NDR-Layer Usage Statistics ****
[10/17 16:02:31    314s] 
[10/17 16:02:31    314s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2674.6M) ***
[10/17 16:02:31    314s] 
[10/17 16:02:31    314s] End: GigaOpt postEco DRV Optimization
[10/17 16:02:31    314s] **INFO: Flow update: Design timing is met.
[10/17 16:02:31    314s] **INFO: Flow update: Design timing is met.
[10/17 16:02:31    314s] **INFO: Flow update: Design timing is met.
[10/17 16:02:31    314s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[10/17 16:02:31    314s] ### Creating LA Mngr. totSessionCpu=0:05:14 mem=2655.5M
[10/17 16:02:31    314s] ### Creating LA Mngr, finished. totSessionCpu=0:05:14 mem=2655.5M
[10/17 16:02:31    314s] Re-routed 0 nets
[10/17 16:02:31    314s] doiPBLastSyncSlave
[10/17 16:02:31    314s] Extraction called for design 'mod5_counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
[10/17 16:02:31    314s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/17 16:02:31    314s] Type 'man IMPEXT-3530' for more detail.
[10/17 16:02:31    314s] PreRoute RC Extraction called for design mod5_counter.
[10/17 16:02:31    314s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/17 16:02:31    314s] Type 'man IMPEXT-6197' for more detail.
[10/17 16:02:31    314s] RCMode: PreRoute
[10/17 16:02:31    314s] Capacitance Scaling Factor   : 1.00000
[10/17 16:02:31    314s] Resistance Scaling Factor    : 1.00000
[10/17 16:02:31    314s] Clock Cap Scaling Factor    : 1.00000
[10/17 16:02:31    314s] Clock Res Scaling Factor     : 1.00000
[10/17 16:02:31    314s] Shrink Factor                : 1.00000
[10/17 16:02:31    314s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/17 16:02:31    314s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2641.340M)
[10/17 16:02:31    314s] #################################################################################
[10/17 16:02:31    314s] # Design Stage: PreRoute
[10/17 16:02:31    314s] # Design Name: mod5_counter
[10/17 16:02:31    314s] # Design Mode: 90nm
[10/17 16:02:31    314s] # Analysis Mode: MMMC Non-OCV 
[10/17 16:02:31    314s] # Parasitics Mode: No SPEF/RCDB
[10/17 16:02:31    314s] # Signoff Settings: SI Off 
[10/17 16:02:31    314s] #################################################################################
[10/17 16:02:31    314s] AAE_INFO: 1 threads acquired from CTE.
[10/17 16:02:31    314s] Calculate delays in BcWc mode...
[10/17 16:02:31    314s] Topological Sorting (REAL = 0:00:00.0, MEM = 2639.3M, InitMEM = 2639.3M)
[10/17 16:02:31    314s] End AAE Lib Interpolated Model. (MEM=2655.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 16:02:31    314s] Total number of fetched objects 12
[10/17 16:02:31    314s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 16:02:31    314s] End delay calculation. (MEM=2598.24 CPU=0:00:00.0 REAL=0:00:00.0)
[10/17 16:02:31    314s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2598.2M) ***
[10/17 16:02:31    314s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:05:14 mem=2598.2M)
[10/17 16:02:31    314s] Effort level <high> specified for reg2reg path_group
[10/17 16:02:31    314s] Reported timing to dir ./timingReports
[10/17 16:02:31    314s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2543.0M, totSessionCpu=0:05:14 **
[10/17 16:02:31    314s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  9.225  |  9.225  |  9.768  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    4    |    3    |    3    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.957%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2541.0M, totSessionCpu=0:05:14 **
[10/17 16:02:31    314s] *** Finished optDesign ***
[10/17 16:02:31    314s] 
[10/17 16:02:31    314s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:08.1 real=0:00:08.2)
[10/17 16:02:31    314s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:02.0 real=0:00:02.0)
[10/17 16:02:31    314s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:01.8 real=0:00:01.8)
[10/17 16:02:31    314s] Info: pop threads available for lower-level modules during optimization.
[10/17 16:02:32    314s] External::optDesign done. (took cpu=0:00:07.8 real=0:00:08.0)
[10/17 16:02:32    314s] Set place::cacheFPlanSiteMark to 0
[10/17 16:02:32    314s] Runtime done. (took cpu=0:00:15.2 real=0:00:15.2)
[10/17 16:02:32    314s] Coverage % = 99.4
[10/17 16:02:32    314s] 
[10/17 16:02:32    314s] Runtime Summary:
[10/17 16:02:32    314s] ================
[10/17 16:02:32    314s] 
[10/17 16:02:32    314s] -------------------------------------------------------------------------------------------------------
[10/17 16:02:32    314s] wall   % time  children  called  name
[10/17 16:02:32    314s] -------------------------------------------------------------------------------------------------------
[10/17 16:02:32    314s] 15.20  100.00   15.20      0         
[10/17 16:02:32    314s] 15.20  100.00   15.10      1     Runtime
[10/17 16:02:32    314s]  2.21   14.54    2.21      1     CCOpt::Phase::Initialization
[10/17 16:02:32    314s]  2.21   14.54    2.21      1         Check Prerequisites
[10/17 16:02:32    314s]  0.03    0.17    0.00      1         Leaving CCOpt scope - CheckPlace
[10/17 16:02:32    314s]  2.18   14.36    0.00      1         Validating CTS configuration
[10/17 16:02:32    314s]  0.01    0.08    0.00      1         Leaving CCOpt scope - optDesignGlobalRouteStep
[10/17 16:02:32    314s]  2.06   13.52    0.00      1         Validating CTS configuration
[10/17 16:02:32    314s]  0.04    0.30    0.00      1         Preparing To Balance
[10/17 16:02:32    314s]  0.53    3.47    0.53      1     CCOpt::Phase::Clustering
[10/17 16:02:32    314s]  0.51    3.34    0.18      1       Stage::DRV Fixing
[10/17 16:02:32    314s]  0.16    1.06    0.08      1         Clustering
[10/17 16:02:32    314s]  0.08    0.55    0.00      1         Leaving CCOpt scope - RefinePlacement
[10/17 16:02:32    314s]  0.02    0.11    0.00      1         Leaving CCOpt scope
[10/17 16:02:32    314s]  0.00    0.01    0.00      1         Fixing clock tree slew time and max cap violations
[10/17 16:02:32    314s]  0.00    0.01    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[10/17 16:02:32    314s]  0.02    0.13    0.02      1       Stage::Insertion Delay Reduction
[10/17 16:02:32    314s]  0.00    0.01    0.00      1         Removing unnecessary root buffering
[10/17 16:02:32    314s]  0.00    0.01    0.00      1         Removing unconstrained drivers
[10/17 16:02:32    314s]  0.01    0.10    0.00      1         Reducing insertion delay 1
[10/17 16:02:32    314s]  0.00    0.01    0.00      1         Removing longest path buffering
[10/17 16:02:32    314s]  0.00    0.01    0.00      1         Reducing insertion delay 2
[10/17 16:02:32    314s]  2.07   13.60    2.04      1     CCOpt::Phase::Implementation
[10/17 16:02:32    314s]  0.00    0.02    0.00      1       Stage::Reducing Power
[10/17 16:02:32    314s]  0.00    0.01    0.00      1         Reducing clock tree power 1
[10/17 16:02:32    314s]  0.00    0.01    0.00      1         Reducing clock tree power 2
[10/17 16:02:32    314s]  0.03    0.17    0.02      1       Stage::Balancing
[10/17 16:02:32    314s]  0.02    0.15    0.00      1         Approximately balancing fragments step
[10/17 16:02:32    314s]  0.00    0.01    0.00      1         Approximately balancing fragments bottom up
[10/17 16:02:32    314s]  0.00    0.01    0.00      1         Improving fragments clock skew
[10/17 16:02:32    314s]  0.01    0.06    0.00      1         Approximately balancing step
[10/17 16:02:32    314s]  0.00    0.01    0.00      1         Fixing clock tree overload
[10/17 16:02:32    314s]  0.00    0.01    0.00      1         Approximately balancing paths
[10/17 16:02:32    314s]  0.00    0.02    0.00      1         Leaving CCOpt scope
[10/17 16:02:32    314s]  0.00    0.03    0.00      1       Stage::Polishing
[10/17 16:02:32    314s]  0.00    0.01    0.00      1         Improving clock skew
[10/17 16:02:32    314s]  0.00    0.01    0.00      1         Reducing clock tree power 3
[10/17 16:02:32    314s]  0.00    0.01    0.00      1         Improving insertion delay
[10/17 16:02:32    314s]  1.79   11.78    1.76      1       Stage::Routing
[10/17 16:02:32    314s]  0.12    0.82    0.00      1         Leaving CCOpt scope - ClockRefiner
[10/17 16:02:32    314s]  1.64   10.76    0.00      1         Leaving CCOpt scope - NanoRouter
[10/17 16:02:32    314s]  0.00    0.02    0.00      1         Leaving CCOpt scope
[10/17 16:02:32    314s]  0.20    1.33    0.06      1       Stage::PostConditioning
[10/17 16:02:32    314s]  0.06    0.39    0.00      3         Leaving CCOpt scope
[10/17 16:02:32    314s]  0.00    0.02    0.00      1         Fixing DRVs
[10/17 16:02:32    314s]  0.00    0.01    0.00      1         Buffering to fix DRVs
[10/17 16:02:32    314s]  0.18    1.22    0.00      1         Tidy Up And Update Timing
[10/17 16:02:32    314s]  8.00   52.63    0.00      1     External::optDesign
[10/17 16:02:32    314s] -------------------------------------------------------------------------------------------------------
[10/17 16:02:32    314s] 
[10/17 16:02:32    314s] 
[10/17 16:02:32    314s] *** Summary of all messages that are not suppressed in this session:
[10/17 16:02:32    314s] Severity  ID               Count  Summary                                  
[10/17 16:02:32    314s] WARNING   IMPEXT-6197          7  The Cap table file is not specified. Thi...
[10/17 16:02:32    314s] WARNING   IMPEXT-2883         14  The resistance extracted for a wire belo...
[10/17 16:02:32    314s] WARNING   IMPEXT-3530          7  The process node is not set. Use the com...
[10/17 16:02:32    314s] WARNING   IMPESI-3014          2  The RC network is incomplete for net %s....
[10/17 16:02:32    314s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[10/17 16:02:32    314s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[10/17 16:02:32    314s] WARNING   IMPOPT-665           5  %s : Net has unplaced terms or is connec...
[10/17 16:02:32    314s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[10/17 16:02:32    314s] ERROR     IMPCCOPT-5054        1  Net %s is not completely connected after...
[10/17 16:02:32    314s] *** Message Summary: 43 warning(s), 1 error(s)
[10/17 16:02:32    314s] 
[10/17 16:02:32    315s] **ccopt_design ... cpu = 0:00:15, real = 0:00:15, mem = 2481.9M, totSessionCpu=0:05:15 **
[10/17 16:04:47    325s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/17 16:04:52    325s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[10/17 16:04:52    325s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[10/17 16:04:52    325s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[10/17 16:04:52    325s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[10/17 16:04:52    325s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/17 16:04:52    325s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[10/17 16:04:52    325s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/17 16:04:52    325s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[10/17 16:04:52    325s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[10/17 16:04:52    325s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[10/17 16:04:52    325s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/17 16:04:52    326s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[10/17 16:04:52    326s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[10/17 16:04:52    326s] Running Native NanoRoute ...
[10/17 16:04:52    326s] <CMD> routeDesign -globalDetail
[10/17 16:04:52    326s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1283.60 (MB), peak = 1613.52 (MB)
[10/17 16:04:52    326s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[10/17 16:04:52    326s] #Default_rc_corner has no qx tech file defined
[10/17 16:04:52    326s] #No active RC corner or QRC tech file is missing.
[10/17 16:04:52    326s] #**INFO: setDesignMode -flowEffort standard
[10/17 16:04:52    326s] #**INFO: mulit-cut via swapping is disabled by user.
[10/17 16:04:52    326s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[10/17 16:04:52    326s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[10/17 16:04:52    326s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[10/17 16:04:52    326s] Core basic site is CORE
[10/17 16:04:52    326s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/17 16:04:52    326s] Initialize ViaPillar Halo for 8 instances.
[10/17 16:04:52    326s] Begin checking placement ... (start mem=2481.9M, init mem=2481.9M)
[10/17 16:04:52    326s] *info: Placed = 8             
[10/17 16:04:52    326s] *info: Unplaced = 0           
[10/17 16:04:52    326s] Placement Density:65.96%(33/51)
[10/17 16:04:52    326s] Placement Density (including fixed std cells):65.96%(33/51)
[10/17 16:04:52    326s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=2481.9M)
[10/17 16:04:52    326s] #**INFO: honoring user setting for routeWithTimingDriven set to true
[10/17 16:04:52    326s] #**INFO: honoring user setting for routeWithSiDriven set to true
[10/17 16:04:52    326s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[10/17 16:04:52    326s] 
[10/17 16:04:52    326s] changeUseClockNetStatus Option :  -noFixedNetWires 
[10/17 16:04:52    326s] *** Changed status on (1) nets in Clock.
[10/17 16:04:52    326s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2481.9M) ***
[10/17 16:04:52    326s] 
[10/17 16:04:52    326s] globalDetailRoute
[10/17 16:04:52    326s] 
[10/17 16:04:52    326s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[10/17 16:04:52    326s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[10/17 16:04:52    326s] #setNanoRouteMode -routeWithSiDriven true
[10/17 16:04:52    326s] #setNanoRouteMode -routeWithTimingDriven true
[10/17 16:04:52    326s] #Start globalDetailRoute on Sun Oct 17 16:04:52 2021
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] #Generating timing data, please wait...
[10/17 16:04:52    326s] #12 total nets, 1 already routed, 1 will ignore in trialRoute
[10/17 16:04:52    326s] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[10/17 16:04:52    326s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/17 16:04:52    326s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/17 16:04:52    326s] #Dump tif for version 2.1
[10/17 16:04:52    326s] End AAE Lib Interpolated Model. (MEM=2465.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 16:04:52    326s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Q0. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[10/17 16:04:52    326s] Total number of fetched objects 12
[10/17 16:04:52    326s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 16:04:52    326s] End delay calculation. (MEM=2547.17 CPU=0:00:00.0 REAL=0:00:00.0)
[10/17 16:04:52    326s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[10/17 16:04:52    326s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1273.30 (MB), peak = 1613.52 (MB)
[10/17 16:04:52    326s] #Done generating timing data.
[10/17 16:04:52    326s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[10/17 16:04:52    326s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[10/17 16:04:52    326s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Q0 of net Q0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[10/17 16:04:52    326s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Q1 of net Q1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[10/17 16:04:52    326s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Q2 of net Q2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[10/17 16:04:52    326s] ### Net info: total nets: 14
[10/17 16:04:52    326s] ### Net info: dirty nets: 0
[10/17 16:04:52    326s] ### Net info: marked as disconnected nets: 0
[10/17 16:04:52    326s] ### Net info: fully routed nets: 1
[10/17 16:04:52    326s] ### Net info: trivial (single pin) nets: 0
[10/17 16:04:52    326s] ### Net info: unrouted nets: 13
[10/17 16:04:52    326s] ### Net info: re-extraction nets: 0
[10/17 16:04:52    326s] ### Net info: ignored nets: 0
[10/17 16:04:52    326s] ### Net info: skip routing nets: 0
[10/17 16:04:52    326s] ### import wire route signature (14) = 2052124705
[10/17 16:04:52    326s] #Start reading timing information from file .timing_file_7631.tif.gz ...
[10/17 16:04:52    326s] #Read in timing information for 5 ports, 8 instances from timing file .timing_file_7631.tif.gz.
[10/17 16:04:52    326s] #NanoRoute Version 16.26-s040_1 NR180308-1140/16_26-UB
[10/17 16:04:52    326s] #RTESIG:78da858ecd0a824014465bf71417753141dabd337706dd066d2ba4da86c1f803a23033be
[10/17 16:04:52    326s] #       7f465bd16f7b0e872f4e5e971222329934a947c637c1b5a41c15e62911e389cc7b46cf73
[10/17 16:04:52    326s] #       b48f93dbfd218b0210443704db587784c95b07de86d00dcde1af14460363c6f81b88ba1f
[10/17 16:04:52    326s] #       abb028124a86baeabd05f119c77e5922a9206abba68d40f8e066b2ec311a086e5a6db151
[10/17 16:04:52    326s] #       80196e3fd3489b318d6afbbd465e09edbea9da6fce
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] #RTESIG:78da858ecd0a824014465bf71417753141dabd337706dd066d2ba4da86c1f803a23033be
[10/17 16:04:52    326s] #       7f465bd16f7b0e872f4e5e971222329934a947c637c1b5a41c15e62911e389cc7b46cf73
[10/17 16:04:52    326s] #       b48f93dbfd218b0210443704db587784c95b07de86d00dcde1af14460363c6f81b88ba1f
[10/17 16:04:52    326s] #       abb028124a86baeabd05f119c77e5922a9206abba68d40f8e066b2ec311a086e5a6db151
[10/17 16:04:52    326s] #       80196e3fd3489b318d6afbbd465e09edbea9da6fce
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] #Start routing data preparation.
[10/17 16:04:52    326s] #Minimum voltage of a net in the design = 0.000.
[10/17 16:04:52    326s] #Maximum voltage of a net in the design = 1.100.
[10/17 16:04:52    326s] #Voltage range [0.000 - 0.000] has 1 net.
[10/17 16:04:52    326s] #Voltage range [0.900 - 1.100] has 1 net.
[10/17 16:04:52    326s] #Voltage range [0.000 - 1.100] has 12 nets.
[10/17 16:04:52    326s] # ME1          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.1850
[10/17 16:04:52    326s] # ME2          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
[10/17 16:04:52    326s] # ME3          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
[10/17 16:04:52    326s] # ME4          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
[10/17 16:04:52    326s] # ME5          H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[10/17 16:04:52    326s] # ME6          V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[10/17 16:04:52    326s] # ME7          H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[10/17 16:04:52    326s] # ME8          V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[10/17 16:04:52    326s] # AL_RDL       H   Track-Pitch = 6.0000    Line-2-Via Pitch = 5.4500
[10/17 16:04:52    326s] #Regenerating Ggrids automatically.
[10/17 16:04:52    326s] #Auto generating G-grids with size=15 tracks, using layer ME3's pitch = 0.2000.
[10/17 16:04:52    326s] #Using automatically generated G-grids.
[10/17 16:04:52    326s] #Done routing data preparation.
[10/17 16:04:52    326s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1253.14 (MB), peak = 1613.52 (MB)
[10/17 16:04:52    326s] #Merging special wires...
[10/17 16:04:52    326s] #Number of eco nets is 0
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] #Start data preparation...
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] #Data preparation is done on Sun Oct 17 16:04:52 2021
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] #Analyzing routing resource...
[10/17 16:04:52    326s] #Routing resource analysis is done on Sun Oct 17 16:04:52 2021
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] #  Resource Analysis:
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] #               Routing  #Avail      #Track     #Total     %Gcell
[10/17 16:04:52    326s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[10/17 16:04:52    326s] #  --------------------------------------------------------------
[10/17 16:04:52    326s] #  Metal 1        H          76           0          30     6.67%
[10/17 16:04:52    326s] #  Metal 2        V          97           0          30     0.00%
[10/17 16:04:52    326s] #  Metal 3        H          76           0          30     0.00%
[10/17 16:04:52    326s] #  Metal 4        V          97           0          30     0.00%
[10/17 16:04:52    326s] #  Metal 5        H          38           0          30     0.00%
[10/17 16:04:52    326s] #  Metal 6        V          48           0          30     0.00%
[10/17 16:04:52    326s] #  Metal 7        H          18           0          30     6.67%
[10/17 16:04:52    326s] #  Metal 8        V          16           8          30     0.00%
[10/17 16:04:52    326s] #  Metal 9        H           2           0          30    60.00%
[10/17 16:04:52    326s] #  --------------------------------------------------------------
[10/17 16:04:52    326s] #  Total                    468       3.70%         270     8.15%
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] #  1 nets (7.14%) with 1 preferred extra spacing.
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1253.15 (MB), peak = 1613.52 (MB)
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] #start global routing iteration 1...
[10/17 16:04:52    326s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1253.25 (MB), peak = 1613.52 (MB)
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] #start global routing iteration 2...
[10/17 16:04:52    326s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1253.25 (MB), peak = 1613.52 (MB)
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[10/17 16:04:52    326s] #Total number of routable nets = 12.
[10/17 16:04:52    326s] #Total number of nets in the design = 14.
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] #11 routable nets have only global wires.
[10/17 16:04:52    326s] #1 routable net has only detail routed wires.
[10/17 16:04:52    326s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] #Routed nets constraints summary:
[10/17 16:04:52    326s] #-----------------------------
[10/17 16:04:52    326s] #        Rules   Unconstrained  
[10/17 16:04:52    326s] #-----------------------------
[10/17 16:04:52    326s] #      Default              11  
[10/17 16:04:52    326s] #-----------------------------
[10/17 16:04:52    326s] #        Total              11  
[10/17 16:04:52    326s] #-----------------------------
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] #Routing constraints summary of the whole design:
[10/17 16:04:52    326s] #------------------------------------------------
[10/17 16:04:52    326s] #        Rules   Pref Extra Space   Unconstrained  
[10/17 16:04:52    326s] #------------------------------------------------
[10/17 16:04:52    326s] #      Default                  1              11  
[10/17 16:04:52    326s] #------------------------------------------------
[10/17 16:04:52    326s] #        Total                  1              11  
[10/17 16:04:52    326s] #------------------------------------------------
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] #  Congestion Analysis: (blocked Gcells are excluded)
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] #                 OverCon          
[10/17 16:04:52    326s] #                  #Gcell    %Gcell
[10/17 16:04:52    326s] #     Layer           (1)   OverCon
[10/17 16:04:52    326s] #  --------------------------------
[10/17 16:04:52    326s] #   Metal 1      0(0.00%)   (0.00%)
[10/17 16:04:52    326s] #   Metal 2      0(0.00%)   (0.00%)
[10/17 16:04:52    326s] #   Metal 3      0(0.00%)   (0.00%)
[10/17 16:04:52    326s] #   Metal 4      0(0.00%)   (0.00%)
[10/17 16:04:52    326s] #   Metal 5      0(0.00%)   (0.00%)
[10/17 16:04:52    326s] #   Metal 6      0(0.00%)   (0.00%)
[10/17 16:04:52    326s] #   Metal 7      0(0.00%)   (0.00%)
[10/17 16:04:52    326s] #   Metal 8      0(0.00%)   (0.00%)
[10/17 16:04:52    326s] #   Metal 9      0(0.00%)   (0.00%)
[10/17 16:04:52    326s] #  --------------------------------
[10/17 16:04:52    326s] #     Total      0(0.00%)   (0.00%)
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[10/17 16:04:52    326s] #  Overflow after GR: 0.00% H + 0.00% V
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/17 16:04:52    326s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[10/17 16:04:52    326s] 
[10/17 16:04:52    326s] ** np local hotspot detection info verbose **
[10/17 16:04:52    326s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[10/17 16:04:52    326s] 
[10/17 16:04:52    326s] #Complete Global Routing.
[10/17 16:04:52    326s] #Total number of nets with non-default rule or having extra spacing = 1
[10/17 16:04:52    326s] #Total wire length = 56 um.
[10/17 16:04:52    326s] #Total half perimeter of net bounding box = 62 um.
[10/17 16:04:52    326s] #Total wire length on LAYER ME1 = 0 um.
[10/17 16:04:52    326s] #Total wire length on LAYER ME2 = 27 um.
[10/17 16:04:52    326s] #Total wire length on LAYER ME3 = 25 um.
[10/17 16:04:52    326s] #Total wire length on LAYER ME4 = 4 um.
[10/17 16:04:52    326s] #Total wire length on LAYER ME5 = 0 um.
[10/17 16:04:52    326s] #Total wire length on LAYER ME6 = 0 um.
[10/17 16:04:52    326s] #Total wire length on LAYER ME7 = 0 um.
[10/17 16:04:52    326s] #Total wire length on LAYER ME8 = 0 um.
[10/17 16:04:52    326s] #Total wire length on LAYER AL_RDL = 0 um.
[10/17 16:04:52    326s] #Total number of vias = 49
[10/17 16:04:52    326s] #Up-Via Summary (total 49):
[10/17 16:04:52    326s] #           
[10/17 16:04:52    326s] #-----------------------
[10/17 16:04:52    326s] #  Metal 1           31
[10/17 16:04:52    326s] #  Metal 2           15
[10/17 16:04:52    326s] #  Metal 3            3
[10/17 16:04:52    326s] #-----------------------
[10/17 16:04:52    326s] #                    49 
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] #Max overcon = 0 track.
[10/17 16:04:52    326s] #Total overcon = 0.00%.
[10/17 16:04:52    326s] #Worst layer Gcell overcon rate = 0.00%.
[10/17 16:04:52    326s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1253.67 (MB), peak = 1613.52 (MB)
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] ### route signature (17) =  762093717
[10/17 16:04:52    326s] ### violation signature (14) = 1905142130
[10/17 16:04:52    326s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1253.29 (MB), peak = 1613.52 (MB)
[10/17 16:04:52    326s] #Start Track Assignment.
[10/17 16:04:52    326s] #Done with 6 horizontal wires in 1 hboxes and 9 vertical wires in 1 hboxes.
[10/17 16:04:52    326s] #Done with 3 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[10/17 16:04:52    326s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] #Track assignment summary:
[10/17 16:04:52    326s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[10/17 16:04:52    326s] #------------------------------------------------------------------------
[10/17 16:04:52    326s] # ME1            0.00 	  0.00%  	  0.00% 	  0.00%
[10/17 16:04:52    326s] # ME2           27.10 	  0.00%  	  0.00% 	  0.00%
[10/17 16:04:52    326s] # ME3           18.80 	  0.00%  	  0.00% 	  0.00%
[10/17 16:04:52    326s] # ME4            0.00 	  0.00%  	  0.00% 	  0.00%
[10/17 16:04:52    326s] # ME5            0.00 	  0.00%  	  0.00% 	  0.00%
[10/17 16:04:52    326s] # ME6            0.00 	  0.00%  	  0.00% 	  0.00%
[10/17 16:04:52    326s] # ME7            0.00 	  0.00%  	  0.00% 	  0.00%
[10/17 16:04:52    326s] # ME8            0.00 	  0.00%  	  0.00% 	  0.00%
[10/17 16:04:52    326s] # AL_RDL         0.00 	  0.00%  	  0.00% 	  0.00%
[10/17 16:04:52    326s] #------------------------------------------------------------------------
[10/17 16:04:52    326s] # All          45.90  	  0.00% 	  0.00% 	  0.00%
[10/17 16:04:52    326s] #Complete Track Assignment.
[10/17 16:04:52    326s] #Total number of nets with non-default rule or having extra spacing = 1
[10/17 16:04:52    326s] #Total wire length = 55 um.
[10/17 16:04:52    326s] #Total half perimeter of net bounding box = 62 um.
[10/17 16:04:52    326s] #Total wire length on LAYER ME1 = 3 um.
[10/17 16:04:52    326s] #Total wire length on LAYER ME2 = 26 um.
[10/17 16:04:52    326s] #Total wire length on LAYER ME3 = 22 um.
[10/17 16:04:52    326s] #Total wire length on LAYER ME4 = 4 um.
[10/17 16:04:52    326s] #Total wire length on LAYER ME5 = 0 um.
[10/17 16:04:52    326s] #Total wire length on LAYER ME6 = 0 um.
[10/17 16:04:52    326s] #Total wire length on LAYER ME7 = 0 um.
[10/17 16:04:52    326s] #Total wire length on LAYER ME8 = 0 um.
[10/17 16:04:52    326s] #Total wire length on LAYER AL_RDL = 0 um.
[10/17 16:04:52    326s] #Total number of vias = 49
[10/17 16:04:52    326s] #Up-Via Summary (total 49):
[10/17 16:04:52    326s] #           
[10/17 16:04:52    326s] #-----------------------
[10/17 16:04:52    326s] #  Metal 1           31
[10/17 16:04:52    326s] #  Metal 2           15
[10/17 16:04:52    326s] #  Metal 3            3
[10/17 16:04:52    326s] #-----------------------
[10/17 16:04:52    326s] #                    49 
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] ### route signature (21) = 1600860025
[10/17 16:04:52    326s] ### violation signature (18) = 1905142130
[10/17 16:04:52    326s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1253.55 (MB), peak = 1613.52 (MB)
[10/17 16:04:52    326s] #
[10/17 16:04:52    326s] #Cpu time = 00:00:00
[10/17 16:04:52    326s] #Elapsed time = 00:00:00
[10/17 16:04:52    326s] #Increased memory = 0.90 (MB)
[10/17 16:04:52    326s] #Total memory = 1253.55 (MB)
[10/17 16:04:52    326s] #Peak memory = 1613.52 (MB)
[10/17 16:04:53    326s] #routeSiEffort set to high
[10/17 16:04:53    326s] #
[10/17 16:04:53    326s] #Start Detail Routing..
[10/17 16:04:53    326s] #start initial detail routing ...
[10/17 16:04:53    326s] #   number of violations = 0
[10/17 16:04:53    326s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1265.83 (MB), peak = 1613.52 (MB)
[10/17 16:04:53    326s] #start 1st optimization iteration ...
[10/17 16:04:53    326s] #   number of violations = 0
[10/17 16:04:53    326s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1265.83 (MB), peak = 1613.52 (MB)
[10/17 16:04:53    326s] #Complete Detail Routing.
[10/17 16:04:53    326s] #Total number of nets with non-default rule or having extra spacing = 1
[10/17 16:04:53    326s] #Total wire length = 54 um.
[10/17 16:04:53    326s] #Total half perimeter of net bounding box = 62 um.
[10/17 16:04:53    326s] #Total wire length on LAYER ME1 = 1 um.
[10/17 16:04:53    326s] #Total wire length on LAYER ME2 = 25 um.
[10/17 16:04:53    326s] #Total wire length on LAYER ME3 = 25 um.
[10/17 16:04:53    326s] #Total wire length on LAYER ME4 = 4 um.
[10/17 16:04:53    326s] #Total wire length on LAYER ME5 = 0 um.
[10/17 16:04:53    326s] #Total wire length on LAYER ME6 = 0 um.
[10/17 16:04:53    326s] #Total wire length on LAYER ME7 = 0 um.
[10/17 16:04:53    326s] #Total wire length on LAYER ME8 = 0 um.
[10/17 16:04:53    326s] #Total wire length on LAYER AL_RDL = 0 um.
[10/17 16:04:53    326s] #Total number of vias = 55
[10/17 16:04:53    326s] #Up-Via Summary (total 55):
[10/17 16:04:53    326s] #           
[10/17 16:04:53    326s] #-----------------------
[10/17 16:04:53    326s] #  Metal 1           32
[10/17 16:04:53    326s] #  Metal 2           20
[10/17 16:04:53    326s] #  Metal 3            3
[10/17 16:04:53    326s] #-----------------------
[10/17 16:04:53    326s] #                    55 
[10/17 16:04:53    326s] #
[10/17 16:04:53    326s] #Total number of DRC violations = 0
[10/17 16:04:53    326s] ### route signature (26) =   24734707
[10/17 16:04:53    326s] ### violation signature (23) = 1905142130
[10/17 16:04:53    326s] #Cpu time = 00:00:00
[10/17 16:04:53    326s] #Elapsed time = 00:00:00
[10/17 16:04:53    326s] #Increased memory = -0.20 (MB)
[10/17 16:04:53    326s] #Total memory = 1253.34 (MB)
[10/17 16:04:53    326s] #Peak memory = 1613.52 (MB)
[10/17 16:04:53    326s] #
[10/17 16:04:53    326s] #start routing for process antenna violation fix ...
[10/17 16:04:53    327s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1255.14 (MB), peak = 1613.52 (MB)
[10/17 16:04:53    327s] #
[10/17 16:04:53    327s] #Total number of nets with non-default rule or having extra spacing = 1
[10/17 16:04:53    327s] #Total wire length = 54 um.
[10/17 16:04:53    327s] #Total half perimeter of net bounding box = 62 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME1 = 1 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME2 = 25 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME3 = 25 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME4 = 4 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME5 = 0 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME6 = 0 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME7 = 0 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME8 = 0 um.
[10/17 16:04:53    327s] #Total wire length on LAYER AL_RDL = 0 um.
[10/17 16:04:53    327s] #Total number of vias = 55
[10/17 16:04:53    327s] #Up-Via Summary (total 55):
[10/17 16:04:53    327s] #           
[10/17 16:04:53    327s] #-----------------------
[10/17 16:04:53    327s] #  Metal 1           32
[10/17 16:04:53    327s] #  Metal 2           20
[10/17 16:04:53    327s] #  Metal 3            3
[10/17 16:04:53    327s] #-----------------------
[10/17 16:04:53    327s] #                    55 
[10/17 16:04:53    327s] #
[10/17 16:04:53    327s] #Total number of DRC violations = 0
[10/17 16:04:53    327s] #Total number of net violated process antenna rule = 0
[10/17 16:04:53    327s] ### route signature (29) =   24734707
[10/17 16:04:53    327s] ### violation signature (26) = 1905142130
[10/17 16:04:53    327s] #
[10/17 16:04:53    327s] #
[10/17 16:04:53    327s] #Total number of nets with non-default rule or having extra spacing = 1
[10/17 16:04:53    327s] #Total wire length = 54 um.
[10/17 16:04:53    327s] #Total half perimeter of net bounding box = 62 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME1 = 1 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME2 = 25 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME3 = 25 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME4 = 4 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME5 = 0 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME6 = 0 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME7 = 0 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME8 = 0 um.
[10/17 16:04:53    327s] #Total wire length on LAYER AL_RDL = 0 um.
[10/17 16:04:53    327s] #Total number of vias = 55
[10/17 16:04:53    327s] #Up-Via Summary (total 55):
[10/17 16:04:53    327s] #           
[10/17 16:04:53    327s] #-----------------------
[10/17 16:04:53    327s] #  Metal 1           32
[10/17 16:04:53    327s] #  Metal 2           20
[10/17 16:04:53    327s] #  Metal 3            3
[10/17 16:04:53    327s] #-----------------------
[10/17 16:04:53    327s] #                    55 
[10/17 16:04:53    327s] #
[10/17 16:04:53    327s] #Total number of DRC violations = 0
[10/17 16:04:53    327s] #Total number of net violated process antenna rule = 0
[10/17 16:04:53    327s] #
[10/17 16:04:53    327s] #
[10/17 16:04:53    327s] #Start Post Route wire spreading..
[10/17 16:04:53    327s] #
[10/17 16:04:53    327s] #Start data preparation for wire spreading...
[10/17 16:04:53    327s] #
[10/17 16:04:53    327s] #Data preparation is done on Sun Oct 17 16:04:53 2021
[10/17 16:04:53    327s] #
[10/17 16:04:53    327s] #
[10/17 16:04:53    327s] #Start Post Route Wire Spread.
[10/17 16:04:53    327s] #Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[10/17 16:04:53    327s] #Complete Post Route Wire Spread.
[10/17 16:04:53    327s] #
[10/17 16:04:53    327s] #Total number of nets with non-default rule or having extra spacing = 1
[10/17 16:04:53    327s] #Total wire length = 54 um.
[10/17 16:04:53    327s] #Total half perimeter of net bounding box = 62 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME1 = 1 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME2 = 25 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME3 = 25 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME4 = 4 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME5 = 0 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME6 = 0 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME7 = 0 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME8 = 0 um.
[10/17 16:04:53    327s] #Total wire length on LAYER AL_RDL = 0 um.
[10/17 16:04:53    327s] #Total number of vias = 55
[10/17 16:04:53    327s] #Up-Via Summary (total 55):
[10/17 16:04:53    327s] #           
[10/17 16:04:53    327s] #-----------------------
[10/17 16:04:53    327s] #  Metal 1           32
[10/17 16:04:53    327s] #  Metal 2           20
[10/17 16:04:53    327s] #  Metal 3            3
[10/17 16:04:53    327s] #-----------------------
[10/17 16:04:53    327s] #                    55 
[10/17 16:04:53    327s] #
[10/17 16:04:53    327s] ### route signature (33) = 1327663493
[10/17 16:04:53    327s] ### violation signature (30) = 1905142130
[10/17 16:04:53    327s] #
[10/17 16:04:53    327s] #Start DRC checking..
[10/17 16:04:53    327s] #   number of violations = 0
[10/17 16:04:53    327s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1255.97 (MB), peak = 1613.52 (MB)
[10/17 16:04:53    327s] #CELL_VIEW mod5_counter,init has no DRC violation.
[10/17 16:04:53    327s] #Total number of DRC violations = 0
[10/17 16:04:53    327s] #Total number of net violated process antenna rule = 0
[10/17 16:04:53    327s] ### route signature (38) =  134321643
[10/17 16:04:53    327s] ### violation signature (35) = 1905142130
[10/17 16:04:53    327s] #   number of violations = 0
[10/17 16:04:53    327s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1255.73 (MB), peak = 1613.52 (MB)
[10/17 16:04:53    327s] #CELL_VIEW mod5_counter,init has no DRC violation.
[10/17 16:04:53    327s] #Total number of DRC violations = 0
[10/17 16:04:53    327s] #Total number of net violated process antenna rule = 0
[10/17 16:04:53    327s] #Post Route wire spread is done.
[10/17 16:04:53    327s] #Total number of nets with non-default rule or having extra spacing = 1
[10/17 16:04:53    327s] #Total wire length = 54 um.
[10/17 16:04:53    327s] #Total half perimeter of net bounding box = 62 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME1 = 1 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME2 = 25 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME3 = 25 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME4 = 4 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME5 = 0 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME6 = 0 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME7 = 0 um.
[10/17 16:04:53    327s] #Total wire length on LAYER ME8 = 0 um.
[10/17 16:04:53    327s] #Total wire length on LAYER AL_RDL = 0 um.
[10/17 16:04:53    327s] #Total number of vias = 55
[10/17 16:04:53    327s] #Up-Via Summary (total 55):
[10/17 16:04:53    327s] #           
[10/17 16:04:53    327s] #-----------------------
[10/17 16:04:53    327s] #  Metal 1           32
[10/17 16:04:53    327s] #  Metal 2           20
[10/17 16:04:53    327s] #  Metal 3            3
[10/17 16:04:53    327s] #-----------------------
[10/17 16:04:53    327s] #                    55 
[10/17 16:04:53    327s] #
[10/17 16:04:53    327s] ### route signature (40) =  134321643
[10/17 16:04:53    327s] ### violation signature (37) = 1905142130
[10/17 16:04:53    327s] #detailRoute Statistics:
[10/17 16:04:53    327s] #Cpu time = 00:00:01
[10/17 16:04:53    327s] #Elapsed time = 00:00:01
[10/17 16:04:53    327s] #Increased memory = 0.26 (MB)
[10/17 16:04:53    327s] #Total memory = 1253.81 (MB)
[10/17 16:04:53    327s] #Peak memory = 1613.52 (MB)
[10/17 16:04:53    327s] ### export wire route signature (41) =  134321643
[10/17 16:04:53    327s] #
[10/17 16:04:53    327s] #globalDetailRoute statistics:
[10/17 16:04:53    327s] #Cpu time = 00:00:01
[10/17 16:04:53    327s] #Elapsed time = 00:00:01
[10/17 16:04:53    327s] #Increased memory = -30.38 (MB)
[10/17 16:04:53    327s] #Total memory = 1253.32 (MB)
[10/17 16:04:53    327s] #Peak memory = 1613.52 (MB)
[10/17 16:04:53    327s] #Number of warnings = 5
[10/17 16:04:53    327s] #Total number of warnings = 46
[10/17 16:04:53    327s] #Number of fails = 0
[10/17 16:04:53    327s] #Total number of fails = 0
[10/17 16:04:53    327s] #Complete globalDetailRoute on Sun Oct 17 16:04:53 2021
[10/17 16:04:53    327s] #
[10/17 16:04:53    327s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1253.32 (MB), peak = 1613.52 (MB)
[10/17 16:04:53    327s] 
[10/17 16:04:53    327s] *** Summary of all messages that are not suppressed in this session:
[10/17 16:04:53    327s] Severity  ID               Count  Summary                                  
[10/17 16:04:53    327s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[10/17 16:04:53    327s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[10/17 16:04:53    327s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[10/17 16:04:53    327s] WARNING   IMPESI-3014          1  The RC network is incomplete for net %s....
[10/17 16:04:53    327s] *** Message Summary: 4 warning(s), 0 error(s)
[10/17 16:04:53    327s] 
[10/17 16:05:35    330s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[10/17 16:05:35    330s] <CMD> verifyGeometry
[10/17 16:05:35    330s]  *** Starting Verify Geometry (MEM: 2437.6) ***
[10/17 16:05:35    330s] 
[10/17 16:05:35    330s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[10/17 16:05:35    330s]   VERIFY GEOMETRY ...... Starting Verification
[10/17 16:05:35    330s]   VERIFY GEOMETRY ...... Initializing
[10/17 16:05:35    330s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[10/17 16:05:35    330s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[10/17 16:05:35    330s]                   ...... bin size: 2880
[10/17 16:05:35    330s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[10/17 16:05:35    330s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[10/17 16:05:35    330s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[10/17 16:05:35    330s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[10/17 16:05:35    330s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[10/17 16:05:35    330s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[10/17 16:05:35    330s] VG: elapsed time: 0.00
[10/17 16:05:35    330s] Begin Summary ...
[10/17 16:05:35    330s]   Cells       : 0
[10/17 16:05:35    330s]   SameNet     : 0
[10/17 16:05:35    330s]   Wiring      : 0
[10/17 16:05:35    330s]   Antenna     : 0
[10/17 16:05:35    330s]   Short       : 0
[10/17 16:05:35    330s]   Overlap     : 0
[10/17 16:05:35    330s] End Summary
[10/17 16:05:35    330s] 
[10/17 16:05:35    330s]   Verification Complete : 0 Viols.  0 Wrngs.
[10/17 16:05:35    330s] 
[10/17 16:05:35    330s] **********End: VERIFY GEOMETRY**********
[10/17 16:05:35    330s]  *** verify geometry (CPU: 0:00:00.1  MEM: 105.0M)
[10/17 16:05:35    330s] 
[10/17 16:05:35    330s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[10/17 16:05:51    331s] <CMD> get_verify_drc_mode -disable_rules -quiet
[10/17 16:05:51    331s] <CMD> get_verify_drc_mode -quiet -area
[10/17 16:05:51    331s] <CMD> get_verify_drc_mode -quiet -layer_range
[10/17 16:05:51    331s] <CMD> get_verify_drc_mode -check_implant -quiet
[10/17 16:05:51    331s] <CMD> get_verify_drc_mode -check_implant_across_rows -quiet
[10/17 16:05:51    331s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[10/17 16:05:51    331s] <CMD> get_verify_drc_mode -check_only -quiet
[10/17 16:05:51    331s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[10/17 16:05:51    331s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[10/17 16:05:51    331s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[10/17 16:05:51    331s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[10/17 16:05:51    331s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[10/17 16:05:51    331s] <CMD> get_verify_drc_mode -limit -quiet
[10/17 16:05:53    332s] <CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report mod5_counter.drc.rpt -limit 1000
[10/17 16:05:53    332s] <CMD> verify_drc
[10/17 16:05:53    332s] #-report mod5_counter.drc.rpt            # string, default="", user setting
[10/17 16:05:53    332s]  *** Starting Verify DRC (MEM: 2542.7) ***
[10/17 16:05:53    332s] 
[10/17 16:05:53    332s]   VERIFY DRC ...... Starting Verification
[10/17 16:05:53    332s]   VERIFY DRC ...... Initializing
[10/17 16:05:53    332s]   VERIFY DRC ...... Deleting Existing Violations
[10/17 16:05:53    332s]   VERIFY DRC ...... Creating Sub-Areas
[10/17 16:05:53    332s]   VERIFY DRC ...... Using new threading
[10/17 16:05:53    332s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 19.400 15.400} 1 of 1
[10/17 16:05:53    332s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[10/17 16:05:53    332s] 
[10/17 16:05:53    332s]   Verification Complete : 0 Viols.
[10/17 16:05:53    332s] 
[10/17 16:05:53    332s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[10/17 16:05:53    332s] 
[10/17 16:05:53    332s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[10/17 16:06:18    333s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[10/17 16:06:18    333s] VERIFY_CONNECTIVITY use new engine.
[10/17 16:06:18    333s] 
[10/17 16:06:18    333s] ******** Start: VERIFY CONNECTIVITY ********
[10/17 16:06:18    333s] Start Time: Sun Oct 17 16:06:18 2021
[10/17 16:06:18    333s] 
[10/17 16:06:18    333s] Design Name: mod5_counter
[10/17 16:06:18    333s] Database Units: 2000
[10/17 16:06:18    333s] Design Boundary: (0.0000, 0.0000) (19.4000, 15.4000)
[10/17 16:06:18    333s] Error Limit = 1000; Warning Limit = 50
[10/17 16:06:18    333s] Check all nets
[10/17 16:06:18    333s] 
[10/17 16:06:18    333s] Begin Summary 
[10/17 16:06:18    333s]   Found no problems or warnings.
[10/17 16:06:18    333s] End Summary
[10/17 16:06:18    333s] 
[10/17 16:06:18    333s] End Time: Sun Oct 17 16:06:18 2021
[10/17 16:06:18    333s] Time Elapsed: 0:00:00.0
[10/17 16:06:18    333s] 
[10/17 16:06:18    333s] ******** End: VERIFY CONNECTIVITY ********
[10/17 16:06:18    333s]   Verification Complete : 0 Viols.  0 Wrngs.
[10/17 16:06:18    333s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[10/17 16:06:18    333s] 
[10/17 16:07:49    340s] <CMD> saveDesign mod5_counter12
[10/17 16:07:49    340s] #- Begin Save netlist data ... (date=10/17 16:07:49, mem=2451.5M)
[10/17 16:07:49    340s] Writing Binary DB to mod5_counter12.dat/mod5_counter.v.bin ...
[10/17 16:07:49    340s] #- End Save netlist data ... (date=10/17 16:07:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=688.0M, current mem=2965.5M)
[10/17 16:07:49    340s] #- Begin Save AAE data ... (date=10/17 16:07:49, mem=2965.5M)
[10/17 16:07:49    340s] Saving AAE Data ...
[10/17 16:07:49    340s] #- End Save AAE data ... (date=10/17 16:07:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=688.0M, current mem=2965.5M)
[10/17 16:07:49    341s] #- Begin Save clock tree data ... (date=10/17 16:07:49, mem=2965.5M)
[10/17 16:07:49    341s] #- End Save clock tree data ... (date=10/17 16:07:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=688.0M, current mem=2965.5M)
[10/17 16:07:49    341s] Saving preference file mod5_counter12.dat/gui.pref.tcl ...
[10/17 16:07:49    341s] Saving mode setting ...
[10/17 16:07:49    341s] Saving global file ...
[10/17 16:07:49    341s] #- Begin Save floorplan data ... (date=10/17 16:07:49, mem=2965.5M)
[10/17 16:07:49    341s] Saving floorplan file ...
[10/17 16:07:49    341s] #- End Save floorplan data ... (date=10/17 16:07:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=688.3M, current mem=2965.5M)
[10/17 16:07:49    341s] Saving Drc markers ...
[10/17 16:07:49    341s] ... No Drc file written since there is no markers found.
[10/17 16:07:50    341s] #- Begin Save placement data ... (date=10/17 16:07:49, mem=2965.5M)
[10/17 16:07:50    341s] ** Saving stdCellPlacement_binary (version# 1) ...
[10/17 16:07:50    341s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2965.5M) ***
[10/17 16:07:50    341s] #- End Save placement data ... (date=10/17 16:07:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=688.3M, current mem=2965.5M)
[10/17 16:07:50    341s] #- Begin Save routing data ... (date=10/17 16:07:50, mem=2965.5M)
[10/17 16:07:50    341s] Saving route file ...
[10/17 16:07:50    341s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2965.5M) ***
[10/17 16:07:50    341s] #- End Save routing data ... (date=10/17 16:07:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=689.2M, current mem=2965.5M)
[10/17 16:07:50    341s] Saving property file mod5_counter12.dat/mod5_counter.prop
[10/17 16:07:50    341s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2965.5M) ***
[10/17 16:07:50    341s] #Saving pin access info...
[10/17 16:07:50    341s] #
[10/17 16:07:50    341s] #- Begin Save power constraints data ... (date=10/17 16:07:50, mem=2965.5M)
[10/17 16:07:50    341s] #- End Save power constraints data ... (date=10/17 16:07:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=689.2M, current mem=2965.5M)
[10/17 16:07:50    341s] No integration constraint in the design.
[10/17 16:07:51    342s] Generated self-contained design mod5_counter12.dat
[10/17 16:07:51    342s] *** Message Summary: 0 warning(s), 0 error(s)
[10/17 16:07:51    342s] 
[10/17 16:07:51    342s] <CMD> saveDesign mod5_counter12
[10/17 16:07:51    342s] #- Begin Save netlist data ... (date=10/17 16:07:51, mem=2449.5M)
[10/17 16:07:51    342s] Writing Binary DB to mod5_counter12.dat.tmp/mod5_counter.v.bin ...
[10/17 16:07:51    342s] #- End Save netlist data ... (date=10/17 16:07:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=688.5M, current mem=2964.5M)
[10/17 16:07:51    342s] #- Begin Save AAE data ... (date=10/17 16:07:51, mem=2964.5M)
[10/17 16:07:51    342s] Saving AAE Data ...
[10/17 16:07:51    342s] #- End Save AAE data ... (date=10/17 16:07:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=688.5M, current mem=2964.5M)
[10/17 16:07:51    342s] #- Begin Save clock tree data ... (date=10/17 16:07:51, mem=2964.5M)
[10/17 16:07:51    342s] #- End Save clock tree data ... (date=10/17 16:07:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=688.5M, current mem=2964.5M)
[10/17 16:07:51    342s] Saving preference file mod5_counter12.dat.tmp/gui.pref.tcl ...
[10/17 16:07:51    342s] Saving mode setting ...
[10/17 16:07:51    342s] Saving global file ...
[10/17 16:07:51    342s] #- Begin Save floorplan data ... (date=10/17 16:07:51, mem=2964.5M)
[10/17 16:07:51    342s] Saving floorplan file ...
[10/17 16:07:51    342s] #- End Save floorplan data ... (date=10/17 16:07:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=688.6M, current mem=2964.5M)
[10/17 16:07:51    342s] Saving Drc markers ...
[10/17 16:07:51    342s] ... No Drc file written since there is no markers found.
[10/17 16:07:51    342s] #- Begin Save placement data ... (date=10/17 16:07:51, mem=2964.5M)
[10/17 16:07:52    342s] ** Saving stdCellPlacement_binary (version# 1) ...
[10/17 16:07:52    342s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2964.5M) ***
[10/17 16:07:52    342s] #- End Save placement data ... (date=10/17 16:07:52, total cpu=0:00:00.1, real=0:00:01.0, peak res=688.6M, current mem=2964.5M)
[10/17 16:07:52    343s] #- Begin Save routing data ... (date=10/17 16:07:52, mem=2964.5M)
[10/17 16:07:52    343s] Saving route file ...
[10/17 16:07:52    343s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2964.5M) ***
[10/17 16:07:52    343s] #- End Save routing data ... (date=10/17 16:07:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=689.5M, current mem=2964.5M)
[10/17 16:07:52    343s] Saving property file mod5_counter12.dat.tmp/mod5_counter.prop
[10/17 16:07:52    343s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2964.5M) ***
[10/17 16:07:52    343s] #Saving pin access info...
[10/17 16:07:52    343s] #
[10/17 16:07:52    343s] #- Begin Save power constraints data ... (date=10/17 16:07:52, mem=2964.5M)
[10/17 16:07:52    343s] #- End Save power constraints data ... (date=10/17 16:07:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=689.6M, current mem=2964.5M)
[10/17 16:07:52    343s] No integration constraint in the design.
[10/17 16:07:53    343s] Generated self-contained design mod5_counter12.dat.tmp
[10/17 16:07:53    343s] *** Message Summary: 0 warning(s), 0 error(s)
[10/17 16:07:53    343s] 
[10/17 16:08:15    345s] <CMD> getCTSMode -engine -quiet
[10/17 16:08:22    345s] <CMD> getCTSMode -engine -quiet
[10/17 16:09:09    348s] <CMD> get_time_unit
[10/17 16:09:09    348s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
[10/17 16:09:09    348s] #################################################################################
[10/17 16:09:09    348s] # Design Stage: PostRoute
[10/17 16:09:09    348s] # Design Name: mod5_counter
[10/17 16:09:09    348s] # Design Mode: 90nm
[10/17 16:09:09    348s] # Analysis Mode: MMMC Non-OCV 
[10/17 16:09:09    348s] # Parasitics Mode: No SPEF/RCDB
[10/17 16:09:09    348s] # Signoff Settings: SI Off 
[10/17 16:09:09    348s] #################################################################################
[10/17 16:09:09    348s] Extraction called for design 'mod5_counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
[10/17 16:09:09    348s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/17 16:09:09    348s] Type 'man IMPEXT-3530' for more detail.
[10/17 16:09:09    348s] PreRoute RC Extraction called for design mod5_counter.
[10/17 16:09:09    348s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/17 16:09:09    348s] Type 'man IMPEXT-6197' for more detail.
[10/17 16:09:09    348s] RCMode: PreRoute
[10/17 16:09:09    348s] Capacitance Scaling Factor   : 1.00000
[10/17 16:09:09    348s] Resistance Scaling Factor    : 1.00000
[10/17 16:09:09    348s] Clock Cap Scaling Factor    : 1.00000
[10/17 16:09:09    348s] Clock Res Scaling Factor     : 1.00000
[10/17 16:09:09    348s] Shrink Factor                : 1.00000
[10/17 16:09:09    348s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/17 16:09:09    348s] Updating RC grid for preRoute extraction ...
[10/17 16:09:09    348s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2448.473M)
[10/17 16:09:09    349s] Calculate delays in BcWc mode...
[10/17 16:09:09    349s] Topological Sorting (REAL = 0:00:00.0, MEM = 2458.5M, InitMEM = 2458.5M)
[10/17 16:09:09    349s] End AAE Lib Interpolated Model. (MEM=2474.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 16:09:09    349s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Q0. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[10/17 16:09:09    349s] Total number of fetched objects 12
[10/17 16:09:09    349s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 16:09:09    349s] End delay calculation. (MEM=2558.9 CPU=0:00:00.0 REAL=0:00:00.0)
[10/17 16:09:09    349s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2558.9M) ***
[10/17 16:09:09    349s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[10/17 16:09:09    349s] Parsing file top.mtarpt...
[10/17 16:09:09    349s] **WARN: (IMPGTD-801):	File (top.mtarpt) does not contain any timing paths.
[10/17 16:09:09    349s] This could be because the report is not of the correct format,
[10/17 16:09:09    349s] or because it does not contain any paths (because there are no
[10/17 16:09:09    349s] failing paths in the design, for instance).
[10/17 16:10:12    353s] <CMD> setLayerPreference violation -isVisible 1
[10/17 16:10:12    354s] <CMD> violationBrowser -all -no_display_false
[10/17 16:12:19    363s] <CMD> saveDesign mod5_counter12
[10/17 16:12:19    364s] #- Begin Save netlist data ... (date=10/17 16:12:19, mem=2558.9M)
[10/17 16:12:19    364s] Writing Binary DB to mod5_counter12.dat.tmp/mod5_counter.v.bin ...
[10/17 16:12:19    364s] #- End Save netlist data ... (date=10/17 16:12:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=722.5M, current mem=3072.9M)
[10/17 16:12:19    364s] #- Begin Save AAE data ... (date=10/17 16:12:19, mem=3072.9M)
[10/17 16:12:19    364s] Saving AAE Data ...
[10/17 16:12:19    364s] #- End Save AAE data ... (date=10/17 16:12:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=722.5M, current mem=3072.9M)
[10/17 16:12:19    364s] #- Begin Save clock tree data ... (date=10/17 16:12:19, mem=3072.9M)
[10/17 16:12:19    364s] #- End Save clock tree data ... (date=10/17 16:12:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=722.5M, current mem=3072.9M)
[10/17 16:12:19    364s] Saving preference file mod5_counter12.dat.tmp/gui.pref.tcl ...
[10/17 16:12:19    364s] Saving mode setting ...
[10/17 16:12:19    364s] Saving global file ...
[10/17 16:12:19    364s] #- Begin Save floorplan data ... (date=10/17 16:12:19, mem=3072.9M)
[10/17 16:12:19    364s] Saving floorplan file ...
[10/17 16:12:19    364s] #- End Save floorplan data ... (date=10/17 16:12:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=722.5M, current mem=3072.9M)
[10/17 16:12:19    364s] Saving Drc markers ...
[10/17 16:12:19    364s] ... No Drc file written since there is no markers found.
[10/17 16:12:19    364s] #- Begin Save placement data ... (date=10/17 16:12:19, mem=3072.9M)
[10/17 16:12:19    364s] ** Saving stdCellPlacement_binary (version# 1) ...
[10/17 16:12:19    364s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3072.9M) ***
[10/17 16:12:20    364s] #- End Save placement data ... (date=10/17 16:12:19, total cpu=0:00:00.1, real=0:00:01.0, peak res=722.5M, current mem=3072.9M)
[10/17 16:12:20    364s] #- Begin Save routing data ... (date=10/17 16:12:20, mem=3072.9M)
[10/17 16:12:20    364s] Saving route file ...
[10/17 16:12:20    364s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3072.9M) ***
[10/17 16:12:20    364s] #- End Save routing data ... (date=10/17 16:12:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=723.5M, current mem=3072.9M)
[10/17 16:12:20    364s] Saving property file mod5_counter12.dat.tmp/mod5_counter.prop
[10/17 16:12:20    364s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3072.9M) ***
[10/17 16:12:20    364s] #Saving pin access info...
[10/17 16:12:20    364s] #
[10/17 16:12:20    364s] #- Begin Save power constraints data ... (date=10/17 16:12:20, mem=3072.9M)
[10/17 16:12:20    365s] #- End Save power constraints data ... (date=10/17 16:12:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=723.5M, current mem=3072.9M)
[10/17 16:12:20    365s] No integration constraint in the design.
[10/17 16:12:21    365s] Generated self-contained design mod5_counter12.dat.tmp
[10/17 16:12:21    365s] *** Message Summary: 0 warning(s), 0 error(s)
[10/17 16:12:21    365s] 
[10/17 16:13:02    367s] <CMD> encMessage warning 0
[10/17 16:13:02    367s] Suppress "**WARN ..." messages.
[10/17 16:13:02    367s] <CMD> encMessage debug 0
[10/17 16:13:02    367s] <CMD> encMessage info 0
[10/17 16:13:03    368s] Free PSO.
[10/17 16:13:05    370s] 
[10/17 16:13:05    370s] 
[10/17 16:13:05    370s] Info (SM2C): Status of key globals:
[10/17 16:13:05    370s] 	 MMMC-by-default flow     : 1
[10/17 16:13:05    370s] 	 Default MMMC objs envvar : 0
[10/17 16:13:05    370s] 	 Data portability         : 0
[10/17 16:13:05    370s] 	 MMMC PV Emulation        : 0
[10/17 16:13:05    370s] 	 MMMC debug               : 0
[10/17 16:13:05    370s] 	 Init_Design flow         : 1
[10/17 16:13:05    370s] 
[10/17 16:13:05    370s] 
[10/17 16:13:05    370s] 	 CTE SM2C global          : false
[10/17 16:13:05    370s] 	 Reporting view filter    : false
[10/17 16:13:05    370s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[10/17 16:13:05    370s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[10/17 16:13:05    370s] so you are unable to create rectilinear partition in a hierarchical flow.
[10/17 16:13:05    370s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTR' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/17 16:13:05    370s] Loading view definition file from /afs/iitd.ac.in/user/j/jv/jvl212384/physical_design5/mod5_counter1.dat/viewDefinition.tcl
[10/17 16:13:46    412s] *** End library_loading (cpu=0.70min, real=0.68min, mem=322.0M, fe_cpu=6.88min, fe_real=48.52min, fe_mem=2141.7M) ***
[10/17 16:13:46    412s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
[10/17 16:13:46    412s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
[10/17 16:13:46    412s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
[10/17 16:13:46    412s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
[10/17 16:13:46    412s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
[10/17 16:13:46    412s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
[10/17 16:13:46    412s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
[10/17 16:13:46    412s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
[10/17 16:13:46    412s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
[10/17 16:13:46    412s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
[10/17 16:13:46    412s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
[10/17 16:13:46    412s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
[10/17 16:13:46    412s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
[10/17 16:13:46    412s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
[10/17 16:13:46    412s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
[10/17 16:13:46    412s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
[10/17 16:13:46    412s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
[10/17 16:13:46    412s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
[10/17 16:13:46    412s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
[10/17 16:13:46    412s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
[10/17 16:13:46    412s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[10/17 16:13:46    412s] To increase the message display limit, refer to the product command reference manual.
[10/17 16:13:47    413s] *** Netlist is unique.
[10/17 16:13:47    413s] Loading preference file /afs/iitd.ac.in/user/j/jv/jvl212384/physical_design5/mod5_counter1.dat/gui.pref.tcl ...
[10/17 16:13:48    414s] **WARN: analysis view best_case not found, use default_view_setup
[10/17 16:13:48    414s] **WARN: analysis view worst_case not found, use default_view_setup
[10/17 16:13:48    414s] **WARN: analysis view best_case not found, use default_view_setup
[10/17 16:13:48    414s] **WARN: analysis view worst_case not found, use default_view_setup
[10/17 16:13:48    414s] **ERROR: (IMPEXT-2715):	Syntax Error in line 3
**ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[10/17 16:14:48    420s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[10/17 16:14:48    420s] <CMD> set defHierChar /
[10/17 16:14:48    420s] <CMD> set distributed_client_message_echo 1
[10/17 16:14:48    420s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[10/17 16:14:48    420s] <CMD> set eco_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[10/17 16:14:48    420s] <CMD> set init_design_settop 0
[10/17 16:14:48    420s] <CMD> set init_gnd_net VSS
[10/17 16:14:48    420s] <CMD> set init_lef_file ../../jvy197519/LEF_file/trial_gcd.lef
[10/17 16:14:48    420s] <CMD> set init_mmmc_file mod5_counter.view
[10/17 16:14:48    420s] <CMD> set init_oa_search_lib {}
[10/17 16:14:48    420s] <CMD> set init_pwr_net VDD
[10/17 16:14:48    420s] <CMD> set init_verilog ../mod5_counter5/typical/counter_netlist.v
[10/17 16:14:48    420s] <CMD> set latch_time_borrow_mode max_borrow
[10/17 16:14:48    420s] <CMD> set pegDefaultResScaleFactor 1
[10/17 16:14:48    420s] <CMD> set pegDetailResScaleFactor 1
[10/17 16:14:48    420s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[10/17 16:14:48    420s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[10/17 16:14:54    421s] <CMD> init_design
[10/17 16:14:54    421s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[10/17 16:14:54    421s] 
[10/17 16:14:54    421s] *** Summary of all messages that are not suppressed in this session:
[10/17 16:14:54    421s] Severity  ID               Count  Summary                                  
[10/17 16:14:54    421s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[10/17 16:14:54    421s] *** Message Summary: 1 warning(s), 0 error(s)
[10/17 16:14:54    421s] 
[10/17 16:15:03    421s] 
[10/17 16:15:03    421s] *** Memory Usage v#1 (Current mem = 2265.746M, initial mem = 176.438M) ***
[10/17 16:15:03    421s] 
[10/17 16:15:03    421s] *** Summary of all messages that are not suppressed in this session:
[10/17 16:15:03    421s] Severity  ID               Count  Summary                                  
[10/17 16:15:03    421s] WARNING   IMPLF-200            3  Pin '%s' in macro '%s' has no ANTENNAGAT...
[10/17 16:15:03    421s] WARNING   IMPLF-108            3  There is no overlap layer defined in any...
[10/17 16:15:03    421s] WARNING   IMPEXT-6197          9  The Cap table file is not specified. Thi...
[10/17 16:15:03    421s] ERROR     IMPEXT-2677          3  Multi-corner RC initialization is aborte...
[10/17 16:15:03    421s] ERROR     IMPEXT-2715          3  Syntax Error in line %d                  
[10/17 16:15:03    421s] WARNING   IMPEXT-2883         14  The resistance extracted for a wire belo...
[10/17 16:15:03    421s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[10/17 16:15:03    421s] WARNING   IMPEXT-3530          9  The process node is not set. Use the com...
[10/17 16:15:03    421s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
