Analysis & Elaboration report for Lab8
Thu Apr 27 16:56:58 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "Level2:inst3|INCTWO:inst1|ADD16:A1|ADD4:A4"
  6. Port Connectivity Checks: "Level2:inst3|INCTWO:inst1|ADD16:A1|ADD4:A3"
  7. Port Connectivity Checks: "Level2:inst3|INCTWO:inst1|ADD16:A1|ADD4:A2"
  8. Port Connectivity Checks: "Level2:inst3|INCTWO:inst1|ADD16:A1|ADD4:A1"
  9. Port Connectivity Checks: "Level2:inst3|INCTWO:inst1|ADD16:A1"
 10. Port Connectivity Checks: "Level3:inst4|REG8x16:inst1|MUX8x16:MUX2"
 11. Port Connectivity Checks: "Level3:inst4|REG8x16:inst1|MUX8x16:MUX1|MUX4x4:G12"
 12. Port Connectivity Checks: "Level3:inst4|REG8x16:inst1|MUX8x16:MUX1|MUX4x4:G11"
 13. Port Connectivity Checks: "Level3:inst4|REG8x16:inst1|MUX8x16:MUX1|MUX4x4:G10"
 14. Port Connectivity Checks: "Level3:inst4|REG8x16:inst1|MUX8x16:MUX1|MUX4x4:G9"
 15. Port Connectivity Checks: "Level3:inst4|REG8x16:inst1|MUX8x16:MUX1"
 16. Port Connectivity Checks: "Level3:inst4|REG8x16:inst1|DCD3x8:DECO"
 17. Port Connectivity Checks: "Level3:inst4|ALU16:inst3|ALU4:ALU3"
 18. Port Connectivity Checks: "Level3:inst4|ALU16:inst3|ALU4:ALU2"
 19. Port Connectivity Checks: "Level3:inst4|ALU16:inst3|ALU4:ALU1"
 20. Port Connectivity Checks: "Level3:inst4|ALU16:inst3|ALU4:ALU0|ADD4:SUBT"
 21. Port Connectivity Checks: "Level3:inst4|ALU16:inst3|ALU4:ALU0|ADD4:AD"
 22. Port Connectivity Checks: "Level3:inst4|ALU16:inst3|ALU4:ALU0"
 23. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                       ;
+------------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Thu Apr 27 16:56:58 2023           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; Lab8                                            ;
; Top-level Entity Name              ; topLev                                          ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; topLev             ; Lab8               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Level2:inst3|INCTWO:inst1|ADD16:A1|ADD4:A4"                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Level2:inst3|INCTWO:inst1|ADD16:A1|ADD4:A3"                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Level2:inst3|INCTWO:inst1|ADD16:A1|ADD4:A2"                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Level2:inst3|INCTWO:inst1|ADD16:A1|ADD4:A1"                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Level2:inst3|INCTWO:inst1|ADD16:A1"                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; inb[15..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; inb[1]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inb[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; caout      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "Level3:inst4|REG8x16:inst1|MUX8x16:MUX2" ;
+-----------+-------+----------+--------------------------------------+
; Port      ; Type  ; Severity ; Details                              ;
+-----------+-------+----------+--------------------------------------+
; i1        ; Input ; Info     ; Stuck at GND                         ;
; i2[15..8] ; Input ; Info     ; Stuck at GND                         ;
; i3[15..8] ; Input ; Info     ; Stuck at GND                         ;
; i4[15..8] ; Input ; Info     ; Stuck at GND                         ;
; i5[15..8] ; Input ; Info     ; Stuck at GND                         ;
; i6[15..8] ; Input ; Info     ; Stuck at GND                         ;
; i7[15..8] ; Input ; Info     ; Stuck at GND                         ;
; i8[15..8] ; Input ; Info     ; Stuck at GND                         ;
+-----------+-------+----------+--------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Level3:inst4|REG8x16:inst1|MUX8x16:MUX1|MUX4x4:G12" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; x3   ; Input ; Info     ; Stuck at GND                                         ;
; x4   ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Level3:inst4|REG8x16:inst1|MUX8x16:MUX1|MUX4x4:G11" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; x3   ; Input ; Info     ; Stuck at GND                                         ;
; x4   ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Level3:inst4|REG8x16:inst1|MUX8x16:MUX1|MUX4x4:G10" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; x3   ; Input ; Info     ; Stuck at GND                                         ;
; x4   ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "Level3:inst4|REG8x16:inst1|MUX8x16:MUX1|MUX4x4:G9" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; x3   ; Input ; Info     ; Stuck at GND                                        ;
; x4   ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "Level3:inst4|REG8x16:inst1|MUX8x16:MUX1" ;
+-----------+-------+----------+--------------------------------------+
; Port      ; Type  ; Severity ; Details                              ;
+-----------+-------+----------+--------------------------------------+
; i1        ; Input ; Info     ; Stuck at GND                         ;
; i2[15..8] ; Input ; Info     ; Stuck at GND                         ;
; i3[15..8] ; Input ; Info     ; Stuck at GND                         ;
; i4[15..8] ; Input ; Info     ; Stuck at GND                         ;
; i5[15..8] ; Input ; Info     ; Stuck at GND                         ;
; i6[15..8] ; Input ; Info     ; Stuck at GND                         ;
; i7[15..8] ; Input ; Info     ; Stuck at GND                         ;
; i8[15..8] ; Input ; Info     ; Stuck at GND                         ;
+-----------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Level3:inst4|REG8x16:inst1|DCD3x8:DECO"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Level3:inst4|ALU16:inst3|ALU4:ALU3"                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zero     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Level3:inst4|ALU16:inst3|ALU4:ALU2"                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zero     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Level3:inst4|ALU16:inst3|ALU4:ALU1"                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zero     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Level3:inst4|ALU16:inst3|ALU4:ALU0|ADD4:SUBT"                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c4   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Level3:inst4|ALU16:inst3|ALU4:ALU0|ADD4:AD"                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c4   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Level3:inst4|ALU16:inst3|ALU4:ALU0"                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zero     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Thu Apr 27 16:56:49 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab8 -c Lab8 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file data_mem.vhd
    Info (12022): Found design unit 1: DATA_MEM-DATA_BEHAVIOR File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DATA_MEM.vhd Line: 16
    Info (12023): Found entity 1: DATA_MEM File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DATA_MEM.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file ins_mem.vhd
    Info (12022): Found design unit 1: INS_MEM-INS_MEM_BEHAVIOR File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INS_MEM.vhd Line: 12
    Info (12023): Found entity 1: INS_MEM File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INS_MEM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file shlone.vhd
    Info (12022): Found design unit 1: SHLONE-SHLONE_BEHAVIOR File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/SHLONE.vhd Line: 15
    Info (12023): Found entity 1: SHLONE File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/SHLONE.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file sgnext6x16.vhd
    Info (12022): Found design unit 1: SGNEXT6x16-SGN_BEHAVIOR File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/SGNEXT6X16.vhd Line: 16
    Info (12023): Found entity 1: SGNEXT6x16 File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/SGNEXT6X16.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file reg16.vhd
    Info (12022): Found design unit 1: REG16-REG16_BEHAVIORAL File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG16.vhd Line: 17
    Info (12023): Found entity 1: REG16 File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG16.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file reg8x16.vhd
    Info (12022): Found design unit 1: REG8x16-REG8x16_BEHAVIORAL File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd Line: 17
    Info (12023): Found entity 1: REG8x16 File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file reg8.vhd
    Info (12022): Found design unit 1: REG8-REG8_BEHAVIORAL File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8.vhd Line: 20
    Info (12023): Found entity 1: REG8 File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file pinv4.vhd
    Info (12022): Found design unit 1: PINV4-PINV4_BEHAVIORAL File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PINV4.vhd Line: 17
    Info (12023): Found entity 1: PINV4 File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PINV4.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file pcjmp.vhd
    Info (12022): Found design unit 1: PCJMP-PCJMP_BEHAVIOR File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PCJMP.vhd Line: 15
    Info (12023): Found entity 1: PCJMP File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PCJMP.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file mux8x16.vhd
    Info (12022): Found design unit 1: MUX8x16-MUX8x16_BEHAVIORAL File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX8x16.vhd Line: 16
    Info (12023): Found entity 1: MUX8x16 File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX8x16.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file mux4x4.vhd
    Info (12022): Found design unit 1: MUX4x4-MUX4x4_BEHAVIORAL File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd Line: 16
    Info (12023): Found entity 1: MUX4x4 File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file mux3x16.vhd
    Info (12022): Found design unit 1: mux3x16-behavior File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX3x16.vhd Line: 19
    Info (12023): Found entity 1: mux3x16 File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX3x16.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file mux2x16.vhd
    Info (12022): Found design unit 1: MUX2X16-MUX2X16_BEHAVIOR File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd Line: 15
    Info (12023): Found entity 1: MUX2X16 File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file mux2x3.vhd
    Info (12022): Found design unit 1: MUX2X3-MUX2X3_BEHAVIOR File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X3.vhd Line: 15
    Info (12023): Found entity 1: MUX2X3 File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X3.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file inctwo.vhd
    Info (12022): Found design unit 1: INCTWO-INCTWO_BEHAVIOR File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INCTWO.vhd Line: 13
    Info (12023): Found entity 1: INCTWO File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INCTWO.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file dcd5x32.vhd
    Info (12022): Found design unit 1: DCD5X32-DCD5X32_BEHAVIOR File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD5X32.vhd Line: 14
    Info (12023): Found entity 1: DCD5x32 File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD5X32.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file dcd4x16.vhd
    Info (12022): Found design unit 1: DCD4X16-DCD_BEHAVIOR File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD4x16.vhd Line: 16
    Info (12023): Found entity 1: DCD4X16 File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD4x16.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file dcd3x8.vhd
    Info (12022): Found design unit 1: DCD3x8-DCD3x8_BEHAVIORAL File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd Line: 16
    Info (12023): Found entity 1: DCD3x8 File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file bwor4.vhd
    Info (12022): Found design unit 1: BWOR4-BWOR4_BEHAVIORAL File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/BWOR4.vhd Line: 16
    Info (12023): Found entity 1: BWOR4 File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/BWOR4.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file bwand4.vhd
    Info (12022): Found design unit 1: BWAND4-BWAND4_BEHAVIORAL File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/BWAND4.vhd Line: 17
    Info (12023): Found entity 1: BWAND4 File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/BWAND4.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file alu16.vhd
    Info (12022): Found design unit 1: ALU16-ALU16_BEHAVIOR File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 18
    Info (12023): Found entity 1: ALU16 File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file alu4.vhd
    Info (12022): Found design unit 1: ALU4-ALU4_BEHAVIOR File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd Line: 19
    Info (12023): Found entity 1: ALU4 File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file add16.vhd
    Info (12022): Found design unit 1: ADD16-ADD16_BEHAVIOR File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ADD16.vhd Line: 15
    Info (12023): Found entity 1: ADD16 File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ADD16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file add4.vhd
    Info (12022): Found design unit 1: ADD4-ADD4logic File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ADD4.vhd Line: 16
    Info (12023): Found entity 1: ADD4 File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ADD4.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-PC_BEHAVIOR File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PC.vhd Line: 15
    Info (12023): Found entity 1: PC File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PC.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file control.vhd
    Info (12022): Found design unit 1: CONTROL-CONTROL_BE File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd Line: 17
    Info (12023): Found entity 1: CONTROL File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file toplev.bdf
    Info (12023): Found entity 1: topLev
Info (12021): Found 1 design units, including 1 entities, in source file level2.bdf
    Info (12023): Found entity 1: Level2
Info (12021): Found 1 design units, including 1 entities, in source file level3.bdf
    Info (12023): Found entity 1: Level3
Info (12021): Found 0 design units, including 0 entities, in source file hexdisplay.vhd
Info (12127): Elaborating entity "topLev" for the top level hierarchy
Info (12128): Elaborating entity "Level3" for hierarchy "Level3:inst4"
Info (12128): Elaborating entity "ALU16" for hierarchy "Level3:inst4|ALU16:inst3"
Warning (10541): VHDL Signal Declaration warning at ALU16.vhd(14): used implicit default value for signal "OVERFLOW" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 14
Warning (10541): VHDL Signal Declaration warning at ALU16.vhd(14): used implicit default value for signal "COUT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 14
Warning (10036): Verilog HDL or VHDL warning at ALU16.vhd(28): object "COUT0" assigned a value but never read File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 28
Warning (10036): Verilog HDL or VHDL warning at ALU16.vhd(28): object "COUT1" assigned a value but never read File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 28
Warning (10036): Verilog HDL or VHDL warning at ALU16.vhd(28): object "COUT2" assigned a value but never read File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 28
Warning (10036): Verilog HDL or VHDL warning at ALU16.vhd(28): object "COUT3" assigned a value but never read File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 28
Warning (10036): Verilog HDL or VHDL warning at ALU16.vhd(28): object "OV0" assigned a value but never read File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 28
Warning (10036): Verilog HDL or VHDL warning at ALU16.vhd(28): object "OV1" assigned a value but never read File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 28
Warning (10036): Verilog HDL or VHDL warning at ALU16.vhd(28): object "OV2" assigned a value but never read File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 28
Warning (10036): Verilog HDL or VHDL warning at ALU16.vhd(28): object "OV3" assigned a value but never read File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 28
Warning (10541): VHDL Signal Declaration warning at ALU16.vhd(28): used implicit default value for signal "LESS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 28
Warning (10541): VHDL Signal Declaration warning at ALU16.vhd(28): used implicit default value for signal "CIN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 28
Warning (10036): Verilog HDL or VHDL warning at ALU16.vhd(29): object "ZER0" assigned a value but never read File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 29
Warning (10036): Verilog HDL or VHDL warning at ALU16.vhd(29): object "ZER1" assigned a value but never read File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 29
Warning (10036): Verilog HDL or VHDL warning at ALU16.vhd(29): object "ZER2" assigned a value but never read File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 29
Warning (10036): Verilog HDL or VHDL warning at ALU16.vhd(29): object "ZER3" assigned a value but never read File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 29
Warning (10036): Verilog HDL or VHDL warning at ALU16.vhd(29): object "SET0" assigned a value but never read File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 29
Warning (10036): Verilog HDL or VHDL warning at ALU16.vhd(29): object "SET1" assigned a value but never read File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 29
Warning (10036): Verilog HDL or VHDL warning at ALU16.vhd(29): object "SET2" assigned a value but never read File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 29
Warning (10036): Verilog HDL or VHDL warning at ALU16.vhd(29): object "SET3" assigned a value but never read File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 29
Warning (10036): Verilog HDL or VHDL warning at ALU16.vhd(30): object "F0" assigned a value but never read File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 30
Warning (10036): Verilog HDL or VHDL warning at ALU16.vhd(30): object "F1" assigned a value but never read File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 30
Warning (10036): Verilog HDL or VHDL warning at ALU16.vhd(30): object "F2" assigned a value but never read File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 30
Warning (10036): Verilog HDL or VHDL warning at ALU16.vhd(30): object "F3" assigned a value but never read File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 30
Warning (10541): VHDL Signal Declaration warning at ALU16.vhd(31): used implicit default value for signal "FFINAL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 31
Warning (10492): VHDL Process Statement warning at ALU16.vhd(45): signal "FFINAL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 45
Warning (10492): VHDL Process Statement warning at ALU16.vhd(46): signal "FFINAL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 46
Warning (10492): VHDL Process Statement warning at ALU16.vhd(47): signal "FFINAL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 47
Warning (10492): VHDL Process Statement warning at ALU16.vhd(48): signal "FFINAL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 48
Warning (10492): VHDL Process Statement warning at ALU16.vhd(49): signal "FFINAL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 49
Warning (10492): VHDL Process Statement warning at ALU16.vhd(51): signal "A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 51
Warning (10631): VHDL Process Statement warning at ALU16.vhd(43): inferring latch(es) for signal or variable "F", which holds its previous value in one or more paths through the process File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 43
Warning (10631): VHDL Process Statement warning at ALU16.vhd(43): inferring latch(es) for signal or variable "ZERO", which holds its previous value in one or more paths through the process File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 43
Info (10041): Inferred latch for "ZERO" at ALU16.vhd(43) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 43
Info (10041): Inferred latch for "F[0]" at ALU16.vhd(43) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 43
Info (10041): Inferred latch for "F[1]" at ALU16.vhd(43) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 43
Info (10041): Inferred latch for "F[2]" at ALU16.vhd(43) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 43
Info (10041): Inferred latch for "F[3]" at ALU16.vhd(43) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 43
Info (10041): Inferred latch for "F[4]" at ALU16.vhd(43) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 43
Info (10041): Inferred latch for "F[5]" at ALU16.vhd(43) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 43
Info (10041): Inferred latch for "F[6]" at ALU16.vhd(43) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 43
Info (10041): Inferred latch for "F[7]" at ALU16.vhd(43) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 43
Info (10041): Inferred latch for "F[8]" at ALU16.vhd(43) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 43
Info (10041): Inferred latch for "F[9]" at ALU16.vhd(43) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 43
Info (10041): Inferred latch for "F[10]" at ALU16.vhd(43) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 43
Info (10041): Inferred latch for "F[11]" at ALU16.vhd(43) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 43
Info (10041): Inferred latch for "F[12]" at ALU16.vhd(43) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 43
Info (10041): Inferred latch for "F[13]" at ALU16.vhd(43) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 43
Info (10041): Inferred latch for "F[14]" at ALU16.vhd(43) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 43
Info (10041): Inferred latch for "F[15]" at ALU16.vhd(43) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 43
Info (12128): Elaborating entity "ALU4" for hierarchy "Level3:inst4|ALU16:inst3|ALU4:ALU0" File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd Line: 35
Warning (10541): VHDL Signal Declaration warning at ALU4.vhd(14): used implicit default value for signal "OVERFLOW" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd Line: 14
Warning (10541): VHDL Signal Declaration warning at ALU4.vhd(14): used implicit default value for signal "SET" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd Line: 14
Warning (10541): VHDL Signal Declaration warning at ALU4.vhd(14): used implicit default value for signal "ZERO" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd Line: 14
Warning (10036): Verilog HDL or VHDL warning at ALU4.vhd(54): object "O" assigned a value but never read File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd Line: 54
Warning (10036): Verilog HDL or VHDL warning at ALU4.vhd(54): object "O1" assigned a value but never read File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd Line: 54
Warning (10492): VHDL Process Statement warning at ALU4.vhd(92): signal "CADD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd Line: 92
Warning (10492): VHDL Process Statement warning at ALU4.vhd(92): signal "CADD2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd Line: 92
Info (12128): Elaborating entity "BWOR4" for hierarchy "Level3:inst4|ALU16:inst3|ALU4:ALU0|BWOR4:OR4" File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd Line: 58
Info (12128): Elaborating entity "BWAND4" for hierarchy "Level3:inst4|ALU16:inst3|ALU4:ALU0|BWAND4:AND4" File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd Line: 59
Info (12128): Elaborating entity "ADD4" for hierarchy "Level3:inst4|ALU16:inst3|ALU4:ALU0|ADD4:AD" File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd Line: 60
Info (12128): Elaborating entity "PINV4" for hierarchy "Level3:inst4|ALU16:inst3|ALU4:ALU0|PINV4:INVA" File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd Line: 61
Warning (10492): VHDL Process Statement warning at PINV4.vhd(24): signal "INP" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PINV4.vhd Line: 24
Warning (10492): VHDL Process Statement warning at PINV4.vhd(26): signal "INP" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PINV4.vhd Line: 26
Info (12128): Elaborating entity "REG8x16" for hierarchy "Level3:inst4|REG8x16:inst1"
Warning (10036): Verilog HDL or VHDL warning at REG8x16.vhd(39): object "DECOUT" assigned a value but never read File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd Line: 39
Warning (10873): Using initial value X (don't care) for net "R1[15..8]" at REG8x16.vhd(38) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd Line: 38
Warning (10873): Using initial value X (don't care) for net "R2[15..8]" at REG8x16.vhd(38) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd Line: 38
Warning (10873): Using initial value X (don't care) for net "R3[15..8]" at REG8x16.vhd(38) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd Line: 38
Warning (10873): Using initial value X (don't care) for net "R4[15..8]" at REG8x16.vhd(38) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd Line: 38
Warning (10873): Using initial value X (don't care) for net "R5[15..8]" at REG8x16.vhd(38) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd Line: 38
Warning (10873): Using initial value X (don't care) for net "R6[15..8]" at REG8x16.vhd(38) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd Line: 38
Warning (10873): Using initial value X (don't care) for net "R7[15..8]" at REG8x16.vhd(38) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd Line: 38
Warning (10873): Using initial value X (don't care) for net "R8[15..8]" at REG8x16.vhd(38) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd Line: 38
Info (12128): Elaborating entity "REG8" for hierarchy "Level3:inst4|REG8x16:inst1|REG8:REGI2" File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd Line: 44
Info (12128): Elaborating entity "DCD3x8" for hierarchy "Level3:inst4|REG8x16:inst1|DCD3x8:DECO" File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd Line: 57
Info (10041): Inferred latch for "Q[0]" at DCD3x8.vhd(19) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd Line: 19
Info (10041): Inferred latch for "Q[1]" at DCD3x8.vhd(19) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd Line: 19
Info (10041): Inferred latch for "Q[2]" at DCD3x8.vhd(19) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd Line: 19
Info (10041): Inferred latch for "Q[3]" at DCD3x8.vhd(19) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd Line: 19
Info (10041): Inferred latch for "Q[4]" at DCD3x8.vhd(19) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd Line: 19
Info (10041): Inferred latch for "Q[5]" at DCD3x8.vhd(19) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd Line: 19
Info (10041): Inferred latch for "Q[6]" at DCD3x8.vhd(19) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd Line: 19
Info (10041): Inferred latch for "Q[7]" at DCD3x8.vhd(19) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd Line: 19
Info (12128): Elaborating entity "MUX8x16" for hierarchy "Level3:inst4|REG8x16:inst1|MUX8x16:MUX1" File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd Line: 68
Info (12128): Elaborating entity "MUX4x4" for hierarchy "Level3:inst4|REG8x16:inst1|MUX8x16:MUX1|MUX4x4:G1" File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX8x16.vhd Line: 29
Warning (10492): VHDL Process Statement warning at Mux4x4.vhd(23): signal "x4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd Line: 23
Warning (10492): VHDL Process Statement warning at Mux4x4.vhd(24): signal "x3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd Line: 24
Warning (10492): VHDL Process Statement warning at Mux4x4.vhd(25): signal "x2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd Line: 25
Warning (10492): VHDL Process Statement warning at Mux4x4.vhd(26): signal "x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd Line: 26
Warning (10631): VHDL Process Statement warning at Mux4x4.vhd(20): inferring latch(es) for signal or variable "Y", which holds its previous value in one or more paths through the process File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd Line: 20
Info (10041): Inferred latch for "Y[0]" at Mux4x4.vhd(20) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd Line: 20
Info (10041): Inferred latch for "Y[1]" at Mux4x4.vhd(20) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd Line: 20
Info (10041): Inferred latch for "Y[2]" at Mux4x4.vhd(20) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd Line: 20
Info (10041): Inferred latch for "Y[3]" at Mux4x4.vhd(20) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd Line: 20
Info (12128): Elaborating entity "MUX2X3" for hierarchy "Level3:inst4|MUX2X3:inst"
Warning (10631): VHDL Process Statement warning at MUX2X3.vhd(18): inferring latch(es) for signal or variable "OUTPU2X3", which holds its previous value in one or more paths through the process File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X3.vhd Line: 18
Info (10041): Inferred latch for "OUTPU2X3[0]" at MUX2X3.vhd(18) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X3.vhd Line: 18
Info (10041): Inferred latch for "OUTPU2X3[1]" at MUX2X3.vhd(18) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X3.vhd Line: 18
Info (10041): Inferred latch for "OUTPU2X3[2]" at MUX2X3.vhd(18) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X3.vhd Line: 18
Info (12128): Elaborating entity "MUX2X16" for hierarchy "Level3:inst4|MUX2X16:inst2"
Warning (10631): VHDL Process Statement warning at MUX2X16.vhd(18): inferring latch(es) for signal or variable "OUTMUX", which holds its previous value in one or more paths through the process File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd Line: 18
Info (10041): Inferred latch for "OUTMUX[0]" at MUX2X16.vhd(18) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd Line: 18
Info (10041): Inferred latch for "OUTMUX[1]" at MUX2X16.vhd(18) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd Line: 18
Info (10041): Inferred latch for "OUTMUX[2]" at MUX2X16.vhd(18) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd Line: 18
Info (10041): Inferred latch for "OUTMUX[3]" at MUX2X16.vhd(18) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd Line: 18
Info (10041): Inferred latch for "OUTMUX[4]" at MUX2X16.vhd(18) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd Line: 18
Info (10041): Inferred latch for "OUTMUX[5]" at MUX2X16.vhd(18) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd Line: 18
Info (10041): Inferred latch for "OUTMUX[6]" at MUX2X16.vhd(18) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd Line: 18
Info (10041): Inferred latch for "OUTMUX[7]" at MUX2X16.vhd(18) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd Line: 18
Info (10041): Inferred latch for "OUTMUX[8]" at MUX2X16.vhd(18) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd Line: 18
Info (10041): Inferred latch for "OUTMUX[9]" at MUX2X16.vhd(18) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd Line: 18
Info (10041): Inferred latch for "OUTMUX[10]" at MUX2X16.vhd(18) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd Line: 18
Info (10041): Inferred latch for "OUTMUX[11]" at MUX2X16.vhd(18) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd Line: 18
Info (10041): Inferred latch for "OUTMUX[12]" at MUX2X16.vhd(18) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd Line: 18
Info (10041): Inferred latch for "OUTMUX[13]" at MUX2X16.vhd(18) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd Line: 18
Info (10041): Inferred latch for "OUTMUX[14]" at MUX2X16.vhd(18) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd Line: 18
Info (10041): Inferred latch for "OUTMUX[15]" at MUX2X16.vhd(18) File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd Line: 18
Info (12128): Elaborating entity "CONTROL" for hierarchy "CONTROL:inst"
Info (12128): Elaborating entity "Level2" for hierarchy "Level2:inst3"
Info (12128): Elaborating entity "SGNEXT6x16" for hierarchy "Level2:inst3|SGNEXT6x16:inst2"
Info (12128): Elaborating entity "INS_MEM" for hierarchy "Level2:inst3|INS_MEM:inst9"
Info (12128): Elaborating entity "PC" for hierarchy "Level2:inst3|PC:inst"
Warning (10492): VHDL Process Statement warning at PC.vhd(26): signal "EN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PC.vhd Line: 26
Info (12128): Elaborating entity "PCJMP" for hierarchy "Level2:inst3|PCJMP:inst5"
Info (12128): Elaborating entity "INCTWO" for hierarchy "Level2:inst3|INCTWO:inst1"
Warning (10036): Verilog HDL or VHDL warning at INCTWO.vhd(21): object "CAO" assigned a value but never read File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INCTWO.vhd Line: 21
Warning (10541): VHDL Signal Declaration warning at INCTWO.vhd(21): used implicit default value for signal "CIN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INCTWO.vhd Line: 21
Info (12128): Elaborating entity "ADD16" for hierarchy "Level2:inst3|INCTWO:inst1|ADD16:A1" File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INCTWO.vhd Line: 25
Warning (10036): Verilog HDL or VHDL warning at ADD16.vhd(28): object "overflow" assigned a value but never read File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ADD16.vhd Line: 28
Info (12128): Elaborating entity "SHLONE" for hierarchy "Level2:inst3|SHLONE:inst3"
Info (12128): Elaborating entity "DATA_MEM" for hierarchy "DATA_MEM:inst1"
Warning (10492): VHDL Process Statement warning at DATA_MEM.vhd(91): signal "DMEM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DATA_MEM.vhd Line: 91
Warning (10492): VHDL Process Statement warning at DATA_MEM.vhd(91): signal "ADDR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DATA_MEM.vhd Line: 91
Warning (10492): VHDL Process Statement warning at DATA_MEM.vhd(96): signal "DMEM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DATA_MEM.vhd Line: 96
Warning (10492): VHDL Process Statement warning at DATA_MEM.vhd(96): signal "ADDR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DATA_MEM.vhd Line: 96
Warning (10492): VHDL Process Statement warning at DATA_MEM.vhd(98): signal "DMEM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DATA_MEM.vhd Line: 98
Warning (10492): VHDL Process Statement warning at DATA_MEM.vhd(98): signal "ADDR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DATA_MEM.vhd Line: 98
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 69 warnings
    Info: Peak virtual memory: 4788 megabytes
    Info: Processing ended: Thu Apr 27 16:56:58 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:20


