\documentclass[xcolor=pdflatex,dvipsnames,table]{beamer}
\usepackage{epsfig,graphicx}
\usepackage{palatino}
\usepackage{fancybox}
\usepackage{relsize}
\usepackage[procnames]{listings}

\input{../style/scala.tex}
\input{../style/talk.tex}

\title{Chisel Bootcamp 2}
\author{Jonathan Bachrach}
\date{\today}
\institute[UC Berkeley]{EECS UC Berkeley}

\begin{document}

\begin{frame}
\titlepage
\end{frame}
\addtocounter{framenumber}{-1}

% \begin{frame}[fragile]{tutorial.scala}
% \begin{scala}
% package Tutorial {
% 
% import Chisel._
% 
% object Tutorial {
%   def main(args: Array[String]): Unit = { 
%     val tut_args = args.slice(1, args.length) ++ 
%       Array("--targetDir", "../emulator", "--genHarness")
%     args(0) match {
%       case "gcd" => 
%         chiselMain(tut_args, () => new GCD())
%       ...
%     }
%   }
% }
% 
% }
% \end{scala}
% \end{frame}

\setbeamercolor{frametitle}{bg=\frametitleproblemcolor}
\begin{frame}[fragile]{Logging into EC2}

\begin{scala}
ssh xxx@yyy
password: bootcamp
\end{scala}

\end{frame}
\setbeamercolor{frametitle}{bg=\frametitledefaultcolor}

\setbeamercolor{frametitle}{bg=\frametitleproblemcolor}
\begin{frame}[fragile]{Using Screen}
to prevent lossage of state if disconnected ... when you first log in, type
\begin{scala}
screen
\end{scala}

when you log back into the instance, type
\begin{scala}
screen -r
\end{scala}

\end{frame}
\setbeamercolor{frametitle}{bg=\frametitledefaultcolor}

\setbeamercolor{frametitle}{bg=\frametitleproblemcolor}
\begin{frame}[fragile]{Getting the Latest}

\begin{scala}
cd chisel
git pull
\end{scala}

\end{frame}
\setbeamercolor{frametitle}{bg=\frametitledefaultcolor}

\begin{frame}[fragile]
\frametitle{The Scala Programming Language}

\begin{columns}[c]

\column{0.75\textwidth}

\begin{itemize}
\item Compiled to JVM
\begin{itemize}
\item Good performance
\item Great Java interoperability
\item Mature debugging, execution environments
\end{itemize}
\item Object Oriented
\begin{itemize}
\item Factory Objects, Classes
\item Traits, overloading etc
\end{itemize}
\item Functional
\begin{itemize}
\item Higher order functions
\item Anonymous functions
\item Currying etc
\end{itemize}
\item Extensible
\begin{itemize}
\item Domain Specific Languages (DSLs)
\end{itemize}
\end{itemize}

\column{0.25\textwidth}

\begin{center}
\includegraphics[height=0.4\textheight]{figs/programming-scala.pdf} \\
\includegraphics[height=0.4\textheight]{figs/programming-in-scala.pdf}
\end{center}

\end{columns}
\end{frame}

\begin{frame}[fragile]{Scala Functional}

\begin{scala}
def f (x: Int) = 2 * x

def g (xs: List[Int]) =  xs.map(f)
\end{scala}
\end{frame}

\begin{frame}[fragile]{Scala Object Oriented}

\begin{scala}
object Blimp {
  var numBlimps = 0
  def apply(r: Double) = {
    numBlimps += 1
    new Blimp(r)
  }
}

Blimp.numBlimps
Blimp(10.0)

class Blimp(r: Double) {
  val rad = r
  println("Another Blimp")
}

class Zep(r: Double) extends Blimp(r)
\end{scala}

\end{frame}

\begin{frame}[fragile]{Scala Collections}
\begin{scala}
// Array's
val tbl = new Array[Int](256)
tbl(0) = 32
val y = tbl(0)
val n = tbl.length

// ArrayBuffer's
val buf = new ArrayBuffer[Int]()
buf += 12
val z = buf(0)
val l = buf.length

// List's
val els = List(1, 2, 3)
val a :: b :: c :: Nil = els
val m = els.length
\end{scala}
\end{frame}

\begin{frame}[fragile]{Scala Iteration}
\begin{scala}
val tbl = new Array[Int](256)

// loop over all indices
for (i <- 0 until tbl.length)
  tbl(i) = i

// loop of each sequence element
for (e <- tbl)
  tbl(i) += e

// nested loop
for (i <- 0 until 16; j <- 0 until 16)
  tbl(j*16 + i) = i

// create second table with doubled elements
val tbl2 = for (i <- 0 until 16) yield tbl(i)*2
\end{scala}
\end{frame}

\begin{frame}[fragile]{Scala Console}
\begin{scala}
scala
1 + 2
def f (x: Int) = 2 * x
f(4)
\end{scala}
\end{frame}

\begin{frame}[fragile]
\frametitle{Algebraic Graph Construction}

\begin{columns}
\column{0.35\textwidth}
{\lstset{basicstyle={\Large\ttfamily}}
\begin{scala}
Mux(x > y, x, y)
\end{scala}
}

\column{0.6\textwidth}

\begin{center}
\includegraphics[width=0.9\textwidth]{figs/max2.pdf} 
\end{center}
\end{columns}
\end{frame}

\begin{frame}[fragile]
\frametitle{Creating Module}

\begin{columns}
\column{0.45\textwidth}

{\lstset{basicstyle={\scriptsize\ttfamily}}
\begin{scala}
class Max2 extends Module {
  val io = new Bundle {
    val x = UInt(width = 8).asInput
    val y = UInt(width = 8).asInput
    val z = UInt(width = 8).asOutput }
  io.z := Mux(io.x > io.y, io.x, io.y)
}
\end{scala}
}

\column{0.45\textwidth}
\begin{center}
\includegraphics[width=0.95\textwidth]{figs/Max2c.pdf} \\
\end{center}
\end{columns}

\end{frame}

\begin{frame}[fragile]
\frametitle{Connecting Modules}

\begin{columns}
\column{0.25\textwidth}
\begin{scala}
val m1 = 
  Module(new Max2())
m1.io.x := a
m1.io.y := b
val m2 = 
  Module(new Max2())
m2.io.x := c
m2.io.y := d
val m3 = 
  Module(new Max2())
m3.io.x := m1.io.z
m3.io.y := m2.io.z
\end{scala}

\column{0.7\textwidth}

\begin{center}
\includegraphics[width=0.99\textwidth]{figs/Max4.pdf} \\
\end{center}
\end{columns}

\end{frame}


\begin{frame}[fragile]
\frametitle{Defining Construction Functions}

\begin{columns}

\column{0.45\textwidth}

\begin{scala}
def Max2 = Mux(x > y, x, y)
\end{scala}
\begin{scala}
Max2(x, y)
\end{scala}

\column{0.5\textwidth}

\begin{center}
\includegraphics[width=0.95\textwidth]{figs/Max2.pdf} \\[1cm]
\end{center}

\end{columns}

\end{frame}

\begin{frame}[fragile]
\frametitle{Functional Construction}

\begin{columns}

\column{0.45\textwidth}

\begin{scala}
Reduce(Array(a, b, c, d), Max2)
\end{scala}

\column{0.5\textwidth}

\begin{center}
\includegraphics[width=0.99\textwidth]{figs/reduceMax.pdf} \\
\end{center}

\end{columns}

\end{frame}

\begin{frame}[fragile]
\frametitle{Example}
\begin{columns}

\column{0.45\textwidth}

\begin{footnotesize}
\begin{scala}
class GCD extends Module {
  val io = new Bundle {
    val a     = UInt(INPUT, 16)
    val b     = UInt(INPUT, 16)
    val z     = UInt(OUTPUT, 16)
    val valid = Bool(OUTPUT) }
  val x = Reg(reset = io.a)
  val y = Reg(reset = io.b)
  when (x > y) {
    x := x - y
  } .otherwise {
    y := y - x
  }
  io.z     := x
  io.valid := y === UInt(0)
}
\end{scala}
\end{footnotesize}

\column{0.45\textwidth}

\begin{center}
\includegraphics[width=0.9\textwidth]{figs/gcd.pdf} 
\end{center}

\end{columns}
\end{frame}

% \begin{frame}[fragile]{Scala Console}
% \begin{FramedVerb}
% \end{FramedVerb}
% \end{frame}

\begin{frame}[fragile]{Literals}
\begin{scala}
UInt(1)       // decimal 1-bit literal from Scala Int. 
UInt("ha")    // hexadecimal 4-bit literal from string.
UInt("o12")   // octal 4-bit literal from string. 
UInt("b1010") // binary 4-bit literal from string.

SInt(5)       // signed decimal 4-bit literal from Scala Int.
SInt(-8)      // negative decimal 4-bit literal from Scala Int.
UInt(5)       // unsigned decimal 3-bit literal from Scala Int.

Bool(true)    // Bool literals from Scala literals.
Bool(false)
\end{scala}
\end{frame}
 
\begin{frame}[fragile]{Literals}
\begin{scala}
UInt("h_dead_beef") // 32-bit literal of type UInt.
UInt(1)             // decimal 1-bit literal from Scala Int.
UInt("ha", 8)       // hexadecimal 8-bit literal of type UInt.
UInt("o12", 6)      // octal 6-bit literal of type UInt.
UInt("b1010", 12)   // binary 12-bit literal of type UInt.

SInt(5, 7)          // signed decimal 7-bit literal of type SInt.
UInt(5, 8)          // unsigned decimal 8-bit literal of type UInt.
\end{scala}
\end{frame}

\begin{frame}[fragile]{Type Hierarchy}

\begin{center}
\includegraphics[height=0.9\textheight]{../manual/figs/type-hierarchy.pdf}
\end{center}

\end{frame}

\begin{frame}[fragile]{Combinational Circuits}
\begin{scala}
(a & b) | (~c & d)
\end{scala}
\begin{scala}
val sel = a | b
val out = (sel & in1) | (~sel & in0)
\end{scala}
\end{frame}

\begin{frame}[fragile]{Building Graphs}
\begin{center}
\begin{tabular}{ccc}
\includegraphics[height=0.94in]{../manual/figs/bits-1.pdf} &
\includegraphics[height=1.96in]{../manual/figs/bits-and.pdf} &
\includegraphics[height=3.0in]{../manual/figs/bits-or-and.pdf} \\
\code{a = UInt(1)} & \code{b = a \& UInt(2)} &
\code{b | UInt(3)} \\
\end{tabular}
\end{center}
\end{frame}

\begin{frame}[fragile]{Bitwise operators}
\textbf{Valid on UInt, SInt, Bool.}
\begin{scala}
// Bitwise-NOT
val invertedX = ~x                      
// Bitwise-AND 
val hiBits    = x & UInt("h_ffff_0000") 
// Bitwise-OR
val flagsOut  = flagsIn | overflow      
// Bitwise-XOR
val flagsOut  = flagsIn ^ toggle        
\end{scala}
\end{frame}

\begin{frame}[fragile]{Bitwise reductions}
\textbf{Valid on SInt and UInt.  Returns Bool.}
\begin{scala}
// AND-reduction 
val allSet = andR(x)  
// OR-reduction
val anySet = orR(x)   
// XOR-reduction 
val parity = xorR(x)  
\end{scala}
\end{frame}

\begin{frame}[fragile]{Equality comparison}
\textbf{Valid on SInt, UInt, and Bool. Returns Bool.}
\begin{scala}
// Equality
val equ = x === y 
// Inequality 
val neq = x != y   
\end{scala}
\end{frame}

\begin{frame}[fragile]{Shifts}
\textbf{Valid on SInt, and UInt.}
\begin{scala}
// Logical left shift.
val twoToTheX = SInt(1) << x   
// Right shift (logical on UInt & UInt, arithmetic on SInt).
val hiBits    = x >> UInt(16) 
\end{scala}
\end{frame}

\begin{frame}[fragile]{Bitfield manipulation}
\textbf{Valid on SInt, UInt, and Bool.}
\begin{scala}
// Extract single bit, LSB has index 0.
val xLSB       = x(0)                
// Extract bit field  from end to start bit pos. 
val xTopNibble = x(15,12)            
// Replicate a bit string multiple times.
val usDebt     = Fill(3, UInt("hA")) 
// Concatenates bit fields, w/ first arg on left
val float      = Cat(sgn,exp,man)    
\end{scala}
\end{frame}

\begin{frame}[fragile]{Logical Operations}
\textbf{Valid on Bools. }
\begin{scala}
// Logical NOT. 
val sleep = !busy                     
// Logical AND.
val hit   = tagMatch && valid         
// Logical OR.
val stall = src1busy || src2busy      
// Two-input mux where sel is a Bool.  
val out   = Mux(sel, inTrue, inFalse) 
\end{scala}
\end{frame}

\begin{frame}[fragile]{Arithmetic operations}
\textbf{Valid on Nums: SInt and UInt. }
\begin{scala}
// Addition. 
val sum  = a + b  
// Subtraction.
val diff = a - b  
// Multiplication. 
val prod = a * b  
// Division.
val div  = a / b  
// Modulus
val mod  = a % b  
\end{scala}
\end{frame}

\begin{frame}[fragile]{Arithmetic comparisons}
\textbf{Valid on Nums: SInt and UInt. Returns Bool.}
\begin{scala}
// Greater than.
val gt  = a > b   
// Greater than or equal.
val gte = a >= b  
// Less than.
val lt  = a < b   
// Less than or equal.
val lte = a <= b  
\end{scala}
\end{frame}

\begin{frame}[fragile]{Bitwidth Inference}
\begin{center}
\begin{tabular}{ll}
{\bf operation} & {\bf bit width} \\ 
\verb|z = x + y| & \verb+wz = max(wx, wy)+ \\
\verb+z = x - y+ & \verb+wz = max(wx, wy)+\\
\verb+z = x & y+ & \verb+wz = max(wx, wy)+ \\
\verb+z = Mux(c, x, y)+ & \verb+wz = max(wx, wy)+ \\
\verb+z = w * y+ & \verb!wz = wx + wy! \\
\verb+z = x << n+ & \verb!wz = wx + maxNum(n)! \\
\verb+z = x >> n+ & \verb+wz = wx - minNum(n)+ \\
\verb+z = Cat(x, y)+ & \verb!wz = wx + wy! \\
\verb+z = Fill(n, x)+ & \verb+wz = wx * maxNum(n)+ \\
% \verb+z = x < y+ & \verb+<= > >= && || != ===+ & \verb+wz = 1+ \\
\end{tabular}
\end{center}
\end{frame}

\begin{frame}[fragile]{Node Class Hierarchy}

\begin{center}
\includegraphics[height=0.9\textheight]{../manual/figs/node-hierarchy.pdf}
\end{center}

\end{frame}

\begin{frame}[fragile]{chisel repo}
\begin{FramedSemiVerb}
src                        \comment{\# chisel scala source code}
csrc                       \comment{\# chisel emulator source code}
doc                        \comment{\# documentation}
www                        \comment{\# web sources}
tutorial                   \comment{\# tutorial project}
tutorial/src               \comment{\# tutorial source code}
tutorial/sbt               \comment{\# tutorial sbt files}
tutorial/emulator          \comment{\# tutorial emulator build products}
tutorial/emulator/Makefile \comment{\# Makefile for emulator products} 
tutorial/verilog           \comment{\# tutorial verilog build products} 
tutorial/verilog/Makefile  \comment{\# Makefile for verilog products} 
\end{FramedSemiVerb}
\end{frame}

\begin{frame}[fragile]{Combinational -- \tt\small tutorial/src/combinational.scala}
\begin{scala}
package Tutorial

import Chisel._

class Combinational extends Module {
  val io = new Bundle {
    val x = UInt(INPUT, 16)
    val y = UInt(INPUT, 16)
    val z = UInt(OUTPUT, 16)
  }
  io.z := io.x + io.y
}
\end{scala}
\end{frame}

\begin{frame}[fragile]{Tutorial Main -- \tt tutorial/src/tutorial.scala}

\begin{scala}
package Tutorial

import Chisel._

object Tutorial {
  def main(args: Array[String]) = {
    val args = args.slice(1, args.length)
    args(0) match {
      case "combinational" => 
        chiselMain(args, () => new Combinational())
      ...
    }
  }
}
\end{scala}
\end{frame}


\setbeamercolor{frametitle}{bg=\frametitleproblemcolor}
\begin{frame}[fragile]{Emitting C++ and Compiling}

{\lstset{basicstyle={\tiny\ttfamily}}
\begin{scala}
def main(args: Array[String]) = {
 val args = args.slice(1, args.length)
  args(0) match {
    case "combinational" => chiselMain(args, () => new Combinational())
} }
\end{scala}

get into sbt directory:

\begin{scala}
cd $CHISEL/tutorial/sbt
\end{scala}

emit C++ and compile \code{tutorial/emulator/Combination-*} to
produce combinational circuit app named \code{tutorial/emulator/Combination}:

\begin{scala}
bash> sbt
sbt> project tutorial
sbt> compile
sbt> run Combinational --backend c --targetDir ../emulator --compile --genHarness
sbt> exit
\end{scala}

or on one line

\begin{scala}
sbt "project tutorial" "run Combinational --backend c --targetDir ../emulator --compile --genHarness"
\end{scala}
}
\end{frame}
\setbeamercolor{frametitle}{bg=\frametitledefaultcolor}

\begin{frame}{Chisel Workflow}
\begin{center}
\includegraphics[height=0.9\textheight]{figs/chisel-workflow.pdf}
\end{center}
\end{frame}

\begin{frame}[fragile]{Defining a Tester}

\begin{columns}
\column{0.45\textwidth}
{\lstset{basicstyle={\tiny\ttfamily}}
\begin{scala}
package Tutorial
import Chisel._
import scala.collection.mutable.HashMap
import scala.util.Random

class Combinational extends Module {
  val io = new Bundle {
    val x = UInt(INPUT, 16)
    val y = UInt(INPUT, 16)
    val z = UInt(OUTPUT, 16) }
  io.z := io.x + io.y
}

class CombinationalTests(c: Combinational) 
    extends Tester(c, Array(c.io)) {
  defTests {
    var allGood = true
    val vars    = new HashMap[Node, Node]()
    val rnd     = new Random()
    val maxInt  = 1 << 16
    for (i <- 0 until 10) {
      vars.clear()
      val x        = rnd.nextInt(maxInt)
      val y        = rnd.nextInt(maxInt)
      vars(c.io.x) = UInt(x)
      vars(c.io.y) = UInt(y)
      vars(c.io.z) = UInt((x + y)&(maxInt-1))
      allGood      = step(vars) && allGood
    }
    allGood
} }
\end{scala}
}
\column{0.45\textwidth}
{\lstset{basicstyle={\tiny\ttfamily}}
\begin{scala}
class Tester[T <: Module]
  (val c: T, val testNodes: Array[Node])

def defTests(body: => Boolean)

def step(vars: HashMap[Node, Node]): Boolean
\end{scala}
}
\begin{tiny}
\begin{itemize}
\item user subclasses \code{Tester} defining DUT and
\code{testNodes} and tests in \code{defTests} body
\item \code{vars} is mapping from \code{testNodes} to literals, called bindings
\item \code{step} runs test with given bindings, where
var values for input ports are sent to DUT,
DUT computes next outputs, and
DUT sends next outputs to Chisel
\item finally \code{step} compares received values against var values
  for and returns false if any comparisons fail
  output ports
\end{itemize}
\end{tiny}

\begin{center}
\includegraphics[width=0.9\textwidth]{../tutorial/figs/DUT.pdf}
\end{center}

\end{columns}
\end{frame}

\begin{frame}[fragile]{Binding Tester to Module}

\begin{scala}
object chiselMainTest {
  def apply[T <: Module]
    (args: Array[String], comp: () => T)(tester: T => Tester[T]): T
}
\end{scala}

\noindent and used as follows:

\begin{scala}
chiselMainTest(args + "--test", () => new Combinational()){ 
  c => new CombinationalTests(c) 
}
\end{scala}

\end{frame}

\setbeamercolor{frametitle}{bg=\frametitleproblemcolor}
\begin{frame}[fragile]{Running Tests Examples}

\begin{scala}
cd $CHISEL/tutorial/sbt
sbt "project tutorial" "run Combinational ... --compile --test"
...
PASSED
\end{scala}

or through makefile

\begin{scala}
cd $CHISEL/tutorial/emulator
make combinational
...
PASSED
\end{scala}

\end{frame}
\setbeamercolor{frametitle}{bg=\frametitledefaultcolor}

\begin{frame}[fragile]{Functional Abstraction}
\begin{scala}
def clb(a: UInt, b: UInt, c: UInt, d: UInt) = 
  (a & b) | (~c & d)

val out = clb(a,b,c,d)
\end{scala}
\end{frame}

\begin{frame}[fragile]{Functional Scala}
\begin{scala}
class Functional extends Module {
  def clb(a: UInt, b: UInt, c: UInt, d: UInt) = 
    (a & b) | (~c & d)
  val io = new Bundle {
    val x = UInt(INPUT, 16)
    val y = UInt(INPUT, 16)
    val z = UInt(OUTPUT, 16)
  }
  io.z := clb(io.x, io.y, io.x, io.y)
}
\end{scala}
\end{frame}

\begin{frame}[fragile]{Bundles}
\begin{scala}
class MyFloat extends Bundle {
  val sign        = Bool()
  val exponent    = UInt(width = 8)
  val significand = UInt(width = 23)
}

val x  = new MyFloat()
val xs = x.sign
\end{scala}
\end{frame}

\begin{frame}[fragile]{Vecs}
\begin{scala}
// Vector of 5 23-bit signed integers.
val myVec = Vec.fill(5) { SInt(width = 23) } 

// Connect to one static element of vector.
val reg3  = myVec(3)                   
reg3     := data3 
myVec(4) := data4

// Connect to one dynamic element of vector.
val reg       = myVec(addr)
reg          := data1
myVec(addr2) := data2
\end{scala}
\end{frame}

\begin{frame}[fragile]{Ports}

\textbf{Data object with directions assigned to its members}

\begin{scala}
class Decoupled extends Bundle {
  val ready = Bool(OUTPUT)
  val bits  = UInt(INPUT, 32)
  val valid = Bool(INPUT)
}
\end{scala}

\textbf{Direction assigned at instantiation time}

\begin{scala}
class ScaleIO extends Bundle {
  val in    = new MyFloat().asInput
  val scale = new MyFloat().asInput
  val out   = new MyFloat().asOutput
}
\end{scala}
\end{frame}

\begin{frame}[fragile]{Module}

\begin{itemize}
\item inherits from \verb+Module+,
\item contains an interface stored in a port field named \verb+io+, and
\item wires together subcircuits in its constructor.
\end{itemize}

\begin{scala}
class Mux2 extends Module {
  val io = new Bundle{
    val sel = UInt(INPUT, 1)
    val in0 = UInt(INPUT, 1)
    val in1 = UInt(INPUT, 1)
    val out = UInt(OUTPUT, 1)
  }
  io.out := (io.sel & io.in1) | (~io.sel & io.in0)
}
\end{scala}

\end{frame}

\begin{frame}[fragile]{chiselMain Command Line Arguments}
\begin{scala}
sbt 
sbt> project tutorial
sbt> compile                     // compiles Chisel Scala code
sbt> run Combinational           // produces C++ files
sbt> run Combinational --compile // produces C++ files and compiles
sbt> run Combinational --test    // produces C++ files, compiles, tests
sbt> exit
\end{scala}

with a complete set of command line arguments being:\\[2mm]

\begin{tabular}{lll}
\verb+--targetDir+ & target pathname prefix \\
\verb+--genHarness+ & generate harness file for C++ \\
\verb+--debug+ & put all wires in C++ class file \\
\verb+--compile+ & compiles generated C++ \\
\verb+--test+ & runs tests using C++ app \\
\verb+--backend v+ & generate verilog \\
\verb+--backend c+ & generate C++ (default)\\
\verb+--vcd+ & enable vcd dumping \\
\end{tabular}
\end{frame}

\begin{frame}[fragile]{Creating Verilog}

\begin{scala}
cd $CHISEL/tutorial/sbt; sbt "project tutorial" "run Mux2 --backend v ..."
\end{scala}

or through makefile:

\begin{scala}
cd $CHISEL/tutorial/verilog; make Mux2.v
\end{scala}

producing \code{Mux2.v}:

{\lstset{basicstyle={\tiny\ttfamily}}
\begin{scala}
module Mux2(
    input  io_sel,
    input  io_in0,
    input  io_in1,
    output io_out);

  wire T0;
  wire T1;
  wire T2;
  wire T3;

  assign io_out = T0;
  assign T0 = T3 | T1;
  assign T1 = T2 & io_in0;
  assign T2 = ~ io_sel;
  assign T3 = io_sel & io_in1;
endmodule
\end{scala}
}

\end{frame}

\begin{frame}[fragile]{Producing VCD}

\begin{scala}
cd $CHISEL/tutorial/sbt
sbt "project tutorial" "run Mux2 --backend c ... --vcd --compile --test"
\end{scala}

which then produces

\begin{scala}
$CHISEL/tutorial/emulator/Mux2.vcd
\end{scala}

which you can view with a vcd viewer
\end{frame}

\setbeamercolor{frametitle}{bg=\frametitleproblemcolor}
\begin{frame}[fragile]{Module Hierarchy Problem -- \tt Mux4.scala}
\begin{itemize}
\item child modules stored in fields of parent
\item now write 4-to-1 mux out of 3 2-to-1 mux's
\end{itemize}
\begin{scala}
class Mux4 extends Module {
  val io = new Bundle {
    val in0 = UInt(INPUT, 1)
    val in1 = UInt(INPUT, 1)
    val in2 = UInt(INPUT, 1)
    val in3 = UInt(INPUT, 1)
    val sel = UInt(INPUT, 2)
    val out = UInt(OUTPUT, 1)
  }
  val m0 = new Mux2()
  m0.io.sel := io.sel(0); m0.io.in0 := io.in0; m0.io.in1 := io.in1

  // flush this out ...

  io.out := io.in0 & io.in1 & io.in2 & io.in3 & io.sel 
}
\end{scala}

\end{frame}
\setbeamercolor{frametitle}{bg=\frametitledefaultcolor}

\setbeamercolor{frametitle}{bg=\frametitleproblemcolor}
\begin{frame}[fragile]{Doing Mux4 Problem -- \tt Mux4.scala}
\begin{itemize}
\item loop
\begin{itemize}
\item edit and flush out Mux4.scala 
\item make Mux4
\end{itemize}
\item until PASSES
\end{itemize}
\begin{scala}
cd $CHISEL/tutorial/emulator
make Mux4
...
PASSED
\end{scala}
\end{frame}
\setbeamercolor{frametitle}{bg=\frametitledefaultcolor}

% \begin{frame}[fragile]{Running Examples By Hand}
% 
% \begin{scala}
% cd $CHISEL/tutorial/sbt 
% sbt "project tutorial" "run"
% cd ../emulator
% make -f Mux2-makefile
% \end{scala}
% 
% \end{frame}

\begin{frame}[fragile]{State Elements}

\begin{scala}
Reg(data = in)
\end{scala}

\begin{scala}
def risingEdge(x: Bool) = x && !Reg(data = x)
\end{scala}

\end{frame}

\begin{frame}[fragile]{Counter}

\begin{scala}
def wrapAround(n: UInt, max: UInt) =
  Mux(n > max, UInt(0), n)

def counter(max: UInt) = {
  val x = Reg(reset = UInt(0, max.getWidth))
  x := wrapAround(x + UInt(1), max)
  x
}
\end{scala}

\end{frame}

\begin{frame}[fragile]{Sequential Circuits}

\begin{scala}
// Produce pulse every n cycles.
def pulse(n: UInt) = counter(n - UInt(1)) === UInt(0)
\end{scala}

\begin{scala}
// Flip internal state when input true.
def toggle(p: Bool) = {
  val x = Reg(reset = Bool(false))
  x := Mux(p, !x, x)
  x
}
\end{scala}

\begin{scala}
// Square wave where each half cycle has given period.
def squareWave(period: UInt) = toggle(pulse(period))
\end{scala}

\end{frame}

\setbeamercolor{frametitle}{bg=\frametitleproblemcolor}
\begin{frame}[fragile]{Sequential Circuit Problem -- \tt Accumulator.scala}
\begin{itemize}
\item write sequential circuit that sums \code{in} values
\end{itemize}
\begin{scala}
class Accumulator extends Module {
  val io = new Bundle {
    val in  = UInt(INPUT, 1)
    val out = UInt(OUTPUT, 8)
  }

  // flush this out ...

  io.out := UInt(0)
}
\end{scala}
\end{frame}
\setbeamercolor{frametitle}{bg=\frametitledefaultcolor}

\begin{frame}[fragile]{Forward Declarations}

\begin{scala}
val pcPlus4      = UInt() 
val branchTarget = UInt()
val pcNext       = Mux(io.ctl.pcSel, branchTarget, pcPlus4)
val pcReg        = Reg(data = pcNext, reset = UInt(0, 32)) 
pcPlus4         := pcReg + UInt(4) 
... 
branchTarget    := addOut
\end{scala}

\end{frame}

\begin{frame}[fragile]{Conditional Updates}

\begin{scala}
val r = Reg( UInt(16) )
when (c === UInt(0) ) {
  r := r + UInt(1)
}
\end{scala}

\end{frame}

\begin{frame}[fragile]{Conditional Updates Priority}

\begin{scala}
when (c1) { r := UInt(1) }
when (c2) { r := UInt(2) }
\end{scala}

\textbf{Conditional Update Order:}

\begin{center}
\begin{tabular}{|c|c|c|l|}
\hline
\code{c1} & \code{c2}  &  \code{r} & \\
\hline
0 &  0 & r &  \code{r} unchanged \\
0 &  1 & 2 & \\
1 &  0 & 1 & \\
1 &  1 & 2& \code{c2} takes precedence over \code{c1} \\
\hline
\end{tabular}
\end{center}

\end{frame}

\begin{frame}[fragile]{Conditional Update Synthesized Hardware}

\begin{center}
\includegraphics[height=2in]{figs/condupdates.pdf}
\end{center}

\begin{itemize}
\item Each \code{when} statement adds another level of data mux and ORs
  the predicate into the enable chain and
\item the compiler effectively adds
  the termination values to the end of the chain automatically.
\end{itemize}

\end{frame}

\begin{frame}[fragile]{Targetting Multiple Registers}

\begin{scala}
r := SInt(3) 
s := SInt(3)
when (c1) { r := SInt(1); s := SInt(1) }
when (c2) { r := SInt(2) }
\end{scala}

leads to \code{r} and \code{s} being updated according to the
following truth table:

{\footnotesize
\begin{center}
\begin{tabular}{|c|c|c|c|l|}
\hline
\code{c1} & \code{c2}  & \code{r} & \code{s} & \\
\hline 
0 &  0 & 3 & 3 & \\
0 &  1 & 2 & 3 & \\ 
1 &  0 & 1 & 1 & \code{r} updated in \code{c2} block, \code{s} updated using default \\
1 &  1 & 2 & 1 & \\
\hline
\end{tabular}
\end{center}
}


\end{frame}

\begin{frame}[fragile]{Conditional Update Nesting}

\begin{scala}
when (a) { when (b) { body } }
\end{scala}

which is the same as:

\begin{scala}
when (a && b) { body }
\end{scala}

\end{frame}

\begin{frame}[fragile]{Conditional Update Chaining}

\begin{scala}
when (c1) { u1 }
.elsewhen (c2) { u2 }
.otherwise { ud }
\end{scala}

which is the same as:

\begin{scala}
when (c1) { u1 }
when (!c1 && c2) { u2 }
when (!(c1 || c2)) { ud }
\end{scala}

\end{frame}

\begin{frame}[fragile]{Switch Statement}

\begin{scala}
switch(idx) {
 is(v1) { u1 }
 is(v2) { u2 }
}
\end{scala}

which is the same as:

\begin{scala}
when (idx === v1) { u1 }
when (idx === v2) { u2 }
\end{scala}

\end{frame}

\begin{frame}[fragile]{Finite State Machines}

\begin{scala}
class Parity extends Module {
  val io = new Bundle {
    val in  = Bool(INPUT)
    val out = Bool(OUTPUT) }
  val s_even :: s_odd :: Nil = Enum(2, UInt())
  val state  = Reg(reset = s_even)
  when (io.in) {
    when (state === s_even) { state := s_odd  }
    .otherwise              { state := s_even }
  }
  io.out := (state === s_odd)
}
\end{scala}
\end{frame}

\setbeamercolor{frametitle}{bg=\frametitleproblemcolor}
\begin{frame}[fragile]{FSM Problem -- \tt VendingMachine.scala}
\begin{itemize}
\item write vending machine which needs accepts 20 cents or more before raising valid high
\end{itemize}
\begin{scala}
class VendingMachine extends Module {
  val io = new Bundle {
    val nickel = Bool(INPUT)
    val dime   = Bool(INPUT)
    val valid  = Bool(OUTPUT) }
  val sIdle :: s5 :: s10 :: s15 :: sOk :: Nil = Enum(5, UInt())
  val state = Reg(reset = sIdle)

  // flush this out ...

  io.valid := (state === sOk)
}
\end{scala}
\end{frame}
\setbeamercolor{frametitle}{bg=\frametitledefaultcolor}

\begin{frame}[fragile]{ROM}

\begin{scala}
def Vec[T <: Data](elts: Seq[T])(data: => T): Vec[T]
def Vec[T <: Data](elts: T*)(data: => T): Vec[T]
\end{scala}

\begin{scala}
val i = Array(UInt(1), UInt(2), UInt(4), UInt(8))
val m = Vec.fill(i){ UInt(width = 32) }
val r = m(counter(UInt(3)))
\end{scala}

% \begin{scala}
% def sinTable (amp: Double, n: Int) = {
%   val ts = Range(0, n, 1).map(i => (i*2*Pi)/(n.toDouble-1) - Pi) 
%   Vec(ts.map(t => SInt(round(amp * sin(t))))){ SInt(width = 32) }
% }
% 
% def sinWave (amp: Double, n: Int) = 
%   sinTable(amp, n)(counter(UInt(n))
% \end{scala}

\end{frame}

\setbeamercolor{frametitle}{bg=\frametitleproblemcolor}
\begin{frame}[fragile]{Mul Lookup Table Problem -- \tt Mul.scala}
\begin{itemize}
\item write 16x16 multiplication table using \code{Vec}
\end{itemize}
\begin{scala}
class Mul extends Module {
  val io = new Bundle {
    val x   = UInt(INPUT, 4)
    val y   = UInt(INPUT, 4)
    val z   = UInt(OUTPUT, 8)
  }
  val muls = new Array[UInt](256)

  // flush this out ...

  io.z := UInt(0)
}
\end{scala}

\end{frame}
\setbeamercolor{frametitle}{bg=\frametitledefaultcolor}

\begin{frame}[fragile]{Memories}

\begin{scala}
def object Mem {
  def apply[T <: Data](n: Int, reset: T = null)(type: => T): Mem
}

class Mem[T <: Data]
    (val n: Int, val reset: T, val inits: Seq[T], type: () => T) 
      extends Updateable {
  def apply(addr: UInt): T
}
\end{scala}

\end{frame}

\begin{frame}[fragile]{Register File}

\begin{scala}
val regs = Mem(32, UInt(width = 32) )
when (wr_en) {
  regs(wr_addr) := wr_data
}
val idat = regs(iaddr)
val mdat = regs(maddr)
\end{scala}

\end{frame}

% \begin{frame}[fragile]{Realistic Register File}
% 
% \begin{scala}
% val regfile = Mem(64, UInt(width = 32) )
% // w_mask = bit_mask
% when (wen) {
%   regfile(addr_in) := data_in1
% }
% val read_data = Reg(data = regfile(addr_in))
% \end{scala}
% 
% \end{frame}

\setbeamercolor{frametitle}{bg=\frametitleproblemcolor}
\begin{frame}[fragile]{Table Problem -- \tt Memo.scala}
\begin{itemize}
\item write read/write table using \code{Mem}
\end{itemize}
\begin{scala}
class Memo extends Module {
  val io = new Bundle {
    val isWr    = Bool(INPUT)
    val wrAddr  = UInt(INPUT, 8)
    val wrData  = UInt(INPUT, 8)
    val isRd    = Bool(INPUT)
    val rdAddr  = UInt(INPUT, 8)
    val rdData  = UInt(OUTPUT, 8)
  }
  val mem = Mem(256, UInt(width = 8) )

  // flush this out ...

  io.rdData := UInt(0)
}
\end{scala}
\end{frame}
\setbeamercolor{frametitle}{bg=\frametitledefaultcolor}

% \begin{frame}[fragile]{Audio Recorder}
% 
% \begin{scala}
% def audioRecorder(n: Int, in: UInt, UInt, button: Bool) = { 
%   val addr = counter(UInt(n))
%   val ram  = Mem(n, UInt(width = 16) )
%   when (button) {  
%     ram(addr) := in
%   }
%   ram(Mux(button, UInt(0), addr))
% } 
% \end{scala}
% 
% \end{frame}

\begin{frame}[fragile]{Port Classes, Subclasses, and Nesting}

\begin{scala}
class LinkIO extends Bundle { 
  val data  = UInt(16, OUTPUT) 
  val valid = Bool(OUTPUT)
}
\end{scala}

\noindent
We can then extend \verb+SimpleLink+ by adding parity bits using
bundle inheritance:

\begin{scala}
class PLinkIO extends LinkIO { 
  val parity = UInt(5, OUTPUT) 
}
\end{scala}

\noindent
In general, users can organize their interfaces into hierarchies using inheritance.  

\end{frame}

\begin{frame}[fragile]{Filter Example}
From there we can define a filter interface by nesting two
\verb+LinkIO+s into a new \verb+FilterIO+ bundle:

\begin{scala}
class FilterIO extends Bundle { 
  val in  = new LinkIO().flip
  val out = new LinkIO()
}
\end{scala}

\noindent
where \verb+flip+ recursively changes the ``gender'' of a bundle,
changing input to output and output to input.

We can now define a filter by defining a filter class extending module:

\begin{scala}
class Filter extends Module { 
  val io  = new FilterIO()
  io.out.valid := io.in.valid
  io.out.data  := io.in.data
}
\end{scala}

\noindent 
where the \verb+io+ field contains \verb+FilterIO+. 

\end{frame}

\setbeamercolor{frametitle}{bg=\frametitleproblemcolor}
\begin{frame}[fragile]{Even Filter Problem -- \tt Filter.scala}
\begin{itemize}
\item write filter that filters out even numbers
\end{itemize}
\begin{scala}
class Filter extends Module { 
  val io  = new FilterIO()

  // flush this out ...

  io.out.valid := Bool(true)
  io.out.data  := UInt(0)
}
\end{scala}
\end{frame}
\setbeamercolor{frametitle}{bg=\frametitledefaultcolor}

\begin{frame}[fragile]{Testing Decoupled Circuits}

\begin{scala}
class GCDTests(c: GCD) extends Tester(c, Array(c.io)) {
  defTests {
    val (a, b, z) = (64, 48, 16)
    val svars = new HashMap[Node, Node]()
    val ovars = new HashMap[Node, Node]()
    var t = 0
    do {
      svars(c.io.a) = UInt(a)
      svars(c.io.b) = UInt(b)
      step(svars, ovars)
      t += 1
    } while (t <= 1 || ovars(c.io.v).litValue() == 0)
    ovars(c.io.z).litValue() == z
  }
}
\end{scala}

\end{frame}

\begin{frame}[fragile]{Bundle Vectors}

\begin{scala}
class CrossbarIO extends Bundle {
  val in  = Vec.fill(2){ new LinkIO() }
  val sel = UInt(INPUT, 2)
  val out = Vec.fill(2){ new LinkIO() }
}
\end{scala}

\noindent
where \verb+Vec+ takes a size as the first argument and a block
returning a port as the second argument.
% and \code{clone} binds the construction argument \code{n} to cloning.

\end{frame}

\begin{frame}[fragile]{Bundle Vectors Cloning}

\begin{scala}
class CrossbarIO(n: Int) extends Bundle {
  val in  = Vec.fill(n){ new LinkIO() }
  val sel = UInt(INPUT, log2Up(n))
  val out = Vec.fill(n){ new LinkIO() }
  override def clone() = new CrossbarIO(n).asInstanceOf[this.type]
}
\end{scala}

\noindent
where \code{clone} definition fixes cloning, by incorporating the crossbar construction argument \code{n} in cloning.

\end{frame}

\begin{frame}[fragile]{Bulk Connections}
We can now compose two filters into a filter block as follows:

\begin{scala}
class Block extends Module { 
  val io = new FilterIO()
  val f1 = Module(new Filter())
  val f2 = Module(new Filter())

  f1.io.in  <> io.in
  f1.io.out <> f2.io.in
  f2.io.out <> io.out
}
\end{scala}

\noindent
where \verb+Module+ is the module constructor function and \verb+<>+ bulk connects interfaces:
\begin{itemize}
\item Bulk connections connect leaf ports of the same name to each other.
\item After all connections are made and the circuit is being elaborated,
Chisel warns users if ports have other than exactly one connection to them.
\end{itemize}

\end{frame}

\begin{frame}[fragile]{Parameterized Functions}
\begin{scala}
def Mux[T <: UInt](c: Bool, con: T, alt: T): T

Mux(c, UInt(10), UInt(11))
\end{scala}

\noindent
yields a \code{UInt} wire because the \code{con} and \code{alt}
arguments are each of type \code{UInt}.
\end{frame}

\begin{frame}[fragile]{Parameterized Signal Processing}

\begin{equation}
y[t] = \sum_j w_j * x_j[t-j]
\end{equation}

\begin{scala}
def delays[T <: Data](x: T, n: Int): List[T] = 
  if (n <= 1) List(x) else x :: delays(Reg(data = x), n-1)

def FIR[T <: Num](w: Seq[T], x: T): T = 
  (w, delays(x, hs.length)).zipped.map( _ * _ ).reduceRight( _ + _ )
\end{scala}

\end{frame}

\begin{frame}[fragile]{Parameterized Classes}
\begin{scala}
class FilterIO[T <: Data]()(data: => T) extends Bundle { 
  val in  = data.asInput.flip
  val out = data.asOutput
}

class Filter[T <: Data]()(data: => T) extends Module { 
  val io = new FilterIO(){ data }
  ...
}
\end{scala}
\end{frame}

\begin{frame}[fragile]{Parameterized Classes Continued}
\begin{scala}
class Decoupled[T <: Data](type: T) extends Bundle {
  val ready = Bool(INPUT)
  val valid = Bool(OUTPUT)
  val bits  = type.asOutput
}

class Valid[+T <: Data](type: T) extends Bundle {
  val valid = Bool(OUTPUT)
  val bits  = type.asOutput
}
\end{scala}
\end{frame}

\setbeamercolor{frametitle}{bg=\frametitleproblemcolor}
\begin{frame}[fragile]{Decoupled GCD Problem -- \tt RealGCD.scala}

\begin{scala}
class RealGCDInput extends Bundle {
  val a = UInt(width = 16)
  val b = UInt(width = 16)
}

class RealGCD extends Module {
  val io  = new Bundle {
    val in  = new Decoupled( new RealGCDInput() ).flip()
    val out = new Valid( UInt(width = 16) )
  }

  // flush this out ...
}
\end{scala}

\end{frame}
\setbeamercolor{frametitle}{bg=\frametitledefaultcolor}


\begin{frame}[fragile]{Object Oriented FIFOIO}

{\lstset{basicstyle={\scriptsize\ttfamily}}
\begin{scala}
class EnqIO[T <: Data]()(data: T) extends FIFOIO()(data) {
  def enq(dat: T): T = { valid := Bool(true); data := dat; dat }
  valid := Bool(false);
  for (io <- data.flatten.map(x => x._2))
    io := UInt(0, io.getWidth());
}

class DeqIO[T <: Data](type: T) extends FIFOIO()(data) {
  flip()
  ready := Bool(false);
  def deq(b: Boolean = false): T = { ready := Bool(true); data }
}

class Filter[T <: Data](type: T) extends Module {
  val io = new Bundle {
    val in  = new DeqIO( data )
    val out = new EnqIO( data )
  }
  when (io.in.valid && io.out.ready) {
    io.out.enq(io.in.deq())
  }
}
\end{scala}
}

\end{frame}

\begin{frame}[fragile]{Router Interface}

{\lstset{basicstyle={\scriptsize\ttfamily}}
\begin{scala}
class ReadCmd extends Bundle {
  val addr = UInt(width = 32)
}

class WriteCmd extends ReadCmd {
  val data = UInt(width = 32)
}

class Packet extends Bundle {
  val header = UInt(width = 8)
  val body   = UInt(width = 64)
}

class RouterIO(n: Int) extends Bundle {
  override def clone = new RouterIO(n).asInstanceOf[this.type]
  val reads   = new DeqIO( new ReadCmd() )
  val replies = new EnqIO( UInt(width = 8) )
  val writes  = new DeqIO( new WriteCmd() )
  val in      = new DeqIO( new Packet() )
  val outs    = Vec.fill(n){ new EnqIO(){ new Packet() } }
}
\end{scala}
}

\end{frame}

\setbeamercolor{frametitle}{bg=\frametitleproblemcolor}
\begin{frame}[fragile]{Router Problem -- \tt Router.scala}
\begin{scala}
class Router extends Module {
  val depth = 32;
  val n     = 4;
  val io    = new RouterIO(n);
  val tbl   = Mem(depth, UInt(width = sizeof(n)) );
  
  // flush it out ...
}
\end{scala}
\begin{center}
\includegraphics[height=0.45\textheight]{figs/trouter.pdf} 
\end{center}
\end{frame}
\setbeamercolor{frametitle}{bg=\frametitledefaultcolor}

\begin{frame}[fragile]{Advanced Topics}

\begin{itemize}
\item git
\item sbt
\item project directory structure
\item project file
\item installation
\end{itemize}

\end{frame}

\begin{frame}[fragile]{git}
\begin{FramedVerb}
cd ${HOME}
git clone git@github.com:ucb-bar/chisel.git
export CHISEL=${HOME}/chisel
git pull
git status 
git log
git add filename
git commit -m "comment"
git push
\end{FramedVerb}
\end{frame}

\begin{frame}[fragile]{sbt}
\begin{FramedVerb}
cd ${CHISEL}/tutorial/sbt
sbt
project tutorial
compile
run
console
\end{FramedVerb}
\end{frame}

\begin{frame}[fragile]{Project Directory Structure}
% \begin{footnotesize}
\begin{FramedSemiVerb}
chisel/
  tutorial/
  src/
gpu/
  sbt/
    project/build.scala \comment{\# edit this as shown below}
  src/                  \comment{\# your source files go here}
    gpu.scala           
  emulator/             \comment{\# your C++ target can go here}
\end{FramedSemiVerb}
% \end{footnotesize}

\end{frame}

\begin{frame}[fragile]{Project File}

{\lstset{basicstyle={\tiny\ttfamily}}
\begin{scala}
import sbt._
import Keys._

object BuildSettings {
  val buildOrganization = "edu.berkeley.cs"
  val buildVersion = "1.1"
  val buildScalaVersion = "2.9.2"

  def apply(projectdir: String) = {
    Defaults.defaultSettings ++ Seq (
      organization := buildOrganization,
      version      := buildVersion,
      scalaVersion := buildScalaVersion,
      scalaSource in Compile := Path.absolute(file(projectdir + "/src"))
    )
  }
}

object ChiselBuild extends Build {
  import BuildSettings._
  val chiselDir = System.getProperty(``CHISEL'')
  lazy val chisel = 
    Project("chisel", file("chisel"), 
            settings = BuildSettings(chiselDir))
  lazy val gpu =
    Project("gpu", file("gpu"), 
            settings = BuildSettings("..")) 
      dependsOn(chisel)
}
\end{scala}
}

\end{frame}

\begin{frame}[fragile]{Installation}
\begin{itemize}
\item on mac install:
\begin{itemize}
\item XCODE console tools
\item http://www.macports.org
\end{itemize}
\item on windows install:
\begin{itemize}
\item cygwin
\end{itemize}
\item everywhere install:
\begin{itemize}
\item git
\item g++
\item java
\end{itemize}
\item everywhere
\begin{itemize}
\item export \$CHISEL=...
\item git clone https://github.com/ucb-bar/chisel.git
\end{itemize}
\end{itemize}

\end{frame}

\begin{frame}[fragile]{Projects Ideas}

\begin{center}
\begin{tabular}{rl}
\textbf{audio processing} & \code{Echo.scala} \\
\textbf{image processing} & \code{Darken.scala} \\
\textbf{risc processor} & \code{Risc.scala} \\
\textbf{game of life} & \code{Life.scala} \\
\textbf{router} & \code{Router.scala} \\
\textbf{map/reduce} & \textit{see next slide}\\
\textbf{network} & \\
\textbf{fft} & \\
\textbf{cryptography} & \\
\textbf{serial multiplier} & \\
\textbf{pong} & \\
\end{tabular}
\end{center}

\end{frame}

\begin{frame}[fragile]{Functional Composition}
\begin{columns}

\column{0.45\textwidth}
\verb+Map(ins, x => x * y)+ \\
\begin{center}
\includegraphics[height=0.6\textheight]{figs/map.pdf} \\[2cm]
\end{center}

\column{0.45\textwidth}
\vskip2mm
\verb+Chain(n, in, x => f(x))+ \\
\begin{center}
\includegraphics[width=0.9\textwidth]{figs/chain.pdf} \\
\end{center}

\verb+Reduce(ins, Max)+ \\
\begin{center}
\includegraphics[width=0.9\textwidth]{figs/reduce.pdf} \\
\end{center}


\end{columns}
\end{frame}

\begin{frame}[fragile]{Keep in Touch}
\begin{center}
\begin{tabular}{rl}
\textbf{website} & \url{chisel.eecs.berkeley.edu} \\
\textbf{mailing list} & \url{groups.google.com/group/chisel-users} \\
\textbf{github} & \url{https://github.com/ucb-bar/chisel/} \\
\textbf{me} & \url{jrb@pobox.com} \\
\end{tabular}
\end{center}
\end{frame}

\begin{frame}{Thanks}
\begin{itemize}
\item \textbf{Arrangements} -- Roxana and Tammy
\item \textbf{EC2 configuration} -- Henry Cook and Michael Armbrust 
\item \textbf{Bootcamp Materials} -- Huy Vo and Andrew Waterman
\item \textbf{Dry Runs} -- Danny, Quan, and Albert
\item \textbf{Funding} -- Department of Energy
\end{itemize}
\end{frame}

% \begin{frame}[fragile]{Port Views}
% 
% {\lstset{basicstyle={\tiny\ttfamily}}
% \begin{scala}
% class RomIo extends Bundle {
%   val isVal = Bool(INPUT)
%   val raddr = UInt(INPUT, 32)
%   val rdata = UInt(OUTPUT, 32)
% }
% 
% class CpathIo extends Bundle() {
%   val imem = RomIo().flip()
%   val dmem = RamIo().flip()
%   ...
% }
% 
% class Cpu extends Module {
%   val io = new CpuIo()
%   val c  = Module(new CtlPath())
%   val d  = Module(new DatPath())
%   c.io.ctl  <> d.io.ctl
%   c.io.dat  <> d.io.dat
%   c.io.imem <> io.imem
%   d.io.imem <> io.imem
%   c.io.dmem <> io.dmem
%   d.io.dmem <> io.dmem
%   d.io.host <> io.host
% }
% \end{scala}
% }
% 
% \end{frame}
% 
% \begin{frame}[fragile, shrink]{Testing Examples}
% 
% \begin{scala}
% object tutorial {
%   def main(args: Array[String]) = {
%     chiselMainDebug(args ++ Array("--genHarness"), 
%                    () => new Mux2())(
%       c => Scanner("%x %x %x", c.io.sel, c.io.in0, c.io.in1),
%       c => Printer("%x %x %x %x", c.io.sel, c.io.in0, c.io.in1, c.io.out))
%   }
% }
% \end{scala}
% 
% compile
% 
% \begin{scala}
% sbt> run
% sbt> exit
% cd ../emulator
% make -f Mux2-makefile
% \end{scala}
% 
% \end{frame}
% 
% \begin{frame}[fragile, shrink]{Testing Examples Continued}
% 
% test.out
% 
% \begin{scala}
% 0 0 0 0
% 0 0 1 0
% 0 1 0 1
% 0 1 1 1
% 1 0 0 0
% 1 0 1 1
% 1 1 0 0
% 1 1 1 1
% \end{scala}
% 
% testing
% 
% \begin{scala}
% cut -f 1,2,3 -d " " < test | Mux2 > test.out
% diff test.out test
% \end{scala}
% 
% \end{frame}

\end{document}
