name: ultra96_onlyroot
board: ultra96_onlyroot
pagesize: 0x1000
stdout_path: serial0:115200n8
virtual_address_bits: 48
memory_regions:
  memory:
    physical_start_addr: 0x0
    virtual_start_addr: 0x0
    size: 0x7ff00000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_EXECUTE
    allocatable: true
    shared: false
  ddr@3ed00000:
    phandle: 36
    path: /amba/ddr@3ed00000
    compatible:
    - mmio-sram
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0x3ed00000
    virtual_start_addr: 0x3ed00000
    size: 0x40000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  rproc@3ed000000:
    physical_start_addr: 0x3ed00000
    virtual_start_addr: 0x3ed00000
    size: 0x1000000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_EXECUTE
    allocatable: false
    shared: false
  axi_bram_ctrl@a0000000:
    phandle:
    path: /amba_pl@0/axi_bram_ctrl@a0000000
    compatible:
    - xlnx,axi-bram-ctrl-4.1
    interrupts: []
    aliases: []
    clock_names:
    - s_axi_aclk
    clocks:
    - '3'
    - '71'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xa0000000
    virtual_start_addr: 0xa0000000
    size: 0x2000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  serial@a0010000:
    phandle:
    path: /amba_pl@0/serial@a0010000
    compatible:
    - xlnx,xps-uart16550-2.00.a
    - ns16550a
    interrupts:
    - type: 0x0
      num: 89
      flags: 0x4
    aliases:
    - serial3
    clock_names:
    - s_axi_aclk
    clocks:
    - '3'
    - '71'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xa0010000
    virtual_start_addr: 0xa0010000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  serial@a0020000:
    phandle:
    path: /amba_pl@0/serial@a0020000
    compatible:
    - xlnx,xps-uart16550-2.00.a
    - ns16550a
    interrupts:
    - type: 0x0
      num: 90
      flags: 0x4
    aliases:
    - serial1
    clock_names:
    - s_axi_aclk
    clocks:
    - '3'
    - '71'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xa0020000
    virtual_start_addr: 0xa0020000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  gpio@a0030000:
    phandle:
    path: /amba_pl@0/gpio@a0030000
    compatible:
    - xlnx,axi-gpio-2.0
    - xlnx,xps-gpio-1.00.a
    interrupts: []
    aliases: []
    clock_names:
    - s_axi_aclk
    clocks:
    - '3'
    - '71'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xa0030000
    virtual_start_addr: 0xa0030000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  gpio@a0040000:
    phandle:
    path: /amba_pl@0/gpio@a0040000
    compatible:
    - xlnx,axi-gpio-2.0
    - xlnx,xps-gpio-1.00.a
    interrupts: []
    aliases: []
    clock_names:
    - s_axi_aclk
    clocks:
    - '3'
    - '71'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xa0040000
    virtual_start_addr: 0xa0040000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  gpio@a0050000:
    phandle:
    path: /amba_pl@0/gpio@a0050000
    compatible:
    - xlnx,axi-gpio-2.0
    - xlnx,xps-gpio-1.00.a
    interrupts: []
    aliases: []
    clock_names:
    - s_axi_aclk
    clocks:
    - '3'
    - '71'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xa0050000
    virtual_start_addr: 0xa0050000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  PWM_w_Int@a0060000:
    phandle:
    path: /amba_pl@0/PWM_w_Int@a0060000
    compatible:
    - xlnx,PWM-w-Int-1.0
    interrupts:
    - type: 0x0
      num: 91
      flags: 0x4
    aliases: []
    clock_names:
    - s00_axi_aclk
    clocks:
    - '3'
    - '71'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xa0060000
    virtual_start_addr: 0xa0060000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  PWM_w_Int@a0070000:
    phandle:
    path: /amba_pl@0/PWM_w_Int@a0070000
    compatible:
    - xlnx,PWM-w-Int-1.0
    interrupts:
    - type: 0x0
      num: 92
      flags: 0x4
    aliases: []
    clock_names:
    - s00_axi_aclk
    clocks:
    - '3'
    - '71'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xa0070000
    virtual_start_addr: 0xa0070000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  system_management_wiz@a0080000:
    phandle:
    path: /amba_pl@0/system_management_wiz@a0080000
    compatible:
    - xlnx,system-management-wiz-1.3
    interrupts: []
    aliases: []
    clock_names:
    - s_axi_aclk
    clocks:
    - '3'
    - '71'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xa0080000
    virtual_start_addr: 0xa0080000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  interrupt-controller@a0090000:
    phandle:
    path: /amba_pl@0/interrupt-controller@a0090000
    compatible:
    - xlnx,axi-intc-4.1
    - xlnx,xps-intc-1.00.a
    interrupts: []
    aliases: []
    clock_names:
    - s_axi_aclk
    clocks:
    - '3'
    - '71'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xa0090000
    virtual_start_addr: 0xa0090000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  spi@ff0f0000.0:
    phandle:
    path: /amba/spi@ff0f0000
    compatible:
    - xlnx,zynqmp-qspi-1.0
    interrupts:
    - type: 0x0
      num: 15
      flags: 0x4
    aliases: []
    clock_names:
    - ref_clk
    - pclk
    clocks:
    - '3'
    - '53'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xc0000000
    virtual_start_addr: 0xc0000000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  memory-controller@fd070000:
    phandle:
    path: /amba/memory-controller@fd070000
    compatible:
    - xlnx,zynqmp-ddrc-2.40a
    interrupts:
    - type: 0x0
      num: 112
      flags: 0x4
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd070000
    virtual_start_addr: 0xfd070000
    size: 0x30000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  perf-monitor@fd0b0000:
    phandle:
    path: /amba/perf-monitor@fd0b0000
    compatible:
    - xlnx,axi-perf-monitor
    interrupts:
    - type: 0x0
      num: 123
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '28'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd0b0000
    virtual_start_addr: 0xfd0b0000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  ahci@fd0c0000:
    phandle:
    path: /amba/ahci@fd0c0000
    compatible:
    - ceva,ahci-1v84
    interrupts:
    - type: 0x0
      num: 133
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '22'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd0c0000
    virtual_start_addr: 0xfd0c0000
    size: 0x2000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  pcie@fd0e0000:
    phandle: 17
    path: /amba/pcie@fd0e0000
    compatible:
    - xlnx,nwl-pcie-2.11
    interrupts:
    - type: 0x0
      num: 118
      flags: 0x4
    - type: 0x0
      num: 117
      flags: 0x4
    - type: 0x0
      num: 116
      flags: 0x4
    - type: 0x0
      num: 115
      flags: 0x4
    - type: 0x0
      num: 114
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '23'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd0e0000
    virtual_start_addr: 0xfd0e0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  zynqmp_phy@fd400000.0:
    phandle:
    path: /amba/zynqmp_phy@fd400000
    compatible:
    - xlnx,zynqmp-psgtr-v1.1
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd3d0000
    virtual_start_addr: 0xfd3d0000
    size: 0x40000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  zynqmp_phy@fd400000:
    phandle:
    path: /amba/zynqmp_phy@fd400000
    compatible:
    - xlnx,zynqmp-psgtr-v1.1
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd400000
    virtual_start_addr: 0xfd400000
    size: 0x40000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  pcie@fd0e0000.0:
    phandle: 17
    path: /amba/pcie@fd0e0000
    compatible:
    - xlnx,nwl-pcie-2.11
    interrupts:
    - type: 0x0
      num: 118
      flags: 0x4
    - type: 0x0
      num: 117
      flags: 0x4
    - type: 0x0
      num: 116
      flags: 0x4
    - type: 0x0
      num: 115
      flags: 0x4
    - type: 0x0
      num: 114
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '23'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd480000
    virtual_start_addr: 0xfd480000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  perf-monitor@fd490000:
    phandle:
    path: /amba/perf-monitor@fd490000
    compatible:
    - xlnx,axi-perf-monitor
    interrupts:
    - type: 0x0
      num: 123
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '28'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd490000
    virtual_start_addr: 0xfd490000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  zynqmp-display@fd4a0000:
    phandle:
    path: /amba/zynqmp-display@fd4a0000
    compatible:
    - xlnx,zynqmp-dpsub-1.7
    interrupts:
    - type: 0x0
      num: 119
      flags: 0x4
    aliases: []
    clock_names:
    - dp_apb_clk
    - dp_aud_clk
    - dp_vtc_pixel_clk_in
    clocks:
    - '25'
    - '3'
    - '17'
    - '3'
    - '16'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd4a0000
    virtual_start_addr: 0xfd4a0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  zynqmp-display@fd4a0000.0:
    phandle:
    path: /amba/zynqmp-display@fd4a0000
    compatible:
    - xlnx,zynqmp-dpsub-1.7
    interrupts:
    - type: 0x0
      num: 119
      flags: 0x4
    aliases: []
    clock_names:
    - dp_apb_clk
    - dp_aud_clk
    - dp_vtc_pixel_clk_in
    clocks:
    - '25'
    - '3'
    - '17'
    - '3'
    - '16'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd4aa000
    virtual_start_addr: 0xfd4aa000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  zynqmp-display@fd4a0000.1:
    phandle:
    path: /amba/zynqmp-display@fd4a0000
    compatible:
    - xlnx,zynqmp-dpsub-1.7
    interrupts:
    - type: 0x0
      num: 119
      flags: 0x4
    aliases: []
    clock_names:
    - dp_apb_clk
    - dp_aud_clk
    - dp_vtc_pixel_clk_in
    clocks:
    - '25'
    - '3'
    - '17'
    - '3'
    - '16'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd4ab000
    virtual_start_addr: 0xfd4ab000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  zynqmp-display@fd4a0000.2:
    phandle:
    path: /amba/zynqmp-display@fd4a0000
    compatible:
    - xlnx,zynqmp-dpsub-1.7
    interrupts:
    - type: 0x0
      num: 119
      flags: 0x4
    aliases: []
    clock_names:
    - dp_apb_clk
    - dp_aud_clk
    - dp_vtc_pixel_clk_in
    clocks:
    - '25'
    - '3'
    - '17'
    - '3'
    - '16'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd4ac000
    virtual_start_addr: 0xfd4ac000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  gpu@fd4b0000:
    phandle:
    path: /amba/gpu@fd4b0000
    compatible:
    - arm,mali-400
    - arm,mali-utgard
    interrupts:
    - type: 0x0
      num: 132
      flags: 0x4
    - type: 0x0
      num: 132
      flags: 0x4
    - type: 0x0
      num: 132
      flags: 0x4
    - type: 0x0
      num: 132
      flags: 0x4
    - type: 0x0
      num: 132
      flags: 0x4
    - type: 0x0
      num: 132
      flags: 0x4
    aliases: []
    clock_names:
    - gpu
    - gpu_pp0
    - gpu_pp1
    clocks:
    - '3'
    - '24'
    - '3'
    - '25'
    - '3'
    - '26'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd4b0000
    virtual_start_addr: 0xfd4b0000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@fd4c0000:
    phandle: 28
    path: /amba/dma@fd4c0000
    compatible:
    - xlnx,dpdma
    interrupts:
    - type: 0x0
      num: 122
      flags: 0x4
    aliases: []
    clock_names:
    - axi_clk
    clocks:
    - '3'
    - '20'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd4c0000
    virtual_start_addr: 0xfd4c0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  watchdog@fd4d0000:
    phandle:
    path: /amba/watchdog@fd4d0000
    compatible:
    - cdns,wdt-r1p2
    interrupts:
    - type: 0x0
      num: 113
      flags: 0x1
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '75'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd4d0000
    virtual_start_addr: 0xfd4d0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@fd500000:
    phandle:
    path: /amba/dma@fd500000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 124
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '19'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd500000
    virtual_start_addr: 0xfd500000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@fd510000:
    phandle:
    path: /amba/dma@fd510000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 125
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '19'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd510000
    virtual_start_addr: 0xfd510000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@fd520000:
    phandle:
    path: /amba/dma@fd520000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 126
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '19'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd520000
    virtual_start_addr: 0xfd520000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@fd530000:
    phandle:
    path: /amba/dma@fd530000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 127
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '19'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd530000
    virtual_start_addr: 0xfd530000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@fd540000:
    phandle:
    path: /amba/dma@fd540000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 128
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '19'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd540000
    virtual_start_addr: 0xfd540000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@fd550000:
    phandle:
    path: /amba/dma@fd550000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 129
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '19'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd550000
    virtual_start_addr: 0xfd550000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@fd560000:
    phandle:
    path: /amba/dma@fd560000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 130
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '19'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd560000
    virtual_start_addr: 0xfd560000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@fd570000:
    phandle:
    path: /amba/dma@fd570000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 131
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '19'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd570000
    virtual_start_addr: 0xfd570000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  cci@fd6e0000:
    phandle:
    path: /amba/cci@fd6e0000
    compatible:
    - arm,cci-400
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd6e0000
    virtual_start_addr: 0xfd6e0000
    size: 0x9000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  smmu@fd800000:
    phandle: 13
    path: //smmu@fd800000
    compatible:
    - arm,mmu-500
    interrupts:
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd800000
    virtual_start_addr: 0xfd800000
    size: 0x20000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dwc3@fe200000:
    phandle:
    path: /amba/usb0@ff9d0000/dwc3@fe200000
    compatible:
    - snps,dwc3
    interrupts:
    - type: 0x0
      num: 65
      flags: 0x4
    - type: 0x0
      num: 69
      flags: 0x4
    - type: 0x0
      num: 75
      flags: 0x4
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfe200000
    virtual_start_addr: 0xfe200000
    size: 0x40000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dwc3@fe300000:
    phandle:
    path: /amba/usb1@ff9e0000/dwc3@fe300000
    compatible:
    - snps,dwc3
    interrupts:
    - type: 0x0
      num: 70
      flags: 0x4
    - type: 0x0
      num: 74
      flags: 0x4
    - type: 0x0
      num: 76
      flags: 0x4
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfe300000
    virtual_start_addr: 0xfe300000
    size: 0x40000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  serial@ff000000:
    phandle:
    path: /amba/serial@ff000000
    compatible:
    - cdns,uart-r1p12
    - xlnx,xuartps
    interrupts:
    - type: 0x0
      num: 21
      flags: 0x4
    aliases:
    - serial2
    clock_names:
    - uart_clk
    - pclk
    clocks:
    - '3'
    - '56'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff000000
    virtual_start_addr: 0xff000000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  serial@ff010000:
    phandle:
    path: /amba/serial@ff010000
    compatible:
    - cdns,uart-r1p12
    - xlnx,xuartps
    interrupts:
    - type: 0x0
      num: 22
      flags: 0x4
    aliases:
    - serial0
    clock_names:
    - uart_clk
    - pclk
    clocks:
    - '3'
    - '57'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff010000
    virtual_start_addr: 0xff010000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  i2c@ff020000:
    phandle:
    path: /amba/i2c@ff020000
    compatible:
    - cdns,i2c-r1p14
    - cdns,i2c-r1p10
    interrupts:
    - type: 0x0
      num: 17
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '61'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff020000
    virtual_start_addr: 0xff020000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  i2c@ff030000:
    phandle:
    path: /amba/i2c@ff030000
    compatible:
    - cdns,i2c-r1p14
    - cdns,i2c-r1p10
    interrupts:
    - type: 0x0
      num: 18
      flags: 0x4
    aliases:
    - i2c0
    clock_names: []
    clocks:
    - '3'
    - '62'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff030000
    virtual_start_addr: 0xff030000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  spi@ff040000:
    phandle:
    path: /amba/spi@ff040000
    compatible:
    - cdns,spi-r1p6
    interrupts:
    - type: 0x0
      num: 19
      flags: 0x4
    aliases:
    - spi0
    clock_names:
    - ref_clk
    - pclk
    clocks:
    - '3'
    - '58'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff040000
    virtual_start_addr: 0xff040000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  spi@ff050000:
    phandle:
    path: /amba/spi@ff050000
    compatible:
    - cdns,spi-r1p6
    interrupts:
    - type: 0x0
      num: 20
      flags: 0x4
    aliases:
    - spi1
    clock_names:
    - ref_clk
    - pclk
    clocks:
    - '3'
    - '59'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff050000
    virtual_start_addr: 0xff050000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  can@ff060000:
    phandle:
    path: /amba/can@ff060000
    compatible:
    - xlnx,zynq-can-1.0
    interrupts:
    - type: 0x0
      num: 23
      flags: 0x4
    aliases: []
    clock_names:
    - can_clk
    - pclk
    clocks:
    - '3'
    - '63'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff060000
    virtual_start_addr: 0xff060000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  can@ff070000:
    phandle:
    path: /amba/can@ff070000
    compatible:
    - xlnx,zynq-can-1.0
    interrupts:
    - type: 0x0
      num: 24
      flags: 0x4
    aliases: []
    clock_names:
    - can_clk
    - pclk
    clocks:
    - '3'
    - '64'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff070000
    virtual_start_addr: 0xff070000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  gpio@ff0a0000:
    phandle: 16
    path: /amba/gpio@ff0a0000
    compatible:
    - xlnx,zynqmp-gpio-1.0
    interrupts:
    - type: 0x0
      num: 16
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff0a0000
    virtual_start_addr: 0xff0a0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  ethernet@ff0b0000:
    phandle:
    path: /amba/ethernet@ff0b0000
    compatible:
    - cdns,zynqmp-gem
    - cdns,gem
    interrupts:
    - type: 0x0
      num: 57
      flags: 0x4
    - type: 0x0
      num: 57
      flags: 0x4
    aliases: []
    clock_names:
    - pclk
    - hclk
    - tx_clk
    - rx_clk
    - tsu_clk
    clocks:
    - '3'
    - '31'
    - '3'
    - '104'
    - '3'
    - '45'
    - '3'
    - '49'
    - '3'
    - '44'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff0b0000
    virtual_start_addr: 0xff0b0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  ethernet@ff0c0000:
    phandle:
    path: /amba/ethernet@ff0c0000
    compatible:
    - cdns,zynqmp-gem
    - cdns,gem
    interrupts:
    - type: 0x0
      num: 59
      flags: 0x4
    - type: 0x0
      num: 59
      flags: 0x4
    aliases: []
    clock_names:
    - pclk
    - hclk
    - tx_clk
    - rx_clk
    - tsu_clk
    clocks:
    - '3'
    - '31'
    - '3'
    - '105'
    - '3'
    - '46'
    - '3'
    - '50'
    - '3'
    - '44'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff0c0000
    virtual_start_addr: 0xff0c0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  ethernet@ff0d0000:
    phandle:
    path: /amba/ethernet@ff0d0000
    compatible:
    - cdns,zynqmp-gem
    - cdns,gem
    interrupts:
    - type: 0x0
      num: 61
      flags: 0x4
    - type: 0x0
      num: 61
      flags: 0x4
    aliases: []
    clock_names:
    - pclk
    - hclk
    - tx_clk
    - rx_clk
    - tsu_clk
    clocks:
    - '3'
    - '31'
    - '3'
    - '106'
    - '3'
    - '47'
    - '3'
    - '51'
    - '3'
    - '44'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff0d0000
    virtual_start_addr: 0xff0d0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  ethernet@ff0e0000:
    phandle:
    path: /amba/ethernet@ff0e0000
    compatible:
    - cdns,zynqmp-gem
    - cdns,gem
    interrupts:
    - type: 0x0
      num: 63
      flags: 0x4
    - type: 0x0
      num: 63
      flags: 0x4
    aliases: []
    clock_names:
    - pclk
    - hclk
    - tx_clk
    - rx_clk
    - tsu_clk
    clocks:
    - '3'
    - '31'
    - '3'
    - '107'
    - '3'
    - '48'
    - '3'
    - '52'
    - '3'
    - '44'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff0e0000
    virtual_start_addr: 0xff0e0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  spi@ff0f0000:
    phandle:
    path: /amba/spi@ff0f0000
    compatible:
    - xlnx,zynqmp-qspi-1.0
    interrupts:
    - type: 0x0
      num: 15
      flags: 0x4
    aliases: []
    clock_names:
    - ref_clk
    - pclk
    clocks:
    - '3'
    - '53'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff0f0000
    virtual_start_addr: 0xff0f0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  nand@ff100000:
    phandle:
    path: /amba/nand@ff100000
    compatible:
    - arasan,nfc-v3p10
    interrupts:
    - type: 0x0
      num: 14
      flags: 0x4
    aliases: []
    clock_names:
    - clk_sys
    - clk_flash
    clocks:
    - '3'
    - '60'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff100000
    virtual_start_addr: 0xff100000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  timer@ff110000:
    phandle:
    path: /amba/timer@ff110000
    compatible:
    - cdns,ttc
    interrupts:
    - type: 0x0
      num: 36
      flags: 0x4
    - type: 0x0
      num: 37
      flags: 0x4
    - type: 0x0
      num: 38
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff110000
    virtual_start_addr: 0xff110000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  timer@ff120000:
    phandle:
    path: /amba/timer@ff120000
    compatible:
    - cdns,ttc
    interrupts:
    - type: 0x0
      num: 39
      flags: 0x4
    - type: 0x0
      num: 40
      flags: 0x4
    - type: 0x0
      num: 41
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff120000
    virtual_start_addr: 0xff120000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  timer@ff130000:
    phandle:
    path: /amba/timer@ff130000
    compatible:
    - cdns,ttc
    interrupts:
    - type: 0x0
      num: 42
      flags: 0x4
    - type: 0x0
      num: 43
      flags: 0x4
    - type: 0x0
      num: 44
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff130000
    virtual_start_addr: 0xff130000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  timer@ff140000:
    phandle:
    path: /amba/timer@ff140000
    compatible:
    - cdns,ttc
    interrupts:
    - type: 0x0
      num: 45
      flags: 0x4
    - type: 0x0
      num: 46
      flags: 0x4
    - type: 0x0
      num: 47
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff140000
    virtual_start_addr: 0xff140000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  watchdog@ff150000:
    phandle:
    path: /amba/watchdog@ff150000
    compatible:
    - cdns,wdt-r1p2
    interrupts:
    - type: 0x0
      num: 52
      flags: 0x1
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '112'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff150000
    virtual_start_addr: 0xff150000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  mmc@ff160000:
    phandle:
    path: /amba/mmc@ff160000
    compatible:
    - xlnx,zynqmp-8.9a
    - arasan,sdhci-8.9a
    interrupts:
    - type: 0x0
      num: 48
      flags: 0x4
    aliases: []
    clock_names:
    - clk_xin
    - clk_ahb
    clocks:
    - '3'
    - '54'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff160000
    virtual_start_addr: 0xff160000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  mmc@ff170000:
    phandle:
    path: /amba/mmc@ff170000
    compatible:
    - xlnx,zynqmp-8.9a
    - arasan,sdhci-8.9a
    interrupts:
    - type: 0x0
      num: 49
      flags: 0x4
    aliases: []
    clock_names:
    - clk_xin
    - clk_ahb
    clocks:
    - '3'
    - '55'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff170000
    virtual_start_addr: 0xff170000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  zynqmp_r5_rproc@0.0:
    phandle:
    path: /amba/zynqmp_r5_rproc@0
    compatible:
    - xlnx,zynqmp-r5-remoteproc-1.0
    interrupts:
    - type: 0x0
      num: 29
      flags: 0x4
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff340000
    virtual_start_addr: 0xff340000
    size: 0x100
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  memory-controller@ff960000:
    phandle:
    path: /amba/memory-controller@ff960000
    compatible:
    - xlnx,zynqmp-ocmc-1.0
    interrupts:
    - type: 0x0
      num: 10
      flags: 0x4
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff960000
    virtual_start_addr: 0xff960000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  zynqmp_r5_rproc@0.1:
    phandle:
    path: /amba/zynqmp_r5_rproc@0
    compatible:
    - xlnx,zynqmp-r5-remoteproc-1.0
    interrupts:
    - type: 0x0
      num: 29
      flags: 0x4
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff9a0000
    virtual_start_addr: 0xff9a0000
    size: 0x100
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  zynqmp_r5_rproc@0:
    phandle:
    path: /amba/zynqmp_r5_rproc@0
    compatible:
    - xlnx,zynqmp-r5-remoteproc-1.0
    interrupts:
    - type: 0x0
      num: 29
      flags: 0x4
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff9a0100
    virtual_start_addr: 0xff9a0100
    size: 0x100
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  usb0@ff9d0000:
    phandle:
    path: /amba/usb0@ff9d0000
    compatible:
    - xlnx,zynqmp-dwc3
    interrupts: []
    aliases: []
    clock_names:
    - bus_clk
    - ref_clk
    clocks:
    - '3'
    - '32'
    - '3'
    - '34'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff9d0000
    virtual_start_addr: 0xff9d0000
    size: 0x100
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  usb1@ff9e0000:
    phandle:
    path: /amba/usb1@ff9e0000
    compatible:
    - xlnx,zynqmp-dwc3
    interrupts: []
    aliases: []
    clock_names:
    - bus_clk
    - ref_clk
    clocks:
    - '3'
    - '33'
    - '3'
    - '34'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff9e0000
    virtual_start_addr: 0xff9e0000
    size: 0x100
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  perf-monitor@ffa00000:
    phandle:
    path: /amba/perf-monitor@ffa00000
    compatible:
    - xlnx,axi-perf-monitor
    interrupts:
    - type: 0x0
      num: 25
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffa00000
    virtual_start_addr: 0xffa00000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  perf-monitor@ffa10000:
    phandle:
    path: /amba/perf-monitor@ffa10000
    compatible:
    - xlnx,axi-perf-monitor
    interrupts:
    - type: 0x0
      num: 25
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffa10000
    virtual_start_addr: 0xffa10000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  ams@ffa50000:
    phandle: 38
    path: /amba/ams@ffa50000
    compatible:
    - xlnx,zynqmp-ams
    interrupts:
    - type: 0x0
      num: 56
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '70'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffa50000
    virtual_start_addr: 0xffa50000
    size: 0x800
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  rtc@ffa60000:
    phandle:
    path: /amba/rtc@ffa60000
    compatible:
    - xlnx,zynqmp-rtc
    interrupts:
    - type: 0x0
      num: 26
      flags: 0x4
    - type: 0x0
      num: 27
      flags: 0x4
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffa60000
    virtual_start_addr: 0xffa60000
    size: 0x100
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@ffa80000:
    phandle:
    path: /amba/dma@ffa80000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 77
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '68'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffa80000
    virtual_start_addr: 0xffa80000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@ffa90000:
    phandle:
    path: /amba/dma@ffa90000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 78
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '68'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffa90000
    virtual_start_addr: 0xffa90000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@ffaa0000:
    phandle:
    path: /amba/dma@ffaa0000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 79
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '68'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffaa0000
    virtual_start_addr: 0xffaa0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@ffab0000:
    phandle:
    path: /amba/dma@ffab0000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 80
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '68'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffab0000
    virtual_start_addr: 0xffab0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@ffac0000:
    phandle:
    path: /amba/dma@ffac0000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 81
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '68'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffac0000
    virtual_start_addr: 0xffac0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@ffad0000:
    phandle:
    path: /amba/dma@ffad0000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 82
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '68'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffad0000
    virtual_start_addr: 0xffad0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@ffae0000:
    phandle:
    path: /amba/dma@ffae0000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 83
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '68'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffae0000
    virtual_start_addr: 0xffae0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@ffaf0000:
    phandle:
    path: /amba/dma@ffaf0000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 84
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '68'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffaf0000
    virtual_start_addr: 0xffaf0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  tcm@ffe00000:
    phandle: 34
    path: /amba/tcm@ffe00000
    compatible:
    - mmio-sram
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffe00000
    virtual_start_addr: 0xffe00000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  tcm@ffe20000:
    phandle: 35
    path: /amba/tcm@ffe20000
    compatible:
    - mmio-sram
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffe20000
    virtual_start_addr: 0xffe20000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  pcie@fd0e0000.1:
    phandle: 17
    path: /amba/pcie@fd0e0000
    compatible:
    - xlnx,nwl-pcie-2.11
    interrupts:
    - type: 0x0
      num: 118
      flags: 0x4
    - type: 0x0
      num: 117
      flags: 0x4
    - type: 0x0
      num: 116
      flags: 0x4
    - type: 0x0
      num: 115
      flags: 0x4
    - type: 0x0
      num: 114
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '23'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0x8000000000
    virtual_start_addr: 0x8000000000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
cpuinfo:
  cpu@0:
    name: cpu@0
    num: 0
    compatible: arm,cortex-a53
    enable_method: psci
    next_level_cache:
  cpu@1:
    name: cpu@1
    num: 1
    compatible: arm,cortex-a53
    enable_method: psci
    next_level_cache:
  cpu@2:
    name: cpu@2
    num: 2
    compatible: arm,cortex-a53
    enable_method: psci
    next_level_cache:
  cpu@3:
    name: cpu@3
    num: 3
    compatible: arm,cortex-a53
    enable_method: psci
    next_level_cache:
interrupt_controllers:
- maintenance_irq: 25
  compatible:
  - arm,gic-400
  - arm,cortex-a15-gic
  gic_version: 2
  gicd_base: 0xf9010000
  gicc_base: 0xf902f000
  gich_base: 0xf9040000
  gicv_base: 0xf906f000
  gicr_base: 0x0
  interrupts: 26,27,29,30,42,46,47,48,49,50,51,52,53,54,55,56,57,58,59,61,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,84,88,89,91,93,95,97,101,102,106,107,108,109,110,111,112,113,114,115,116,121,122,123,124,144,145,146,147,148,149,150,151,154,155,156,157,158,159,160,161,162,163,164,165,175,176,177,178,187
clock_tree:
  gem0_rx:
    name: gem0_rx
    enable_count: 0
    prepare_count: 0
    protect_count: 0
    rate: 0
    accuracy: 0
    phase: 0
    duty_cycle: 50000
    derived_clocks: {}
    parent:
  gem1_rx:
    name: gem1_rx
    enable_count: 0
    prepare_count: 0
    protect_count: 0
    rate: 0
    accuracy: 0
    phase: 0
    duty_cycle: 50000
    derived_clocks: {}
    parent:
  gem2_rx:
    name: gem2_rx
    enable_count: 0
    prepare_count: 0
    protect_count: 0
    rate: 0
    accuracy: 0
    phase: 0
    duty_cycle: 50000
    derived_clocks: {}
    parent:
  gem3_rx:
    name: gem3_rx
    enable_count: 0
    prepare_count: 0
    protect_count: 0
    rate: 0
    accuracy: 0
    phase: 0
    duty_cycle: 50000
    derived_clocks: {}
    parent:
  can0_mio:
    name: can0_mio
    enable_count: 0
    prepare_count: 0
    protect_count: 0
    rate: 0
    accuracy: 0
    phase: 0
    duty_cycle: 50000
    derived_clocks: {}
    parent:
  can1_mio:
    name: can1_mio
    enable_count: 0
    prepare_count: 0
    protect_count: 0
    rate: 0
    accuracy: 0
    phase: 0
    duty_cycle: 50000
    derived_clocks: {}
    parent:
  pss_ref_clk:
    name: pss_ref_clk
    enable_count: 3
    prepare_count: 3
    protect_count: 3
    rate: 33333333
    accuracy: 0
    phase: 0
    duty_cycle: 50000
    derived_clocks:
      iopll_pre_src:
        name: iopll_pre_src
        enable_count: 1
        prepare_count: 1
        protect_count: 1
        rate: 33333333
        accuracy: 0
        phase: 0
        duty_cycle: 50000
        derived_clocks:
          iopll_int:
            name: iopll_int
            enable_count: 1
            prepare_count: 1
            protect_count: 1
            rate: 1499999985
            accuracy: 0
            phase: 0
            duty_cycle: 50000
            derived_clocks:
              iopll_half:
                name: iopll_half
                enable_count: 0
                prepare_count: 0
                protect_count: 0
                rate: 749999992
                accuracy: 0
                phase: 0
                duty_cycle: 50000
                derived_clocks: {}
                parent: iopll_int
              iopll_int_mux:
                name: iopll_int_mux
                enable_count: 1
                prepare_count: 1
                protect_count: 1
                rate: 1499999985
                accuracy: 0
                phase: 0
                duty_cycle: 50000
                derived_clocks:
                  iopll:
                    name: iopll
                    enable_count: 14
                    prepare_count: 14
                    protect_count: 8
                    rate: 1499999985
                    accuracy: 0
                    phase: 0
                    duty_cycle: 50000
                    derived_clocks:
                      iopll_to_fpd:
                        name: iopll_to_fpd
                        enable_count: 1
                        prepare_count: 1
                        protect_count: 0
                        rate: 499999995
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          gpu_ref_mux:
                            name: gpu_ref_mux
                            enable_count: 0
                            prepare_count: 0
                            protect_count: 0
                            rate: 499999995
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              gpu_ref_div1:
                                name: gpu_ref_div1
                                enable_count: 0
                                prepare_count: 0
                                protect_count: 0
                                rate: 499999995
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  gpu_ref:
                                    name: gpu_ref
                                    enable_count: 0
                                    prepare_count: 0
                                    protect_count: 0
                                    rate: 499999995
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks:
                                      gpu_pp0_ref:
                                        name: gpu_pp0_ref
                                        enable_count: 0
                                        prepare_count: 0
                                        protect_count: 0
                                        rate: 499999995
                                        accuracy: 0
                                        phase: 0
                                        duty_cycle: 50000
                                        derived_clocks: {}
                                        parent: gpu_ref
                                      gpu_pp1_ref:
                                        name: gpu_pp1_ref
                                        enable_count: 0
                                        prepare_count: 0
                                        protect_count: 0
                                        rate: 499999995
                                        accuracy: 0
                                        phase: 0
                                        duty_cycle: 50000
                                        derived_clocks: {}
                                        parent: gpu_ref
                                    parent: gpu_ref_div1
                                parent: gpu_ref_mux
                            parent: iopll_to_fpd
                          topsw_lsbus_mux:
                            name: topsw_lsbus_mux
                            enable_count: 1
                            prepare_count: 1
                            protect_count: 0
                            rate: 499999995
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              topsw_lsbus_div1:
                                name: topsw_lsbus_div1
                                enable_count: 1
                                prepare_count: 1
                                protect_count: 0
                                rate: 99999999
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  topsw_lsbus:
                                    name: topsw_lsbus
                                    enable_count: 3
                                    prepare_count: 3
                                    protect_count: 0
                                    rate: 99999999
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks:
                                      fpd_wdt:
                                        name: fpd_wdt
                                        enable_count: 1
                                        prepare_count: 1
                                        protect_count: 0
                                        rate: 99999999
                                        accuracy: 0
                                        phase: 0
                                        duty_cycle: 50000
                                        derived_clocks: {}
                                        parent: topsw_lsbus
                                    parent: topsw_lsbus_div1
                                parent: topsw_lsbus_mux
                            parent: iopll_to_fpd
                        parent: iopll
                      lpd_lsbus_mux:
                        name: lpd_lsbus_mux
                        enable_count: 1
                        prepare_count: 1
                        protect_count: 0
                        rate: 1499999985
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          lpd_lsbus_div1:
                            name: lpd_lsbus_div1
                            enable_count: 1
                            prepare_count: 1
                            protect_count: 0
                            rate: 99999999
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              lpd_lsbus:
                                name: lpd_lsbus
                                enable_count: 8
                                prepare_count: 8
                                protect_count: 0
                                rate: 99999999
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  lpd_wdt:
                                    name: lpd_wdt
                                    enable_count: 1
                                    prepare_count: 1
                                    protect_count: 0
                                    rate: 99999999
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks: {}
                                    parent: lpd_lsbus
                                parent: lpd_lsbus_div1
                            parent: lpd_lsbus_mux
                        parent: iopll
                      usb0_bus_ref_mux:
                        name: usb0_bus_ref_mux
                        enable_count: 1
                        prepare_count: 1
                        protect_count: 1
                        rate: 1499999985
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          usb0_bus_ref_div1:
                            name: usb0_bus_ref_div1
                            enable_count: 1
                            prepare_count: 1
                            protect_count: 1
                            rate: 249999998
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              usb0_bus_ref_div2:
                                name: usb0_bus_ref_div2
                                enable_count: 1
                                prepare_count: 1
                                protect_count: 1
                                rate: 249999998
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  usb0_bus_ref:
                                    name: usb0_bus_ref
                                    enable_count: 1
                                    prepare_count: 1
                                    protect_count: 1
                                    rate: 249999998
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks: {}
                                    parent: usb0_bus_ref_div2
                                parent: usb0_bus_ref_div1
                            parent: usb0_bus_ref_mux
                        parent: iopll
                      usb1_bus_ref_mux:
                        name: usb1_bus_ref_mux
                        enable_count: 1
                        prepare_count: 1
                        protect_count: 1
                        rate: 1499999985
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          usb1_bus_ref_div1:
                            name: usb1_bus_ref_div1
                            enable_count: 1
                            prepare_count: 1
                            protect_count: 1
                            rate: 249999998
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              usb1_bus_ref_div2:
                                name: usb1_bus_ref_div2
                                enable_count: 1
                                prepare_count: 1
                                protect_count: 1
                                rate: 249999998
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  usb1_bus_ref:
                                    name: usb1_bus_ref
                                    enable_count: 1
                                    prepare_count: 1
                                    protect_count: 1
                                    rate: 249999998
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks: {}
                                    parent: usb1_bus_ref_div2
                                parent: usb1_bus_ref_div1
                            parent: usb1_bus_ref_mux
                        parent: iopll
                      usb3_dual_ref_mux:
                        name: usb3_dual_ref_mux
                        enable_count: 1
                        prepare_count: 1
                        protect_count: 1
                        rate: 1499999985
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          usb3_dual_ref_div1:
                            name: usb3_dual_ref_div1
                            enable_count: 1
                            prepare_count: 1
                            protect_count: 1
                            rate: 299999997
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              usb3_dual_ref_div2:
                                name: usb3_dual_ref_div2
                                enable_count: 1
                                prepare_count: 1
                                protect_count: 1
                                rate: 20000000
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  usb3_dual_ref:
                                    name: usb3_dual_ref
                                    enable_count: 2
                                    prepare_count: 2
                                    protect_count: 2
                                    rate: 20000000
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks: {}
                                    parent: usb3_dual_ref_div2
                                parent: usb3_dual_ref_div1
                            parent: usb3_dual_ref_mux
                        parent: iopll
                      gem_tsu_ref_mux:
                        name: gem_tsu_ref_mux
                        enable_count: 0
                        prepare_count: 0
                        protect_count: 0
                        rate: 1499999985
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          gem_tsu_ref_div1:
                            name: gem_tsu_ref_div1
                            enable_count: 0
                            prepare_count: 0
                            protect_count: 0
                            rate: 93750000
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              gem_tsu_ref_div2:
                                name: gem_tsu_ref_div2
                                enable_count: 0
                                prepare_count: 0
                                protect_count: 0
                                rate: 18750000
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  gem_tsu_ref:
                                    name: gem_tsu_ref
                                    enable_count: 0
                                    prepare_count: 0
                                    protect_count: 0
                                    rate: 18750000
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks:
                                      gem_tsu:
                                        name: gem_tsu
                                        enable_count: 0
                                        prepare_count: 0
                                        protect_count: 0
                                        rate: 18750000
                                        accuracy: 0
                                        phase: 0
                                        duty_cycle: 50000
                                        derived_clocks: {}
                                        parent: gem_tsu_ref
                                    parent: gem_tsu_ref_div2
                                parent: gem_tsu_ref_div1
                            parent: gem_tsu_ref_mux
                        parent: iopll
                      qspi_ref_mux:
                        name: qspi_ref_mux
                        enable_count: 0
                        prepare_count: 0
                        protect_count: 0
                        rate: 1499999985
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          qspi_ref_div1:
                            name: qspi_ref_div1
                            enable_count: 0
                            prepare_count: 0
                            protect_count: 0
                            rate: 187499999
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              qspi_ref_div2:
                                name: qspi_ref_div2
                                enable_count: 0
                                prepare_count: 0
                                protect_count: 0
                                rate: 187499999
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  qspi_ref:
                                    name: qspi_ref
                                    enable_count: 0
                                    prepare_count: 0
                                    protect_count: 0
                                    rate: 187499999
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks: {}
                                    parent: qspi_ref_div2
                                parent: qspi_ref_div1
                            parent: qspi_ref_mux
                        parent: iopll
                      sdio0_ref_mux:
                        name: sdio0_ref_mux
                        enable_count: 1
                        prepare_count: 1
                        protect_count: 1
                        rate: 1499999985
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          sdio0_ref_div1:
                            name: sdio0_ref_div1
                            enable_count: 1
                            prepare_count: 1
                            protect_count: 1
                            rate: 187499999
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              sdio0_ref_div2:
                                name: sdio0_ref_div2
                                enable_count: 1
                                prepare_count: 1
                                protect_count: 1
                                rate: 187499999
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  sdio0_ref:
                                    name: sdio0_ref
                                    enable_count: 1
                                    prepare_count: 1
                                    protect_count: 1
                                    rate: 187499999
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks: {}
                                    parent: sdio0_ref_div2
                                parent: sdio0_ref_div1
                            parent: sdio0_ref_mux
                        parent: iopll
                      sdio1_ref_mux:
                        name: sdio1_ref_mux
                        enable_count: 1
                        prepare_count: 1
                        protect_count: 1
                        rate: 1499999985
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          sdio1_ref_div1:
                            name: sdio1_ref_div1
                            enable_count: 1
                            prepare_count: 1
                            protect_count: 1
                            rate: 187499999
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              sdio1_ref_div2:
                                name: sdio1_ref_div2
                                enable_count: 1
                                prepare_count: 1
                                protect_count: 1
                                rate: 187499999
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  sdio1_ref:
                                    name: sdio1_ref
                                    enable_count: 1
                                    prepare_count: 1
                                    protect_count: 1
                                    rate: 187499999
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks: {}
                                    parent: sdio1_ref_div2
                                parent: sdio1_ref_div1
                            parent: sdio1_ref_mux
                        parent: iopll
                      uart0_ref_mux:
                        name: uart0_ref_mux
                        enable_count: 1
                        prepare_count: 1
                        protect_count: 1
                        rate: 1499999985
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          uart0_ref_div1:
                            name: uart0_ref_div1
                            enable_count: 1
                            prepare_count: 1
                            protect_count: 1
                            rate: 99999999
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              uart0_ref_div2:
                                name: uart0_ref_div2
                                enable_count: 1
                                prepare_count: 1
                                protect_count: 1
                                rate: 99999999
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  uart0_ref:
                                    name: uart0_ref
                                    enable_count: 1
                                    prepare_count: 1
                                    protect_count: 1
                                    rate: 99999999
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks: {}
                                    parent: uart0_ref_div2
                                parent: uart0_ref_div1
                            parent: uart0_ref_mux
                        parent: iopll
                      uart1_ref_mux:
                        name: uart1_ref_mux
                        enable_count: 1
                        prepare_count: 1
                        protect_count: 1
                        rate: 1499999985
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          uart1_ref_div1:
                            name: uart1_ref_div1
                            enable_count: 1
                            prepare_count: 1
                            protect_count: 1
                            rate: 99999999
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              uart1_ref_div2:
                                name: uart1_ref_div2
                                enable_count: 1
                                prepare_count: 1
                                protect_count: 1
                                rate: 99999999
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  uart1_ref:
                                    name: uart1_ref
                                    enable_count: 1
                                    prepare_count: 1
                                    protect_count: 1
                                    rate: 99999999
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks: {}
                                    parent: uart1_ref_div2
                                parent: uart1_ref_div1
                            parent: uart1_ref_mux
                        parent: iopll
                      spi0_ref_mux:
                        name: spi0_ref_mux
                        enable_count: 0
                        prepare_count: 0
                        protect_count: 0
                        rate: 1499999985
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          spi0_ref_div1:
                            name: spi0_ref_div1
                            enable_count: 0
                            prepare_count: 0
                            protect_count: 0
                            rate: 187499999
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              spi0_ref_div2:
                                name: spi0_ref_div2
                                enable_count: 0
                                prepare_count: 0
                                protect_count: 0
                                rate: 187499999
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  spi0_ref:
                                    name: spi0_ref
                                    enable_count: 0
                                    prepare_count: 0
                                    protect_count: 0
                                    rate: 187499999
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks: {}
                                    parent: spi0_ref_div2
                                parent: spi0_ref_div1
                            parent: spi0_ref_mux
                        parent: iopll
                      spi1_ref_mux:
                        name: spi1_ref_mux
                        enable_count: 0
                        prepare_count: 0
                        protect_count: 0
                        rate: 1499999985
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          spi1_ref_div1:
                            name: spi1_ref_div1
                            enable_count: 0
                            prepare_count: 0
                            protect_count: 0
                            rate: 187499999
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              spi1_ref_div2:
                                name: spi1_ref_div2
                                enable_count: 0
                                prepare_count: 0
                                protect_count: 0
                                rate: 187499999
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  spi1_ref:
                                    name: spi1_ref
                                    enable_count: 0
                                    prepare_count: 0
                                    protect_count: 0
                                    rate: 187499999
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks: {}
                                    parent: spi1_ref_div2
                                parent: spi1_ref_div1
                            parent: spi1_ref_mux
                        parent: iopll
                      nand_ref_mux:
                        name: nand_ref_mux
                        enable_count: 0
                        prepare_count: 0
                        protect_count: 0
                        rate: 1499999985
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          nand_ref_div1:
                            name: nand_ref_div1
                            enable_count: 0
                            prepare_count: 0
                            protect_count: 0
                            rate: 46875000
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              nand_ref_div2:
                                name: nand_ref_div2
                                enable_count: 0
                                prepare_count: 0
                                protect_count: 0
                                rate: 9375000
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  nand_ref:
                                    name: nand_ref
                                    enable_count: 0
                                    prepare_count: 0
                                    protect_count: 0
                                    rate: 9375000
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks: {}
                                    parent: nand_ref_div2
                                parent: nand_ref_div1
                            parent: nand_ref_mux
                        parent: iopll
                      i2c0_ref_mux:
                        name: i2c0_ref_mux
                        enable_count: 0
                        prepare_count: 0
                        protect_count: 0
                        rate: 1499999985
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          i2c0_ref_div1:
                            name: i2c0_ref_div1
                            enable_count: 0
                            prepare_count: 0
                            protect_count: 0
                            rate: 299999997
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              i2c0_ref_div2:
                                name: i2c0_ref_div2
                                enable_count: 0
                                prepare_count: 0
                                protect_count: 0
                                rate: 299999997
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  i2c0_ref:
                                    name: i2c0_ref
                                    enable_count: 0
                                    prepare_count: 0
                                    protect_count: 0
                                    rate: 299999997
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks: {}
                                    parent: i2c0_ref_div2
                                parent: i2c0_ref_div1
                            parent: i2c0_ref_mux
                        parent: iopll
                      i2c1_ref_mux:
                        name: i2c1_ref_mux
                        enable_count: 0
                        prepare_count: 0
                        protect_count: 0
                        rate: 1499999985
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          i2c1_ref_div1:
                            name: i2c1_ref_div1
                            enable_count: 0
                            prepare_count: 0
                            protect_count: 0
                            rate: 99999999
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              i2c1_ref_div2:
                                name: i2c1_ref_div2
                                enable_count: 0
                                prepare_count: 0
                                protect_count: 0
                                rate: 99999999
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  i2c1_ref:
                                    name: i2c1_ref
                                    enable_count: 0
                                    prepare_count: 0
                                    protect_count: 0
                                    rate: 99999999
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks: {}
                                    parent: i2c1_ref_div2
                                parent: i2c1_ref_div1
                            parent: i2c1_ref_mux
                        parent: iopll
                      can0_ref_mux:
                        name: can0_ref_mux
                        enable_count: 0
                        prepare_count: 0
                        protect_count: 0
                        rate: 1499999985
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          can0_ref_div1:
                            name: can0_ref_div1
                            enable_count: 0
                            prepare_count: 0
                            protect_count: 0
                            rate: 46875000
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              can0_ref_div2:
                                name: can0_ref_div2
                                enable_count: 0
                                prepare_count: 0
                                protect_count: 0
                                rate: 46875000
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  can0_ref:
                                    name: can0_ref
                                    enable_count: 0
                                    prepare_count: 0
                                    protect_count: 0
                                    rate: 46875000
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks:
                                      can0:
                                        name: can0
                                        enable_count: 0
                                        prepare_count: 0
                                        protect_count: 0
                                        rate: 46875000
                                        accuracy: 0
                                        phase: 0
                                        duty_cycle: 50000
                                        derived_clocks: {}
                                        parent: can0_ref
                                    parent: can0_ref_div2
                                parent: can0_ref_div1
                            parent: can0_ref_mux
                        parent: iopll
                      can1_ref_mux:
                        name: can1_ref_mux
                        enable_count: 0
                        prepare_count: 0
                        protect_count: 0
                        rate: 1499999985
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          can1_ref_div1:
                            name: can1_ref_div1
                            enable_count: 0
                            prepare_count: 0
                            protect_count: 0
                            rate: 46875000
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              can1_ref_div2:
                                name: can1_ref_div2
                                enable_count: 0
                                prepare_count: 0
                                protect_count: 0
                                rate: 46875000
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  can1_ref:
                                    name: can1_ref
                                    enable_count: 0
                                    prepare_count: 0
                                    protect_count: 0
                                    rate: 46875000
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks:
                                      can1:
                                        name: can1
                                        enable_count: 0
                                        prepare_count: 0
                                        protect_count: 0
                                        rate: 46875000
                                        accuracy: 0
                                        phase: 0
                                        duty_cycle: 50000
                                        derived_clocks: {}
                                        parent: can1_ref
                                    parent: can1_ref_div2
                                parent: can1_ref_div1
                            parent: can1_ref_mux
                        parent: iopll
                      adma_ref_mux:
                        name: adma_ref_mux
                        enable_count: 0
                        prepare_count: 0
                        protect_count: 0
                        rate: 1499999985
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          adma_ref_div1:
                            name: adma_ref_div1
                            enable_count: 0
                            prepare_count: 0
                            protect_count: 0
                            rate: 499999995
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              adma_ref:
                                name: adma_ref
                                enable_count: 0
                                prepare_count: 0
                                protect_count: 0
                                rate: 499999995
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks: {}
                                parent: adma_ref_div1
                            parent: adma_ref_mux
                        parent: iopll
                      ams_ref_mux:
                        name: ams_ref_mux
                        enable_count: 1
                        prepare_count: 1
                        protect_count: 1
                        rate: 1499999985
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          ams_ref_div1:
                            name: ams_ref_div1
                            enable_count: 1
                            prepare_count: 1
                            protect_count: 1
                            rate: 51724138
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              ams_ref_div2:
                                name: ams_ref_div2
                                enable_count: 1
                                prepare_count: 1
                                protect_count: 1
                                rate: 51724138
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  ams_ref:
                                    name: ams_ref
                                    enable_count: 1
                                    prepare_count: 1
                                    protect_count: 1
                                    rate: 51724138
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks: {}
                                    parent: ams_ref_div2
                                parent: ams_ref_div1
                            parent: ams_ref_mux
                        parent: iopll
                      pl0_ref_mux:
                        name: pl0_ref_mux
                        enable_count: 1
                        prepare_count: 1
                        protect_count: 0
                        rate: 1499999985
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          pl0_ref_div1:
                            name: pl0_ref_div1
                            enable_count: 1
                            prepare_count: 1
                            protect_count: 0
                            rate: 99999999
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              pl0_ref_div2:
                                name: pl0_ref_div2
                                enable_count: 1
                                prepare_count: 1
                                protect_count: 0
                                rate: 99999999
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  pl0_ref:
                                    name: pl0_ref
                                    enable_count: 1
                                    prepare_count: 4
                                    protect_count: 0
                                    rate: 99999999
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks: {}
                                    parent: pl0_ref_div2
                                parent: pl0_ref_div1
                            parent: pl0_ref_mux
                        parent: iopll
                      pl1_ref_mux:
                        name: pl1_ref_mux
                        enable_count: 1
                        prepare_count: 1
                        protect_count: 0
                        rate: 1499999985
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          pl1_ref_div1:
                            name: pl1_ref_div1
                            enable_count: 1
                            prepare_count: 1
                            protect_count: 0
                            rate: 46875000
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              pl1_ref_div2:
                                name: pl1_ref_div2
                                enable_count: 1
                                prepare_count: 1
                                protect_count: 0
                                rate: 9375000
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  pl1_ref:
                                    name: pl1_ref
                                    enable_count: 1
                                    prepare_count: 1
                                    protect_count: 0
                                    rate: 9375000
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks: {}
                                    parent: pl1_ref_div2
                                parent: pl1_ref_div1
                            parent: pl1_ref_mux
                        parent: iopll
                      pl2_ref_mux:
                        name: pl2_ref_mux
                        enable_count: 1
                        prepare_count: 1
                        protect_count: 0
                        rate: 1499999985
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          pl2_ref_div1:
                            name: pl2_ref_div1
                            enable_count: 1
                            prepare_count: 1
                            protect_count: 0
                            rate: 46875000
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              pl2_ref_div2:
                                name: pl2_ref_div2
                                enable_count: 1
                                prepare_count: 1
                                protect_count: 0
                                rate: 9375000
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  pl2_ref:
                                    name: pl2_ref
                                    enable_count: 1
                                    prepare_count: 1
                                    protect_count: 0
                                    rate: 9375000
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks: {}
                                    parent: pl2_ref_div2
                                parent: pl2_ref_div1
                            parent: pl2_ref_mux
                        parent: iopll
                      pl3_ref_mux:
                        name: pl3_ref_mux
                        enable_count: 1
                        prepare_count: 1
                        protect_count: 0
                        rate: 1499999985
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          pl3_ref_div1:
                            name: pl3_ref_div1
                            enable_count: 1
                            prepare_count: 1
                            protect_count: 0
                            rate: 46875000
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              pl3_ref_div2:
                                name: pl3_ref_div2
                                enable_count: 1
                                prepare_count: 1
                                protect_count: 0
                                rate: 9375000
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  pl3_ref:
                                    name: pl3_ref
                                    enable_count: 1
                                    prepare_count: 1
                                    protect_count: 0
                                    rate: 9375000
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks: {}
                                    parent: pl3_ref_div2
                                parent: pl3_ref_div1
                            parent: pl3_ref_mux
                        parent: iopll
                      gem0_ref_ung_mux:
                        name: gem0_ref_ung_mux
                        enable_count: 0
                        prepare_count: 0
                        protect_count: 0
                        rate: 1499999985
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          gem0_ref_ung_div1:
                            name: gem0_ref_ung_div1
                            enable_count: 0
                            prepare_count: 0
                            protect_count: 0
                            rate: 62500000
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              gem0_ref_ung:
                                name: gem0_ref_ung
                                enable_count: 0
                                prepare_count: 0
                                protect_count: 0
                                rate: 62500000
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  gem0_ref:
                                    name: gem0_ref
                                    enable_count: 0
                                    prepare_count: 0
                                    protect_count: 0
                                    rate: 62500000
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks:
                                      gem0_tx:
                                        name: gem0_tx
                                        enable_count: 0
                                        prepare_count: 0
                                        protect_count: 0
                                        rate: 62500000
                                        accuracy: 0
                                        phase: 0
                                        duty_cycle: 50000
                                        derived_clocks: {}
                                        parent: gem0_ref
                                    parent: gem0_ref_ung
                                parent: gem0_ref_ung_div1
                            parent: gem0_ref_ung_mux
                        parent: iopll
                      gem1_ref_ung_mux:
                        name: gem1_ref_ung_mux
                        enable_count: 0
                        prepare_count: 0
                        protect_count: 0
                        rate: 1499999985
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          gem1_ref_ung_div1:
                            name: gem1_ref_ung_div1
                            enable_count: 0
                            prepare_count: 0
                            protect_count: 0
                            rate: 62500000
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              gem1_ref_ung:
                                name: gem1_ref_ung
                                enable_count: 0
                                prepare_count: 0
                                protect_count: 0
                                rate: 62500000
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  gem1_ref:
                                    name: gem1_ref
                                    enable_count: 0
                                    prepare_count: 0
                                    protect_count: 0
                                    rate: 62500000
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks:
                                      gem1_tx:
                                        name: gem1_tx
                                        enable_count: 0
                                        prepare_count: 0
                                        protect_count: 0
                                        rate: 62500000
                                        accuracy: 0
                                        phase: 0
                                        duty_cycle: 50000
                                        derived_clocks: {}
                                        parent: gem1_ref
                                    parent: gem1_ref_ung
                                parent: gem1_ref_ung_div1
                            parent: gem1_ref_ung_mux
                        parent: iopll
                      gem2_ref_ung_mux:
                        name: gem2_ref_ung_mux
                        enable_count: 0
                        prepare_count: 0
                        protect_count: 0
                        rate: 1499999985
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          gem2_ref_ung_div1:
                            name: gem2_ref_ung_div1
                            enable_count: 0
                            prepare_count: 0
                            protect_count: 0
                            rate: 62500000
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              gem2_ref_ung:
                                name: gem2_ref_ung
                                enable_count: 0
                                prepare_count: 0
                                protect_count: 0
                                rate: 62500000
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  gem2_ref:
                                    name: gem2_ref
                                    enable_count: 0
                                    prepare_count: 0
                                    protect_count: 0
                                    rate: 62500000
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks:
                                      gem2_tx:
                                        name: gem2_tx
                                        enable_count: 0
                                        prepare_count: 0
                                        protect_count: 0
                                        rate: 62500000
                                        accuracy: 0
                                        phase: 0
                                        duty_cycle: 50000
                                        derived_clocks: {}
                                        parent: gem2_ref
                                    parent: gem2_ref_ung
                                parent: gem2_ref_ung_div1
                            parent: gem2_ref_ung_mux
                        parent: iopll
                      gem3_ref_ung_mux:
                        name: gem3_ref_ung_mux
                        enable_count: 0
                        prepare_count: 0
                        protect_count: 0
                        rate: 1499999985
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          gem3_ref_ung_div1:
                            name: gem3_ref_ung_div1
                            enable_count: 0
                            prepare_count: 0
                            protect_count: 0
                            rate: 62500000
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              gem3_ref_ung:
                                name: gem3_ref_ung
                                enable_count: 0
                                prepare_count: 0
                                protect_count: 0
                                rate: 62500000
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  gem3_ref:
                                    name: gem3_ref
                                    enable_count: 0
                                    prepare_count: 0
                                    protect_count: 0
                                    rate: 62500000
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks:
                                      gem3_tx:
                                        name: gem3_tx
                                        enable_count: 0
                                        prepare_count: 0
                                        protect_count: 0
                                        rate: 62500000
                                        accuracy: 0
                                        phase: 0
                                        duty_cycle: 50000
                                        derived_clocks: {}
                                        parent: gem3_ref
                                    parent: gem3_ref_ung
                                parent: gem3_ref_ung_div1
                            parent: gem3_ref_ung_mux
                        parent: iopll
                    parent: iopll_int_mux
                parent: iopll_int
            parent: iopll_pre_src
        parent: pss_ref_clk
      iopll_post_src:
        name: iopll_post_src
        enable_count: 0
        prepare_count: 0
        protect_count: 0
        rate: 33333333
        accuracy: 0
        phase: 0
        duty_cycle: 50000
        derived_clocks: {}
        parent: pss_ref_clk
      rpll_pre_src:
        name: rpll_pre_src
        enable_count: 1
        prepare_count: 1
        protect_count: 1
        rate: 33333333
        accuracy: 0
        phase: 0
        duty_cycle: 50000
        derived_clocks:
          rpll_int:
            name: rpll_int
            enable_count: 1
            prepare_count: 1
            protect_count: 1
            rate: 2310143511
            accuracy: 0
            phase: 0
            duty_cycle: 50000
            derived_clocks:
              rpll_half:
                name: rpll_half
                enable_count: 1
                prepare_count: 1
                protect_count: 1
                rate: 1155071755
                accuracy: 0
                phase: 0
                duty_cycle: 50000
                derived_clocks:
                  rpll_int_mux:
                    name: rpll_int_mux
                    enable_count: 1
                    prepare_count: 1
                    protect_count: 1
                    rate: 1155071755
                    accuracy: 0
                    phase: 0
                    duty_cycle: 50000
                    derived_clocks:
                      rpll:
                        name: rpll
                        enable_count: 1
                        prepare_count: 1
                        protect_count: 1
                        rate: 1155071755
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          rpll_to_fpd:
                            name: rpll_to_fpd
                            enable_count: 1
                            prepare_count: 1
                            protect_count: 1
                            rate: 24575995
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              dp_audio_ref_mux:
                                name: dp_audio_ref_mux
                                enable_count: 1
                                prepare_count: 1
                                protect_count: 1
                                rate: 24575995
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  dp_audio_ref_div1:
                                    name: dp_audio_ref_div1
                                    enable_count: 1
                                    prepare_count: 1
                                    protect_count: 1
                                    rate: 24575995
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks:
                                      dp_audio_ref_div2:
                                        name: dp_audio_ref_div2
                                        enable_count: 1
                                        prepare_count: 1
                                        protect_count: 1
                                        rate: 24575995
                                        accuracy: 0
                                        phase: 0
                                        duty_cycle: 50000
                                        derived_clocks:
                                          dp_audio_ref:
                                            name: dp_audio_ref
                                            enable_count: 1
                                            prepare_count: 1
                                            protect_count: 1
                                            rate: 24575995
                                            accuracy: 0
                                            phase: 0
                                            duty_cycle: 50000
                                            derived_clocks: {}
                                            parent: dp_audio_ref_div2
                                        parent: dp_audio_ref_div1
                                    parent: dp_audio_ref_mux
                                parent: rpll_to_fpd
                              dp_stc_ref_mux:
                                name: dp_stc_ref_mux
                                enable_count: 0
                                prepare_count: 0
                                protect_count: 0
                                rate: 24575995
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  dp_stc_ref_div1:
                                    name: dp_stc_ref_div1
                                    enable_count: 0
                                    prepare_count: 0
                                    protect_count: 0
                                    rate: 1638400
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks:
                                      dp_stc_ref_div2:
                                        name: dp_stc_ref_div2
                                        enable_count: 0
                                        prepare_count: 0
                                        protect_count: 0
                                        rate: 1638400
                                        accuracy: 0
                                        phase: 0
                                        duty_cycle: 50000
                                        derived_clocks:
                                          dp_stc_ref:
                                            name: dp_stc_ref
                                            enable_count: 0
                                            prepare_count: 0
                                            protect_count: 0
                                            rate: 1638400
                                            accuracy: 0
                                            phase: 0
                                            duty_cycle: 50000
                                            derived_clocks: {}
                                            parent: dp_stc_ref_div2
                                        parent: dp_stc_ref_div1
                                    parent: dp_stc_ref_mux
                                parent: rpll_to_fpd
                            parent: rpll
                        parent: rpll_int_mux
                    parent: rpll_half
                parent: rpll_int
            parent: rpll_pre_src
        parent: pss_ref_clk
      rpll_post_src:
        name: rpll_post_src
        enable_count: 0
        prepare_count: 0
        protect_count: 0
        rate: 33333333
        accuracy: 0
        phase: 0
        duty_cycle: 50000
        derived_clocks: {}
        parent: pss_ref_clk
      apll_pre_src:
        name: apll_pre_src
        enable_count: 1
        prepare_count: 1
        protect_count: 1
        rate: 33333333
        accuracy: 0
        phase: 0
        duty_cycle: 50000
        derived_clocks:
          apll_int:
            name: apll_int
            enable_count: 1
            prepare_count: 1
            protect_count: 1
            rate: 2399999976
            accuracy: 0
            phase: 0
            duty_cycle: 50000
            derived_clocks:
              apll_half:
                name: apll_half
                enable_count: 1
                prepare_count: 1
                protect_count: 1
                rate: 1199999988
                accuracy: 0
                phase: 0
                duty_cycle: 50000
                derived_clocks:
                  apll_int_mux:
                    name: apll_int_mux
                    enable_count: 1
                    prepare_count: 1
                    protect_count: 1
                    rate: 1199999988
                    accuracy: 0
                    phase: 0
                    duty_cycle: 50000
                    derived_clocks:
                      apll:
                        name: apll
                        enable_count: 1
                        prepare_count: 1
                        protect_count: 1
                        rate: 1199999988
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          acpu_mux:
                            name: acpu_mux
                            enable_count: 0
                            prepare_count: 0
                            protect_count: 0
                            rate: 1199999988
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              acpu:
                                name: acpu
                                enable_count: 0
                                prepare_count: 0
                                protect_count: 0
                                rate: 1199999988
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks: {}
                                parent: acpu_mux
                            parent: apll
                          gdma_ref_mux:
                            name: gdma_ref_mux
                            enable_count: 0
                            prepare_count: 0
                            protect_count: 0
                            rate: 1199999988
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              gdma_ref_div1:
                                name: gdma_ref_div1
                                enable_count: 0
                                prepare_count: 0
                                protect_count: 0
                                rate: 599999994
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  gdma_ref:
                                    name: gdma_ref
                                    enable_count: 0
                                    prepare_count: 0
                                    protect_count: 0
                                    rate: 599999994
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks: {}
                                    parent: gdma_ref_div1
                                parent: gdma_ref_mux
                            parent: apll
                          dpdma_ref_mux:
                            name: dpdma_ref_mux
                            enable_count: 1
                            prepare_count: 1
                            protect_count: 1
                            rate: 1199999988
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              dpdma_ref_div1:
                                name: dpdma_ref_div1
                                enable_count: 1
                                prepare_count: 1
                                protect_count: 1
                                rate: 599999994
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  dpdma_ref:
                                    name: dpdma_ref
                                    enable_count: 1
                                    prepare_count: 1
                                    protect_count: 1
                                    rate: 599999994
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks: {}
                                    parent: dpdma_ref_div1
                                parent: dpdma_ref_mux
                            parent: apll
                        parent: apll_int_mux
                    parent: apll_half
                parent: apll_int
            parent: apll_pre_src
        parent: pss_ref_clk
      apll_post_src:
        name: apll_post_src
        enable_count: 0
        prepare_count: 0
        protect_count: 0
        rate: 33333333
        accuracy: 0
        phase: 0
        duty_cycle: 50000
        derived_clocks: {}
        parent: pss_ref_clk
      dpll_pre_src:
        name: dpll_pre_src
        enable_count: 0
        prepare_count: 0
        protect_count: 0
        rate: 33333333
        accuracy: 0
        phase: 0
        duty_cycle: 50000
        derived_clocks:
          dpll_int:
            name: dpll_int
            enable_count: 0
            prepare_count: 0
            protect_count: 0
            rate: 2133333312
            accuracy: 0
            phase: 0
            duty_cycle: 50000
            derived_clocks:
              dpll_half:
                name: dpll_half
                enable_count: 0
                prepare_count: 0
                protect_count: 0
                rate: 1066666656
                accuracy: 0
                phase: 0
                duty_cycle: 50000
                derived_clocks:
                  dpll_int_mux:
                    name: dpll_int_mux
                    enable_count: 0
                    prepare_count: 0
                    protect_count: 0
                    rate: 1066666656
                    accuracy: 0
                    phase: 0
                    duty_cycle: 50000
                    derived_clocks:
                      dpll:
                        name: dpll
                        enable_count: 0
                        prepare_count: 0
                        protect_count: 0
                        rate: 1066666656
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          dpll_to_lpd:
                            name: dpll_to_lpd
                            enable_count: 0
                            prepare_count: 0
                            protect_count: 0
                            rate: 355555552
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks: {}
                            parent: dpll
                          sata_ref_mux:
                            name: sata_ref_mux
                            enable_count: 0
                            prepare_count: 0
                            protect_count: 0
                            rate: 1066666656
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              sata_ref_div1:
                                name: sata_ref_div1
                                enable_count: 0
                                prepare_count: 0
                                protect_count: 0
                                rate: 88888888
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  sata_ref:
                                    name: sata_ref
                                    enable_count: 0
                                    prepare_count: 0
                                    protect_count: 0
                                    rate: 88888888
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks: {}
                                    parent: sata_ref_div1
                                parent: sata_ref_mux
                            parent: dpll
                          pcie_ref_mux:
                            name: pcie_ref_mux
                            enable_count: 0
                            prepare_count: 0
                            protect_count: 0
                            rate: 1066666656
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              pcie_ref_div1:
                                name: pcie_ref_div1
                                enable_count: 0
                                prepare_count: 0
                                protect_count: 0
                                rate: 88888888
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  pcie_ref:
                                    name: pcie_ref
                                    enable_count: 0
                                    prepare_count: 0
                                    protect_count: 0
                                    rate: 88888888
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks: {}
                                    parent: pcie_ref_div1
                                parent: pcie_ref_mux
                            parent: dpll
                        parent: dpll_int_mux
                    parent: dpll_half
                parent: dpll_int
            parent: dpll_pre_src
        parent: pss_ref_clk
      dpll_post_src:
        name: dpll_post_src
        enable_count: 0
        prepare_count: 0
        protect_count: 0
        rate: 33333333
        accuracy: 0
        phase: 0
        duty_cycle: 50000
        derived_clocks: {}
        parent: pss_ref_clk
      vpll_pre_src:
        name: vpll_pre_src
        enable_count: 0
        prepare_count: 0
        protect_count: 0
        rate: 33333333
        accuracy: 0
        phase: 0
        duty_cycle: 50000
        derived_clocks:
          vpll_int:
            name: vpll_int
            enable_count: 0
            prepare_count: 0
            protect_count: 0
            rate: 2366666643
            accuracy: 0
            phase: 0
            duty_cycle: 50000
            derived_clocks:
              vpll_half:
                name: vpll_half
                enable_count: 0
                prepare_count: 0
                protect_count: 0
                rate: 1183333321
                accuracy: 0
                phase: 0
                duty_cycle: 50000
                derived_clocks:
                  vpll_int_mux:
                    name: vpll_int_mux
                    enable_count: 0
                    prepare_count: 0
                    protect_count: 0
                    rate: 1183333321
                    accuracy: 0
                    phase: 0
                    duty_cycle: 50000
                    derived_clocks:
                      vpll:
                        name: vpll
                        enable_count: 0
                        prepare_count: 0
                        protect_count: 0
                        rate: 1183333321
                        accuracy: 0
                        phase: 0
                        duty_cycle: 50000
                        derived_clocks:
                          vpll_to_lpd:
                            name: vpll_to_lpd
                            enable_count: 0
                            prepare_count: 0
                            protect_count: 0
                            rate: 394444441
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks: {}
                            parent: vpll
                          dp_video_ref_mux:
                            name: dp_video_ref_mux
                            enable_count: 0
                            prepare_count: 0
                            protect_count: 0
                            rate: 1183333321
                            accuracy: 0
                            phase: 0
                            duty_cycle: 50000
                            derived_clocks:
                              dp_video_ref_div1:
                                name: dp_video_ref_div1
                                enable_count: 0
                                prepare_count: 0
                                protect_count: 0
                                rate: 295833331
                                accuracy: 0
                                phase: 0
                                duty_cycle: 50000
                                derived_clocks:
                                  dp_video_ref_div2:
                                    name: dp_video_ref_div2
                                    enable_count: 0
                                    prepare_count: 0
                                    protect_count: 0
                                    rate: 295833331
                                    accuracy: 0
                                    phase: 0
                                    duty_cycle: 50000
                                    derived_clocks:
                                      dp_video_ref:
                                        name: dp_video_ref
                                        enable_count: 0
                                        prepare_count: 0
                                        protect_count: 0
                                        rate: 295833331
                                        accuracy: 0
                                        phase: 0
                                        duty_cycle: 50000
                                        derived_clocks: {}
                                        parent: dp_video_ref_div2
                                    parent: dp_video_ref_div1
                                parent: dp_video_ref_mux
                            parent: vpll
                        parent: vpll_int_mux
                    parent: vpll_half
                parent: vpll_int
            parent: vpll_pre_src
        parent: pss_ref_clk
      vpll_post_src:
        name: vpll_post_src
        enable_count: 0
        prepare_count: 0
        protect_count: 0
        rate: 33333333
        accuracy: 0
        phase: 0
        duty_cycle: 50000
        derived_clocks: {}
        parent: pss_ref_clk
    parent:
  video_clk:
    name: video_clk
    enable_count: 0
    prepare_count: 0
    protect_count: 0
    rate: 27000000
    accuracy: 0
    phase: 0
    duty_cycle: 50000
    derived_clocks: {}
    parent:
  pss_alt_ref_clk:
    name: pss_alt_ref_clk
    enable_count: 0
    prepare_count: 0
    protect_count: 0
    rate: 0
    accuracy: 0
    phase: 0
    duty_cycle: 50000
    derived_clocks: {}
    parent:
  gt_crx_ref_clk:
    name: gt_crx_ref_clk
    enable_count: 0
    prepare_count: 0
    protect_count: 0
    rate: 108000000
    accuracy: 0
    phase: 0
    duty_cycle: 50000
    derived_clocks: {}
    parent:
  aux_ref_clk:
    name: aux_ref_clk
    enable_count: 0
    prepare_count: 0
    protect_count: 0
    rate: 27000000
    accuracy: 0
    phase: 0
    duty_cycle: 50000
    derived_clocks: {}
    parent:
  dp_aclk:
    name: dp_aclk
    enable_count: 1
    prepare_count: 1
    protect_count: 0
    rate: 100000000
    accuracy: 100
    phase: 0
    duty_cycle: 50000
    derived_clocks: {}
    parent:
devices:
  /:
    phandle:
    path: ///
    compatible:
    - avnet,ultra96-rev1
    - avnet,ultra96
    - xlnx,zynqmp-zcu100-revC
    - xlnx,zynqmp-zcu100
    - xlnx,zynqmp
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  amba_pl@0:
    phandle:
    path: //amba_pl@0
    compatible:
    - simple-bus
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  PWM_w_Int@a0070000:
    phandle:
    path: /amba_pl@0/PWM_w_Int@a0070000
    compatible:
    - xlnx,PWM-w-Int-1.0
    interrupts:
    - type: 0x0
      num: 92
      flags: 0x4
    aliases: []
    clock_names:
    - s00_axi_aclk
    clocks:
    - '3'
    - '71'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xa0070000
    virtual_start_addr: 0xa0070000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  system_management_wiz@a0080000:
    phandle:
    path: /amba_pl@0/system_management_wiz@a0080000
    compatible:
    - xlnx,system-management-wiz-1.3
    interrupts: []
    aliases: []
    clock_names:
    - s_axi_aclk
    clocks:
    - '3'
    - '71'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xa0080000
    virtual_start_addr: 0xa0080000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  gpio@a0040000:
    phandle:
    path: /amba_pl@0/gpio@a0040000
    compatible:
    - xlnx,axi-gpio-2.0
    - xlnx,xps-gpio-1.00.a
    interrupts: []
    aliases: []
    clock_names:
    - s_axi_aclk
    clocks:
    - '3'
    - '71'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xa0040000
    virtual_start_addr: 0xa0040000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  interrupt-controller@a0090000:
    phandle:
    path: /amba_pl@0/interrupt-controller@a0090000
    compatible:
    - xlnx,axi-intc-4.1
    - xlnx,xps-intc-1.00.a
    interrupts: []
    aliases: []
    clock_names:
    - s_axi_aclk
    clocks:
    - '3'
    - '71'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xa0090000
    virtual_start_addr: 0xa0090000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  PWM_w_Int@a0060000:
    phandle:
    path: /amba_pl@0/PWM_w_Int@a0060000
    compatible:
    - xlnx,PWM-w-Int-1.0
    interrupts:
    - type: 0x0
      num: 91
      flags: 0x4
    aliases: []
    clock_names:
    - s00_axi_aclk
    clocks:
    - '3'
    - '71'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xa0060000
    virtual_start_addr: 0xa0060000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  zyxclmm_drm:
    phandle:
    path: /amba_pl@0/zyxclmm_drm
    compatible:
    - xlnx,zocl
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  gpio@a0050000:
    phandle:
    path: /amba_pl@0/gpio@a0050000
    compatible:
    - xlnx,axi-gpio-2.0
    - xlnx,xps-gpio-1.00.a
    interrupts: []
    aliases: []
    clock_names:
    - s_axi_aclk
    clocks:
    - '3'
    - '71'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xa0050000
    virtual_start_addr: 0xa0050000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  axi_bram_ctrl@a0000000:
    phandle:
    path: /amba_pl@0/axi_bram_ctrl@a0000000
    compatible:
    - xlnx,axi-bram-ctrl-4.1
    interrupts: []
    aliases: []
    clock_names:
    - s_axi_aclk
    clocks:
    - '3'
    - '71'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xa0000000
    virtual_start_addr: 0xa0000000
    size: 0x2000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  gpio@a0030000:
    phandle:
    path: /amba_pl@0/gpio@a0030000
    compatible:
    - xlnx,axi-gpio-2.0
    - xlnx,xps-gpio-1.00.a
    interrupts: []
    aliases: []
    clock_names:
    - s_axi_aclk
    clocks:
    - '3'
    - '71'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xa0030000
    virtual_start_addr: 0xa0030000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  serial@a0020000:
    phandle:
    path: /amba_pl@0/serial@a0020000
    compatible:
    - xlnx,xps-uart16550-2.00.a
    - ns16550a
    interrupts:
    - type: 0x0
      num: 90
      flags: 0x4
    aliases:
    - serial1
    clock_names:
    - s_axi_aclk
    clocks:
    - '3'
    - '71'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xa0020000
    virtual_start_addr: 0xa0020000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  serial@a0010000:
    phandle:
    path: /amba_pl@0/serial@a0010000
    compatible:
    - xlnx,xps-uart16550-2.00.a
    - ns16550a
    interrupts:
    - type: 0x0
      num: 89
      flags: 0x4
    aliases:
    - serial3
    clock_names:
    - s_axi_aclk
    clocks:
    - '3'
    - '71'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xa0010000
    virtual_start_addr: 0xa0010000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  pmu:
    phandle:
    path: //pmu
    compatible:
    - arm,armv8-pmuv3
    interrupts:
    - type: 0x0
      num: 143
      flags: 0x4
    - type: 0x0
      num: 144
      flags: 0x4
    - type: 0x0
      num: 145
      flags: 0x4
    - type: 0x0
      num: 146
      flags: 0x4
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  pss_alt_ref_clk:
    phandle: 8
    path: //pss_alt_ref_clk
    compatible:
    - fixed-clock
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  amba_apu@0:
    phandle:
    path: //amba_apu@0
    compatible:
    - simple-bus
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  pcap:
    phandle: 11
    path: //pcap
    compatible:
    - xlnx,zynqmp-pcap-fpga
    interrupts: []
    aliases: []
    clock_names:
    - ref_clk
    clocks:
    - '3'
    - '41'
    clock_output_names: []
    clock_cells: 0
  timer:
    phandle:
    path: //timer
    compatible:
    - arm,armv8-timer
    interrupts:
    - type: 0x1
      num: 13
      flags: 0xf08
    - type: 0x1
      num: 14
      flags: 0xf08
    - type: 0x1
      num: 11
      flags: 0xf08
    - type: 0x1
      num: 10
      flags: 0xf08
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  zynqmp-firmware:
    phandle: 12
    path: /firmware/zynqmp-firmware
    compatible:
    - xlnx,zynqmp-firmware
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  reset-controller:
    phandle: 20
    path: /firmware/zynqmp-firmware/reset-controller
    compatible:
    - xlnx,zynqmp-reset
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  pinctrl:
    phandle:
    path: /firmware/zynqmp-firmware/pinctrl
    compatible:
    - xlnx,zynqmp-pinctrl
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  clock-controller:
    phandle: 3
    path: /firmware/zynqmp-firmware/clock-controller
    compatible:
    - xlnx,zynqmp-clk
    interrupts: []
    aliases: []
    clock_names:
    - pss_ref_clk
    - video_clk
    - pss_alt_ref_clk
    - aux_ref_clk
    - gt_crx_ref_clk
    clocks:
    - '6'
    - '7'
    - '8'
    - '9'
    - '10'
    clock_output_names: []
    clock_cells: 1
  zynqmp-power:
    phandle:
    path: /firmware/zynqmp-firmware/zynqmp-power
    compatible:
    - xlnx,zynqmp-power
    interrupts:
    - type: 0x0
      num: 35
      flags: 0x4
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  cpu_opp_table:
    phandle: 1
    path: //cpu_opp_table
    compatible:
    - operating-points-v2
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  iio-hwmon:
    phandle:
    path: //iio-hwmon
    compatible:
    - iio-hwmon
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  fixedregulator-mmcsdio:
    phandle: 22
    path: //fixedregulator-mmcsdio
    compatible:
    - regulator-fixed
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  zynqmp_ipi:
    phandle:
    path: //zynqmp_ipi
    compatible:
    - xlnx,zynqmp-ipi-mailbox
    interrupts:
    - type: 0x0
      num: 35
      flags: 0x4
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  xlnk:
    phandle:
    path: //xlnk
    compatible:
    - xlnx,xlnk-1.0
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  fclk2:
    phandle:
    path: //fclk2
    compatible:
    - xlnx,fclk
    interrupts: []
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '73'
    clock_output_names: []
    clock_cells: 0
  sha384:
    phandle:
    path: //sha384
    compatible:
    - xlnx,zynqmp-keccak-384
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  aux_ref_clk:
    phandle: 9
    path: //aux_ref_clk
    compatible:
    - fixed-clock
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  sdio_pwrseq:
    phandle: 21
    path: //sdio_pwrseq
    compatible:
    - mmc-pwrseq-simple
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  gt_crx_ref_clk:
    phandle: 10
    path: //gt_crx_ref_clk
    compatible:
    - fixed-clock
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  amba:
    phandle:
    path: //amba
    compatible:
    - simple-bus
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  serial@ff000000:
    phandle:
    path: /amba/serial@ff000000
    compatible:
    - cdns,uart-r1p12
    - xlnx,xuartps
    interrupts:
    - type: 0x0
      num: 21
      flags: 0x4
    aliases:
    - serial2
    clock_names:
    - uart_clk
    - pclk
    clocks:
    - '3'
    - '56'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff000000
    virtual_start_addr: 0xff000000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  can@ff070000:
    phandle:
    path: /amba/can@ff070000
    compatible:
    - xlnx,zynq-can-1.0
    interrupts:
    - type: 0x0
      num: 24
      flags: 0x4
    aliases: []
    clock_names:
    - can_clk
    - pclk
    clocks:
    - '3'
    - '64'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff070000
    virtual_start_addr: 0xff070000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  ams@ffa50000:
    phandle: 38
    path: /amba/ams@ffa50000
    compatible:
    - xlnx,zynqmp-ams
    interrupts:
    - type: 0x0
      num: 56
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '70'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffa50000
    virtual_start_addr: 0xffa50000
    size: 0x800
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  ams_ps@ffa50800:
    phandle:
    path: /amba/ams@ffa50000/ams_ps@ffa50800
    compatible:
    - xlnx,zynqmp-ams-ps
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  ams_pl@ffa50c00:
    phandle:
    path: /amba/ams@ffa50000/ams_pl@ffa50c00
    compatible:
    - xlnx,zynqmp-ams-pl
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  watchdog@fd4d0000:
    phandle:
    path: /amba/watchdog@fd4d0000
    compatible:
    - cdns,wdt-r1p2
    interrupts:
    - type: 0x0
      num: 113
      flags: 0x1
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '75'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd4d0000
    virtual_start_addr: 0xfd4d0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@fd560000:
    phandle:
    path: /amba/dma@fd560000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 130
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '19'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd560000
    virtual_start_addr: 0xfd560000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  watchdog@ff150000:
    phandle:
    path: /amba/watchdog@ff150000
    compatible:
    - cdns,wdt-r1p2
    interrupts:
    - type: 0x0
      num: 52
      flags: 0x1
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '112'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff150000
    virtual_start_addr: 0xff150000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  timer@ff140000:
    phandle:
    path: /amba/timer@ff140000
    compatible:
    - cdns,ttc
    interrupts:
    - type: 0x0
      num: 45
      flags: 0x4
    - type: 0x0
      num: 46
      flags: 0x4
    - type: 0x0
      num: 47
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff140000
    virtual_start_addr: 0xff140000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  gpu@fd4b0000:
    phandle:
    path: /amba/gpu@fd4b0000
    compatible:
    - arm,mali-400
    - arm,mali-utgard
    interrupts:
    - type: 0x0
      num: 132
      flags: 0x4
    - type: 0x0
      num: 132
      flags: 0x4
    - type: 0x0
      num: 132
      flags: 0x4
    - type: 0x0
      num: 132
      flags: 0x4
    - type: 0x0
      num: 132
      flags: 0x4
    - type: 0x0
      num: 132
      flags: 0x4
    aliases: []
    clock_names:
    - gpu
    - gpu_pp0
    - gpu_pp1
    clocks:
    - '3'
    - '24'
    - '3'
    - '25'
    - '3'
    - '26'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd4b0000
    virtual_start_addr: 0xfd4b0000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@ffae0000:
    phandle:
    path: /amba/dma@ffae0000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 83
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '68'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffae0000
    virtual_start_addr: 0xffae0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  zynqmp_r5_rproc@0:
    phandle:
    path: /amba/zynqmp_r5_rproc@0
    compatible:
    - xlnx,zynqmp-r5-remoteproc-1.0
    interrupts:
    - type: 0x0
      num: 29
      flags: 0x4
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff9a0100
    virtual_start_addr: 0xff9a0100
    size: 0x100
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  zynqmp_r5_rproc@0.0:
    phandle:
    path: /amba/zynqmp_r5_rproc@0
    compatible:
    - xlnx,zynqmp-r5-remoteproc-1.0
    interrupts:
    - type: 0x0
      num: 29
      flags: 0x4
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff340000
    virtual_start_addr: 0xff340000
    size: 0x100
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  zynqmp_r5_rproc@0.1:
    phandle:
    path: /amba/zynqmp_r5_rproc@0
    compatible:
    - xlnx,zynqmp-r5-remoteproc-1.0
    interrupts:
    - type: 0x0
      num: 29
      flags: 0x4
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff9a0000
    virtual_start_addr: 0xff9a0000
    size: 0x100
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  ahci@fd0c0000:
    phandle:
    path: /amba/ahci@fd0c0000
    compatible:
    - ceva,ahci-1v84
    interrupts:
    - type: 0x0
      num: 133
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '22'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd0c0000
    virtual_start_addr: 0xfd0c0000
    size: 0x2000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  ethernet@ff0c0000:
    phandle:
    path: /amba/ethernet@ff0c0000
    compatible:
    - cdns,zynqmp-gem
    - cdns,gem
    interrupts:
    - type: 0x0
      num: 59
      flags: 0x4
    - type: 0x0
      num: 59
      flags: 0x4
    aliases: []
    clock_names:
    - pclk
    - hclk
    - tx_clk
    - rx_clk
    - tsu_clk
    clocks:
    - '3'
    - '31'
    - '3'
    - '105'
    - '3'
    - '46'
    - '3'
    - '50'
    - '3'
    - '44'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff0c0000
    virtual_start_addr: 0xff0c0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  spi@ff050000:
    phandle:
    path: /amba/spi@ff050000
    compatible:
    - cdns,spi-r1p6
    interrupts:
    - type: 0x0
      num: 20
      flags: 0x4
    aliases:
    - spi1
    clock_names:
    - ref_clk
    - pclk
    clocks:
    - '3'
    - '59'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff050000
    virtual_start_addr: 0xff050000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  spidev@0x00:
    phandle:
    path: /amba/spi@ff050000/spidev@0x00
    compatible:
    - rohm,dh2228fv
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  timer@ff130000:
    phandle:
    path: /amba/timer@ff130000
    compatible:
    - cdns,ttc
    interrupts:
    - type: 0x0
      num: 42
      flags: 0x4
    - type: 0x0
      num: 43
      flags: 0x4
    - type: 0x0
      num: 44
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff130000
    virtual_start_addr: 0xff130000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  memory-controller@ff960000:
    phandle:
    path: /amba/memory-controller@ff960000
    compatible:
    - xlnx,zynqmp-ocmc-1.0
    interrupts:
    - type: 0x0
      num: 10
      flags: 0x4
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff960000
    virtual_start_addr: 0xff960000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@fd4c0000:
    phandle: 28
    path: /amba/dma@fd4c0000
    compatible:
    - xlnx,dpdma
    interrupts:
    - type: 0x0
      num: 122
      flags: 0x4
    aliases: []
    clock_names:
    - axi_clk
    clocks:
    - '3'
    - '20'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd4c0000
    virtual_start_addr: 0xfd4c0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma-audio1channel:
    phandle:
    path: /amba/dma@fd4c0000/dma-audio1channel
    compatible:
    - xlnx,audio1
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  dma-video2channel:
    phandle:
    path: /amba/dma@fd4c0000/dma-video2channel
    compatible:
    - xlnx,video2
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  dma-video0channel:
    phandle:
    path: /amba/dma@fd4c0000/dma-video0channel
    compatible:
    - xlnx,video0
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  dma-graphicschannel:
    phandle:
    path: /amba/dma@fd4c0000/dma-graphicschannel
    compatible:
    - xlnx,graphics
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  dma-audio0channel:
    phandle:
    path: /amba/dma@fd4c0000/dma-audio0channel
    compatible:
    - xlnx,audio0
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  dma-video1channel:
    phandle:
    path: /amba/dma@fd4c0000/dma-video1channel
    compatible:
    - xlnx,video1
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  tcm@ffe00000:
    phandle: 34
    path: /amba/tcm@ffe00000
    compatible:
    - mmio-sram
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffe00000
    virtual_start_addr: 0xffe00000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@ffaf0000:
    phandle:
    path: /amba/dma@ffaf0000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 84
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '68'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffaf0000
    virtual_start_addr: 0xffaf0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@ffa80000:
    phandle:
    path: /amba/dma@ffa80000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 77
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '68'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffa80000
    virtual_start_addr: 0xffa80000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  serial@ff010000:
    phandle:
    path: /amba/serial@ff010000
    compatible:
    - cdns,uart-r1p12
    - xlnx,xuartps
    interrupts:
    - type: 0x0
      num: 22
      flags: 0x4
    aliases:
    - serial0
    clock_names:
    - uart_clk
    - pclk
    clocks:
    - '3'
    - '57'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff010000
    virtual_start_addr: 0xff010000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@fd530000:
    phandle:
    path: /amba/dma@fd530000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 127
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '19'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd530000
    virtual_start_addr: 0xfd530000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@fd500000:
    phandle:
    path: /amba/dma@fd500000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 124
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '19'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd500000
    virtual_start_addr: 0xfd500000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  ethernet@ff0e0000:
    phandle:
    path: /amba/ethernet@ff0e0000
    compatible:
    - cdns,zynqmp-gem
    - cdns,gem
    interrupts:
    - type: 0x0
      num: 63
      flags: 0x4
    - type: 0x0
      num: 63
      flags: 0x4
    aliases: []
    clock_names:
    - pclk
    - hclk
    - tx_clk
    - rx_clk
    - tsu_clk
    clocks:
    - '3'
    - '31'
    - '3'
    - '107'
    - '3'
    - '48'
    - '3'
    - '52'
    - '3'
    - '44'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff0e0000
    virtual_start_addr: 0xff0e0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  ethernet@ff0b0000:
    phandle:
    path: /amba/ethernet@ff0b0000
    compatible:
    - cdns,zynqmp-gem
    - cdns,gem
    interrupts:
    - type: 0x0
      num: 57
      flags: 0x4
    - type: 0x0
      num: 57
      flags: 0x4
    aliases: []
    clock_names:
    - pclk
    - hclk
    - tx_clk
    - rx_clk
    - tsu_clk
    clocks:
    - '3'
    - '31'
    - '3'
    - '104'
    - '3'
    - '45'
    - '3'
    - '49'
    - '3'
    - '44'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff0b0000
    virtual_start_addr: 0xff0b0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@fd510000:
    phandle:
    path: /amba/dma@fd510000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 125
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '19'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd510000
    virtual_start_addr: 0xfd510000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@fd520000:
    phandle:
    path: /amba/dma@fd520000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 126
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '19'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd520000
    virtual_start_addr: 0xfd520000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@ffac0000:
    phandle:
    path: /amba/dma@ffac0000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 81
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '68'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffac0000
    virtual_start_addr: 0xffac0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@fd540000:
    phandle:
    path: /amba/dma@fd540000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 128
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '19'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd540000
    virtual_start_addr: 0xfd540000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  tcm@ffe20000:
    phandle: 35
    path: /amba/tcm@ffe20000
    compatible:
    - mmio-sram
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffe20000
    virtual_start_addr: 0xffe20000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  ddr@3ed00000:
    phandle: 36
    path: /amba/ddr@3ed00000
    compatible:
    - mmio-sram
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0x3ed00000
    virtual_start_addr: 0x3ed00000
    size: 0x40000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@ffaa0000:
    phandle:
    path: /amba/dma@ffaa0000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 79
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '68'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffaa0000
    virtual_start_addr: 0xffaa0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  i2c@ff030000:
    phandle:
    path: /amba/i2c@ff030000
    compatible:
    - cdns,i2c-r1p14
    - cdns,i2c-r1p10
    interrupts:
    - type: 0x0
      num: 18
      flags: 0x4
    aliases:
    - i2c0
    clock_names: []
    clocks:
    - '3'
    - '62'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff030000
    virtual_start_addr: 0xff030000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  i2c-mux@75:
    phandle:
    path: /amba/i2c@ff030000/i2c-mux@75
    compatible:
    - nxp,pca9548
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  pmic@5e:
    phandle:
    path: /amba/i2c@ff030000/i2c-mux@75/i2c@4/pmic@5e
    compatible:
    - ti,tps65086
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  ina226@40:
    phandle:
    path: /amba/i2c@ff030000/i2c-mux@75/i2c@5/ina226@40
    compatible:
    - ti,ina226
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  i2cswitch@75:
    phandle:
    path: /amba/i2c@ff030000/i2cswitch@75
    compatible:
    - nxp,pca9548
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  irps5401@14:
    phandle:
    path: /amba/i2c@ff030000/i2cswitch@75/i2c@4/irps5401@14
    compatible:
    - infineon,irps5401
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  ir38060@15:
    phandle:
    path: /amba/i2c@ff030000/i2cswitch@75/i2c@4/ir38060@15
    compatible:
    - infineon,ir38060
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  irps5401@13:
    phandle:
    path: /amba/i2c@ff030000/i2cswitch@75/i2c@4/irps5401@13
    compatible:
    - infineon,irps5401
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  usb0@ff9d0000:
    phandle:
    path: /amba/usb0@ff9d0000
    compatible:
    - xlnx,zynqmp-dwc3
    interrupts: []
    aliases: []
    clock_names:
    - bus_clk
    - ref_clk
    clocks:
    - '3'
    - '32'
    - '3'
    - '34'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff9d0000
    virtual_start_addr: 0xff9d0000
    size: 0x100
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dwc3@fe200000:
    phandle:
    path: /amba/usb0@ff9d0000/dwc3@fe200000
    compatible:
    - snps,dwc3
    interrupts:
    - type: 0x0
      num: 65
      flags: 0x4
    - type: 0x0
      num: 69
      flags: 0x4
    - type: 0x0
      num: 75
      flags: 0x4
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfe200000
    virtual_start_addr: 0xfe200000
    size: 0x40000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  rtc@ffa60000:
    phandle:
    path: /amba/rtc@ffa60000
    compatible:
    - xlnx,zynqmp-rtc
    interrupts:
    - type: 0x0
      num: 26
      flags: 0x4
    - type: 0x0
      num: 27
      flags: 0x4
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffa60000
    virtual_start_addr: 0xffa60000
    size: 0x100
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@fd550000:
    phandle:
    path: /amba/dma@fd550000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 129
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '19'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd550000
    virtual_start_addr: 0xfd550000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@ffa90000:
    phandle:
    path: /amba/dma@ffa90000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 78
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '68'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffa90000
    virtual_start_addr: 0xffa90000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  perf-monitor@fd0b0000:
    phandle:
    path: /amba/perf-monitor@fd0b0000
    compatible:
    - xlnx,axi-perf-monitor
    interrupts:
    - type: 0x0
      num: 123
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '28'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd0b0000
    virtual_start_addr: 0xfd0b0000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  mmc@ff160000:
    phandle:
    path: /amba/mmc@ff160000
    compatible:
    - xlnx,zynqmp-8.9a
    - arasan,sdhci-8.9a
    interrupts:
    - type: 0x0
      num: 48
      flags: 0x4
    aliases: []
    clock_names:
    - clk_xin
    - clk_ahb
    clocks:
    - '3'
    - '54'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff160000
    virtual_start_addr: 0xff160000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  spi@ff040000:
    phandle:
    path: /amba/spi@ff040000
    compatible:
    - cdns,spi-r1p6
    interrupts:
    - type: 0x0
      num: 19
      flags: 0x4
    aliases:
    - spi0
    clock_names:
    - ref_clk
    - pclk
    clocks:
    - '3'
    - '58'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff040000
    virtual_start_addr: 0xff040000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  spidev@0x00.0:
    phandle:
    path: /amba/spi@ff040000/spidev@0x00
    compatible:
    - rohm,dh2228fv
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  dma@fd570000:
    phandle:
    path: /amba/dma@fd570000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 131
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '19'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd570000
    virtual_start_addr: 0xfd570000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  zynqmp-display@fd4a0000:
    phandle:
    path: /amba/zynqmp-display@fd4a0000
    compatible:
    - xlnx,zynqmp-dpsub-1.7
    interrupts:
    - type: 0x0
      num: 119
      flags: 0x4
    aliases: []
    clock_names:
    - dp_apb_clk
    - dp_aud_clk
    - dp_vtc_pixel_clk_in
    clocks:
    - '25'
    - '3'
    - '17'
    - '3'
    - '16'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd4a0000
    virtual_start_addr: 0xfd4a0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  zynqmp-display@fd4a0000.0:
    phandle:
    path: /amba/zynqmp-display@fd4a0000
    compatible:
    - xlnx,zynqmp-dpsub-1.7
    interrupts:
    - type: 0x0
      num: 119
      flags: 0x4
    aliases: []
    clock_names:
    - dp_apb_clk
    - dp_aud_clk
    - dp_vtc_pixel_clk_in
    clocks:
    - '25'
    - '3'
    - '17'
    - '3'
    - '16'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd4aa000
    virtual_start_addr: 0xfd4aa000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  zynqmp-display@fd4a0000.1:
    phandle:
    path: /amba/zynqmp-display@fd4a0000
    compatible:
    - xlnx,zynqmp-dpsub-1.7
    interrupts:
    - type: 0x0
      num: 119
      flags: 0x4
    aliases: []
    clock_names:
    - dp_apb_clk
    - dp_aud_clk
    - dp_vtc_pixel_clk_in
    clocks:
    - '25'
    - '3'
    - '17'
    - '3'
    - '16'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd4ab000
    virtual_start_addr: 0xfd4ab000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  zynqmp-display@fd4a0000.2:
    phandle:
    path: /amba/zynqmp-display@fd4a0000
    compatible:
    - xlnx,zynqmp-dpsub-1.7
    interrupts:
    - type: 0x0
      num: 119
      flags: 0x4
    aliases: []
    clock_names:
    - dp_apb_clk
    - dp_aud_clk
    - dp_vtc_pixel_clk_in
    clocks:
    - '25'
    - '3'
    - '17'
    - '3'
    - '16'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd4ac000
    virtual_start_addr: 0xfd4ac000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  zynqmp_dp_snd_pcm1:
    phandle: 30
    path: /amba/zynqmp-display@fd4a0000/zynqmp_dp_snd_pcm1
    compatible:
    - xlnx,dp-snd-pcm
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  zynqmp_dp_snd_pcm0:
    phandle: 29
    path: /amba/zynqmp-display@fd4a0000/zynqmp_dp_snd_pcm0
    compatible:
    - xlnx,dp-snd-pcm
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  zynqmp_dp_snd_codec0:
    phandle: 31
    path: /amba/zynqmp-display@fd4a0000/zynqmp_dp_snd_codec0
    compatible:
    - xlnx,dp-snd-codec
    interrupts: []
    aliases: []
    clock_names:
    - aud_clk
    clocks:
    - '3'
    - '17'
    clock_output_names: []
    clock_cells: 0
  zynqmp_dp_snd_card:
    phandle:
    path: /amba/zynqmp-display@fd4a0000/zynqmp_dp_snd_card
    compatible:
    - xlnx,dp-snd-card
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  usb1@ff9e0000:
    phandle:
    path: /amba/usb1@ff9e0000
    compatible:
    - xlnx,zynqmp-dwc3
    interrupts: []
    aliases: []
    clock_names:
    - bus_clk
    - ref_clk
    clocks:
    - '3'
    - '33'
    - '3'
    - '34'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff9e0000
    virtual_start_addr: 0xff9e0000
    size: 0x100
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dwc3@fe300000:
    phandle:
    path: /amba/usb1@ff9e0000/dwc3@fe300000
    compatible:
    - snps,dwc3
    interrupts:
    - type: 0x0
      num: 70
      flags: 0x4
    - type: 0x0
      num: 74
      flags: 0x4
    - type: 0x0
      num: 76
      flags: 0x4
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfe300000
    virtual_start_addr: 0xfe300000
    size: 0x40000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  timer@ff120000:
    phandle:
    path: /amba/timer@ff120000
    compatible:
    - cdns,ttc
    interrupts:
    - type: 0x0
      num: 39
      flags: 0x4
    - type: 0x0
      num: 40
      flags: 0x4
    - type: 0x0
      num: 41
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff120000
    virtual_start_addr: 0xff120000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  memory-controller@fd070000:
    phandle:
    path: /amba/memory-controller@fd070000
    compatible:
    - xlnx,zynqmp-ddrc-2.40a
    interrupts:
    - type: 0x0
      num: 112
      flags: 0x4
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd070000
    virtual_start_addr: 0xfd070000
    size: 0x30000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  mmc@ff170000:
    phandle:
    path: /amba/mmc@ff170000
    compatible:
    - xlnx,zynqmp-8.9a
    - arasan,sdhci-8.9a
    interrupts:
    - type: 0x0
      num: 49
      flags: 0x4
    aliases: []
    clock_names:
    - clk_xin
    - clk_ahb
    clocks:
    - '3'
    - '55'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff170000
    virtual_start_addr: 0xff170000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  wilc_sdio@1:
    phandle:
    path: /amba/mmc@ff170000/wilc_sdio@1
    compatible:
    - microchip,wilc3000
    - microchip,wilc3000
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  gpio@ff0a0000:
    phandle: 16
    path: /amba/gpio@ff0a0000
    compatible:
    - xlnx,zynqmp-gpio-1.0
    interrupts:
    - type: 0x0
      num: 16
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff0a0000
    virtual_start_addr: 0xff0a0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  cci@fd6e0000:
    phandle:
    path: /amba/cci@fd6e0000
    compatible:
    - arm,cci-400
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd6e0000
    virtual_start_addr: 0xfd6e0000
    size: 0x9000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  pmu@9000:
    phandle:
    path: /amba/cci@fd6e0000/pmu@9000
    compatible:
    - arm,cci-400-pmu,r1
    interrupts:
    - type: 0x0
      num: 123
      flags: 0x4
    - type: 0x0
      num: 123
      flags: 0x4
    - type: 0x0
      num: 123
      flags: 0x4
    - type: 0x0
      num: 123
      flags: 0x4
    - type: 0x0
      num: 123
      flags: 0x4
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  spi@ff0f0000:
    phandle:
    path: /amba/spi@ff0f0000
    compatible:
    - xlnx,zynqmp-qspi-1.0
    interrupts:
    - type: 0x0
      num: 15
      flags: 0x4
    aliases: []
    clock_names:
    - ref_clk
    - pclk
    clocks:
    - '3'
    - '53'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff0f0000
    virtual_start_addr: 0xff0f0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  spi@ff0f0000.0:
    phandle:
    path: /amba/spi@ff0f0000
    compatible:
    - xlnx,zynqmp-qspi-1.0
    interrupts:
    - type: 0x0
      num: 15
      flags: 0x4
    aliases: []
    clock_names:
    - ref_clk
    - pclk
    clocks:
    - '3'
    - '53'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xc0000000
    virtual_start_addr: 0xc0000000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  perf-monitor@ffa10000:
    phandle:
    path: /amba/perf-monitor@ffa10000
    compatible:
    - xlnx,axi-perf-monitor
    interrupts:
    - type: 0x0
      num: 25
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffa10000
    virtual_start_addr: 0xffa10000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  pcie@fd0e0000:
    phandle: 17
    path: /amba/pcie@fd0e0000
    compatible:
    - xlnx,nwl-pcie-2.11
    interrupts:
    - type: 0x0
      num: 118
      flags: 0x4
    - type: 0x0
      num: 117
      flags: 0x4
    - type: 0x0
      num: 116
      flags: 0x4
    - type: 0x0
      num: 115
      flags: 0x4
    - type: 0x0
      num: 114
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '23'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd0e0000
    virtual_start_addr: 0xfd0e0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  pcie@fd0e0000.0:
    phandle: 17
    path: /amba/pcie@fd0e0000
    compatible:
    - xlnx,nwl-pcie-2.11
    interrupts:
    - type: 0x0
      num: 118
      flags: 0x4
    - type: 0x0
      num: 117
      flags: 0x4
    - type: 0x0
      num: 116
      flags: 0x4
    - type: 0x0
      num: 115
      flags: 0x4
    - type: 0x0
      num: 114
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '23'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd480000
    virtual_start_addr: 0xfd480000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  pcie@fd0e0000.1:
    phandle: 17
    path: /amba/pcie@fd0e0000
    compatible:
    - xlnx,nwl-pcie-2.11
    interrupts:
    - type: 0x0
      num: 118
      flags: 0x4
    - type: 0x0
      num: 117
      flags: 0x4
    - type: 0x0
      num: 116
      flags: 0x4
    - type: 0x0
      num: 115
      flags: 0x4
    - type: 0x0
      num: 114
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '23'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0x8000000000
    virtual_start_addr: 0x8000000000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  perf-monitor@ffa00000:
    phandle:
    path: /amba/perf-monitor@ffa00000
    compatible:
    - xlnx,axi-perf-monitor
    interrupts:
    - type: 0x0
      num: 25
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffa00000
    virtual_start_addr: 0xffa00000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  ethernet@ff0d0000:
    phandle:
    path: /amba/ethernet@ff0d0000
    compatible:
    - cdns,zynqmp-gem
    - cdns,gem
    interrupts:
    - type: 0x0
      num: 61
      flags: 0x4
    - type: 0x0
      num: 61
      flags: 0x4
    aliases: []
    clock_names:
    - pclk
    - hclk
    - tx_clk
    - rx_clk
    - tsu_clk
    clocks:
    - '3'
    - '31'
    - '3'
    - '106'
    - '3'
    - '47'
    - '3'
    - '51'
    - '3'
    - '44'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff0d0000
    virtual_start_addr: 0xff0d0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  zynqmp_phy@fd400000:
    phandle:
    path: /amba/zynqmp_phy@fd400000
    compatible:
    - xlnx,zynqmp-psgtr-v1.1
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd400000
    virtual_start_addr: 0xfd400000
    size: 0x40000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  zynqmp_phy@fd400000.0:
    phandle:
    path: /amba/zynqmp_phy@fd400000
    compatible:
    - xlnx,zynqmp-psgtr-v1.1
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd3d0000
    virtual_start_addr: 0xfd3d0000
    size: 0x40000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@ffad0000:
    phandle:
    path: /amba/dma@ffad0000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 82
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '68'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffad0000
    virtual_start_addr: 0xffad0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  nand@ff100000:
    phandle:
    path: /amba/nand@ff100000
    compatible:
    - arasan,nfc-v3p10
    interrupts:
    - type: 0x0
      num: 14
      flags: 0x4
    aliases: []
    clock_names:
    - clk_sys
    - clk_flash
    clocks:
    - '3'
    - '60'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff100000
    virtual_start_addr: 0xff100000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  can@ff060000:
    phandle:
    path: /amba/can@ff060000
    compatible:
    - xlnx,zynq-can-1.0
    interrupts:
    - type: 0x0
      num: 23
      flags: 0x4
    aliases: []
    clock_names:
    - can_clk
    - pclk
    clocks:
    - '3'
    - '63'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff060000
    virtual_start_addr: 0xff060000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  dma@ffab0000:
    phandle:
    path: /amba/dma@ffab0000
    compatible:
    - xlnx,zynqmp-dma-1.0
    interrupts:
    - type: 0x0
      num: 80
      flags: 0x4
    aliases: []
    clock_names:
    - clk_main
    - clk_apb
    clocks:
    - '3'
    - '68'
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xffab0000
    virtual_start_addr: 0xffab0000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  perf-monitor@fd490000:
    phandle:
    path: /amba/perf-monitor@fd490000
    compatible:
    - xlnx,axi-perf-monitor
    interrupts:
    - type: 0x0
      num: 123
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '28'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd490000
    virtual_start_addr: 0xfd490000
    size: 0x10000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  timer@ff110000:
    phandle:
    path: /amba/timer@ff110000
    compatible:
    - cdns,ttc
    interrupts:
    - type: 0x0
      num: 36
      flags: 0x4
    - type: 0x0
      num: 37
      flags: 0x4
    - type: 0x0
      num: 38
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '31'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff110000
    virtual_start_addr: 0xff110000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  i2c@ff020000:
    phandle:
    path: /amba/i2c@ff020000
    compatible:
    - cdns,i2c-r1p14
    - cdns,i2c-r1p10
    interrupts:
    - type: 0x0
      num: 17
      flags: 0x4
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '61'
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xff020000
    virtual_start_addr: 0xff020000
    size: 0x1000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  leds:
    phandle:
    path: //leds
    compatible:
    - gpio-leds
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  nvmem_firmware:
    phandle:
    path: //nvmem_firmware
    compatible:
    - xlnx,zynqmp-nvmem-fw
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  smmu@fd800000:
    phandle: 13
    path: //smmu@fd800000
    compatible:
    - arm,mmu-500
    interrupts:
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    - type: 0x0
      num: 155
      flags: 0x4
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
    physical_start_addr: 0xfd800000
    virtual_start_addr: 0xfd800000
    size: 0x20000
    flags:
    - MEM_READ
    - MEM_WRITE
    - MEM_IO
    - MEM_IO_8
    - MEM_IO_16
    - MEM_IO_32
    - MEM_IO_64
    allocatable: false
    shared: false
  psci:
    phandle:
    path: //psci
    compatible:
    - arm,psci-0.2
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  video_clk:
    phandle: 7
    path: //video_clk
    compatible:
    - fixed-clock
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  pss_ref_clk:
    phandle: 6
    path: //pss_ref_clk
    compatible:
    - fixed-clock
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  zynqmp_aes:
    phandle:
    path: //zynqmp_aes
    compatible:
    - xlnx,zynqmp-aes
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  cpu-sleep-0:
    phandle: 2
    path: /cpus/idle-states/cpu-sleep-0
    compatible:
    - arm,idle-state
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  fclk1:
    phandle:
    path: //fclk1
    compatible:
    - xlnx,fclk
    interrupts: []
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '72'
    clock_output_names: []
    clock_cells: 0
  fclk0:
    phandle:
    path: //fclk0
    compatible:
    - xlnx,fclk
    interrupts: []
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '71'
    clock_output_names: []
    clock_cells: 0
  dcc:
    phandle:
    path: //dcc
    compatible:
    - arm,dcc
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  dp_aclk:
    phandle: 25
    path: //dp_aclk
    compatible:
    - fixed-clock
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  zynqmp_rsa:
    phandle:
    path: //zynqmp_rsa
    compatible:
    - xlnx,zynqmp-rsa
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  gpio-keys:
    phandle:
    path: //gpio-keys
    compatible:
    - gpio-keys
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  fpga-full:
    phandle:
    path: //fpga-full
    compatible:
    - fpga-region
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
  fclk3:
    phandle:
    path: //fclk3
    compatible:
    - xlnx,fclk
    interrupts: []
    aliases: []
    clock_names: []
    clocks:
    - '3'
    - '74'
    clock_output_names: []
    clock_cells: 0
  edac:
    phandle:
    path: //edac
    compatible:
    - arm,cortex-a53-edac
    interrupts: []
    aliases: []
    clock_names: []
    clocks: []
    clock_output_names: []
    clock_cells: 0
