<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="minsys_sim_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="minsys_sim" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="5093600000fs"></ZoomStartTime>
      <ZoomEndTime time="5223600001fs"></ZoomEndTime>
      <Cursor1Time time="5171600000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="179"></NameColumnWidth>
      <ValueColumnWidth column_width="146"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="11" />
   <wvobject fp_name="/minsys_sim/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/board_clk" type="logic">
      <obj_property name="ElementShortName">board_clk</obj_property>
      <obj_property name="ObjectShortName">board_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_clk" type="logic">
      <obj_property name="ElementShortName">cpu_clk</obj_property>
      <obj_property name="ObjectShortName">cpu_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_if/pc" type="array">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_gpr/regs" type="array">
      <obj_property name="ElementShortName">regs[31:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">regs[31:0][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_if/u_pc/pc" type="array">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/branch_addr_out" type="array">
      <obj_property name="ElementShortName">branch_addr_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">branch_addr_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/link_addr_out" type="array">
      <obj_property name="ElementShortName">link_addr_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">link_addr_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_if_id/if_ins" type="array">
      <obj_property name="ElementShortName">if_ins[31:0]</obj_property>
      <obj_property name="ObjectShortName">if_ins[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_if_id/if_pc" type="array">
      <obj_property name="ElementShortName">if_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">if_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id_ex/id_ins" type="array">
      <obj_property name="ElementShortName">id_ins[31:0]</obj_property>
      <obj_property name="ObjectShortName">id_ins[31:0]</obj_property>
   </wvobject>
</wave_config>
