
---------- Begin Simulation Statistics ----------
simSeconds                                   0.019368                       # Number of seconds simulated (Second)
simTicks                                  19368222449                       # Number of ticks simulated (Tick)
finalTick                                 19368222449                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     58.03                       # Real time elapsed on the host (Second)
hostTickRate                                333744865                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8630564                       # Number of bytes of host memory used (Byte)
simInsts                                      2342642                       # Number of instructions simulated (Count)
simOps                                        4089975                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    40363                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      70469                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1452654                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.620092                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.612663                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         4997746                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     2660                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        4708752                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   9425                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               910397                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1587559                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 181                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             1449604                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.248302                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.547240                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    330671     22.81%     22.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    119803      8.26%     31.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    153141     10.56%     41.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    204919     14.14%     55.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    151370     10.44%     66.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    149293     10.30%     76.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    146768     10.12%     86.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    113755      7.85%     94.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     79884      5.51%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1449604                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  100250     78.69%     78.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     78.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     78.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     78.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     78.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     78.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     78.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     78.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     78.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     78.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     78.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     13      0.01%     78.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     78.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    107      0.08%     78.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     78.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    198      0.16%     78.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    32      0.03%     78.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     78.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     78.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     78.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   27      0.02%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     78.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  14462     11.35%     90.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 11122      8.73%     99.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               742      0.58%     99.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              452      0.35%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        29061      0.62%      0.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3642128     77.35%     77.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          146      0.00%     77.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         43091      0.92%     78.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         9077      0.19%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1772      0.04%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7632      0.16%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        17486      0.37%     79.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            6      0.00%     79.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        16174      0.34%     79.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        15439      0.33%     80.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     80.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     80.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         3279      0.07%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            1      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            4      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       622799     13.23%     93.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       257126      5.46%     99.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        26502      0.56%     99.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        17028      0.36%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        4708752                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.241482                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              127405                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.027057                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 10763520                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 5729614                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         4537782                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    240415                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   181331                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           114291                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     4686362                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       120734                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                     33889                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             893                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            3050                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         680670                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        288976                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        27388                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        15649                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         2065      0.39%      0.39% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return         16583      3.14%      3.53% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect        21828      4.14%      7.67% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1458      0.28%      7.95% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       450983     85.45%     93.39% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        23155      4.39%     97.78% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     97.78% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        11723      2.22%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         527795                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1832      1.27%      1.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         3936      2.74%      4.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         9809      6.83%     10.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          825      0.57%     11.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       113211     78.78%     90.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         7739      5.39%     95.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     95.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         6356      4.42%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        143708                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          383      2.11%      2.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           12      0.07%      2.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          828      4.56%      6.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          264      1.45%      8.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        14770     81.27%     89.45% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          665      3.66%     93.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     93.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1253      6.89%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        18175                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          233      0.06%      0.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return        12645      3.29%      3.35% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect        12019      3.13%      6.48% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          633      0.16%      6.65% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       337769     87.94%     94.59% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        15415      4.01%     98.60% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     98.60% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         5367      1.40%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       384081                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          233      1.54%      1.54% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      1.54% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          508      3.36%      4.90% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          238      1.58%      6.48% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        12552     83.08%     89.56% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          387      2.56%     92.12% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.12% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1191      7.88%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        15109                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       239852     45.44%     45.44% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       265924     50.38%     95.83% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS        16582      3.14%     98.97% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         5437      1.03%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       527795                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         8873     55.31%     55.31% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         7018     43.75%     99.06% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           12      0.07%     99.14% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          138      0.86%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        16041                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            453048                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       225840                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             18175                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           1852                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        10482                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted          7693                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               527795                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 8570                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  357386                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.677130                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            2747                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           13181                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               5437                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             7744                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         2065      0.39%      0.39% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return        16583      3.14%      3.53% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect        21828      4.14%      7.67% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1458      0.28%      7.95% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       450983     85.45%     93.39% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        23155      4.39%     97.78% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     97.78% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        11723      2.22%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       527795                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          400      0.23%      0.23% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return        16583      9.73%      9.97% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1295      0.76%     10.73% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1458      0.86%     11.58% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       137927     80.94%     92.52% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         1023      0.60%     93.12% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     93.12% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        11723      6.88%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        170409                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          828      9.66%      9.66% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      9.66% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         7077     82.58%     92.24% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          665      7.76%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         8570                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          828      9.66%      9.66% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      9.66% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         7077     82.58%     92.24% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          665      7.76%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         8570                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  19368222449                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        13181                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         5437                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         7744                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1517                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        14698                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                27222                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                  27217                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              14570                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                  12645                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct               12645                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          896965                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            2479                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             16769                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      1318568                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.101831                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.192371                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          382177     28.98%     28.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          268089     20.33%     49.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           85020      6.45%     55.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          148517     11.26%     67.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           27636      2.10%     69.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           13150      1.00%     70.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           10647      0.81%     70.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          100537      7.62%     78.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          282795     21.45%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      1318568                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1008                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                 12652                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        16059      0.39%      0.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3194426     78.10%     78.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           91      0.00%     78.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        39362      0.96%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         7302      0.18%     79.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1712      0.04%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6810      0.17%     79.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        13095      0.32%     80.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     80.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13632      0.33%     80.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        14118      0.35%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1562      0.04%     80.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     80.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            2      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       540173     13.21%     94.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       207375      5.07%     99.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        18348      0.45%     99.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        15900      0.39%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      4089975                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        282795                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              2342642                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                4089975                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        2342642                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          4089975                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.620092                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.612663                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs             781796                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts              96841                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           4013572                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           558521                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          223275                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        16059      0.39%      0.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      3194426     78.10%     78.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult           91      0.00%     78.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        39362      0.96%     79.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         7302      0.18%     79.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     79.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1712      0.04%     79.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     79.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     79.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     79.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6810      0.17%     79.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        13095      0.32%     80.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     80.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        13632      0.33%     80.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        14118      0.35%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1562      0.04%     80.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     80.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     80.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            2      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       540173     13.21%     94.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       207375      5.07%     99.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        18348      0.45%     99.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        15900      0.39%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      4089975                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       384081                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       365203                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        18645                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       337769                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        46079                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        12652                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        12645                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                   250713                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                473152                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    496907                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                211290                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  17542                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               250502                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1715                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                5238741                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  8819                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts             4674860                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           422337                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          641521                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         270184                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            3.218151                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        2269227                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       2098434                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         156364                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites         88490                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads       5799804                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      3598141                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            911705                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      1775358                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          963                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             287943                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       1268525                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   38382                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  301                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2779                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                    264748                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  3411                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1449604                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.869529                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.481783                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   527253     36.37%     36.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    52523      3.62%     40.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    49142      3.39%     43.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    62942      4.34%     47.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   124175      8.57%     56.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    38061      2.63%     58.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    66704      4.60%     63.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    48009      3.31%     66.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   480795     33.17%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1449604                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               3167221                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             2.180300                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             527795                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.363332                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       158808                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     17542                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     131777                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     4072                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                5000406                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  920                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   680670                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  288976                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1532                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      2239                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1077                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            151                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           8412                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        10817                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                19229                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  4663818                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 4652073                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   3624371                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   6142968                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.202465                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.590003                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data            727549                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total               727549                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data           727549                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total              727549                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data           80962                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total              80962                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data          80962                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total             80962                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data  18470231566                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total   18470231566                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data  18470231566                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total  18470231566                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data        808511                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total           808511                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data       808511                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total          808511                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.100137                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.100137                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.100137                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.100137                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 228134.576295                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 228134.576295                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 228134.576295                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 228134.576295                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs             48                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets           20                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs             17                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          2.823529                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets        6.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks            6670                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                 6670                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data         43861                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total            43861                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data        43861                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total           43861                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data        37101                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total          37101                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data        37101                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total         37101                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data   8138036544                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total   8138036544                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data   8138036544                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total   8138036544                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.045888                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.045888                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.045888                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.045888                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 219348.172394                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 219348.172394                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 219348.172394                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 219348.172394                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                     37099                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          439                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          439                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           65                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           65                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     13692991                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     13692991                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          504                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          504                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.128968                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.128968                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 210661.400000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 210661.400000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           65                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           65                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     61411798                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     61411798                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.128968                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.128968                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 944796.892308                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 944796.892308                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          504                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          504                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          504                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          504                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data          509682                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total             509682                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data         76039                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total            76039                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data  17403178243                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total  17403178243                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data       585721                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total         585721                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.129821                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.129821                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 228871.740068                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 228871.740068                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data        43836                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total          43836                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data        32203                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total        32203                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data   7141528124                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total   7141528124                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.054980                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.054980                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 221765.926280                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 221765.926280                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data         217867                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total            217867                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data         4923                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total            4923                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data   1067053323                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total   1067053323                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data       222790                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total        222790                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.022097                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.022097                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 216748.592931                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 216748.592931                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data           25                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total            25                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data         4898                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total         4898                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data    996508420                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total    996508420                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.021985                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.021985                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 203452.106982                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 203452.106982                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED  19368222449                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse               63.970158                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                  765664                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                 37163                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 20.602858                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 559986                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    63.970158                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.999534                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999534                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0               8                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              55                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses              25941771                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses             25941771                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19368222449                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst            252388                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total               252388                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst           252388                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total              252388                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst           12360                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total              12360                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst          12360                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total             12360                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst   2563549243                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total    2563549243                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst   2563549243                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total   2563549243                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst        264748                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total           264748                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst       264748                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total          264748                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.046686                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.046686                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.046686                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.046686                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 207406.896683                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 207406.896683                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 207406.896683                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 207406.896683                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst           741                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total              741                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst          741                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total             741                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst        11619                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total          11619                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst        11619                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total         11619                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst   2342514769                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total   2342514769                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst   2342514769                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total   2342514769                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.043887                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.043887                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.043887                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.043887                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 201610.703933                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 201610.703933                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 201610.703933                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 201610.703933                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                     11552                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst          252388                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total             252388                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst         12360                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total            12360                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst   2563549243                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total   2563549243                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst       264748                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total         264748                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.046686                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.046686                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 207406.896683                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 207406.896683                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst          741                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total            741                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst        11619                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total        11619                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst   2342514769                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total   2342514769                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.043887                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.043887                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 201610.703933                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 201610.703933                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED  19368222449                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.922657                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                  264007                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                 11619                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                 22.722007                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                 199995                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    63.922657                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.998792                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.998792                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              32                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              32                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses               8483555                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses              8483555                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19368222449                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       53923                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  122142                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  223                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 151                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  65701                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   10                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     13                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             558521                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.082787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             5.324180                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 497108     89.00%     89.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                41229      7.38%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                18622      3.33%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1423      0.25%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  129      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               64                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               558521                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  641801                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  270221                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      3353                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      2748                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19368222449                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  265075                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       742                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19368222449                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  19368222449                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  17542                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   325751                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  169763                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          14461                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    623490                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                298597                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                5151183                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 18404                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 186149                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  27299                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   9614                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              57                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            10351860                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    18941269                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  6524498                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    218817                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               8471635                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1880157                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1045                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1030                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    869644                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          6014198                       # The number of ROB reads (Count)
system.cpu.rob.writes                        10105315                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2342642                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    4089975                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   101                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples      5139.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples     11616.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     34639.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.003082497522                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           285                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           285                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               103955                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                4826                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        48779                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        6670                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      48779                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      6670                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    2524                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   1531                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.95                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  48779                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  6670                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    39223                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     6350                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      585                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       78                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       14                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     265                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     282                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     290                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     286                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     286                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     286                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     286                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     286                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     286                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     286                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     286                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     286                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     286                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     286                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     285                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     285                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     285                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     285                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          285                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      161.828070                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     105.959471                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     219.455926                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127            158     55.44%     55.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255           80     28.07%     83.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383           28      9.82%     93.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511           13      4.56%     97.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-639            1      0.35%     98.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-767            2      0.70%     98.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1408-1535            2      0.70%     99.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-2687            1      0.35%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            285                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          285                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.929825                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.925275                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.396270                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 6      2.11%      2.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                15      5.26%      7.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               257     90.18%     97.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 7      2.46%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            285                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   161536                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  3121856                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                426880                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               161184435.39258215                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               22040226.00029773                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    19367809126                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      349290.50                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       743424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      2216896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       327040                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 38383697.933951787651                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 114460478.024634644389                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 16885390.533961229026                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst        11616                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        37163                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         6670                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst    340057666                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   1204651255                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 460146915551                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     29274.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     32415.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  68987543.56                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       743424                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      2378432                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         3121856                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       743424                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       743424                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       426880                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       426880                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst         11616                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         37163                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            48779                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         6670                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            6670                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        38383698                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       122800737                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          161184435                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     38383698                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       38383698                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     22040226                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          22040226                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     22040226                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       38383698                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      122800737                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         183224661                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 46255                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 5110                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          3689                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          2810                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1525                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          2960                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1938                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          4461                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          3213                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          3904                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          3102                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          3315                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         2016                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         1267                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         3208                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         3503                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         3737                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1607                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           137                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           155                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           172                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           170                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           166                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           421                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           547                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           318                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           272                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           436                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          293                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          201                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          290                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1130                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          183                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          219                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                677427671                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              231275000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          1544708921                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 14645.50                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            33395.50                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                21814                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                4385                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             47.16                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            85.81                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        25161                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   130.625015                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    97.070669                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   152.679420                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        15739     62.55%     62.55% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         6637     26.38%     88.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1248      4.96%     93.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          515      2.05%     95.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          309      1.23%     97.17% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          227      0.90%     98.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          139      0.55%     98.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           94      0.37%     98.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          253      1.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        25161                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            2960320                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          327040                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               152.844176                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                16.885391                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.33                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.19                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.13                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                51.01                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  19368222449                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         96846960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         51463995                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       174930000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       10888920                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1528609680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   7239995220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1340559360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    10443294135                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    539.197346                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   3418336674                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    646620000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  15303265775                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         82838280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         44022000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       155330700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       15785280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1528609680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   7153027470                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1413795360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    10393408770                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    536.621716                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   3610397505                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    646620000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  15111204944                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  19368222449                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               43813                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          6670                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             41981                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 3                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               4969                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              4969                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          43813                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       111428                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total       111428                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port        34787                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total        34787                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  146215                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port      2805312                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total      2805312                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       743424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total       743424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  3548736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                3                       # Total snoops (Count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              48785                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.002214                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.046999                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    48677     99.78%     99.78% # Request fanout histogram (Count)
system.membus.snoopFanout::1                      108      0.22%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                48785                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  19368222449                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          1654838628                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         2512911892                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy          793702799                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          97436                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        48652                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests          107                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
