Analysis & Synthesis report for bitty_riscv_sopc
Fri May 29 11:44:39 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for data_ram:u_data_ram|bitty_inst_rom:u_bitty_inst_rom0|altsyncram:altsyncram_component|altsyncram_4a91:auto_generated
 14. Source assignments for data_ram:u_data_ram|bitty_inst_rom1:u_bitty_inst_rom1|altsyncram:altsyncram_component|altsyncram_2a91:auto_generated
 15. Source assignments for data_ram:u_data_ram|bitty_inst_rom2:u_bitty_inst_rom2|altsyncram:altsyncram_component|altsyncram_u991:auto_generated
 16. Source assignments for data_ram:u_data_ram|bitty_inst_rom3:u_bitty_inst_rom3|altsyncram:altsyncram_component|altsyncram_q991:auto_generated
 17. Parameter Settings for User Entity Instance: data_ram:u_data_ram|bitty_inst_rom:u_bitty_inst_rom0|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: data_ram:u_data_ram|bitty_inst_rom1:u_bitty_inst_rom1|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: data_ram:u_data_ram|bitty_inst_rom2:u_bitty_inst_rom2|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: data_ram:u_data_ram|bitty_inst_rom3:u_bitty_inst_rom3|altsyncram:altsyncram_component
 21. altsyncram Parameter Settings by Entity Instance
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 29 11:44:38 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; bitty_riscv_sopc                            ;
; Top-level Entity Name              ; bitty_riscv_sopc                            ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 34,536                                      ;
;     Total combinational functions  ; 16,883                                      ;
;     Dedicated logic registers      ; 18,170                                      ;
; Total registers                    ; 18170                                       ;
; Total pins                         ; 11                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 32,768                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; bitty_riscv_sopc   ; bitty_riscv_sopc   ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.3%      ;
;     Processor 4            ;   0.3%      ;
;     Processor 5            ;   0.3%      ;
;     Processor 6            ;   0.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; core/regsfile.v                  ; yes             ; User Verilog HDL File                  ; E:/work/Verimake/bitty_core_de10_lite/core/regsfile.v                        ;         ;
; core/pc_reg.v                    ; yes             ; User Verilog HDL File                  ; E:/work/Verimake/bitty_core_de10_lite/core/pc_reg.v                          ;         ;
; core/mem_wb.v                    ; yes             ; User Verilog HDL File                  ; E:/work/Verimake/bitty_core_de10_lite/core/mem_wb.v                          ;         ;
; core/mem.v                       ; yes             ; User Verilog HDL File                  ; E:/work/Verimake/bitty_core_de10_lite/core/mem.v                             ;         ;
; core/if_id.v                     ; yes             ; User Verilog HDL File                  ; E:/work/Verimake/bitty_core_de10_lite/core/if_id.v                           ;         ;
; core/id_ex.v                     ; yes             ; User Verilog HDL File                  ; E:/work/Verimake/bitty_core_de10_lite/core/id_ex.v                           ;         ;
; core/id.v                        ; yes             ; User Verilog HDL File                  ; E:/work/Verimake/bitty_core_de10_lite/core/id.v                              ;         ;
; core/ex_mem.v                    ; yes             ; User Verilog HDL File                  ; E:/work/Verimake/bitty_core_de10_lite/core/ex_mem.v                          ;         ;
; core/ex.v                        ; yes             ; User Verilog HDL File                  ; E:/work/Verimake/bitty_core_de10_lite/core/ex.v                              ;         ;
; core/data_ram.v                  ; yes             ; User Verilog HDL File                  ; E:/work/Verimake/bitty_core_de10_lite/core/data_ram.v                        ;         ;
; core/ctrl.v                      ; yes             ; User Verilog HDL File                  ; E:/work/Verimake/bitty_core_de10_lite/core/ctrl.v                            ;         ;
; core/csr_reg.v                   ; yes             ; User Verilog HDL File                  ; E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v                         ;         ;
; core/bitty_riscv_sopc.v          ; yes             ; User Verilog HDL File                  ; E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv_sopc.v                ;         ;
; core/bitty_riscv.v               ; yes             ; User Verilog HDL File                  ; E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv.v                     ;         ;
; core/bitty_defs.v                ; yes             ; User Verilog HDL File                  ; E:/work/Verimake/bitty_core_de10_lite/core/bitty_defs.v                      ;         ;
; bitty_inst_rom.v                 ; yes             ; User Wizard-Generated File             ; E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom.v                       ;         ;
; bitty_inst_rom1.v                ; yes             ; User Wizard-Generated File             ; E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom1.v                      ;         ;
; bitty_inst_rom2.v                ; yes             ; User Wizard-Generated File             ; E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom2.v                      ;         ;
; bitty_inst_rom3.v                ; yes             ; User Wizard-Generated File             ; E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom3.v                      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_4a91.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/work/Verimake/bitty_core_de10_lite/db/altsyncram_4a91.tdf                 ;         ;
; tb/lo.hex                        ; yes             ; Auto-Found Memory Initialization File  ; E:/work/Verimake/bitty_core_de10_lite/tb/lo.hex                              ;         ;
; db/altsyncram_2a91.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/work/Verimake/bitty_core_de10_lite/db/altsyncram_2a91.tdf                 ;         ;
; tb/ml.hex                        ; yes             ; Auto-Found Memory Initialization File  ; E:/work/Verimake/bitty_core_de10_lite/tb/ml.hex                              ;         ;
; db/altsyncram_u991.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/work/Verimake/bitty_core_de10_lite/db/altsyncram_u991.tdf                 ;         ;
; tb/mh.hex                        ; yes             ; Auto-Found Memory Initialization File  ; E:/work/Verimake/bitty_core_de10_lite/tb/mh.hex                              ;         ;
; db/altsyncram_q991.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/work/Verimake/bitty_core_de10_lite/db/altsyncram_q991.tdf                 ;         ;
; tb/hi.hex                        ; yes             ; Auto-Found Memory Initialization File  ; E:/work/Verimake/bitty_core_de10_lite/tb/hi.hex                              ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 34,536    ;
;                                             ;           ;
; Total combinational functions               ; 16883     ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 15279     ;
;     -- 3 input functions                    ; 1211      ;
;     -- <=2 input functions                  ; 393       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 16569     ;
;     -- arithmetic mode                      ; 314       ;
;                                             ;           ;
; Total registers                             ; 18170     ;
;     -- Dedicated logic registers            ; 18170     ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 11        ;
; Total memory bits                           ; 32768     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 18202     ;
; Total fan-out                               ; 120851    ;
; Average fan-out                             ; 3.44      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                    ; Entity Name      ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |bitty_riscv_sopc                            ; 16883 (0)           ; 18170 (0)                 ; 32768       ; 0          ; 0            ; 0       ; 0         ; 11   ; 0            ; 0          ; |bitty_riscv_sopc                                                                                                                      ; bitty_riscv_sopc ; work         ;
;    |bitty_riscv:u_bitty_riscv|               ; 3867 (0)            ; 1786 (32)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv                                                                                            ; bitty_riscv      ; work         ;
;       |csr_reg:u_csr_reg|                    ; 294 (294)           ; 325 (325)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg                                                                          ; csr_reg          ; work         ;
;       |ex:u_ex|                              ; 1104 (1104)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|ex:u_ex                                                                                    ; ex               ; work         ;
;       |ex_mem:u_ex_mem|                      ; 0 (0)               ; 86 (86)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|ex_mem:u_ex_mem                                                                            ; ex_mem           ; work         ;
;       |id:u_id|                              ; 338 (338)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|id:u_id                                                                                    ; id               ; work         ;
;       |id_ex:u_id_ex|                        ; 265 (265)           ; 180 (180)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|id_ex:u_id_ex                                                                              ; id_ex            ; work         ;
;       |if_id:u_if_id|                        ; 65 (65)             ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|if_id:u_if_id                                                                              ; if_id            ; work         ;
;       |mem:u_mem|                            ; 247 (247)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|mem:u_mem                                                                                  ; mem              ; work         ;
;       |mem_wb:u_mem_wb|                      ; 0 (0)               ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|mem_wb:u_mem_wb                                                                            ; mem_wb           ; work         ;
;       |pc_reg:u_pc_reg|                      ; 154 (154)           ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|pc_reg:u_pc_reg                                                                            ; pc_reg           ; work         ;
;       |regsfile:u_regsfile|                  ; 1400 (1400)         ; 1028 (1028)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|regsfile:u_regsfile                                                                        ; regsfile         ; work         ;
;    |data_ram:u_data_ram|                     ; 13016 (13016)       ; 16384 (16384)             ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |bitty_riscv_sopc|data_ram:u_data_ram                                                                                                  ; data_ram         ; work         ;
;       |bitty_inst_rom1:u_bitty_inst_rom1|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom1:u_bitty_inst_rom1                                                                ; bitty_inst_rom1  ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom1:u_bitty_inst_rom1|altsyncram:altsyncram_component                                ; altsyncram       ; work         ;
;             |altsyncram_2a91:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom1:u_bitty_inst_rom1|altsyncram:altsyncram_component|altsyncram_2a91:auto_generated ; altsyncram_2a91  ; work         ;
;       |bitty_inst_rom2:u_bitty_inst_rom2|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom2:u_bitty_inst_rom2                                                                ; bitty_inst_rom2  ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom2:u_bitty_inst_rom2|altsyncram:altsyncram_component                                ; altsyncram       ; work         ;
;             |altsyncram_u991:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom2:u_bitty_inst_rom2|altsyncram:altsyncram_component|altsyncram_u991:auto_generated ; altsyncram_u991  ; work         ;
;       |bitty_inst_rom3:u_bitty_inst_rom3|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom3:u_bitty_inst_rom3                                                                ; bitty_inst_rom3  ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom3:u_bitty_inst_rom3|altsyncram:altsyncram_component                                ; altsyncram       ; work         ;
;             |altsyncram_q991:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom3:u_bitty_inst_rom3|altsyncram:altsyncram_component|altsyncram_q991:auto_generated ; altsyncram_q991  ; work         ;
;       |bitty_inst_rom:u_bitty_inst_rom0|     ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom:u_bitty_inst_rom0                                                                 ; bitty_inst_rom   ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom:u_bitty_inst_rom0|altsyncram:altsyncram_component                                 ; altsyncram       ; work         ;
;             |altsyncram_4a91:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom:u_bitty_inst_rom0|altsyncram:altsyncram_component|altsyncram_4a91:auto_generated  ; altsyncram_4a91  ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------+
; Name                                                                                                                            ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF         ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------+
; data_ram:u_data_ram|bitty_inst_rom1:u_bitty_inst_rom1|altsyncram:altsyncram_component|altsyncram_2a91:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192 ; ./tb/ml.hex ;
; data_ram:u_data_ram|bitty_inst_rom2:u_bitty_inst_rom2|altsyncram:altsyncram_component|altsyncram_u991:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192 ; ./tb/mh.hex ;
; data_ram:u_data_ram|bitty_inst_rom3:u_bitty_inst_rom3|altsyncram:altsyncram_component|altsyncram_q991:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192 ; ./tb/hi.hex ;
; data_ram:u_data_ram|bitty_inst_rom:u_bitty_inst_rom0|altsyncram:altsyncram_component|altsyncram_4a91:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192 ; ./tb/lo.hex ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                         ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+-------------------+
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom:u_bitty_inst_rom0  ; bitty_inst_rom.v  ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom1:u_bitty_inst_rom1 ; bitty_inst_rom1.v ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom2:u_bitty_inst_rom2 ; bitty_inst_rom2.v ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |bitty_riscv_sopc|data_ram:u_data_ram|bitty_inst_rom3:u_bitty_inst_rom3 ; bitty_inst_rom3.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                          ;
+----------------------------------------------------------+------------------------------------------------------------------+
; Register name                                            ; Reason for Removal                                               ;
+----------------------------------------------------------+------------------------------------------------------------------+
; bitty_riscv:u_bitty_riscv|regsfile:u_regsfile|led_o[2,5] ; Stuck at GND due to stuck port data_in                           ;
; bitty_riscv:u_bitty_riscv|id_ex:u_id_ex|ex_wcsr_reg      ; Merged with bitty_riscv:u_bitty_riscv|id_ex:u_id_ex|ex_alusel[3] ;
; Total Number of Removed Registers = 3                    ;                                                                  ;
+----------------------------------------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 18170 ;
; Number of registers using Synchronous Clear  ; 123   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 697   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 17794 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|id_ex:u_id_ex|ex_inst_o[12]   ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|if_id:u_if_id|inst_o[9]       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|id_ex:u_id_ex|ex_pc_o[24]     ;
; 11:1               ; 27 bits   ; 189 LEs       ; 189 LEs              ; 0 LEs                  ; Yes        ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg|rdata_o[30] ;
; 12:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg|rdata_o[2]  ;
; 38:1               ; 30 bits   ; 750 LEs       ; 90 LEs               ; 660 LEs                ; Yes        ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|pc_reg:u_pc_reg|pc_o[25]      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|id:u_id|Selector6             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|ex:u_ex|ShiftRight0           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|ex:u_ex|ShiftLeft1            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|ex:u_ex|ShiftLeft1            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|mem:u_mem|mem_data_o[2]       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|mem:u_mem|mem_addr_o[10]      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |bitty_riscv_sopc|data_ram:u_data_ram|data_o[12]                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|id:u_id|csr_reg_addr_o        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|ex:u_ex|ShiftRight0           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|id:u_id|csr_reg_addr_o        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|id:u_id|Selector16            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|ex:u_ex|ShiftRight0           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|mem:u_mem|mem_data_o[15]      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|ex:u_ex|ShiftRight0           ;
; 11:1               ; 16 bits   ; 112 LEs       ; 32 LEs               ; 80 LEs                 ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|mem:u_mem|mem_data_o[16]      ;
; 33:1               ; 32 bits   ; 704 LEs       ; 128 LEs              ; 576 LEs                ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|ex:u_ex|wcsr_data_o[8]        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |bitty_riscv_sopc|data_ram:u_data_ram|data_mem0                           ;
; 13:1               ; 16 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|mem:u_mem|wdata_o[18]         ;
; 20:1               ; 7 bits    ; 91 LEs        ; 21 LEs               ; 70 LEs                 ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|mem:u_mem|wdata_o[9]          ;
; 35:1               ; 7 bits    ; 161 LEs       ; 28 LEs               ; 133 LEs                ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|mem:u_mem|wdata_o[1]          ;
; 130:1              ; 5 bits    ; 430 LEs       ; 5 LEs                ; 425 LEs                ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|id:u_id|wd_o                  ;
; 13:1               ; 27 bits   ; 216 LEs       ; 135 LEs              ; 81 LEs                 ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|id:u_id|reg1_o                ;
; 13:1               ; 6 bits    ; 48 LEs        ; 30 LEs               ; 18 LEs                 ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|id:u_id|reg2_o                ;
; 14:1               ; 6 bits    ; 54 LEs        ; 30 LEs               ; 24 LEs                 ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|id:u_id|reg2_o                ;
; 16:1               ; 10 bits   ; 100 LEs       ; 50 LEs               ; 50 LEs                 ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|id:u_id|reg2_o                ;
; 14:1               ; 5 bits    ; 45 LEs        ; 20 LEs               ; 25 LEs                 ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|id:u_id|reg2_addr_o[3]        ;
; 15:1               ; 5 bits    ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|id:u_id|reg1_addr_o[0]        ;
; 19:1               ; 10 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|id:u_id|reg2_o                ;
; 140:1              ; 5 bits    ; 465 LEs       ; 30 LEs               ; 435 LEs                ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|id:u_id|reg1_o                ;
; 83:1               ; 14 bits   ; 770 LEs       ; 154 LEs              ; 616 LEs                ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|ex:u_ex|Mux50                 ;
; 84:1               ; 8 bits    ; 448 LEs       ; 104 LEs              ; 344 LEs                ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|ex:u_ex|Mux43                 ;
; 85:1               ; 4 bits    ; 224 LEs       ; 52 LEs               ; 172 LEs                ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|ex:u_ex|Mux37                 ;
; 86:1               ; 2 bits    ; 114 LEs       ; 28 LEs               ; 86 LEs                 ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|ex:u_ex|Mux36                 ;
; 87:1               ; 2 bits    ; 116 LEs       ; 30 LEs               ; 86 LEs                 ; No         ; |bitty_riscv_sopc|bitty_riscv:u_bitty_riscv|ex:u_ex|Mux33                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_ram:u_data_ram|bitty_inst_rom:u_bitty_inst_rom0|altsyncram:altsyncram_component|altsyncram_4a91:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_ram:u_data_ram|bitty_inst_rom1:u_bitty_inst_rom1|altsyncram:altsyncram_component|altsyncram_2a91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_ram:u_data_ram|bitty_inst_rom2:u_bitty_inst_rom2|altsyncram:altsyncram_component|altsyncram_u991:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_ram:u_data_ram|bitty_inst_rom3:u_bitty_inst_rom3|altsyncram:altsyncram_component|altsyncram_q991:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ram:u_data_ram|bitty_inst_rom:u_bitty_inst_rom0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; ./tb/lo.hex          ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_4a91      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ram:u_data_ram|bitty_inst_rom1:u_bitty_inst_rom1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; ./tb/ml.hex          ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_2a91      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ram:u_data_ram|bitty_inst_rom2:u_bitty_inst_rom2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; ./tb/mh.hex          ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_u991      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ram:u_data_ram|bitty_inst_rom3:u_bitty_inst_rom3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; ./tb/hi.hex          ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_q991      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                     ;
; Entity Instance                           ; data_ram:u_data_ram|bitty_inst_rom:u_bitty_inst_rom0|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; data_ram:u_data_ram|bitty_inst_rom1:u_bitty_inst_rom1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; data_ram:u_data_ram|bitty_inst_rom2:u_bitty_inst_rom2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; data_ram:u_data_ram|bitty_inst_rom3:u_bitty_inst_rom3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 11                          ;
; cycloneiii_ff         ; 18170                       ;
;     CLR               ; 220                         ;
;     CLR SCLR          ; 123                         ;
;     ENA               ; 17440                       ;
;     ENA CLR           ; 354                         ;
;     plain             ; 33                          ;
; cycloneiii_lcell_comb ; 16884                       ;
;     arith             ; 314                         ;
;         2 data inputs ; 119                         ;
;         3 data inputs ; 195                         ;
;     normal            ; 16570                       ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 270                         ;
;         3 data inputs ; 1016                        ;
;         4 data inputs ; 15279                       ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 19.00                       ;
; Average LUT depth     ; 13.40                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:28     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri May 29 11:43:47 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bittyCore_0 -c bitty_riscv_sopc
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file core/regsfile.v
    Info (12023): Found entity 1: regsfile File: E:/work/Verimake/bitty_core_de10_lite/core/regsfile.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file core/pc_reg.v
    Info (12023): Found entity 1: pc_reg File: E:/work/Verimake/bitty_core_de10_lite/core/pc_reg.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file core/mem_wb.v
    Info (12023): Found entity 1: mem_wb File: E:/work/Verimake/bitty_core_de10_lite/core/mem_wb.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file core/mem.v
    Info (12023): Found entity 1: mem File: E:/work/Verimake/bitty_core_de10_lite/core/mem.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file core/inst_rom.v
    Info (12023): Found entity 1: inst_rom File: E:/work/Verimake/bitty_core_de10_lite/core/inst_rom.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file core/if_id.v
    Info (12023): Found entity 1: if_id File: E:/work/Verimake/bitty_core_de10_lite/core/if_id.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file core/id_ex.v
    Info (12023): Found entity 1: id_ex File: E:/work/Verimake/bitty_core_de10_lite/core/id_ex.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file core/id.v
    Info (12023): Found entity 1: id File: E:/work/Verimake/bitty_core_de10_lite/core/id.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file core/ex_mem.v
    Info (12023): Found entity 1: ex_mem File: E:/work/Verimake/bitty_core_de10_lite/core/ex_mem.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file core/ex.v
    Info (12023): Found entity 1: ex File: E:/work/Verimake/bitty_core_de10_lite/core/ex.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file core/data_ram.v
    Info (12023): Found entity 1: data_ram File: E:/work/Verimake/bitty_core_de10_lite/core/data_ram.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file core/ctrl.v
    Info (12023): Found entity 1: ctrl File: E:/work/Verimake/bitty_core_de10_lite/core/ctrl.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file core/csr_reg.v
    Info (12023): Found entity 1: csr_reg File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file core/bitty_riscv_sopc.v
    Info (12023): Found entity 1: bitty_riscv_sopc File: E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv_sopc.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file core/bitty_riscv.v
    Info (12023): Found entity 1: bitty_riscv File: E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv.v Line: 28
Info (12021): Found 0 design units, including 0 entities, in source file core/bitty_defs.v
Info (12021): Found 1 design units, including 1 entities, in source file bitty_inst_rom.v
    Info (12023): Found entity 1: bitty_inst_rom File: E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file bitty_inst_rom1.v
    Info (12023): Found entity 1: bitty_inst_rom1 File: E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file bitty_inst_rom2.v
    Info (12023): Found entity 1: bitty_inst_rom2 File: E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file bitty_inst_rom3.v
    Info (12023): Found entity 1: bitty_inst_rom3 File: E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom3.v Line: 39
Info (12127): Elaborating entity "bitty_riscv_sopc" for the top level hierarchy
Info (12128): Elaborating entity "bitty_riscv" for hierarchy "bitty_riscv:u_bitty_riscv" File: E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv_sopc.v Line: 116
Info (12128): Elaborating entity "pc_reg" for hierarchy "bitty_riscv:u_bitty_riscv|pc_reg:u_pc_reg" File: E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv.v Line: 147
Info (12128): Elaborating entity "if_id" for hierarchy "bitty_riscv:u_bitty_riscv|if_id:u_if_id" File: E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv.v Line: 169
Info (12128): Elaborating entity "id" for hierarchy "bitty_riscv:u_bitty_riscv|id:u_id" File: E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv.v Line: 219
Warning (10036): Verilog HDL or VHDL warning at id.v(85): object "funct7" assigned a value but never read File: E:/work/Verimake/bitty_core_de10_lite/core/id.v Line: 85
Warning (10036): Verilog HDL or VHDL warning at id.v(92): object "instvalid" assigned a value but never read File: E:/work/Verimake/bitty_core_de10_lite/core/id.v Line: 92
Info (12128): Elaborating entity "regsfile" for hierarchy "bitty_riscv:u_bitty_riscv|regsfile:u_regsfile" File: E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv.v Line: 238
Info (12128): Elaborating entity "csr_reg" for hierarchy "bitty_riscv:u_bitty_riscv|csr_reg:u_csr_reg" File: E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv.v Line: 252
Warning (10036): Verilog HDL or VHDL warning at csr_reg.v(44): object "csr_misa" assigned a value but never read File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 44
Warning (10240): Verilog HDL Always Construct warning at csr_reg.v(66): inferring latch(es) for variable "csr_mhartid", which holds its previous value in one or more paths through the always construct File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[0]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[1]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[2]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[3]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[4]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[5]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[6]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[7]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[8]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[9]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[10]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[11]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[12]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[13]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[14]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[15]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[16]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[17]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[18]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[19]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[20]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[21]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[22]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[23]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[24]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[25]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[26]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[27]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[28]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[29]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[30]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (10041): Inferred latch for "csr_mhartid[31]" at csr_reg.v(66) File: E:/work/Verimake/bitty_core_de10_lite/core/csr_reg.v Line: 66
Info (12128): Elaborating entity "id_ex" for hierarchy "bitty_riscv:u_bitty_riscv|id_ex:u_id_ex" File: E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv.v Line: 288
Info (12128): Elaborating entity "ex" for hierarchy "bitty_riscv:u_bitty_riscv|ex:u_ex" File: E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv.v Line: 324
Info (10264): Verilog HDL Case Statement information at ex.v(172): all case item expressions in this case statement are onehot File: E:/work/Verimake/bitty_core_de10_lite/core/ex.v Line: 172
Info (12128): Elaborating entity "ex_mem" for hierarchy "bitty_riscv:u_bitty_riscv|ex_mem:u_ex_mem" File: E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv.v Line: 348
Info (12128): Elaborating entity "mem" for hierarchy "bitty_riscv:u_bitty_riscv|mem:u_mem" File: E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv.v Line: 377
Info (12128): Elaborating entity "mem_wb" for hierarchy "bitty_riscv:u_bitty_riscv|mem_wb:u_mem_wb" File: E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv.v Line: 393
Info (12128): Elaborating entity "ctrl" for hierarchy "bitty_riscv:u_bitty_riscv|ctrl:u_ctrl" File: E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv.v Line: 408
Info (12128): Elaborating entity "data_ram" for hierarchy "data_ram:u_data_ram" File: E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv_sopc.v Line: 174
Info (12128): Elaborating entity "bitty_inst_rom" for hierarchy "data_ram:u_data_ram|bitty_inst_rom:u_bitty_inst_rom0" File: E:/work/Verimake/bitty_core_de10_lite/core/data_ram.v Line: 92
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_ram:u_data_ram|bitty_inst_rom:u_bitty_inst_rom0|altsyncram:altsyncram_component" File: E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "data_ram:u_data_ram|bitty_inst_rom:u_bitty_inst_rom0|altsyncram:altsyncram_component" File: E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom.v Line: 81
Info (12133): Instantiated megafunction "data_ram:u_data_ram|bitty_inst_rom:u_bitty_inst_rom0|altsyncram:altsyncram_component" with the following parameter: File: E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./tb/lo.hex"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4a91.tdf
    Info (12023): Found entity 1: altsyncram_4a91 File: E:/work/Verimake/bitty_core_de10_lite/db/altsyncram_4a91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4a91" for hierarchy "data_ram:u_data_ram|bitty_inst_rom:u_bitty_inst_rom0|altsyncram:altsyncram_component|altsyncram_4a91:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "bitty_inst_rom1" for hierarchy "data_ram:u_data_ram|bitty_inst_rom1:u_bitty_inst_rom1" File: E:/work/Verimake/bitty_core_de10_lite/core/data_ram.v Line: 98
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_ram:u_data_ram|bitty_inst_rom1:u_bitty_inst_rom1|altsyncram:altsyncram_component" File: E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom1.v Line: 81
Info (12130): Elaborated megafunction instantiation "data_ram:u_data_ram|bitty_inst_rom1:u_bitty_inst_rom1|altsyncram:altsyncram_component" File: E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom1.v Line: 81
Info (12133): Instantiated megafunction "data_ram:u_data_ram|bitty_inst_rom1:u_bitty_inst_rom1|altsyncram:altsyncram_component" with the following parameter: File: E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom1.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./tb/ml.hex"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2a91.tdf
    Info (12023): Found entity 1: altsyncram_2a91 File: E:/work/Verimake/bitty_core_de10_lite/db/altsyncram_2a91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2a91" for hierarchy "data_ram:u_data_ram|bitty_inst_rom1:u_bitty_inst_rom1|altsyncram:altsyncram_component|altsyncram_2a91:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "bitty_inst_rom2" for hierarchy "data_ram:u_data_ram|bitty_inst_rom2:u_bitty_inst_rom2" File: E:/work/Verimake/bitty_core_de10_lite/core/data_ram.v Line: 104
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_ram:u_data_ram|bitty_inst_rom2:u_bitty_inst_rom2|altsyncram:altsyncram_component" File: E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom2.v Line: 81
Info (12130): Elaborated megafunction instantiation "data_ram:u_data_ram|bitty_inst_rom2:u_bitty_inst_rom2|altsyncram:altsyncram_component" File: E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom2.v Line: 81
Info (12133): Instantiated megafunction "data_ram:u_data_ram|bitty_inst_rom2:u_bitty_inst_rom2|altsyncram:altsyncram_component" with the following parameter: File: E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom2.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./tb/mh.hex"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u991.tdf
    Info (12023): Found entity 1: altsyncram_u991 File: E:/work/Verimake/bitty_core_de10_lite/db/altsyncram_u991.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_u991" for hierarchy "data_ram:u_data_ram|bitty_inst_rom2:u_bitty_inst_rom2|altsyncram:altsyncram_component|altsyncram_u991:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "bitty_inst_rom3" for hierarchy "data_ram:u_data_ram|bitty_inst_rom3:u_bitty_inst_rom3" File: E:/work/Verimake/bitty_core_de10_lite/core/data_ram.v Line: 110
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_ram:u_data_ram|bitty_inst_rom3:u_bitty_inst_rom3|altsyncram:altsyncram_component" File: E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom3.v Line: 81
Info (12130): Elaborated megafunction instantiation "data_ram:u_data_ram|bitty_inst_rom3:u_bitty_inst_rom3|altsyncram:altsyncram_component" File: E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom3.v Line: 81
Info (12133): Instantiated megafunction "data_ram:u_data_ram|bitty_inst_rom3:u_bitty_inst_rom3|altsyncram:altsyncram_component" with the following parameter: File: E:/work/Verimake/bitty_core_de10_lite/bitty_inst_rom3.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./tb/hi.hex"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q991.tdf
    Info (12023): Found entity 1: altsyncram_q991 File: E:/work/Verimake/bitty_core_de10_lite/db/altsyncram_q991.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_q991" for hierarchy "data_ram:u_data_ram|bitty_inst_rom3:u_bitty_inst_rom3|altsyncram:altsyncram_component|altsyncram_q991:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (276014): Found 5 instances of uninferred RAM logic
    Info (276007): RAM logic "data_ram:u_data_ram|data_mem3" is uninferred due to asynchronous read logic File: E:/work/Verimake/bitty_core_de10_lite/core/data_ram.v Line: 48
    Info (276007): RAM logic "data_ram:u_data_ram|data_mem2" is uninferred due to asynchronous read logic File: E:/work/Verimake/bitty_core_de10_lite/core/data_ram.v Line: 47
    Info (276007): RAM logic "data_ram:u_data_ram|data_mem1" is uninferred due to asynchronous read logic File: E:/work/Verimake/bitty_core_de10_lite/core/data_ram.v Line: 46
    Info (276007): RAM logic "data_ram:u_data_ram|data_mem0" is uninferred due to asynchronous read logic File: E:/work/Verimake/bitty_core_de10_lite/core/data_ram.v Line: 45
    Info (276007): RAM logic "bitty_riscv:u_bitty_riscv|regsfile:u_regsfile|regs" is uninferred due to asynchronous read logic File: E:/work/Verimake/bitty_core_de10_lite/core/regsfile.v Line: 51
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led_out[2]" is stuck at GND File: E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv_sopc.v Line: 37
    Warning (13410): Pin "led_out[5]" is stuck at GND File: E:/work/Verimake/bitty_core_de10_lite/core/bitty_riscv_sopc.v Line: 37
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 34700 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 34657 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 5007 megabytes
    Info: Processing ended: Fri May 29 11:44:39 2020
    Info: Elapsed time: 00:00:52
    Info: Total CPU time (on all processors): 00:00:50


