

================================================================
== Vivado HLS Report for 'reconstruct_complex_s'
================================================================
* Date:           Wed Aug 17 15:00:12 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dnn
* Solution:       wordlength_opt__21_8
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.502|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   57|   57|   57|   57|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- reconstruction  |   55|   55|         5|          1|          1|    52|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|      80|   1600|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     57|    -|
|Register         |        0|      -|     868|    192|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     948|   1849|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+----+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+----+-----+------------+------------+
    |add_ln792_fu_171_p2        |     +    |      0|   0|   15|           6|           7|
    |add_ln949_1_fu_556_p2      |     +    |      0|   0|   28|           6|          21|
    |add_ln949_fu_418_p2        |     +    |      0|   0|   28|           6|          21|
    |add_ln958_1_fu_596_p2      |     +    |      0|   0|   39|           6|          32|
    |add_ln958_fu_458_p2        |     +    |      0|   0|   39|           6|          32|
    |add_ln964_1_fu_705_p2      |     +    |      0|   0|    8|           8|           8|
    |add_ln964_fu_665_p2        |     +    |      0|   0|    8|           8|           8|
    |i_fu_156_p2                |     +    |      0|   0|   15|           6|           1|
    |lsb_index_1_fu_344_p2      |     +    |      0|   0|   39|           6|          32|
    |lsb_index_fu_289_p2        |     +    |      0|   0|   39|           6|          32|
    |m_12_fu_626_p2             |     +    |      0|   0|   39|          32|          32|
    |m_2_fu_488_p2              |     +    |      0|   0|   39|          32|          32|
    |sub_ln944_1_fu_334_p2      |     -    |      0|   0|   39|           5|          32|
    |sub_ln944_fu_279_p2        |     -    |      0|   0|   39|           5|          32|
    |sub_ln947_1_fu_364_p2      |     -    |      0|   0|   15|           4|           5|
    |sub_ln947_fu_309_p2        |     -    |      0|   0|   15|           4|           5|
    |sub_ln958_1_fu_607_p2      |     -    |      0|   0|   39|           5|          32|
    |sub_ln958_fu_469_p2        |     -    |      0|   0|   39|           5|          32|
    |sub_ln964_1_fu_700_p2      |     -    |      0|   0|    8|           4|           8|
    |sub_ln964_fu_660_p2        |     -    |      0|   0|    8|           4|           8|
    |tmp_V_4_fu_240_p2          |     -    |      0|   0|   28|           1|          21|
    |tmp_V_fu_202_p2            |     -    |      0|   0|   28|           1|          21|
    |a_1_fu_537_p2              |    and   |      0|   0|    2|           1|           1|
    |a_fu_399_p2                |    and   |      0|   0|    2|           1|           1|
    |and_ln949_1_fu_568_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln949_fu_430_p2        |    and   |      0|   0|    2|           1|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|   0|    2|           1|           1|
    |ap_block_state6_io         |    and   |      0|   0|    2|           1|           1|
    |p_Result_12_fu_526_p2      |    and   |      0|   0|   21|          21|          21|
    |p_Result_6_fu_388_p2       |    and   |      0|   0|   21|          21|          21|
    |l_1_fu_326_p3              |   cttz   |      0|  40|   36|          32|           0|
    |l_fu_271_p3                |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln787_fu_150_p2       |   icmp   |      0|   0|   11|           6|           5|
    |icmp_ln935_1_fu_226_p2     |   icmp   |      0|   0|   18|          21|           1|
    |icmp_ln935_fu_188_p2       |   icmp   |      0|   0|   18|          21|           1|
    |icmp_ln947_1_fu_393_p2     |   icmp   |      0|   0|   18|          21|           1|
    |icmp_ln947_2_fu_512_p2     |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln947_3_fu_531_p2     |   icmp   |      0|   0|   18|          21|           1|
    |icmp_ln947_fu_374_p2       |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln958_1_fu_591_p2     |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln958_fu_453_p2       |   icmp   |      0|   0|   18|          32|           1|
    |tmp_last_V_fu_182_p2       |   icmp   |      0|   0|   11|           6|           5|
    |lshr_ln947_1_fu_520_p2     |   lshr   |      0|   0|   57|           2|          21|
    |lshr_ln947_fu_382_p2       |   lshr   |      0|   0|   57|           2|          21|
    |lshr_ln958_1_fu_601_p2     |   lshr   |      0|   0|  101|          32|          32|
    |lshr_ln958_fu_463_p2       |   lshr   |      0|   0|  101|          32|          32|
    |or_ln949_2_fu_436_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln949_fu_574_p2         |    or    |      0|   0|    2|           1|           1|
    |m_10_fu_618_p3             |  select  |      0|   0|   32|           1|          32|
    |m_1_fu_480_p3              |  select  |      0|   0|   32|           1|          32|
    |select_ln162_1_fu_737_p3   |  select  |      0|   0|   32|           1|           1|
    |select_ln162_fu_730_p3     |  select  |      0|   0|   32|           1|           1|
    |select_ln964_1_fu_693_p3   |  select  |      0|   0|    7|           1|           7|
    |select_ln964_fu_653_p3     |  select  |      0|   0|    7|           1|           7|
    |tmp_V_7_fu_208_p3          |  select  |      0|   0|   21|           1|          21|
    |tmp_V_9_fu_246_p3          |  select  |      0|   0|   21|           1|          21|
    |shl_ln958_1_fu_612_p2      |    shl   |      0|   0|  101|          32|          32|
    |shl_ln958_fu_474_p2        |    shl   |      0|   0|  101|          32|          32|
    |ap_enable_pp0              |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|   0|    2|           2|           1|
    |xor_ln949_1_fu_550_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln949_fu_412_p2        |    xor   |      0|   0|    2|           1|           2|
    +---------------------------+----------+-------+----+-----+------------+------------+
    |Total                      |          |      0|  80| 1600|         647|         821|
    +---------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |DNN_out_TDATA_blk_n      |   9|          2|    1|          2|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |i_0_reg_139              |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  57|         12|   10|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |i_0_reg_139                          |   6|   0|    6|          0|
    |icmp_ln787_reg_753                   |   1|   0|    1|          0|
    |icmp_ln935_1_reg_799                 |   1|   0|    1|          0|
    |icmp_ln935_reg_777                   |   1|   0|    1|          0|
    |lsb_index_1_reg_864                  |  32|   0|   32|          0|
    |lsb_index_reg_832                    |  32|   0|   32|          0|
    |m_3_reg_895                          |  31|   0|   31|          0|
    |m_s_reg_885                          |  31|   0|   31|          0|
    |p_Result_10_reg_816                  |  21|   0|   21|          0|
    |p_Result_15_reg_782                  |   1|   0|    1|          0|
    |p_Result_18_reg_804                  |   1|   0|    1|          0|
    |p_Result_s_reg_794                   |  21|   0|   21|          0|
    |sub_ln944_1_reg_853                  |  32|   0|   32|          0|
    |sub_ln944_reg_821                    |  32|   0|   32|          0|
    |sub_ln947_1_reg_875                  |   5|   0|    5|          0|
    |sub_ln947_reg_843                    |   5|   0|    5|          0|
    |tmp_10_reg_890                       |   1|   0|    1|          0|
    |tmp_12_reg_870                       |  31|   0|   31|          0|
    |tmp_14_reg_900                       |   1|   0|    1|          0|
    |tmp_8_reg_838                        |  31|   0|   31|          0|
    |tmp_V_7_reg_787                      |  21|   0|   21|          0|
    |tmp_V_7_reg_787_pp0_iter2_reg        |  21|   0|   21|          0|
    |tmp_V_9_reg_809                      |  21|   0|   21|          0|
    |tmp_V_9_reg_809_pp0_iter2_reg        |  21|   0|   21|          0|
    |tmp_last_V_reg_772                   |   1|   0|    1|          0|
    |trunc_ln943_1_reg_880                |   8|   0|    8|          0|
    |trunc_ln943_1_reg_880_pp0_iter3_reg  |   8|   0|    8|          0|
    |trunc_ln943_reg_848                  |   8|   0|    8|          0|
    |trunc_ln943_reg_848_pp0_iter3_reg    |   8|   0|    8|          0|
    |trunc_ln944_1_reg_859                |  21|   0|   21|          0|
    |trunc_ln944_reg_827                  |  21|   0|   21|          0|
    |icmp_ln787_reg_753                   |  64|  32|    1|          0|
    |icmp_ln935_1_reg_799                 |  64|  32|    1|          0|
    |icmp_ln935_reg_777                   |  64|  32|    1|          0|
    |p_Result_15_reg_782                  |  64|  32|    1|          0|
    |p_Result_18_reg_804                  |  64|  32|    1|          0|
    |tmp_last_V_reg_772                   |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 868| 192|  490|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------+-----+-----+------------+----------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_start         |  in |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_done          | out |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_idle          | out |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_ready         | out |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|y_L3_V_address0  | out |    7|  ap_memory |        y_L3_V        |     array    |
|y_L3_V_ce0       | out |    1|  ap_memory |        y_L3_V        |     array    |
|y_L3_V_q0        |  in |   21|  ap_memory |        y_L3_V        |     array    |
|y_L3_V_address1  | out |    7|  ap_memory |        y_L3_V        |     array    |
|y_L3_V_ce1       | out |    1|  ap_memory |        y_L3_V        |     array    |
|y_L3_V_q1        |  in |   21|  ap_memory |        y_L3_V        |     array    |
|DNN_out_TDATA    | out |   64|    axis    |    DNN_out_V_data    |    pointer   |
|DNN_out_TREADY   |  in |    1|    axis    |    DNN_out_V_data    |    pointer   |
|DNN_out_TVALID   | out |    1|    axis    |   DNN_out_V_last_V   |    pointer   |
|DNN_out_TLAST    | out |    1|    axis    |   DNN_out_V_last_V   |    pointer   |
+-----------------+-----+-----+------------+----------------------+--------------+

