#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5ab83b6c5850 .scope module, "test" "test" 2 1;
 .timescale 0 0;
L_0x5ab83b7039d0 .functor BUFZ 8, v0x5ab83b6f0da0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5ab83b703b00 .functor BUFZ 8, v0x5ab83b6f1370_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5ab83b6f2290_0 .var "add_test_failed", 0 0;
v0x5ab83b6f2350_0 .var "clk", 0 0;
v0x5ab83b6f2410_0 .var "mov_test_failed", 0 0;
v0x5ab83b6f24b0_0 .net "regA_out", 7 0, L_0x5ab83b7039d0;  1 drivers
v0x5ab83b6f2570_0 .net "regB_out", 7 0, L_0x5ab83b703b00;  1 drivers
v0x5ab83b6f2650_0 .var "shl_test_failed", 0 0;
S_0x5ab83b6718a0 .scope module, "Comp" "computer" 2 13, 3 1 0, S_0x5ab83b6c5850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "alu_out_bus";
v0x5ab83b6f14c0_0 .net "K", 7 0, L_0x5ab83b6f2870;  1 drivers
v0x5ab83b6f15f0_0 .net "LA", 0 0, v0x5ab83b6ee520_0;  1 drivers
v0x5ab83b6f1700_0 .net "LB", 0 0, v0x5ab83b6ee600_0;  1 drivers
v0x5ab83b6f17f0_0 .net "alu_a_bus", 7 0, v0x5ab83b6efd20_0;  1 drivers
v0x5ab83b6f18e0_0 .net "alu_b_bus", 7 0, v0x5ab83b6f0610_0;  1 drivers
v0x5ab83b6f1a20_0 .net "alu_op", 3 0, v0x5ab83b6ee6c0_0;  1 drivers
v0x5ab83b6f1b30_0 .net "alu_out_bus", 7 0, L_0x5ab83b6f3340;  1 drivers
v0x5ab83b6f1bf0_0 .net "clk", 0 0, v0x5ab83b6f2350_0;  1 drivers
v0x5ab83b6f1c90_0 .net "im_out_bus", 15 0, L_0x5ab83b6f2b10;  1 drivers
v0x5ab83b6f1d50_0 .net "opcode", 6 0, L_0x5ab83b6f2710;  1 drivers
v0x5ab83b6f1df0_0 .net "pc_out_bus", 7 0, v0x5ab83b6ef5a0_0;  1 drivers
v0x5ab83b6f1e90_0 .net "regA_out_bus", 7 0, v0x5ab83b6f0da0_0;  1 drivers
v0x5ab83b6f1f50_0 .net "regB_out_bus", 7 0, v0x5ab83b6f1370_0;  1 drivers
v0x5ab83b6f2010_0 .net "selA", 1 0, v0x5ab83b6ee820_0;  1 drivers
v0x5ab83b6f2120_0 .net "selB", 1 0, v0x5ab83b6ee950_0;  1 drivers
L_0x5ab83b6f2710 .part L_0x5ab83b6f2b10, 9, 7;
L_0x5ab83b6f2870 .part L_0x5ab83b6f2b10, 0, 8;
S_0x5ab83b641490 .scope module, "ALU" "alu" 3 80, 4 1 0, S_0x5ab83b6718a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 4 "s";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "Z";
    .port_info 5 /OUTPUT 1 "N";
    .port_info 6 /OUTPUT 1 "C";
    .port_info 7 /OUTPUT 1 "V";
L_0x5ab83b6f2ee0 .functor NOT 8, v0x5ab83b6f0610_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5ab83b6f3340 .functor BUFZ 8, v0x5ab83b6edf10_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5ab83b703890 .functor BUFZ 1, v0x5ab83b6ba500_0, C4<0>, C4<0>, C4<0>;
L_0x5ab83b703900 .functor BUFZ 1, v0x5ab83b6ecf40_0, C4<0>, C4<0>, C4<0>;
v0x5ab83b6bac50_0 .net "C", 0 0, L_0x5ab83b703890;  1 drivers
v0x5ab83b6ba500_0 .var "C_r", 0 0;
v0x5ab83b6ecde0_0 .net "N", 0 0, L_0x5ab83b7037f0;  1 drivers
v0x5ab83b6ece80_0 .net "V", 0 0, L_0x5ab83b703900;  1 drivers
v0x5ab83b6ecf40_0 .var "V_r", 0 0;
v0x5ab83b6ed050_0 .net "Z", 0 0, L_0x5ab83b703700;  1 drivers
L_0x73955586e0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab83b6ed110_0 .net/2u *"_ivl_0", 0 0, L_0x73955586e0f0;  1 drivers
L_0x73955586e180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab83b6ed1f0_0 .net/2u *"_ivl_10", 0 0, L_0x73955586e180;  1 drivers
v0x5ab83b6ed2d0_0 .net *"_ivl_12", 8 0, L_0x5ab83b6f2ff0;  1 drivers
L_0x73955586e1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab83b6ed3b0_0 .net/2u *"_ivl_14", 0 0, L_0x73955586e1c8;  1 drivers
v0x5ab83b6ed490_0 .net *"_ivl_16", 7 0, L_0x5ab83b6f2ee0;  1 drivers
v0x5ab83b6ed570_0 .net *"_ivl_18", 8 0, L_0x5ab83b6f31b0;  1 drivers
v0x5ab83b6ed650_0 .net *"_ivl_2", 8 0, L_0x5ab83b6f2c10;  1 drivers
v0x5ab83b6ed730_0 .net *"_ivl_20", 8 0, L_0x5ab83b6f32a0;  1 drivers
L_0x73955586e210 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x5ab83b6ed810_0 .net/2u *"_ivl_22", 8 0, L_0x73955586e210;  1 drivers
L_0x73955586e258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ab83b6ed8f0_0 .net/2u *"_ivl_28", 7 0, L_0x73955586e258;  1 drivers
L_0x73955586e138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab83b6ed9d0_0 .net/2u *"_ivl_4", 0 0, L_0x73955586e138;  1 drivers
v0x5ab83b6edab0_0 .net *"_ivl_6", 8 0, L_0x5ab83b6f2d50;  1 drivers
v0x5ab83b6edb90_0 .net "a", 7 0, v0x5ab83b6efd20_0;  alias, 1 drivers
v0x5ab83b6edc70_0 .net "b", 7 0, v0x5ab83b6f0610_0;  alias, 1 drivers
v0x5ab83b6edd50_0 .net "diff", 8 0, L_0x5ab83b7034a0;  1 drivers
v0x5ab83b6ede30_0 .net "out", 7 0, L_0x5ab83b6f3340;  alias, 1 drivers
v0x5ab83b6edf10_0 .var "out_r", 7 0;
v0x5ab83b6edff0_0 .net "s", 3 0, v0x5ab83b6ee6c0_0;  alias, 1 drivers
v0x5ab83b6ee0d0_0 .net "sum", 8 0, L_0x5ab83b6f2e40;  1 drivers
E_0x5ab83b680ab0/0 .event anyedge, v0x5ab83b6edff0_0, v0x5ab83b6ee0d0_0, v0x5ab83b6edb90_0, v0x5ab83b6edc70_0;
E_0x5ab83b680ab0/1 .event anyedge, v0x5ab83b6edf10_0, v0x5ab83b6edd50_0;
E_0x5ab83b680ab0 .event/or E_0x5ab83b680ab0/0, E_0x5ab83b680ab0/1;
L_0x5ab83b6f2c10 .concat [ 8 1 0 0], v0x5ab83b6efd20_0, L_0x73955586e0f0;
L_0x5ab83b6f2d50 .concat [ 8 1 0 0], v0x5ab83b6f0610_0, L_0x73955586e138;
L_0x5ab83b6f2e40 .arith/sum 9, L_0x5ab83b6f2c10, L_0x5ab83b6f2d50;
L_0x5ab83b6f2ff0 .concat [ 8 1 0 0], v0x5ab83b6efd20_0, L_0x73955586e180;
L_0x5ab83b6f31b0 .concat [ 8 1 0 0], L_0x5ab83b6f2ee0, L_0x73955586e1c8;
L_0x5ab83b6f32a0 .arith/sum 9, L_0x5ab83b6f2ff0, L_0x5ab83b6f31b0;
L_0x5ab83b7034a0 .arith/sum 9, L_0x5ab83b6f32a0, L_0x73955586e210;
L_0x5ab83b703700 .cmp/eq 8, v0x5ab83b6edf10_0, L_0x73955586e258;
L_0x5ab83b7037f0 .part v0x5ab83b6edf10_0, 7, 1;
S_0x5ab83b6ee2b0 .scope module, "CU" "control" 3 36, 5 1 0, S_0x5ab83b6718a0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "LA";
    .port_info 2 /OUTPUT 1 "LB";
    .port_info 3 /OUTPUT 2 "selA";
    .port_info 4 /OUTPUT 2 "selB";
    .port_info 5 /OUTPUT 4 "alu_op";
v0x5ab83b6ee520_0 .var "LA", 0 0;
v0x5ab83b6ee600_0 .var "LB", 0 0;
v0x5ab83b6ee6c0_0 .var "alu_op", 3 0;
v0x5ab83b6ee760_0 .net "opcode", 6 0, L_0x5ab83b6f2710;  alias, 1 drivers
v0x5ab83b6ee820_0 .var "selA", 1 0;
v0x5ab83b6ee950_0 .var "selB", 1 0;
E_0x5ab83b6c50b0 .event anyedge, v0x5ab83b6ee760_0;
S_0x5ab83b6eeaf0 .scope module, "IM" "instruction_memory" 3 30, 6 1 0, S_0x5ab83b6718a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 16 "out";
L_0x5ab83b6f2b10 .functor BUFZ 16, L_0x5ab83b6f2910, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5ab83b6eecd0_0 .net *"_ivl_0", 15 0, L_0x5ab83b6f2910;  1 drivers
v0x5ab83b6eedd0_0 .net *"_ivl_2", 9 0, L_0x5ab83b6f29d0;  1 drivers
L_0x73955586e018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ab83b6eeeb0_0 .net *"_ivl_5", 1 0, L_0x73955586e018;  1 drivers
v0x5ab83b6eef70_0 .net "address", 7 0, v0x5ab83b6ef5a0_0;  alias, 1 drivers
v0x5ab83b6ef050 .array "mem", 255 0, 15 0;
v0x5ab83b6ef160_0 .net "out", 15 0, L_0x5ab83b6f2b10;  alias, 1 drivers
L_0x5ab83b6f2910 .array/port v0x5ab83b6ef050, L_0x5ab83b6f29d0;
L_0x5ab83b6f29d0 .concat [ 8 2 0 0], v0x5ab83b6ef5a0_0, L_0x73955586e018;
S_0x5ab83b6ef2a0 .scope module, "PC" "pc" 3 25, 7 1 0, S_0x5ab83b6718a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "pc";
v0x5ab83b6ef4c0_0 .net "clk", 0 0, v0x5ab83b6f2350_0;  alias, 1 drivers
v0x5ab83b6ef5a0_0 .var "pc", 7 0;
E_0x5ab83b6653d0 .event posedge, v0x5ab83b6ef4c0_0;
S_0x5ab83b6ef6a0 .scope module, "muxA" "mux2" 3 61, 8 1 0, S_0x5ab83b6718a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "e0";
    .port_info 1 /INPUT 8 "e1";
    .port_info 2 /INPUT 8 "e2";
    .port_info 3 /INPUT 8 "e3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 8 "out";
v0x5ab83b6ef9a0_0 .net "e0", 7 0, v0x5ab83b6f0da0_0;  alias, 1 drivers
v0x5ab83b6efaa0_0 .net "e1", 7 0, v0x5ab83b6f1370_0;  alias, 1 drivers
v0x5ab83b6efb80_0 .net "e2", 7 0, L_0x5ab83b6f2870;  alias, 1 drivers
L_0x73955586e060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ab83b6efc40_0 .net "e3", 7 0, L_0x73955586e060;  1 drivers
v0x5ab83b6efd20_0 .var "out", 7 0;
v0x5ab83b6efe30_0 .net "sel", 1 0, v0x5ab83b6ee820_0;  alias, 1 drivers
E_0x5ab83b6d10e0/0 .event anyedge, v0x5ab83b6ee820_0, v0x5ab83b6ef9a0_0, v0x5ab83b6efaa0_0, v0x5ab83b6efb80_0;
E_0x5ab83b6d10e0/1 .event anyedge, v0x5ab83b6efc40_0;
E_0x5ab83b6d10e0 .event/or E_0x5ab83b6d10e0/0, E_0x5ab83b6d10e0/1;
S_0x5ab83b6effb0 .scope module, "muxB" "mux2" 3 70, 8 1 0, S_0x5ab83b6718a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "e0";
    .port_info 1 /INPUT 8 "e1";
    .port_info 2 /INPUT 8 "e2";
    .port_info 3 /INPUT 8 "e3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 8 "out";
v0x5ab83b6f02c0_0 .net "e0", 7 0, v0x5ab83b6f0da0_0;  alias, 1 drivers
v0x5ab83b6f03a0_0 .net "e1", 7 0, v0x5ab83b6f1370_0;  alias, 1 drivers
v0x5ab83b6f0470_0 .net "e2", 7 0, L_0x5ab83b6f2870;  alias, 1 drivers
L_0x73955586e0a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ab83b6f0570_0 .net "e3", 7 0, L_0x73955586e0a8;  1 drivers
v0x5ab83b6f0610_0 .var "out", 7 0;
v0x5ab83b6f0720_0 .net "sel", 1 0, v0x5ab83b6ee950_0;  alias, 1 drivers
E_0x5ab83b6f0230/0 .event anyedge, v0x5ab83b6ee950_0, v0x5ab83b6ef9a0_0, v0x5ab83b6efaa0_0, v0x5ab83b6efb80_0;
E_0x5ab83b6f0230/1 .event anyedge, v0x5ab83b6f0570_0;
E_0x5ab83b6f0230 .event/or E_0x5ab83b6f0230/0, E_0x5ab83b6f0230/1;
S_0x5ab83b6f08d0 .scope module, "regA" "register" 3 46, 9 1 0, S_0x5ab83b6718a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x5ab83b6f0ae0_0 .net "clk", 0 0, v0x5ab83b6f2350_0;  alias, 1 drivers
v0x5ab83b6f0bd0_0 .net "data", 7 0, L_0x5ab83b6f3340;  alias, 1 drivers
v0x5ab83b6f0ca0_0 .net "load", 0 0, v0x5ab83b6ee520_0;  alias, 1 drivers
v0x5ab83b6f0da0_0 .var "out", 7 0;
S_0x5ab83b6f0ed0 .scope module, "regB" "register" 3 53, 9 1 0, S_0x5ab83b6718a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x5ab83b6f10b0_0 .net "clk", 0 0, v0x5ab83b6f2350_0;  alias, 1 drivers
v0x5ab83b6f11c0_0 .net "data", 7 0, L_0x5ab83b6f3340;  alias, 1 drivers
v0x5ab83b6f12d0_0 .net "load", 0 0, v0x5ab83b6ee600_0;  alias, 1 drivers
v0x5ab83b6f1370_0 .var "out", 7 0;
    .scope S_0x5ab83b6ef2a0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5ab83b6ef5a0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x5ab83b6ef2a0;
T_1 ;
    %wait E_0x5ab83b6653d0;
    %load/vec4 v0x5ab83b6ef5a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5ab83b6ef5a0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5ab83b6eeaf0;
T_2 ;
    %vpi_call 6 16 "$readmemb", "im.dat", v0x5ab83b6ef050 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5ab83b6ee2b0;
T_3 ;
    %wait E_0x5ab83b6c50b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab83b6ee520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab83b6ee600_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab83b6ee950_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %load/vec4 v0x5ab83b6ee760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 7;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 7;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 7;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 7;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 7;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 7;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 7;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 7;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 7;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 7;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 7;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 7;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 7;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 7;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 7;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 7;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 7;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 7;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 7;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %jmp T_3.38;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee520_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab83b6ee950_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee600_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab83b6ee950_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee520_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ab83b6ee950_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee600_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ab83b6ee950_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee520_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab83b6ee950_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee600_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab83b6ee950_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee520_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ab83b6ee950_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee600_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ab83b6ee950_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee520_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab83b6ee950_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee600_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab83b6ee950_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee520_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ab83b6ee950_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee600_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ab83b6ee950_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee520_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab83b6ee950_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee600_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab83b6ee950_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee520_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ab83b6ee950_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee600_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ab83b6ee950_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee520_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab83b6ee950_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee600_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab83b6ee950_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee520_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ab83b6ee950_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee600_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ab83b6ee950_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee520_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee520_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee600_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab83b6ee950_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee600_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee520_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab83b6ee950_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee600_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab83b6ee950_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee520_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ab83b6ee950_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee600_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ab83b6ee950_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee520_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee520_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee600_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee600_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee520_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee520_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee600_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee600_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6ee600_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5ab83b6ee820_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab83b6ee950_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ab83b6ee6c0_0, 0, 4;
    %jmp T_3.38;
T_3.38 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5ab83b6f08d0;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5ab83b6f0da0_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x5ab83b6f08d0;
T_5 ;
    %wait E_0x5ab83b6653d0;
    %load/vec4 v0x5ab83b6f0ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5ab83b6f0bd0_0;
    %assign/vec4 v0x5ab83b6f0da0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5ab83b6f0ed0;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5ab83b6f1370_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0x5ab83b6f0ed0;
T_7 ;
    %wait E_0x5ab83b6653d0;
    %load/vec4 v0x5ab83b6f12d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5ab83b6f11c0_0;
    %assign/vec4 v0x5ab83b6f1370_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5ab83b6ef6a0;
T_8 ;
    %wait E_0x5ab83b6d10e0;
    %load/vec4 v0x5ab83b6efe30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x5ab83b6ef9a0_0;
    %store/vec4 v0x5ab83b6efd20_0, 0, 8;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x5ab83b6efaa0_0;
    %store/vec4 v0x5ab83b6efd20_0, 0, 8;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x5ab83b6efb80_0;
    %store/vec4 v0x5ab83b6efd20_0, 0, 8;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x5ab83b6efc40_0;
    %store/vec4 v0x5ab83b6efd20_0, 0, 8;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5ab83b6effb0;
T_9 ;
    %wait E_0x5ab83b6f0230;
    %load/vec4 v0x5ab83b6f0720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x5ab83b6f02c0_0;
    %store/vec4 v0x5ab83b6f0610_0, 0, 8;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x5ab83b6f03a0_0;
    %store/vec4 v0x5ab83b6f0610_0, 0, 8;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x5ab83b6f0470_0;
    %store/vec4 v0x5ab83b6f0610_0, 0, 8;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x5ab83b6f0570_0;
    %store/vec4 v0x5ab83b6f0610_0, 0, 8;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5ab83b641490;
T_10 ;
    %wait E_0x5ab83b680ab0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab83b6ba500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab83b6ecf40_0, 0, 1;
    %load/vec4 v0x5ab83b6edff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %jmp T_10.9;
T_10.0 ;
    %load/vec4 v0x5ab83b6ee0d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab83b6edf10_0, 0, 8;
    %load/vec4 v0x5ab83b6ee0d0_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x5ab83b6ba500_0, 0, 1;
    %load/vec4 v0x5ab83b6edb90_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5ab83b6edc70_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_10.10, 4;
    %load/vec4 v0x5ab83b6edf10_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5ab83b6edb90_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.10;
    %store/vec4 v0x5ab83b6ecf40_0, 0, 1;
    %jmp T_10.9;
T_10.1 ;
    %load/vec4 v0x5ab83b6edd50_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab83b6edf10_0, 0, 8;
    %load/vec4 v0x5ab83b6edd50_0;
    %parti/s 1, 8, 5;
    %inv;
    %store/vec4 v0x5ab83b6ba500_0, 0, 1;
    %load/vec4 v0x5ab83b6edb90_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5ab83b6edc70_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_10.11, 4;
    %load/vec4 v0x5ab83b6edf10_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5ab83b6edb90_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.11;
    %store/vec4 v0x5ab83b6ecf40_0, 0, 1;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v0x5ab83b6edb90_0;
    %load/vec4 v0x5ab83b6edc70_0;
    %and;
    %store/vec4 v0x5ab83b6edf10_0, 0, 8;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v0x5ab83b6edb90_0;
    %load/vec4 v0x5ab83b6edc70_0;
    %or;
    %store/vec4 v0x5ab83b6edf10_0, 0, 8;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0x5ab83b6edb90_0;
    %load/vec4 v0x5ab83b6edc70_0;
    %xor;
    %store/vec4 v0x5ab83b6edf10_0, 0, 8;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x5ab83b6edb90_0;
    %inv;
    %store/vec4 v0x5ab83b6edf10_0, 0, 8;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x5ab83b6edc70_0;
    %inv;
    %store/vec4 v0x5ab83b6edf10_0, 0, 8;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0x5ab83b6edb90_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5ab83b6edf10_0, 0, 8;
    %load/vec4 v0x5ab83b6edb90_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x5ab83b6ba500_0, 0, 1;
    %jmp T_10.9;
T_10.8 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ab83b6edb90_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab83b6edf10_0, 0, 8;
    %load/vec4 v0x5ab83b6edb90_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5ab83b6ba500_0, 0, 1;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5ab83b6c5850;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab83b6f2350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab83b6f2410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab83b6f2290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab83b6f2650_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x5ab83b6c5850;
T_12 ;
    %vpi_call 2 25 "$dumpfile", "out/dump.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5ab83b6c5850 {0 0 0};
    %vpi_call 2 27 "$readmemb", "im.dat", v0x5ab83b6ef050 {0 0 0};
    %vpi_call 2 30 "$display", "\012----- STARTING TEST 0: MOV A,Lit & MOV B,Lit -----" {0 0 0};
    %delay 3, 0;
    %vpi_call 2 33 "$display", "CHECK @ t=%0t: After MOV A, 42 -> regA = %d", $time, v0x5ab83b6f24b0_0 {0 0 0};
    %load/vec4 v0x5ab83b6f24b0_0;
    %cmpi/ne 42, 0, 8;
    %jmp/0xz  T_12.0, 6;
    %vpi_call 2 35 "$error", "FAIL: regA expected 42, got %d", v0x5ab83b6f24b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6f2410_0, 0, 1;
T_12.0 ;
    %delay 2, 0;
    %vpi_call 2 40 "$display", "CHECK @ t=%0t: After MOV B, 123 -> regB = %d", $time, v0x5ab83b6f2570_0 {0 0 0};
    %load/vec4 v0x5ab83b6f2570_0;
    %cmpi/ne 123, 0, 8;
    %jmp/0xz  T_12.2, 6;
    %vpi_call 2 42 "$error", "FAIL: regB expected 123, got %d", v0x5ab83b6f2570_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6f2410_0, 0, 1;
T_12.2 ;
    %load/vec4 v0x5ab83b6f2410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %vpi_call 2 47 "$display", ">>>>> MOV TEST PASSED! <<<<< " {0 0 0};
    %jmp T_12.5;
T_12.4 ;
    %vpi_call 2 49 "$display", ">>>>> MOV TEST FAILED! <<<<< " {0 0 0};
T_12.5 ;
    %vpi_call 2 53 "$display", "\012----- STARTING TEST 1: ADD A, B -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 56 "$display", "CHECK @ t=%0t: After MOV A, 2 -> regA = %d", $time, v0x5ab83b6f24b0_0 {0 0 0};
    %load/vec4 v0x5ab83b6f24b0_0;
    %cmpi/ne 2, 0, 8;
    %jmp/0xz  T_12.6, 6;
    %vpi_call 2 58 "$error", "FAIL: regA expected 2, got %d", v0x5ab83b6f24b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6f2290_0, 0, 1;
T_12.6 ;
    %delay 2, 0;
    %vpi_call 2 63 "$display", "CHECK @ t=%0t: After MOV B, 3 -> regB = %d", $time, v0x5ab83b6f2570_0 {0 0 0};
    %load/vec4 v0x5ab83b6f2570_0;
    %cmpi/ne 3, 0, 8;
    %jmp/0xz  T_12.8, 6;
    %vpi_call 2 65 "$error", "FAIL: regB expected 3, got %d", v0x5ab83b6f2570_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6f2290_0, 0, 1;
T_12.8 ;
    %delay 2, 0;
    %vpi_call 2 70 "$display", "CHECK @ t=%0t: After ADD A, B -> regA = %d", $time, v0x5ab83b6f24b0_0 {0 0 0};
    %load/vec4 v0x5ab83b6f24b0_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_12.10, 6;
    %vpi_call 2 72 "$error", "FAIL: regA expected 5 (2+3), got %d", v0x5ab83b6f24b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6f2290_0, 0, 1;
T_12.10 ;
    %load/vec4 v0x5ab83b6f2290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %vpi_call 2 77 "$display", ">>>>> ADD TEST PASSED! <<<<< " {0 0 0};
    %jmp T_12.13;
T_12.12 ;
    %vpi_call 2 79 "$display", ">>>>> ADD TEST FAILED! <<<<< " {0 0 0};
T_12.13 ;
    %vpi_call 2 83 "$display", "\012----- STARTING TEST 2: SHL A, A -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 86 "$display", "CHECK @ t=%0t: After MOV A, 5 -> regA = %d", $time, v0x5ab83b6f24b0_0 {0 0 0};
    %load/vec4 v0x5ab83b6f24b0_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_12.14, 6;
    %vpi_call 2 88 "$error", "FAIL: regA expected 5, got %d", v0x5ab83b6f24b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6f2650_0, 0, 1;
T_12.14 ;
    %delay 2, 0;
    %vpi_call 2 93 "$display", "CHECK @ t=%0t: After SHL A, A -> regA = %d", $time, v0x5ab83b6f24b0_0 {0 0 0};
    %load/vec4 v0x5ab83b6f24b0_0;
    %cmpi/ne 10, 0, 8;
    %jmp/0xz  T_12.16, 6;
    %vpi_call 2 95 "$error", "FAIL: regA expected 10 (5<<1), got %d", v0x5ab83b6f24b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab83b6f2650_0, 0, 1;
T_12.16 ;
    %load/vec4 v0x5ab83b6f2650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.18, 8;
    %vpi_call 2 100 "$display", ">>>>> SHL TEST PASSED! <<<<< " {0 0 0};
    %jmp T_12.19;
T_12.18 ;
    %vpi_call 2 102 "$display", ">>>>> SHL TEST FAILED! <<<<< " {0 0 0};
T_12.19 ;
    %delay 2, 0;
    %vpi_call 2 106 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x5ab83b6c5850;
T_13 ;
    %delay 1, 0;
    %load/vec4 v0x5ab83b6f2350_0;
    %inv;
    %store/vec4 v0x5ab83b6f2350_0, 0, 1;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testbench.v";
    "computer.v";
    "alu.v";
    "control_unit.v";
    "instruction_memory.v";
    "pc.v";
    "mux2.v";
    "register.v";
