Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e319fa53fefa4398bb46178e620693c6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot WATERING_SYS_TESTBENCH_behav xil_defaultlib.WATERING_SYS_TESTBENCH -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture watering_fsm_arch of entity xil_defaultlib.WATERING [watering_default]
Compiling architecture tb_watering_sys_arch of entity xil_defaultlib.watering_sys_testbench
Built simulation snapshot WATERING_SYS_TESTBENCH_behav
