<!DOCTYPE html><html lang="zh-CN" data-theme="dark"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>verilog_数据类型与基本语法 | YILON</title><meta name="author" content="YILON"><meta name="copyright" content="YILON"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#0d0d0d"><meta name="description" content="模块的结构 模块（block）由由两部分组成， 一部分描述接口， 一部分描述逻辑功能。 模块的端口 12345678910111213141516&#x2F;&#x2F;定义模块时要列出所有的输入输出接口module block_1(port_1,port_2,port_3,port_4,port_5);   &#x2F;&#x2F;没有顺序要求    &#x2F;&#x2F;声明输入端口    input port_1;       &#x2F;&#x2F;不声明端口位宽时">
<meta property="og:type" content="article">
<meta property="og:title" content="verilog_数据类型与基本语法">
<meta property="og:url" content="http://example.com/2023/11/25/verilog_%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95/index.html">
<meta property="og:site_name" content="YILON">
<meta property="og:description" content="模块的结构 模块（block）由由两部分组成， 一部分描述接口， 一部分描述逻辑功能。 模块的端口 12345678910111213141516&#x2F;&#x2F;定义模块时要列出所有的输入输出接口module block_1(port_1,port_2,port_3,port_4,port_5);   &#x2F;&#x2F;没有顺序要求    &#x2F;&#x2F;声明输入端口    input port_1;       &#x2F;&#x2F;不声明端口位宽时">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/private_img/cover.svg">
<meta property="article:published_time" content="2023-11-25T02:00:11.000Z">
<meta property="article:modified_time" content="2023-12-04T07:20:29.019Z">
<meta property="article:author" content="YILON">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="verilog">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/private_img/cover.svg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2023/11/25/verilog_%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', 'undefined')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', 'undefined')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"top_n_per_article":1,"unescape":false,"languages":{"hits_empty":"未找到符合您查询的内容：${query}","hits_stats":"共找到 ${hits} 篇文章"}},
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":300,"highlightFullpage":false,"highlightMacStyle":false},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: true,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'verilog_数据类型与基本语法',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  isShuoshuo: false
}</script><meta name="generator" content="Hexo 7.3.0"></head><body><div id="web_bg" style="background-color: #4582A0;"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img text-center"><img src="/private_img/avatar.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data text-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">92</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">91</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">23</div></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url(/private_img/cover.svg);"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><span class="site-name">YILON</span></a><a class="nav-page-title" href="/"><span class="site-name">verilog_数据类型与基本语法</span></a></span><div id="menus"><div id="search-button"><span class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></span></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">verilog_数据类型与基本语法</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2023-11-25T02:00:11.000Z" title="发表于 2023-11-25 10:00:11">2023-11-25</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2023-12-04T07:20:29.019Z" title="更新于 2023-12-04 15:20:29">2023-12-04</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/">FPGA</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/verilog/">verilog</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="container post-content" id="article-container"><h1>模块的结构</h1>
<p>模块（<code>block</code>）由由两部分组成，<br>
一部分描述接口，<br>
一部分描述逻辑功能。</p>
<h2 id="模块的端口">模块的端口</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//定义模块时要列出所有的输入输出接口</span></span><br><span class="line"><span class="keyword">module</span> block_1(port_1,port_2,port_3,port_4,port_5);   <span class="comment">//没有顺序要求</span></span><br><span class="line">    <span class="comment">//声明输入端口</span></span><br><span class="line">    <span class="keyword">input</span> port_1;       <span class="comment">//不声明端口位宽时默认为1bit</span></span><br><span class="line">    <span class="keyword">input</span>[<span class="number">2</span>:<span class="number">0</span>] port_2;  <span class="comment">//声明端口位宽为3</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//声明输出端口</span></span><br><span class="line">    <span class="keyword">output</span> port_3;</span><br><span class="line">    <span class="keyword">output</span>[<span class="number">2</span>:<span class="number">0</span>] port_4</span><br><span class="line"></span><br><span class="line">    <span class="comment">//声明输入输出口</span></span><br><span class="line">    <span class="keyword">inout</span>[<span class="number">1</span>:<span class="number">0</span>] port_5;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//逻辑部分</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>也可以直接在模块声明中直接指明接口类型：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> block_1(<span class="keyword">input</span> port_1,<span class="keyword">input</span>[<span class="number">2</span>:<span class="number">0</span>] port_2,<span class="keyword">output</span> port_3,<span class="keyword">output</span>[<span class="number">2</span>:<span class="number">0</span>]port_4,<span class="keyword">inout</span>[<span class="number">2</span>:<span class="number">0</span>] port_5);</span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h2 id="功能定义">功能定义</h2>
<p>有3种方法可以构建逻辑。</p>
<ol>
<li>assign声明<br>
比如</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> a = b &amp; c;</span><br></pre></td></tr></table></figure>
<ol start="2">
<li>实例元件<br>
比如</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">and</span> #<span class="number">2</span> u1(q,a,b);</span><br></pre></td></tr></table></figure>
<ol start="3">
<li>always块<br>
比如</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clock)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    a_in = &#123;<span class="built_in">$random</span>&#125; % <span class="number">2</span>;     </span><br><span class="line">    #<span class="number">3</span>  b_in = &#123;<span class="built_in">$random</span>&#125; % <span class="number">2</span>;</span><br><span class="line"><span class="keyword">end</span>   </span><br></pre></td></tr></table></figure>
<blockquote>
<p>要注意的是，在block中逻辑是<code>并行执行</code>的，<br>
因此要注意避免造成冲突。<br>
特别的，对于<code>always</code>+<code>begin-end</code>构成的块，<br>
其内部的逻辑是<code>顺序执行</code>的。</p>
</blockquote>
<h2 id="实例化模块">实例化模块</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//当被引用的模块不在同一个文件时，需要先声明引用（和C语言一样）</span></span><br><span class="line"><span class="comment">//在模块定义外声明</span></span><br><span class="line"><span class="keyword">include</span><span class="string">&quot;block_name1.v&quot;</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//类似于C语言的结构体，将block_1实例化为B1</span></span><br><span class="line"><span class="comment">//和c语言一样，这种方法载入参数的顺序要严格对应</span></span><br><span class="line">block_1 B1(port_1,port_2,port_3,port_4,port_5);</span><br><span class="line"></span><br><span class="line"><span class="comment">//可以通过这样声明载入参数的对应关系，不再要求顺序的严格对应</span></span><br><span class="line">block_1 B1(<span class="variable">.port_1</span>(a_1),<span class="variable">.port_2</span>(a_2),<span class="variable">.port_3</span>(a_3),<span class="variable">.port_4</span>(a_4),<span class="variable">.port_5</span>(a_5));</span><br></pre></td></tr></table></figure>
<h1>数据类型</h1>
<p>Verilog中共有19中数据类型。</p>
<h2 id="常量">常量</h2>
<h3 id="数字">数字</h3>
<h4 id="整数">整数</h4>
<ul>
<li>二进制整数(b或B)</li>
<li>八进制整数(o或O)</li>
<li>十进制整数(d或D)</li>
<li>十六进制整数(h或H)</li>
</ul>
<p>数字的表达方式有三种：</p>
<ul>
<li>&lt;位宽&gt;&lt;进制&gt;&lt;数字&gt;  比如8’hac ，表示1010_1100</li>
<li>&lt;进制&gt;&lt;数字&gt;   默认位宽由系统决定，至少32位</li>
<li>&lt;数字&gt;        默认为10进制</li>
</ul>
<h4 id="x值和z值">x值和z值</h4>
<p>在数字电路中，<code>x</code>代表<code>不定值</code>，<code>z</code>代表<code>高阻值</code>。</p>
<p><code>x</code>可以定义十六进制数的4位二进制数的状态，<br>
8进制数的3位，二进制数的1位，比如</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="number">12&#x27;h4xc</span>    <span class="comment">//表示0100 xxxx 1100</span></span><br><span class="line"><span class="number">16&#x27;o72x5</span>   <span class="comment">//表示111_010_xxx_101</span></span><br><span class="line"><span class="number">5&#x27;b1x001</span>  </span><br></pre></td></tr></table></figure>
<p><code>z</code>的表示方法也是类似的是。<br>
<code>z</code>也可以表示成<code>?</code>，一般在case表达式使用，提供程序可读性。</p>
<h4 id="负数">负数</h4>
<p>负号放在数字的最前面即表示负数。<br>
负数也是以补码的形式存储，注意位运算。</p>
<h4 id="下划线">下划线</h4>
<p>可以在数字中使用下划线来提高可读性，但不能用在位宽和进制处。<br>
数字之间不能有空格，但在进制和数字之间可以有空格。<br>
比如：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="number">16&#x27;b1010_1101_0010_1011</span></span><br><span class="line"><span class="number">8</span>b&#x27; <span class="number">1001_0011</span></span><br></pre></td></tr></table></figure>
<h3 id="参数型parameter">参数型parameter</h3>
<p><a target="_blank" rel="noopener" href="https://www.runoob.com/w3cnote/verilog-defparam.html">参考链接</a><br>
在Verilog中可使用<code>parameter</code>定义一个标识符代表一个常量。<br>
在模块内，参数视为常量，<br>
而在实例化模块时，可以更改参数的取值。</p>
<p>有两种方式在定义模块时定义参数：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//方式一：在定义模块头时使用#()定义</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> block_1</span><br><span class="line">#( </span><br><span class="line">    PARM_1 = <span class="number">1</span>,         <span class="comment">//定义参数</span></span><br><span class="line">    PARM_2 = <span class="number">2</span>;   </span><br><span class="line">)</span><br><span class="line">(</span><br><span class="line">    port_1,             <span class="comment">//定义端口</span></span><br><span class="line">    port_2</span><br><span class="line">);</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//其它内容</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//方式二：使用parameter关键字</span></span><br><span class="line"><span class="keyword">module</span> block_2(port_1,port_2);</span><br><span class="line">    <span class="keyword">parameter</span> PARM_1 = <span class="number">1</span>,PARM_2 = <span class="number">2</span>;   <span class="comment">//定义参数并设定默认值</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//其它内容</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<blockquote>
<p>习惯上参数名大写。</p>
</blockquote>
<p>实例化时修改参数也有两种方式：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//方式一：在实例化时使用#()修改参数</span></span><br><span class="line"><span class="keyword">module</span> block_2(port_3,port_4);</span><br><span class="line">    <span class="comment">//其它内容</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//实例化block_1</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//该实例中PARM_1、PARM_2为默认值</span></span><br><span class="line">    block                               b1(<span class="variable">.port_1</span>(a_1),<span class="variable">.port_2</span>(a_2));  </span><br><span class="line">    <span class="comment">//该实例中PARM_1更改为3，但PARM_2仍为默认值</span></span><br><span class="line">    block     <span class="variable">#(.PARM(3))               b2(.port_1(a_1),.port_2(a_2))</span>;</span><br><span class="line">    <span class="comment">//该实例中PARM_1=3、PARM_2=4</span></span><br><span class="line">    block     <span class="variable">#(.PARM(3),.PARM(4))      b3(.port_1(a_1),.port_2(a_2))</span>;  </span><br><span class="line">    <span class="comment">//此方法修改参数时可不指定参数名，但此时赋值顺序要严格对应</span></span><br><span class="line">    block     <span class="variable">#(3,4)                    b4(.port_1(a_1),.port_2(a_2))</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span>    </span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//方式二：使用defparam关键字修改参数</span></span><br><span class="line"><span class="comment">//该方法并不限定只能在实例化前使用</span></span><br><span class="line"><span class="keyword">module</span> block_3(port_3,port_4);</span><br><span class="line">    <span class="comment">//其它内容</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//修改block_1的参数</span></span><br><span class="line">    <span class="keyword">defparam</span> Block_1<span class="variable">.PARM_1</span> = <span class="number">3</span>;</span><br><span class="line">    <span class="keyword">defparam</span> Block_1<span class="variable">.PARM_2</span> = <span class="number">4</span>;</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//实例化block_1</span></span><br><span class="line">    block                               b1(<span class="variable">.port_1</span>(a_1),<span class="variable">.port_2</span>(a_2));</span><br><span class="line"></span><br><span class="line">    <span class="comment">//可以理解为在这是在使用defparam关键字的模块内，</span></span><br><span class="line">    <span class="comment">//将被修改的模块的参数默认值进行修改</span></span><br><span class="line">    <span class="comment">//因此使用#()可以再次自定义参数</span></span><br><span class="line">    block     <span class="variable">#(.PARM(5),.PARM(6))                    b5(.port_1(a_1),.port_2(a_2))</span>;</span><br><span class="line">      </span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span> </span><br></pre></td></tr></table></figure>
<blockquote>
<p>要注意的是，<br>
如果一个模块既有<code>#()</code>方式定义的参数，也有<code>parameter</code>关键字定义的参数，<br>
使用<code>defparam</code>修改参数会报错。<br>
但是实例化该模块时使用<code>#()</code>没有这个限制。</p>
</blockquote>
<h4 id="多层次模块中参数的修改">多层次模块中参数的修改</h4>
<p>比如下面这个例子：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//Block_1</span></span><br><span class="line"><span class="keyword">module</span> Block_1(<span class="keyword">input</span> port_1,<span class="keyword">output</span> port_2);</span><br><span class="line">    <span class="keyword">parameter</span> PARM_1 = <span class="number">0</span>,</span><br><span class="line">    <span class="comment">//...</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//Block_2</span></span><br><span class="line"><span class="keyword">module</span> Block_2(<span class="keyword">input</span> port_3);</span><br><span class="line">    <span class="comment">//...</span></span><br><span class="line">    <span class="comment">//实例化Block_1</span></span><br><span class="line">    Block_1 B1(<span class="variable">.port_1</span>(a_1),<span class="variable">.port_2</span>(a_2));</span><br><span class="line">    Block_1 B2(<span class="variable">.port_1</span>(a_1),<span class="variable">.port_2</span>(a_2));</span><br><span class="line"></span><br><span class="line">    <span class="comment">//...</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//Block_3</span></span><br><span class="line"><span class="keyword">module</span> Block_3();</span><br><span class="line">    <span class="comment">//...</span></span><br><span class="line">    <span class="comment">//修改Block_2中实例化的B1的参数</span></span><br><span class="line">    <span class="keyword">defparam</span>;</span><br><span class="line">    Block_2<span class="variable">.B1</span><span class="variable">.PARM_1</span> = <span class="number">1</span>,   <span class="comment">//使用“.”来取值</span></span><br><span class="line">    Block_2<span class="variable">.B2</span><span class="variable">.PARM_1</span> = <span class="number">2</span>,</span><br><span class="line">    <span class="comment">//...</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="变量">变量</h2>
<h3 id="信号的位宽-向量">信号的位宽(向量)</h3>
<p>定义：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span>            wi_1,; <span class="comment">//不指定变量的位宽时，默认为1</span></span><br><span class="line"><span class="keyword">reg</span> [n-<span class="number">1</span>:<span class="number">0</span>]     wi_2; <span class="comment">//指定位宽为|(n-1) - 0| + 1 = n</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">6</span>:<span class="number">9</span>]       wi_3; <span class="comment">//指定位宽为|9 - 6| + 1 = 4，</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">9</span>,<span class="number">6</span>]       wi_4; <span class="comment">//指定位宽为|6 - 9| + 1 = 4，M</span></span><br></pre></td></tr></table></figure>
<p>要搞清楚数据存放方式与变量定义时的方式：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>]       a = <span class="number">8&#x27;b0011_0101</span>;  <span class="comment">//实际上为(LSB)0011_0101(MSB)</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">0</span>,<span class="number">7</span>]       b = <span class="number">8&#x27;b0011_0101</span>;  <span class="comment">//实际上为(MSB)0011_0101(LSB)</span></span><br></pre></td></tr></table></figure>
<blockquote>
<p>实际上，向量可分为两种：标量类向量和向量类向量。<br>
标量类向量支持位选择和域选择，在定义时用关键字<code>scalared</code>说明；<br>
向量类向量不支持位选择和域选择，只能作为一个统一的整体进行操作，在定义时用&gt;关键字<code>vectored</code>说明。<br>
如果不表注明向量类型，默认为<code>scalared</code>型向量。</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> <span class="keyword">scalared</span> [<span class="number">0</span>:<span class="number">31</span>]     data1;</span><br><span class="line"><span class="keyword">reg</span> <span class="keyword">vectored</span> [<span class="number">9</span>:<span class="number">0</span>]      data2 ;</span><br></pre></td></tr></table></figure>
<p><code>scalared</code>型向量位选择和域选择的方式：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/********方式一**********/</span></span><br><span class="line"><span class="comment">//比如</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">0</span>:<span class="number">31</span>]     data;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">9</span>:<span class="number">0</span>]     data_low = data[<span class="number">0</span>:<span class="number">9</span>] ;   <span class="comment">//域选择</span></span><br><span class="line"><span class="keyword">reg</span>           var_1 = data[<span class="number">5</span>];         <span class="comment">//位选择</span></span><br><span class="line"></span><br><span class="line"><span class="comment">/********方式二**********/</span></span><br><span class="line">[<span class="keyword">bit</span>+: width] <span class="comment">//从起始 bit 位开始递增，位宽为 width。</span></span><br><span class="line">[<span class="keyword">bit</span>-: width] <span class="comment">//从起始 bit 位开始递减，位宽为 width。</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//比如</span></span><br><span class="line"><span class="comment">//下面 2 种赋值是等效的</span></span><br><span class="line">A = data1[<span class="number">31</span>-: <span class="number">8</span>] ;</span><br><span class="line">A = data1[<span class="number">31</span>:<span class="number">24</span>] ;</span><br><span class="line"></span><br><span class="line"><span class="comment">//下面 2 种赋值是等效的</span></span><br><span class="line">B = data1[<span class="number">0</span>+ : <span class="number">8</span>] ;</span><br><span class="line">B = data1[<span class="number">0</span>:<span class="number">7</span>] ;</span><br></pre></td></tr></table></figure>
<p>使用<code>&#123;&#125;</code>可以进行拼接：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [<span class="number">0</span>:<span class="number">31</span>]     data;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>]     var_1 = &#123;data[<span class="number">7</span>:<span class="number">0</span>],data[<span class="number">31</span>:<span class="number">24</span>]&#125;;</span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h3 id="网络类型">网络类型</h3>
<p>表示结构体之间的物理连接。<br>
网络类型的变量不能存储值，而且必须受到驱动器（比如门或者连续赋值语句<code>assign</code>）的驱动。<br>
如果没有与驱动器连接，则该变量就是<code>高阻</code>的，即值为<code>z</code>。<br>
常用的网络数据类型有<code>wire</code>与<code>tri</code>，<br>
<code>wire</code>通常用来表示单驱动器驱动的网络型数据；<br>
<code>tri</code>则用来表示多驱动器的网络型数据。</p>
<p>如果这两种类型的变量没有定义<code>逻辑强度(logic strength)</code>，<br>
在多驱动源时逻辑会发送冲突，从而产生不确定值。<br>
比如当两个驱动源共同作用时：</p>
<table>
<thead>
<tr>
<th style="text-align:center">wire/tri</th>
<th style="text-align:center">0</th>
<th style="text-align:center">1</th>
<th style="text-align:center">x</th>
<th style="text-align:center">z</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">x</td>
<td style="text-align:center">1</td>
<td style="text-align:center">x</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
</tr>
<tr>
<td style="text-align:center">z</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">x</td>
<td style="text-align:center">z</td>
</tr>
</tbody>
</table>
<p><code>wire</code>型数据通常用来以<code>assign</code>关键字指定的组合逻辑信号。<br>
Verilog模块的输出输入信号默认定义为<code>wire</code>型。<br>
<code>wire</code>型数据可以用做任何方程式的输入，<br>
也可以用作<code>assign</code>语句或实例元件的输出。</p>
<h3 id="reg型">reg型</h3>
<p>寄存器时数据存储单元的抽象，对应数据类型为<code>reg</code>。<br>
通过赋值语句可以改变寄存器存储的值，<br>
其作用和改变触发器存储的值相当。</p>
<blockquote>
<p><code>reg</code>类型变量默认初始值为<code>不定值x</code>。</p>
</blockquote>
<p><code>reg</code>型数据常用来表示<code>always</code>块内的指定信号，常代表<code>触发器</code>。</p>
<p>定义：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span>            wi_1,wi_2,wi_3; <span class="comment">//位宽为1</span></span><br><span class="line"><span class="keyword">reg</span> [n-<span class="number">1</span>:<span class="number">0</span>]     wi_1,wi_2,wi_3; <span class="comment">//位宽为n</span></span><br><span class="line"><span class="keyword">reg</span> [n:<span class="number">1</span>]       wi_1,wi_2,wi_3; <span class="comment">//位宽为n</span></span><br></pre></td></tr></table></figure>
<p><code>reg</code>型变量可赋正值，也可赋负值。<br>
但当其表示一个表达式的操作数时，视作无符号值，<br>
因此要注意负数以补码方式存储。</p>
<h3 id="数组">数组</h3>
<p>Verilog数组维数没有限制。<br>
<strong>对于多维数组，使用时必需指定具体每一维的索引。</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">integer</span>          flag [<span class="number">7</span>:<span class="number">0</span>] ; <span class="comment">//8个整数组成的数组</span></span><br><span class="line"><span class="keyword">reg</span>  [<span class="number">3</span>:<span class="number">0</span>]       counter [<span class="number">3</span>:<span class="number">0</span>] ; <span class="comment">//由4个4bit计数器组成的数组</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>]       addr_bus [<span class="number">3</span>:<span class="number">0</span>] ; <span class="comment">//由4个8bit wire型变量组成的数组</span></span><br><span class="line"><span class="keyword">wire</span>             data_bit[<span class="number">7</span>:<span class="number">0</span>][<span class="number">5</span>:<span class="number">0</span>] ; <span class="comment">//声明1bit wire型变量的二维数组</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>]       data_4d[<span class="number">11</span>:<span class="number">0</span>][<span class="number">3</span>:<span class="number">0</span>][<span class="number">3</span>:<span class="number">0</span>][<span class="number">255</span>:<span class="number">0</span>] ; <span class="comment">//声明4维的32bit数据变量数组</span></span><br></pre></td></tr></table></figure>
<h3 id="memory型">memory型</h3>
<p>通过对<code>reg</code>型变量建立<code>数组</code>可对存储器进行建模，用以描述RAM、ROM或reg文件。<br>
这样的数组便称其为<code>memory</code>类型变量。</p>
<p>定义：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">parameter</span> wordsize=<span class="number">16</span>,memsize = <span class="number">256</span>;</span><br><span class="line"><span class="comment">//注意数组索引必须是参数或常量表达式</span></span><br><span class="line"><span class="comment">//定义了一个存储单元长16位，共256个存储单元的存储器</span></span><br><span class="line"><span class="keyword">reg</span> [wordsize-<span class="number">1</span>:<span class="number">0</span>]   mem_a[<span class="number">0</span>:memsize-<span class="number">1</span>];  </span><br><span class="line"></span><br><span class="line"><span class="comment">//存储器的索引起始并没有严格限制，比如这样也是可以的</span></span><br><span class="line"><span class="keyword">reg</span> [wordsize-<span class="number">1</span>:<span class="number">0</span>]   mem_a[<span class="number">1</span>:memsize]; </span><br></pre></td></tr></table></figure>
<p>一个完整的存储器不能直接赋值，<br>
就像C语言的数组也不能直接整体赋值。</p>
<h3 id="整型integer">整型integer</h3>
<p>整数类型用关键字 integer 来声明。<br>
声明时不用指明位宽，位宽和编译器有关，一般为32 bit。<br>
reg 型变量为无符号数，而 integer 型变量为有符号数。</p>
<h3 id="实数real">实数real</h3>
<p>实数用关键字 real 来声明，可用十进制或科学计数法来表示。<br>
实数声明不能带有范围，默认值为 0。<br>
如果将一个实数赋值给一个整数，则只有实数的整数部分会赋值给整数。</p>
<h3 id="时间time">时间time</h3>
<p>Verilog 使用特殊的时间寄存器 time 型变量，对仿真时间进行保存。<br>
其宽度一般为 64 bit，通过调用系统函数 $time 获取当前仿真时间。</p>
<h3 id="字符串">字符串</h3>
<p>字符串保存在 reg 类型的变量中，每个字符占用一个字节（8bit）。<br>
因此寄存器变量的宽度应该足够大，以保证不会溢出。</p>
<p>字符串不能多行书写，即字符串中不能包含回车符。<br>
如果寄存器变量的宽度大于字符串的大小，则使用 0 来填充左边的空余位；<br>
如果寄存器变量的宽度小于字符串大小，则会截去字符串左边多余的数据。</p>
<p>有一些特殊字符在显示字符串中有特殊意义，例如换行符，制表符等。<br>
如果需要在字符串中显示这些特殊的字符，则需要在前面加前缀转义字符<code>\</code> 。</p>
<h1>运算符</h1>
<p>与c语言的运算符是基本相同的。</p>
<h2 id="算数运算符">算数运算符</h2>
<p>几个注意的点：</p>
<blockquote>
<ul>
<li>取模，或者叫求余，要求<code>%</code>两侧均为整型数据，结果值的符号位取第一个操作数的符号位。</li>
<li>整数除法运算时，结果略去小数部分。</li>
<li>算数运算操作时如果某操作数有<code>不确定值x</code>，则整个结果也为<code>x</code>。</li>
</ul>
</blockquote>
<h2 id="位运算符：">位运算符：</h2>
<p>常用的：</p>
<ul>
<li>取反（单目运算符）：<code>~</code></li>
<li>按位与：<code>&amp;</code></li>
<li>按位或：<code>|</code></li>
<li>按位异或：<code>^</code></li>
<li>按位同或：<code>^~</code></li>
</ul>
<blockquote>
<p>不同长度的数据进行位运算时，会自动将两个<code>右对齐</code>，然后高位填<code>0</code>。</p>
</blockquote>
<h2 id="逻辑运算符">逻辑运算符</h2>
<ul>
<li>逻辑与：<code>&amp;&amp;</code></li>
<li>逻辑或：<code>||</code></li>
<li>非：<code>!</code></li>
</ul>
<p><code>&amp;&amp;</code>和<code>||</code>的优先级低于关系运算符，<br>
<code>!</code>高于算数运算符。</p>
<h2 id="关系运算符">关系运算符</h2>
<p><code>&lt;</code>、<code>&gt;</code>、<code>&lt;=</code>、<code>&gt;=</code></p>
<blockquote>
<ul>
<li>正常情况下按照关系返回<code>0</code>或<code>1</code>。</li>
<li>如果某个操作数的某位不定，则关系是模糊的，返回值为不定值。</li>
<li>关系元素运算符的优先级低于算数运算符。</li>
</ul>
</blockquote>
<h2 id="等式运算符">等式运算符</h2>
<ul>
<li>等：<code>==</code></li>
<li>不等：<code>!=</code></li>
</ul>
<blockquote>
<p>当这两个运算符的操作数存在不定值<code>x</code>或高阻值<code>z</code>的位时，返回不定值<code>x</code>。</p>
</blockquote>
<ul>
<li>全等：<code>===</code></li>
<li>不全等：<code>!==</code></li>
</ul>
<blockquote>
<p>这两个运算符能对操作数的<code>z</code>或<code>x</code>位也进行比较，看其是否完全一致，返回<code>0</code>或<code>1</code>。</p>
</blockquote>
<blockquote>
<p>四个运算符的优先级相同。</p>
</blockquote>
<h2 id="移位运算符">移位运算符</h2>
<ul>
<li>逻辑左移：<code>&lt;&lt;</code></li>
<li>逻辑右移：<code>&gt;&gt;</code></li>
<li>算术左移：<code>&lt;&lt;&lt;</code></li>
<li>算数右移：<code>&gt;&gt;&gt;</code></li>
</ul>
<blockquote>
<p>算术左移和逻辑左移时，右边低位会补 0；<br>
逻辑右移时，左边高位会补 0；而算术右移时，左边高位会补充符号位。</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//例子</span></span><br><span class="line">    a = <span class="number">8&#x27;b0010_1001</span> &lt;&lt; <span class="number">1&#x27;d4</span>; <span class="comment">//则a=8&#x27;b1001_0000</span></span><br></pre></td></tr></table></figure>
<h2 id="位拼接运算符">位拼接运算符<code>&#123;&#125;</code></h2>
<p>返回将多个信号的某些位拼接起来的数。<br>
例如：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line">a = <span class="number">8&#x27;b1001_0110</span>;</span><br><span class="line">b = <span class="number">4&#x27;b1110</span>;</span><br><span class="line">c = <span class="number">16&#x27;b0001_0111_1101_1000</span>;</span><br><span class="line"></span><br><span class="line">d = &#123;a[<span class="number">2</span>:<span class="number">0</span>],b,c[<span class="number">14</span>;<span class="number">12</span>],c[<span class="number">7</span>:<span class="number">4</span>],<span class="number">3&#x27;b001</span>&#125;;  </span><br><span class="line"><span class="comment">//则d的值为110_1110_001_1101_001</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//对于重复的操作数，可以指定重复的次数</span></span><br><span class="line">e = &#123;<span class="number">5</span>&#123;b&#125;&#125;    <span class="comment">//等价于&#123;b,b,b,b,b&#125;</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//运行嵌套的方式</span></span><br><span class="line">f = &#123;<span class="number">4&#x27;b0111</span>,&#123;<span class="number">3&#x27;b111</span>,<span class="number">2</span>&#123;b&#125;&#125;&#125;   <span class="comment">//等价于&#123;4&#x27;b0111,3&#x27;b111,b,b&#125;</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p><code>&#123;&#125;</code>操作符不允许存在没有指明位数的信号。（不是说一定要在操作符内指明）</p>
<h2 id="归约运算符">归约运算符</h2>
<p>该运算符是单目运算符。<br>
包括<code>与&amp;、或|、与非~&amp;、或非~|、异或^、同或~^</code>运算，<br>
但是是对操作数自身的位进行<code>递推式</code>运算，<br>
最终返回一个<code>1位</code>的二进制数。</p>
<p>比如：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">a = <span class="number">4&#x27;b1001</span>;</span><br><span class="line"></span><br><span class="line">b = &amp;a;</span><br><span class="line"><span class="comment">//等价于( ( ( a[0] &amp; a[1] ) &amp; a[2] ) &amp; a[3] )</span></span><br><span class="line"><span class="comment">//因此b = 0</span></span><br></pre></td></tr></table></figure>
<p>本质上，</p>
<blockquote>
<p><code>规约与运算</code>是判断操作数指定位是否都相同；<br>
<code>规约或运算</code>是判断操作数指定位是否有存在<code>1</code>。</p>
</blockquote>
<h1>基本语句</h1>
<h2 id="块">块</h2>
<p>块语句有两种：<br>
<code>begin-end</code>形式的顺序块；<br>
<code>fork-join</code>形式的并行块。</p>
<h3 id="顺序块">顺序块</h3>
<ul>
<li>块内语句按顺序执行；</li>
<li>每条语句的延迟时间都是相对于前一条语句而言；</li>
<li>直到最后一条语句执行完，程序流程控制才跳出该语句块；</li>
</ul>
<p>格式为：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">begin</span>:block_name   <span class="comment">//块名可省略</span></span><br><span class="line">    <span class="comment">//按顺序执行的语句</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<h3 id="并行块">并行块</h3>
<ul>
<li>块内语句是同时执行的；</li>
<li>块内每条语句的延迟时间是相对于程序流程控制进入这个块的时间而言；</li>
<li>当按时间时序排序在最后的语句执行完后，或一个<code>disable</code>语句执行时，程序流程控制跳出该程序块；</li>
</ul>
<p>格式为：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">fork</span>:block_name   <span class="comment">//块名可省略</span></span><br><span class="line">    <span class="comment">//按并行执行的语句</span></span><br><span class="line"><span class="keyword">join</span></span><br></pre></td></tr></table></figure>
<h2 id="赋值语句">赋值语句</h2>
<p>参见“verilog_阻塞与非阻塞赋值”。</p>
<h1>条件语句</h1>
<h2 id="if-else">if-else</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">if</span>()</span><br><span class="line">    <span class="comment">//语句，记得加分号</span></span><br><span class="line"><span class="keyword">else</span> <span class="keyword">if</span>(条件表达式)</span><br><span class="line">    <span class="comment">//语句</span></span><br><span class="line"><span class="keyword">else</span> <span class="keyword">if</span>(条件表达式)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">//语句</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">else</span></span><br><span class="line">    <span class="comment">//语句</span></span><br></pre></td></tr></table></figure>
<p>注意<code>else</code>总是和最近的<code>if</code>对应，<br>
因此如果要嵌套使用时，注意将成对的<code>if-else</code>放在同一个块内。</p>
<h2 id="case">case</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">case</span>(条件表达式)        <span class="comment">//当条件表达式和某个常量表达式相同，执行对应语句</span></span><br><span class="line">    常量表达式<span class="number">1</span>:    语句;</span><br><span class="line">    常量表达式<span class="number">2</span>:    语句;</span><br><span class="line">    常量表达式<span class="number">3</span>:    语句;</span><br><span class="line">    常量表达式<span class="number">4</span>:    语句;</span><br><span class="line">    <span class="keyword">default</span>:       语句;    <span class="comment">//如果没有匹配的则执行该语句，可省略</span></span><br><span class="line"><span class="keyword">endcase</span></span><br></pre></td></tr></table></figure>
<blockquote>
<ul>
<li>不同于c语言的switch语句，其不会执行除了匹配常量对应语句外的其它语句。（不需要break关键字）</li>
<li>所有表达式<code>位宽必须相等</code>，特别注意使用常量作为分支时要注明位宽，否则很可能出现位宽不匹配。</li>
<li>常用表达式之间可以不互斥，虽然这些条件选项是并行比较的，但执行效果以谁在先为准。</li>
<li>如果希望多个常量表达式对应同一个待执行语句，可以将常量表达式并列并用<code>逗号</code>分隔；</li>
</ul>
</blockquote>
<p>考虑到<code>不定值x</code>和<code>高阻值z</code>，Verilog提供了另外两种case分支语句：<br>
<code>casez</code>和<code>casex</code>。<br>
使用方法和<code>case</code>相同，区别在于常量表达式匹配的方式。<br>
三者真值表如下（真值为1表示匹配，0表示不匹配）：</p>
<p>下面只注明不匹配的：</p>
<table>
<thead>
<tr>
<th style="text-align:center">case</th>
<th style="text-align:center">0</th>
<th style="text-align:center">1</th>
<th style="text-align:center">x</th>
<th style="text-align:center">z</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center"></td>
<td style="text-align:center">1</td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
</tr>
<tr>
<td style="text-align:center">x</td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
<td style="text-align:center">1</td>
<td style="text-align:center"></td>
</tr>
<tr>
<td style="text-align:center">z</td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
<td style="text-align:center">1</td>
</tr>
</tbody>
</table>
<blockquote>
<p><code>case</code>虽然语法上可以比较x或z，<br>
但是不能进行综合，因此还是使用<code>casez</code>或<code>casex</code>比较好。</p>
</blockquote>
<table>
<thead>
<tr>
<th style="text-align:center">casez</th>
<th style="text-align:center">0</th>
<th style="text-align:center">1</th>
<th style="text-align:center">x</th>
<th style="text-align:center">z</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center"></td>
<td style="text-align:center">1</td>
<td style="text-align:center"></td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">x</td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
<tr>
<td style="text-align:center">z</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
</tr>
</tbody>
</table>
<p>casex只注明不匹配的：</p>
<table>
<thead>
<tr>
<th style="text-align:center">casex</th>
<th style="text-align:center">0</th>
<th style="text-align:center">1</th>
<th style="text-align:center">x</th>
<th style="text-align:center">z</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center"></td>
<td style="text-align:center">0</td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
</tr>
<tr>
<td style="text-align:center">x</td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
</tr>
<tr>
<td style="text-align:center">z</td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
<td style="text-align:center"></td>
</tr>
</tbody>
</table>
<h2 id="意外生成的锁存器">意外生成的锁存器</h2>
<p>当条件语句没有将条件表达式所有情况包括，在<code>综合</code>时很可能会生成锁存器。</p>
<p>例如：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @ (al <span class="keyword">or</span> d)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(al) q&lt;=d;</span><br><span class="line">    <span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p>上述例子没有对al=0的情况进行执行语句，<br>
因此默认al=0时q保持原值，因此会自动生成一个锁存器以保持原值。<br>
如果要不生成该锁存器，可以将所有情况囊括进去：</p>
  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @ (al <span class="keyword">or</span> d)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(al) q&lt;=d;</span><br><span class="line">    <span class="keyword">else</span>   q&lt;=<span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p>对于<code>case</code>语句也是，如果省略了<code>default</code>，也可能会生成意外的锁存器。</p>
<p>因此合适的做法是不要省略<code>else</code>于<code>default</code>。</p>
<h1>循环语句</h1>
<h2 id="forever">forever</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">forever</span> 语句;</span><br><span class="line"></span><br><span class="line"><span class="comment">//或</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">forever</span></span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">//多条语句;</span></span><br><span class="line">    <span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p><code>forever</code>常用于产生周期性的波形，作为仿真测试信号。<br>
其不能独立写在程序种，而必须写在<code>initial</code>块中。</p>
<h2 id="repeat">repeat</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">repeat</span>(表达式) 语句;</span><br><span class="line"></span><br><span class="line"><span class="comment">//或</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">repeat</span>(表达式)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">//多条语句;</span></span><br><span class="line">    <span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<h2 id="while">while</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">while</span>(表达式) 语句;</span><br><span class="line"></span><br><span class="line"><span class="comment">//或</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">while</span>(表达式)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">//多条语句;</span></span><br><span class="line">    <span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<h2 id="for">for</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">for</span>(表达式<span class="number">1</span>;表达式<span class="number">2</span>;表达式<span class="number">3</span>)    语句;</span><br><span class="line"><span class="comment">//Ⅰ.先执行表达式1；</span></span><br><span class="line"><span class="comment">//Ⅱ.再求解表达式2，如果表达式2为真，则执行语句,否则结束循环；</span></span><br><span class="line"><span class="comment">//Ⅲ.执行表达式3</span></span><br><span class="line"><span class="comment">//重复执行Ⅱ、Ⅲ步。</span></span><br></pre></td></tr></table></figure></article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="YILON">YILON</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="http://example.com/2023/11/25/verilog_%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95/">http://example.com/2023/11/25/verilog_%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="http://example.com" target="_blank">YILON</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a><a class="post-meta__tags" href="/tags/verilog/">verilog</a></div><div class="post-share"><div class="social-share" data-image="/private_img/cover.svg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related" href="/2023/11/25/verilog_%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5/" title="verilog_基本概念"><img class="cover" src="/private_img/cover.svg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="info"><div class="info-1"><div class="info-item-1">上一篇</div><div class="info-item-2">verilog_基本概念</div></div><div class="info-2"><div class="info-item-1">HDL的设计流程：Top-Dowm   Verilog HDL基本概念 可以将电路设计抽象为5个层次：  系统级（System-level）： 用Verilog提供的高级结构能够实现所设计模块外部性能的模型； 算法级（algorithm-level）： 用Verilog提供的高级结构能实现算法的模型； 寄存器传输级（RTL）： 描述数据在寄存器之间的流动和如何处理、控制这些数据流动的模型； 门级（gate-level）： 描述逻辑门以及逻辑门之间连接的模型； 开关级（switch-level）： 描述器件中三极管和存储节点以及它们之间连接的模型。  Verilog...</div></div></div></a><a class="pagination-related" href="/2023/11/25/verilog_%E8%BF%9B%E9%98%B6%E8%AF%AD%E6%B3%95/" title="verilog_进阶语法"><img class="cover" src="/private_img/cover.svg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="info text-right"><div class="info-1"><div class="info-item-1">下一篇</div><div class="info-item-2">verilog_进阶语法</div></div><div class="info-2"><div class="info-item-1">结构说明语句 initial 如名所示，该块一般用于测试文件和虚拟模块的编写， 用来产生仿真测试信号和设置信号记录等仿真环境。 一个程序模块可以有多个initial过程块。 每个initial块在仿真一开始就并行运行， 注意其只执行一次。 格式： 12345initial    begin    //多条语句;    end always 一个程序模块可以有多个always过程块。 每个always语句在仿真一开始就并行运行。 always语句不断地重复执行着，直到仿真过程结束。 而always语句后紧跟着的块是否执行，要视其触发条件是否满足。 格式： 1always 时序控制 语句; always只有和一定的时序控制结合在一起才有用。 比如 12//生成一个周期为100的无限延续的方波信号always #50 var_1 = ~var_1; 最典型的应用是使用边沿信号或电平信号作为时序控制： 12345678910111213141516171819//边沿信号触发//当clk_1或clk_2出现正边沿时执行下面的程序块always @(posedge clk_1 or...</div></div></div></a></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><a class="pagination-related" href="/2023/11/26/verilog_%E5%8E%9F%E8%AF%ADUDP/" title="verilog_原语UDP"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-26</div><div class="info-item-2">verilog_原语UDP</div></div><div class="info-2"><div class="info-item-1">用户定义的原语UDP 利用UDP可自定义设计基本逻辑元件的功能。 由于UDP是用查表的方法来确定输出的， 用仿真器进行仿真时对它的处理速度比一般编写的模块要快很多。 UDP只能描述简单的能用真值表描述的组合或时序逻辑。 基本语法 1234567891011121314151617primitive gate_name(out_1,in_1,in_2,in_3,...)     output out_1;    input  in_1,in_2,...;    reg    out_1;    initial        begin            //输出端口寄存器或时序逻辑内部寄存器赋初值(0,1或X)        end    table     //真值表,下面lg表示0，1，或X       in_1          in_2       in_3      ...   :  out_1        lg             lg          lg      ...   :  lg;       lg             lg        ...</div></div></div></a><a class="pagination-related" href="/2023/11/25/verilog_%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5/" title="verilog_基本概念"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-25</div><div class="info-item-2">verilog_基本概念</div></div><div class="info-2"><div class="info-item-1">HDL的设计流程：Top-Dowm   Verilog HDL基本概念 可以将电路设计抽象为5个层次：  系统级（System-level）： 用Verilog提供的高级结构能够实现所设计模块外部性能的模型； 算法级（algorithm-level）： 用Verilog提供的高级结构能实现算法的模型； 寄存器传输级（RTL）： 描述数据在寄存器之间的流动和如何处理、控制这些数据流动的模型； 门级（gate-level）： 描述逻辑门以及逻辑门之间连接的模型； 开关级（switch-level）： 描述器件中三极管和存储节点以及它们之间连接的模型。  Verilog...</div></div></div></a><a class="pagination-related" href="/2023/11/26/verilog_%E6%A8%A1%E5%9E%8B%E7%9A%84%E4%B8%8D%E5%90%8C%E6%8A%BD%E8%B1%A1%E7%BA%A7%E5%88%AB/" title="verilog_模型的不同抽象级别"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-26</div><div class="info-item-2">verilog_模型的不同抽象级别</div></div><div class="info-2"><div class="info-item-1">概述 一个物理电路可以从不同层次来描述（抽象）， 从行为和功能的角度来描述称为行为模块； 从电路结构的角度来描述称为结构模块。 抽象可分为以下五级：  系统级（System-level）： 用Verilog提供的高级结构能够实现所设计模块外部性能的模型； 算法级（algorithm-level）： 用Verilog提供的高级结构能实现算法的模型； 寄存器传输级（RTL）： 描述数据在寄存器之间的流动和如何处理、控制这些数据流动的模型； 门级（gate-level）： 描述逻辑门以及逻辑门之间连接的模型； 开关级（switch-level）： 描述器件中三极管和存储节点以及它们之间连接的模型。  对于数字系统的逻辑设计，需要熟练掌握前四级。 门级 Verilog中有关门类型的关键字有26个，最基本的有8个：  与and 与非nand 或非nor 或or 异或xor 异或非xnor 缓冲器buf 非not  门的定义方法： 123门类型 [驱动能力][延时] 门实例名(输出端口,输入端口1,输入端口2,..);  ...</div></div></div></a><a class="pagination-related" href="/2023/12/02/verilog_I2C%E6%80%BB%E7%BA%BF%E6%8E%A5%E5%8F%A3%E6%A8%A1%E5%9D%97%E8%AE%BE%E8%AE%A1/" title="verilog_I2C总线接口模块设计"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-12-02</div><div class="info-item-2">verilog_I2C总线接口模块设计</div></div><div class="info-2"><div class="info-item-1">I2C总线协议  设计对象 本设计计划为使用I2C通信的EEPROM存储器设计对应的读写控制器。 那么首先应确定协议的格式。 EEPROM有多种读写方式，这里为了简化仅考虑其字节读写方式， 即在一个写周期内对一个字节进行写入或读出。 其写入数据的帧格式如下：  对应的，读取指定地址存储单元的数据的帧格式为：  测试结构 要实现仿真，需要对测试进行建模。 建立这样的一个模型：  最左侧的便是测试的顶层模块(Top...</div></div></div></a><a class="pagination-related" href="/2023/11/26/verilog_%E5%90%8C%E6%AD%A5%E7%8A%B6%E6%80%81%E6%9C%BA/" title="verilog_同步状态机"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-26</div><div class="info-item-2">verilog_同步状态机</div></div><div class="info-2"><div class="info-item-1">概述 数字逻辑本质上可分为组合逻辑和时序逻辑两大类。 组合逻辑可以用来完成简单的逻辑功能，比如多路器、与或非逻辑、加法乘法器等； 时序逻辑则可以用来产生于运算过程有关的对各控制信号序列。 在复杂运算逻辑系统中， 往往用同步状态机来产生于时钟节拍密切相关的多个控制信号序列， 用它来控制多路器或数据通道的开启/关闭， 来使有限的组合逻辑运算器资源得到充分的运行。 用可综合的Verilog...</div></div></div></a><a class="pagination-related" href="/2023/12/02/verilog_%E7%BB%BC%E5%90%88%E7%9A%84%E5%AE%9E%E4%BE%8B/" title="verilog_综合的实例"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-12-02</div><div class="info-item-2">verilog_综合的实例</div></div><div class="info-2"><div class="info-item-1">可综合的Verilog格式规范   每个always块只能由一个事件控制@(event_expression)，而且要紧跟在always关键字后；   always块可以表示时序逻辑或组合逻辑， 也可以既表示电平敏感的透明锁存器又同时表示组合逻辑，但并不推荐这种描述方法，因为容易产生错误和多余的电平敏感的透明锁存器， 如果要为电平敏感的锁存器建模，可使用连续赋值语句。   每个表示时序的always块只能由一个时钟跳变沿触发，置位或复位最好也由该时钟跳变沿触发；   每个在always块中赋值的信号都必须定义为reg型或整型。 而且对同一个变量赋值只允许在一个always块内进行。   将信号赋值位'bx，综合器就将其解释为无关状态，这样生成的硬件电路最简洁。   Verilog HDL描述的异步状态机是不能综合的，如果一定要设计异步状态机，可以使用电路图输入的方法设计。   always块中应避免组合反馈回路。 每次执行always块时，在生成组合逻辑的always块中赋值表达式右侧都必须有明确的值，即在赋值表达式右侧的信号都必须在 always...</div></div></div></a></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info text-center"><div class="avatar-img"><img src="/private_img/avatar.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name">YILON</div><div class="author-info-description">YILON的技术小窝</div><div class="site-data"><a href="/archives/"><div class="headline">文章</div><div class="length-num">92</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">91</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">23</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/YILON"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons"><a class="social-icon" href="https://github.com/YILON" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:yilongdyx@163.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">Welcome</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content is-expand"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">1.</span> <span class="toc-text">模块的结构</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%A8%A1%E5%9D%97%E7%9A%84%E7%AB%AF%E5%8F%A3"><span class="toc-number">1.1.</span> <span class="toc-text">模块的端口</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8A%9F%E8%83%BD%E5%AE%9A%E4%B9%89"><span class="toc-number">1.2.</span> <span class="toc-text">功能定义</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E4%BE%8B%E5%8C%96%E6%A8%A1%E5%9D%97"><span class="toc-number">1.3.</span> <span class="toc-text">实例化模块</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">2.</span> <span class="toc-text">数据类型</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%B8%B8%E9%87%8F"><span class="toc-number">2.1.</span> <span class="toc-text">常量</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%95%B0%E5%AD%97"><span class="toc-number">2.1.1.</span> <span class="toc-text">数字</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%95%B4%E6%95%B0"><span class="toc-number">2.1.1.1.</span> <span class="toc-text">整数</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#x%E5%80%BC%E5%92%8Cz%E5%80%BC"><span class="toc-number">2.1.1.2.</span> <span class="toc-text">x值和z值</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E8%B4%9F%E6%95%B0"><span class="toc-number">2.1.1.3.</span> <span class="toc-text">负数</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E4%B8%8B%E5%88%92%E7%BA%BF"><span class="toc-number">2.1.1.4.</span> <span class="toc-text">下划线</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8F%82%E6%95%B0%E5%9E%8Bparameter"><span class="toc-number">2.1.2.</span> <span class="toc-text">参数型parameter</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%A4%9A%E5%B1%82%E6%AC%A1%E6%A8%A1%E5%9D%97%E4%B8%AD%E5%8F%82%E6%95%B0%E7%9A%84%E4%BF%AE%E6%94%B9"><span class="toc-number">2.1.2.1.</span> <span class="toc-text">多层次模块中参数的修改</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8F%98%E9%87%8F"><span class="toc-number">2.2.</span> <span class="toc-text">变量</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BF%A1%E5%8F%B7%E7%9A%84%E4%BD%8D%E5%AE%BD-%E5%90%91%E9%87%8F"><span class="toc-number">2.2.1.</span> <span class="toc-text">信号的位宽(向量)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%BD%91%E7%BB%9C%E7%B1%BB%E5%9E%8B"><span class="toc-number">2.2.2.</span> <span class="toc-text">网络类型</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#reg%E5%9E%8B"><span class="toc-number">2.2.3.</span> <span class="toc-text">reg型</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%95%B0%E7%BB%84"><span class="toc-number">2.2.4.</span> <span class="toc-text">数组</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#memory%E5%9E%8B"><span class="toc-number">2.2.5.</span> <span class="toc-text">memory型</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%95%B4%E5%9E%8Binteger"><span class="toc-number">2.2.6.</span> <span class="toc-text">整型integer</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AE%9E%E6%95%B0real"><span class="toc-number">2.2.7.</span> <span class="toc-text">实数real</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%97%B6%E9%97%B4time"><span class="toc-number">2.2.8.</span> <span class="toc-text">时间time</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AD%97%E7%AC%A6%E4%B8%B2"><span class="toc-number">2.2.9.</span> <span class="toc-text">字符串</span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">3.</span> <span class="toc-text">运算符</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%AE%97%E6%95%B0%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">3.1.</span> <span class="toc-text">算数运算符</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BD%8D%E8%BF%90%E7%AE%97%E7%AC%A6%EF%BC%9A"><span class="toc-number">3.2.</span> <span class="toc-text">位运算符：</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E9%80%BB%E8%BE%91%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">3.3.</span> <span class="toc-text">逻辑运算符</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%85%B3%E7%B3%BB%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">3.4.</span> <span class="toc-text">关系运算符</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%AD%89%E5%BC%8F%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">3.5.</span> <span class="toc-text">等式运算符</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%A7%BB%E4%BD%8D%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">3.6.</span> <span class="toc-text">移位运算符</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BD%8D%E6%8B%BC%E6%8E%A5%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">3.7.</span> <span class="toc-text">位拼接运算符{}</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%BD%92%E7%BA%A6%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">3.8.</span> <span class="toc-text">归约运算符</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">4.</span> <span class="toc-text">基本语句</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%9D%97"><span class="toc-number">4.1.</span> <span class="toc-text">块</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%A1%BA%E5%BA%8F%E5%9D%97"><span class="toc-number">4.1.1.</span> <span class="toc-text">顺序块</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%B9%B6%E8%A1%8C%E5%9D%97"><span class="toc-number">4.1.2.</span> <span class="toc-text">并行块</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%B5%8B%E5%80%BC%E8%AF%AD%E5%8F%A5"><span class="toc-number">4.2.</span> <span class="toc-text">赋值语句</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">5.</span> <span class="toc-text">条件语句</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#if-else"><span class="toc-number">5.1.</span> <span class="toc-text">if-else</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#case"><span class="toc-number">5.2.</span> <span class="toc-text">case</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%84%8F%E5%A4%96%E7%94%9F%E6%88%90%E7%9A%84%E9%94%81%E5%AD%98%E5%99%A8"><span class="toc-number">5.3.</span> <span class="toc-text">意外生成的锁存器</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">6.</span> <span class="toc-text">循环语句</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#forever"><span class="toc-number">6.1.</span> <span class="toc-text">forever</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#repeat"><span class="toc-number">6.2.</span> <span class="toc-text">repeat</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#while"><span class="toc-number">6.3.</span> <span class="toc-text">while</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#for"><span class="toc-number">6.4.</span> <span class="toc-text">for</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2024/12/16/TI_DSP_TMS320F28377D_EMIF/" title="TI_DSP_TMS320F28377D_EMIF"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="TI_DSP_TMS320F28377D_EMIF"/></a><div class="content"><a class="title" href="/2024/12/16/TI_DSP_TMS320F28377D_EMIF/" title="TI_DSP_TMS320F28377D_EMIF">TI_DSP_TMS320F28377D_EMIF</a><time datetime="2024-12-16T03:10:24.000Z" title="发表于 2024-12-16 11:10:24">2024-12-16</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/12/13/TI_DSP_TMS320F28377D_IPC/" title="TI_DSP_TMS320F28377D_IPC"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="TI_DSP_TMS320F28377D_IPC"/></a><div class="content"><a class="title" href="/2024/12/13/TI_DSP_TMS320F28377D_IPC/" title="TI_DSP_TMS320F28377D_IPC">TI_DSP_TMS320F28377D_IPC</a><time datetime="2024-12-13T07:10:44.000Z" title="发表于 2024-12-13 15:10:44">2024-12-13</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/12/10/FT4222H%E4%BD%BF%E7%94%A8%E8%AF%B4%E6%98%8E/" title="FT4222H使用说明"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="FT4222H使用说明"/></a><div class="content"><a class="title" href="/2024/12/10/FT4222H%E4%BD%BF%E7%94%A8%E8%AF%B4%E6%98%8E/" title="FT4222H使用说明">FT4222H使用说明</a><time datetime="2024-12-10T06:00:44.000Z" title="发表于 2024-12-10 14:00:44">2024-12-10</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url(/private_img/Top.svg);"><div id="footer-wrap"><div class="copyright">&copy;2022 - 2024 By YILON</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><div class="js-pjax"><script>(() => {
  const runMermaid = ele => {
    window.loadMermaid = true
    const theme = document.documentElement.getAttribute('data-theme') === 'dark' ? 'dark' : 'default'

    ele.forEach((item, index) => {
      const mermaidSrc = item.firstElementChild
      const mermaidThemeConfig = `%%{init:{ 'theme':'${theme}'}}%%\n`
      const mermaidID = `mermaid-${index}`
      const mermaidDefinition = mermaidThemeConfig + mermaidSrc.textContent

      const renderFn = mermaid.render(mermaidID, mermaidDefinition)
      const renderMermaid = svg => {
        mermaidSrc.insertAdjacentHTML('afterend', svg)
      }

      // mermaid v9 and v10 compatibility
      typeof renderFn === 'string' ? renderMermaid(renderFn) : renderFn.then(({ svg }) => renderMermaid(svg))
    })
  }

  const codeToMermaid = () => {
    const codeMermaidEle = document.querySelectorAll('pre > code.mermaid')
    if (codeMermaidEle.length === 0) return

    codeMermaidEle.forEach(ele => {
      const preEle = document.createElement('pre')
      preEle.className = 'mermaid-src'
      preEle.hidden = true
      preEle.textContent = ele.textContent
      const newEle = document.createElement('div')
      newEle.className = 'mermaid-wrap'
      newEle.appendChild(preEle)
      ele.parentNode.replaceWith(newEle)
    })
  }

  const loadMermaid = () => {
    if (false) codeToMermaid()
    const $mermaid = document.querySelectorAll('#article-container .mermaid-wrap')
    if ($mermaid.length === 0) return

    const runMermaidFn = () => runMermaid($mermaid)
    btf.addGlobalFn('themeChange', runMermaidFn, 'mermaid')
    window.loadMermaid ? runMermaidFn() : btf.getScript('https://cdn.jsdelivr.net/npm/mermaid/dist/mermaid.min.js').then(runMermaidFn)
  }

  btf.addGlobalFn('encrypt', loadMermaid, 'mermaid')
  window.pjax ? loadMermaid() : document.addEventListener('DOMContentLoaded', loadMermaid)
})()</script></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="text-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js"></script></div></div></body></html>