# 17. Combinational Logic Blocks

## Data Multiplexors

<figure><img src=".gitbook/assets/image (108).png" alt="" width="375"><figcaption></figcaption></figure>

## Arithmetic Logic Unit (ALU)

<figure><img src=".gitbook/assets/image (109).png" alt="" width="328"><figcaption></figcaption></figure>



<figure><img src=".gitbook/assets/image (110).png" alt=""><figcaption></figcaption></figure>



## Adder / Subtractor



<figure><img src=".gitbook/assets/image (111).png" alt="" width="355"><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (112).png" alt="" width="563"><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (113).png" alt="" width="256"><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (114).png" alt="" width="222"><figcaption></figcaption></figure>

### N 1-bit adders -> 1 N-bit adder

<figure><img src=".gitbook/assets/image (115).png" alt="" width="375"><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (116).png" alt="" width="375"><figcaption></figcaption></figure>

## Subtractor Design

XOR serves as conditional inverter!

<figure><img src=".gitbook/assets/image (119).png" alt=""><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (118).png" alt="" width="179"><figcaption></figcaption></figure>







