<!DOCTYPE html>
<html lang="en-US">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>01.Verilog HDL语言基本要素 | 原码纪事</title>
    <meta name="generator" content="VuePress 1.8.0">
    <link rel="icon" href="https://cdn.jsdelivr.net/gh/eryajf/tu/img/image_20220720_132133.ico">
    <script language="javascript" type="text/javascript" src="/js/pgmanor-self.js"></script>
    <script async="true" src="https://www.googletagmanager.com/gtag/js?id=G-LPRG9SPLFF"></script>
    <script>
      window.dataLayer = window.dataLayer || [];
      function gtag(){dataLayer.push(arguments);}
      gtag('js', new Date());
      gtag('config', 'G-LPRG9SPLFF');
    </script>
    <meta name="description" content="vdoing博客主题模板">
    <meta name="keywords" content="猎户f,golang,vue,go-web,go-admin,go-ldap-admin">
    <meta name="theme-color" content="#11a8cd">
    <meta name="referrer" content="no-referrer-when-downgrade">
    
    <link rel="preload" href="/assets/css/0.styles.c127a4fd.css" as="style"><link rel="preload" href="/assets/js/app.e7cc6043.js" as="script"><link rel="preload" href="/assets/js/2.56e6a65d.js" as="script"><link rel="preload" href="/assets/js/9.18229e61.js" as="script"><link rel="prefetch" href="/assets/js/10.359a16ae.js"><link rel="prefetch" href="/assets/js/11.b57892b7.js"><link rel="prefetch" href="/assets/js/12.2b8d56bd.js"><link rel="prefetch" href="/assets/js/13.05fcfc67.js"><link rel="prefetch" href="/assets/js/14.68fae2ec.js"><link rel="prefetch" href="/assets/js/15.0ccde189.js"><link rel="prefetch" href="/assets/js/16.ea896117.js"><link rel="prefetch" href="/assets/js/17.df76500a.js"><link rel="prefetch" href="/assets/js/18.0560106f.js"><link rel="prefetch" href="/assets/js/19.d8b7b540.js"><link rel="prefetch" href="/assets/js/20.67d35427.js"><link rel="prefetch" href="/assets/js/21.32093780.js"><link rel="prefetch" href="/assets/js/22.5b72225f.js"><link rel="prefetch" href="/assets/js/23.efebbdea.js"><link rel="prefetch" href="/assets/js/24.71448fab.js"><link rel="prefetch" href="/assets/js/25.7c29bd43.js"><link rel="prefetch" href="/assets/js/26.95eebb45.js"><link rel="prefetch" href="/assets/js/27.535caf8e.js"><link rel="prefetch" href="/assets/js/28.2c0138be.js"><link rel="prefetch" href="/assets/js/29.c2e953be.js"><link rel="prefetch" href="/assets/js/3.1532ed59.js"><link rel="prefetch" href="/assets/js/30.7d98a134.js"><link rel="prefetch" href="/assets/js/31.61008796.js"><link rel="prefetch" href="/assets/js/32.7c883a85.js"><link rel="prefetch" href="/assets/js/33.a5ab7a05.js"><link rel="prefetch" href="/assets/js/34.c7ec1c50.js"><link rel="prefetch" href="/assets/js/35.9278ccc4.js"><link rel="prefetch" href="/assets/js/36.53361b37.js"><link rel="prefetch" href="/assets/js/37.0ba6714a.js"><link rel="prefetch" href="/assets/js/38.f15eda3c.js"><link rel="prefetch" href="/assets/js/39.3c16fc04.js"><link rel="prefetch" href="/assets/js/4.8bb66c31.js"><link rel="prefetch" href="/assets/js/40.d8c94708.js"><link rel="prefetch" href="/assets/js/41.dfc080dd.js"><link rel="prefetch" href="/assets/js/42.3ca1d969.js"><link rel="prefetch" href="/assets/js/43.d34afdcc.js"><link rel="prefetch" href="/assets/js/44.374b5def.js"><link rel="prefetch" href="/assets/js/45.dea4e5a8.js"><link rel="prefetch" href="/assets/js/46.6a0e433a.js"><link rel="prefetch" href="/assets/js/47.180b2ed6.js"><link rel="prefetch" href="/assets/js/48.8133300b.js"><link rel="prefetch" href="/assets/js/49.0e4525a0.js"><link rel="prefetch" href="/assets/js/5.68923a49.js"><link rel="prefetch" href="/assets/js/50.11d2c57e.js"><link rel="prefetch" href="/assets/js/51.8470ea94.js"><link rel="prefetch" href="/assets/js/6.55d44109.js"><link rel="prefetch" href="/assets/js/7.862daa40.js"><link rel="prefetch" href="/assets/js/8.3e3c0905.js">
    <link rel="stylesheet" href="/assets/css/0.styles.c127a4fd.css">
  </head>
  <body class="theme-mode-light">
    <div id="app" data-server-rendered="true"><div class="theme-container sidebar-open have-rightmenu"><header class="navbar blur"><div title="目录" class="sidebar-button"><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" role="img" viewBox="0 0 448 512" class="icon"><path fill="currentColor" d="M436 124H12c-6.627 0-12-5.373-12-12V80c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12z"></path></svg></div> <a href="/" class="home-link router-link-active"><img src="/img/bar.png" alt="原码纪事" class="logo"> <span class="site-name can-hide">原码纪事</span></a> <div class="links"><div class="search-box"><input aria-label="Search" autocomplete="off" spellcheck="false" value=""> <!----></div> <nav class="nav-links can-hide"><div class="nav-item"><a href="/" class="nav-link">首页</a></div><div class="nav-item"><a href="/pages/Verilog/" class="nav-link">Verilog</a></div><div class="nav-item"><a href="/pages/Rust/" class="nav-link">Rust</a></div><div class="nav-item"><a href="/pages/DP/" class="nav-link">深度学习</a></div><div class="nav-item"><a href="/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://blog.yuanmajishi.top/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <!----></nav></div></header> <div class="sidebar-mask"></div> <div class="sidebar-hover-trigger"></div> <aside class="sidebar" style="display:none;"><!----> <nav class="nav-links"><div class="nav-item"><a href="/" class="nav-link">首页</a></div><div class="nav-item"><a href="/pages/Verilog/" class="nav-link">Verilog</a></div><div class="nav-item"><a href="/pages/Rust/" class="nav-link">Rust</a></div><div class="nav-item"><a href="/pages/DP/" class="nav-link">深度学习</a></div><div class="nav-item"><a href="/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://blog.yuanmajishi.top/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <!----></nav>  <ul class="sidebar-links"><li><a href="/pages/Verilog_01/" aria-current="page" class="active sidebar-link">01.Verilog HDL语言基本要素</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level2"><a href="/pages/Verilog_01/#_1、空白符" class="sidebar-link">1、空白符</a></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_01/#_2、注释" class="sidebar-link">2、注释</a></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_01/#_3、标识符-给变量-模块起名字" class="sidebar-link">3、标识符（给变量/模块起名字）</a></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_01/#_4、关键字" class="sidebar-link">4、关键字</a></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_01/#_5、数字-如何表示0、1、不定、高阻态" class="sidebar-link">5、数字（如何表示0、1、不定、高阻态？）</a></li></ul></li><li><a href="/pages/Verilog_02/" class="sidebar-link">02.Verilog HDL基本数据类型</a></li><li><a href="/pages/Verilog_03/" class="sidebar-link">03.Verilog HDL运算符和表达式</a></li><li><a href="/pages/Verilog_04/" class="sidebar-link">04.Verilog HDL模块</a></li><li><a href="/pages/Verilog_05/" class="sidebar-link">05.Verilog HDL程序设计和描述方式</a></li><li><a href="/pages/Verilog_06/" class="sidebar-link">06.Verilog HDL程序设计思想概览</a></li><li><a href="/pages/Verilog_07/" class="sidebar-link">07.Verilog HDL组合电路设计的方法</a></li><li><a href="/pages/Verilog_08/" class="sidebar-link">08.verilog HDL组合电路之数字加法器</a></li><li><a href="/pages/Verilog_09/" class="sidebar-link">09.Verilog HDL组合电路之数据比较器</a></li><li><a href="/pages/Verilog_10/" class="sidebar-link">10.Verilog HDL组合电路之数据选择器</a></li><li><a href="/pages/Verilog_11/" class="sidebar-link">11.verilog HDL组合电路之数字编码器</a></li><li><a href="/pages/Verilog_12/" class="sidebar-link">12.verilog HDL组合电路之数字译码器</a></li><li><a href="/pages/Verilog_13/" class="sidebar-link">13.verilog HDL组合电路之奇偶校验器</a></li><li><a href="/pages/Verilog_14/" class="sidebar-link">14.Verilog HDL时序电路设计基础</a></li><li><a href="/pages/Verilog_15/" class="sidebar-link">15.Verilog HDL触发器设计</a></li><li><a href="/pages/Verilog_16/" class="sidebar-link">16.Verilog HDL计数器设计</a></li><li><a href="/pages/Verilog_17/" class="sidebar-link">17.Verilog HDL移位寄存器</a></li><li><a href="/pages/Verilog_18/" class="sidebar-link">18.Verilog HDL序列信号发生器</a></li><li><a href="/pages/Verilog_19/" class="sidebar-link">19.Verilog HDL有限状态机（FSM）设计基础</a></li></ul> </aside> <div><main class="page"><div class="theme-vdoing-wrapper "><div class="articleInfo-wrap" data-v-06225672><div class="articleInfo" data-v-06225672><ul class="breadcrumbs" data-v-06225672><li data-v-06225672><a href="/" title="首页" class="iconfont icon-home router-link-active" data-v-06225672></a></li> <li data-v-06225672><span data-v-06225672>Verilog</span></li></ul> <div class="info" data-v-06225672><div title="作者" class="author iconfont icon-touxiang" data-v-06225672><a href="https://github.com/liehuf/" target="_blank" title="作者" class="beLink" data-v-06225672>猎户f</a></div> <div title="创建时间" class="date iconfont icon-riqi" data-v-06225672><a href="javascript:;" data-v-06225672>2025-07-12</a></div> <!----></div></div></div> <!----> <div class="content-wrapper"><div class="right-menu-wrapper"><div class="right-menu-margin"><div class="right-menu-title">目录</div> <div class="right-menu-content"></div></div></div> <h1><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAB4AAAAeCAYAAAA7MK6iAAAAAXNSR0IArs4c6QAABGpJREFUSA3tVVtoXFUU3fvOI53UlmCaKIFmwEhsE7QK0ipFEdHEKpXaZGrp15SINsXUWvBDpBgQRKi0+KKoFeJHfZA+ED9KKoIU2gYD9UejTW4rVIzm0VSTziPzuNu1z507dibTTjL4U/DAzLn3nL3X2o91ziX6f9wMFdh6Jvbm9nNSV0msViVO6tN1Rm7NMu2OpeJ9lWBUTDxrJbYTS0hInuwciu9eLHlFxCLCZEk3MegsJmZ5K/JD6t7FkFdEvGUo1g7qJoG3MHImqRIn8/nzY1K9UPKKiJmtnUqHVE3Gbuay6vJE/N2FEmuxFjW2nUuE0yQXRRxLiTUAzs36zhZvOXJPdX850EVnnLZkB8prodQoM5JGj7Xk2mvC7JB8tG04Ef5PiXtG0UtxupRQSfTnBoCy554x18yJHI6I+G5Eru4LHmPJZEQsrvPUbMiA8G/WgMK7w7I+ez7++o2ANfbrjvaOl1tFMs+htG3IrZH9/hDX1Pr8Tc0UvH8tcX29KzAgIGcEkINyW5BF9x891hw6VYqgJHEk0huccS7vh3C6gTiODL+26huuBtbct8eZnqLML8PkxGYpuPZBqtqwkSjgc4mB5gbgig5i+y0UDK35LMxXisn9xQtK+nd26gTIHsHe/oblK/b29fUmN/8Y+9jAQrnBp56m1LcDlDp9irKTExSKduXJVWSqdBMA08pEJnEIOB3FPPMybu/oeV8zFeYN3xx576Q6RH+VmplE4ncQV5v+5rzSoyOU7PuEAg8g803PwBJ0CExno/jcMbN8tONYeOmHiuUNryvm3fRUy4tMPVLdAGkUhNWuggGrJcXPv+ouCjz0MKUHz1J2/E8IC9nqTabcxgaBYM0hPhD5Y65FsbxRQKxCQrDjDctW7PUM3HuZunFyifSAqEfuzCp48Il24luWUWZoyJCaPR82jE0+kFA643wRFVni4RYSq3ohJO2pZ7B5dO4xkDWbEpossJPLSrPjYID8rS2UHTlvyNxqIGsg674XJJ7vnh5L7PNwC4hh2sjCI96mzszOTpxLF0T7l88Yz7lAuK6OnL8gXLOnTvpzSb22YG8W7us3jSebFHeeqnXRG1vt+MoUM84LQIBmMsCTAcOauTh0T0l0neQK7m2bLMt2mGxU3HYssS0J2cdv5wljlPsrIuZLAG/2DOZIXgCYT8uMGZN+e2kSirfxZOPCsC0f24nTZzspnVn9VePS1Z5vubmAGGXG8ZFno9Hel0yfA5ZPhF7Dh972BQJ2qCpgH67lmWtBYbvk6sz02wjky2vXyz0XErP/kFB619js1BtwfOV4OPRqOQBjy3Qbk18vigUPPSD5ceHnwck7W9bhAqZdd7SuG7w4/P2F/GaJh8c7e9qgow+Q7cGBo+98WsLkuktFqiZabtXuQTu/Y5ETbR0v7tNSFnvrmu6pjdoan2KjMu8q/Hmj1EfCO2ZGfEIbIXKUlw8qaX9/b2oeSJmFksSeT/Fn0V3nSypChh4Gjh74ybO9aeZ/AN2dwciu2/MhAAAAAElFTkSuQmCC">01.Verilog HDL语言基本要素<!----></h1> <!----> <div class="theme-vdoing-content content__default"><h1 id="verilog-hdl语言基本要素"><a href="#verilog-hdl语言基本要素" class="header-anchor">#</a> Verilog HDL语言基本要素</h1> <h2 id="_1、空白符"><a href="#_1、空白符" class="header-anchor">#</a> 1、空白符</h2> <ul><li><p>包括空格符（<code>\b</code>）、制表符（<code>\t</code>）、换行符和换页符，编译时被忽略。</p></li> <li><p>示例：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">initial</span> <span class="token keyword">begin</span> a <span class="token operator">=</span> <span class="token number">3'b100</span><span class="token punctuation">;</span> b <span class="token operator">=</span> <span class="token number">3'b010</span><span class="token punctuation">;</span> <span class="token keyword">end</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br></div></div></li> <li><p>在加入空白符之后，代码变得更加可读：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">initial</span> 
<span class="token keyword">begin</span> 
    a <span class="token operator">=</span> <span class="token number">3'b100</span><span class="token punctuation">;</span> 
    b <span class="token operator">=</span> <span class="token number">3'b010</span><span class="token punctuation">;</span> 
<span class="token keyword">end</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br></div></div></li></ul> <h2 id="_2、注释"><a href="#_2、注释" class="header-anchor">#</a> 2、注释</h2> <ul><li><p><strong>作用</strong>：用来写说明文字，<strong>不会被编译</strong>，是给可爱的同学们看的笔记，防止一觉睡醒看不懂了（汇编程序员的痛）。</p></li> <li><p><strong>两种写法</strong>：</p> <ul><li><p><strong>单行注释</strong>：用 <code>//</code>，直到行尾都算注释。</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">assign</span> a <span class="token operator">=</span> b <span class="token operator">&amp;</span> c<span class="token punctuation">;</span>  <span class="token comment">// 这是单行注释：计算a等于b和c的按位与</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br></div></div></li> <li><p><strong>多行注释</strong>：用 <code>/* */</code>，中间可以跨多行。</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token comment">/* 这是多行注释：
   可以写很长的说明，
   比如这个模块的功能是XXX */</span><span class="token operator">**</span>重要规则<span class="token operator">**</span>：
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br></div></div></li></ul> <ul><li><p>重要规则</p> <ul><li><p>多行注释<strong>不能嵌套</strong>！比如 <code>/* 注释1 /* 注释2 */ 注释1 */</code> 会报错。</p></li> <li><p>但多行注释里可以包含单行注释：<code>/* // 这是合法的 */</code>。</p></li></ul></li></ul></li></ul> <h2 id="_3、标识符-给变量-模块起名字"><a href="#_3、标识符-给变量-模块起名字" class="header-anchor">#</a> 3、标识符（给变量/模块起名字）</h2> <p><u>作为一个类C语言，verilog十分有素养，所以它的标识符命名方式以及注意点和C语言的变量几乎没有区别</u></p> <ul><li><p>组成：字母、数字、<code>$</code>、<code>_</code>，区分大小写，首字符必须为字母或下划线。</p></li> <li><p>示例：<code>count</code>、<code>_CC_G5</code>（合法）；<code>30count</code>、<code>out*</code>（非法）。</p></li> <li><p><strong>转义标识符</strong>：以 <code>\</code> 开头，以空白结尾，可包含任意可打印字符（如 <code>\a+b=c</code>）。</p></li> <li><p><strong>合法示例</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code>counter    <span class="token comment">// 纯字母</span>
_data_in   <span class="token comment">// 下划线开头</span>
<span class="token kernel-function property">$signal</span>    <span class="token comment">// 美元符号开头（较少用）</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br></div></div></li> <li><p><strong>非法示例</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token number">3</span>state     <span class="token comment">// 数字开头</span>
out#put    <span class="token comment">// 包含非法字符#</span>
a<span class="token operator">+</span>b        <span class="token comment">// 包含运算符+</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br></div></div></li></ul> <ul><li><p><strong>特殊技巧：转义标识符</strong></p> <ul><li><p>如果非要起一个奇怪的名字（比如包含空格、符号），可以用 <code>\</code> 开头，空格结尾。</p></li> <li><p>示例：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code>\<span class="token number">7400</span>      <span class="token comment">// 实际名字是 &quot;7400&quot;（通常用于和传统电路编号兼容）</span>
\a<span class="token operator">+</span>b<span class="token operator">=</span>c     <span class="token comment">// 实际名字是 &quot;a+b=c&quot;</span>
\<span class="token operator">***</span>       <span class="token comment">// 实际名字是 &quot;***&quot;</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br></div></div></li> <li><p>但<strong>不建议滥用</strong>，尽量用常规命名（如 <code>and_gate</code> 而不是 <code>\a&amp;b</code>）。</p></li></ul></li></ul> <h2 id="_4、关键字"><a href="#_4、关键字" class="header-anchor">#</a> 4、关键字</h2> <p><strong>就是说verilog里面已经用于设计的“标识符”不能让它换工作，这就是关键字，这点和C语言没有任何区别。总之有点：咱们是兄弟，你的就是我的，我的还是我的，那种味儿……</strong></p> <ul><li><p><strong>特点</strong>：</p> <ul><li>全部是<strong>小写</strong>，比如 <code>always</code> 是关键字，但 <code>ALWAYS</code> 不是。</li> <li>不能用来起名字！比如定义一个变量叫 <code>module</code> 会报错。</li></ul></li> <li><p><strong>常见关键字列表</strong>（不止这点，因为我用的框架不行）：</p> <table><thead><tr><th style="text-align:center;">关键字</th> <th style="text-align:center;">作用</th></tr></thead> <tbody><tr><td style="text-align:center;"><code>module</code></td> <td style="text-align:center;">定义模块开头</td></tr> <tr><td style="text-align:center;"><code>input</code></td> <td style="text-align:center;">声明输入端口</td></tr> <tr><td style="text-align:center;"><code>output</code></td> <td style="text-align:center;">声明输出端口</td></tr> <tr><td style="text-align:center;"><code>reg</code></td> <td style="text-align:center;">声明寄存器变量</td></tr> <tr><td style="text-align:center;"><code>wire</code></td> <td style="text-align:center;">声明连线</td></tr> <tr><td style="text-align:center;"><code>always</code></td> <td style="text-align:center;">描述时序/组合逻辑</td></tr></tbody></table></li></ul> <h2 id="_5、数字-如何表示0、1、不定、高阻态"><a href="#_5、数字-如何表示0、1、不定、高阻态" class="header-anchor">#</a> 5、数字（如何表示0、1、不定、高阻态？）</h2> <p>四种基本逻辑状态：</p> <table><thead><tr><th style="text-align:center;">状态</th> <th style="text-align:center;">含义</th></tr></thead> <tbody><tr><td style="text-align:center;">0</td> <td style="text-align:center;">低电平、逻辑0或假</td></tr> <tr><td style="text-align:center;">1</td> <td style="text-align:center;">高电平、逻辑1或真</td></tr> <tr><td style="text-align:center;">x/X</td> <td style="text-align:center;">不确定或未知状态</td></tr> <tr><td style="text-align:center;">z/Z</td> <td style="text-align:center;">高阻态</td></tr></tbody></table> <ul><li><p><strong>整数表示法</strong>：<code>&lt;位宽&gt;'&lt;基数&gt;&lt;数值&gt;</code></p> <ul><li><p><strong>位宽</strong>：二进制位的总数（如 <code>4'b1011</code> 表示4位二进制数）。</p></li> <li><p><strong>基数</strong>：</p> <table><thead><tr><th style="text-align:left;">基数符号</th> <th style="text-align:left;">进制</th> <th style="text-align:left;">合法字符</th></tr></thead> <tbody><tr><td style="text-align:left;"><code>b</code>/<code>B</code></td> <td style="text-align:left;">二进制</td> <td style="text-align:left;"><code>0,1,x,X,z,Z,?, _</code>（下划线可忽略）</td></tr> <tr><td style="text-align:left;"><code>o</code>/<code>O</code></td> <td style="text-align:left;">八进制</td> <td style="text-align:left;"><code>0-7,x,X,z,Z,?, _</code></td></tr> <tr><td style="text-align:left;"><code>d</code>/<code>D</code></td> <td style="text-align:left;">十进制</td> <td style="text-align:left;"><code>0-9, _</code></td></tr> <tr><td style="text-align:left;"><code>h</code>/<code>H</code></td> <td style="text-align:left;">十六进制</td> <td style="text-align:left;"><code>0-9, a-f, A-F, x,X,z,Z,?, _</code></td></tr></tbody></table></li> <li><p><strong>示例</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token number">8'b1010_1101</span>    <span class="token comment">// 8位二进制，下划线提高可读性</span>
<span class="token number">16'hFF00</span>        <span class="token comment">// 16位十六进制，等于65535</span>
<span class="token number">4'd10</span>           <span class="token comment">// 4位十进制，实际存储为1010</span>
<span class="token number">3'b1x0</span>          <span class="token comment">// 3位二进制，第二位未知</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br></div></div></li> <li><p><strong>易错点</strong>：</p> <ul><li>位宽不能是表达式：<code>(2+2)'b11</code> ❌</li> <li>负号必须在最左边：<code>-4'd3</code> ✅，<code>4'd-3</code> ❌</li></ul></li></ul></li></ul> <ul><li><strong>实数（浮点数）表示法</strong>：
<ul><li>两种写法：
<ol><li>直接写小数：<code>3.14</code>、<code>0.5</code>（注意：<code>.5</code> 是错的，必须写 <code>0.5</code>）。</li> <li>科学计数法：<code>2.5e3</code>（=2500）、<code>1E-6</code>（=0.000001）。</li></ol></li></ul></li></ul></div></div> <!----> <div class="page-edit"><!----> <!----> <div class="last-updated"><span class="prefix">上次更新:</span> <span class="time">2025/08/31, 22:16:41</span></div></div> <div class="page-nav-wapper"><div class="page-nav-centre-wrap"><!----> <a href="/pages/Verilog_02/" class="page-nav-centre page-nav-centre-next"><div class="tooltip">02.Verilog HDL基本数据类型</div></a></div> <div class="page-nav"><p class="inner"><!----> <span class="next"><a href="/pages/Verilog_02/">02.Verilog HDL基本数据类型</a>→
      </span></p></div></div></div> <!----></main></div> <div class="footer"><div class="icons"><a href="https://github.com/liehuf" title="GitHub" target="_blank" class="iconfont icon-github"></a><a href="mailto:17715076182@163.com" title="发邮件" target="_blank" class="iconfont icon-youjian"></a><a href="https://blog.csdn.net/liehuf" title="CSDN" target="_blank" class="iconfont icon-csdn"></a><a href="https://www.zhihu.com/people/44-97-46-49" title="知乎" target="_blank" class="iconfont icon-zhihu"></a></div> 
  Theme by
  <a href="https://github.com/xugaoyi/vuepress-theme-vdoing" target="_blank" title="本站主题">Vdoing</a> 
    | Copyright © 2025-2025
    <span>liehuf | <a href="https://github.com/liehuf/liehuf-notes/blob/main/LICENSE" target="_blank">MIT License</a></span></div> <div class="buttons"><div title="返回顶部" class="button blur go-to-top iconfont icon-fanhuidingbu" style="display:none;"></div> <div title="去评论" class="button blur go-to-comment iconfont icon-pinglun" style="display:none;"></div> <div title="主题模式" class="button blur theme-mode-but iconfont icon-zhuti"><ul class="select-box" style="display:none;"><li class="iconfont icon-zidong">
          跟随系统
        </li><li class="iconfont icon-rijianmoshi">
          浅色模式
        </li><li class="iconfont icon-yejianmoshi">
          深色模式
        </li><li class="iconfont icon-yuedu">
          阅读模式
        </li></ul></div></div> <!----> <!----> <!----></div><div class="global-ui"></div></div>
    <script src="/assets/js/app.e7cc6043.js" defer></script><script src="/assets/js/2.56e6a65d.js" defer></script><script src="/assets/js/9.18229e61.js" defer></script>
  </body>
</html>
