<div id="pf2c9" class="pf w0 h0" data-page-no="2c9"><div class="pc pc2c9 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg2c9.png"/><div class="t m0 xd8 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 38-44.<span class="_ _1a"> </span>Interrupt summary</div><div class="t m0 xd3 h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">Interrupt source<span class="_ _7b"> </span>Status<span class="_ _e0"> </span>Flag<span class="_ _7d"> </span>Local enable</div><div class="t m0 xf1 h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">Complete 1-byte transfer<span class="_ _15d"> </span>TCF<span class="_ _150"> </span>IICIF<span class="_ _159"> </span>IICIE</div><div class="t m0 xc8 h7 y2f5 ff2 fs4 fc0 sc0 ls0 ws0">Match of received calling address<span class="_ _88"> </span>IAAS<span class="_ _62"> </span>IICIF<span class="_ _159"> </span>IICIE</div><div class="t m0 xd4 h7 y2f6 ff2 fs4 fc0 sc0 ls0 ws0">Arbitration lost<span class="_ _251"> </span>ARBL<span class="_ _48"> </span>IICIF<span class="_ _159"> </span>IICIE</div><div class="t m0 x45 h17 y2f7 ff2 fs4 fc0 sc0 ls0 ws190">I<span class="fs9 ws1a4 v4">2</span><span class="ws0">C bus stop detection<span class="_ _20d"> </span>STOPF<span class="_ _12d"> </span>IICIF<span class="_ _63"> </span>IICIE &amp; STOPIE</span></div><div class="t m0 xb1 h7 y371 ff2 fs4 fc0 sc0 ls0 ws0">SMBus SCL low timeout<span class="_ _8b"> </span>SLTF<span class="_ _122"> </span>IICIF<span class="_ _159"> </span>IICIE</div><div class="t m0 x81 h7 y372 ff2 fs4 fc0 sc0 ls0 ws0">SMBus SCL high SDA low timeout<span class="_ _76"> </span>SHTF2<span class="_ _92"> </span>IICIF<span class="_ _10f"> </span>IICIE &amp; SHTF2IE</div><div class="t m0 x41 h7 y373 ff2 fs4 fc0 sc0 ls0 ws0">Wakeup from stop or wait mode<span class="_ _24"> </span>IAAS<span class="_ _69"> </span>IICIF<span class="_ _252"> </span>IICIE &amp; WUEN</div><div class="t m0 x9 h1b y3eaa ff1 fsc fc0 sc0 ls0 ws0">38.4.6.1<span class="_ _b"> </span>Byte transfer interrupt</div><div class="t m0 x9 hf y3eab ff3 fs5 fc0 sc0 ls0 ws0">The Transfer Complete Flag (TCF) bit is set at the falling edge of the ninth clock to</div><div class="t m0 x9 hf y3eac ff3 fs5 fc0 sc0 ls0 ws0">indicate the completion of a byte and acknowledgement transfer. When FACK is enabled,</div><div class="t m0 x9 hf yd38 ff3 fs5 fc0 sc0 ls0 ws0">TCF is then set at the falling edge of eighth clock to indicate the completion of byte.</div><div class="t m0 x9 h1b y3ead ff1 fsc fc0 sc0 ls0 ws0">38.4.6.2<span class="_ _b"> </span>Address detect interrupt</div><div class="t m0 x9 hf y3eae ff3 fs5 fc0 sc0 ls0 ws0">When the calling address matches the programmed slave address (I2C Address Register)</div><div class="t m0 x9 hf y3eaf ff3 fs5 fc0 sc0 ls0 ws0">or when the GCAEN bit is set and a general call is received, the IAAS bit in the Status</div><div class="t m0 x9 hf y3eb0 ff3 fs5 fc0 sc0 ls0 ws0">Register is set. The CPU is interrupted, provided the IICIE bit is set. The CPU must</div><div class="t m0 x9 hf y3eb1 ff3 fs5 fc0 sc0 ls0 ws0">check the SRW bit and set its Tx mode accordingly.</div><div class="t m0 x9 h1b y3eb2 ff1 fsc fc0 sc0 ls0 ws0">38.4.6.3<span class="_ _b"> </span>Stop Detect Interrupt</div><div class="t m0 x9 h15 y3eb3 ff3 fs5 fc0 sc0 ls0 ws0">When the stop status is detected on the I<span class="fs8 ws198 v3">2</span>C bus, the STOPF bit is set to 1. The CPU is</div><div class="t m0 x9 hf y3eb4 ff3 fs5 fc0 sc0 ls0 ws0">interrupted, provided the IICIE and STOPIE bits are both set to 1.</div><div class="t m0 x9 h1b y3eb5 ff1 fsc fc0 sc0 ls0 ws0">38.4.6.4<span class="_ _b"> </span>Exit from low-power/stop modes</div><div class="t m0 x9 hf y3eb6 ff3 fs5 fc0 sc0 ls0 ws0">The slave receive input detect circuit and address matching feature are still active on low</div><div class="t m0 x9 hf y3eb7 ff3 fs5 fc0 sc0 ls0 ws0">power modes (wait and stop). An asynchronous input matching slave address or general</div><div class="t m0 x9 hf y3eb8 ff3 fs5 fc0 sc0 ls0 ws0">call address brings the CPU out of low power/stop mode if the interrupt is not masked.</div><div class="t m0 x9 hf y3eb9 ff3 fs5 fc0 sc0 ls0 ws0">Therefore, TCF and IAAS both can trigger this interrupt.</div><div class="t m0 x122 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 38 Inter-Integrated Circuit (I2C)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>713</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
