m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim
T_opt
!s110 1576762833
VSKfff1h`GRzO?mbfZT8A:0
04 18 4 work ad9250_top_vlg_tst fast 0
=1-b888e39ad0c5-5dfb7dcb-8-1ad0
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L twentynm_ver -L twentynm_hssi_ver -L twentynm_hip_ver -L rtl_work -L work -L tb_tx_phyrst_ctl_altera_xcvr_reset_control_161 -L fifo_56_28_fifo_161 -L altera_common_sv_packages -L tx_jesd204b_altera_xcvr_native_a10_161 -L tx_jesd204b_altera_jesd204_phy_adapter_xs_161 -L tx_jesd204b_altera_jesd204_tx_mlpcs_161 -L tx_jesd204b_altera_jesd204_phy_161 -L tx_jesd204b_altera_jesd204_tx_161 -L tx_jesd204b_altera_jesd204_161 -L rom_port_rom_1port_161 -L phyrst_controller_altera_xcvr_reset_control_161 -L jesd204b_altera_xcvr_native_a10_161 -L jesd204b_altera_jesd204_phy_adapter_xs_161 -L jesd204b_altera_jesd204_rx_mlpcs_161 -L jesd204b_altera_jesd204_phy_161 -L jesd204b_altera_jesd204_rx_161 -L jesd204b_altera_jesd204_161 -L core_pll_altera_iopll_161 -L atx_pll_altera_xcvr_atx_pll_a10_161 +acc
Z1 tCvgOpt 0
n@_opt
OL;O;10.6d;65
vad9250_top
Z2 !s110 1576762823
!i10b 1
!s100 B:OOgndDKS:=0UHAzR^S33
IKT39YYN[2[aF2MJB9mUR[1
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1524134688
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src/ad9250_top.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src/ad9250_top.v
L0 3
Z4 OL;L;10.6d;65
r1
!s85 0
31
Z5 !s108 1576762823.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src/ad9250_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src/ad9250_top.v|
!i113 0
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src
R1
vad9250_top_vlg_tst
Z8 !s110 1576762824
!i10b 1
!s100 57;D83i>[JYMN8b1hHn>V2
I[PY_4=nN2gbQ7A]LgFfS:2
R3
R0
w1523582550
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/tb_ad9250_top.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/tb_ad9250_top.v
L0 30
R4
r1
!s85 0
31
Z9 !s108 1576762824.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/tb_ad9250_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/tb_ad9250_top.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim
R1
valtera_jesd204_assembler
Z10 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z11 !s110 1576762825
!i10b 1
!s100 ZDGSLC91<6fc88`<9QG6k1
I>9o>;49;4ROIe5bIcGG0_1
R3
!s105 altera_jesd204_assembler_sv_unit
S1
R0
w1523329866
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/transport_layer/altera_jesd204_assembler.sv
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/transport_layer/altera_jesd204_assembler.sv
Z12 L0 28
R4
r1
!s85 0
31
Z13 !s108 1576762825.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/transport_layer/altera_jesd204_assembler.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/transport_layer|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/transport_layer/altera_jesd204_assembler.sv|
!i113 0
Z14 o-sv -work work
Z15 !s92 -sv -work work +incdir+F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/transport_layer
R1
valtera_jesd204_deassembler
R10
R11
!i10b 1
!s100 ZkdK<_BEiXINUhMQlK_BF3
I0HC^iibn=HUhn9EUEm5Wm1
R3
!s105 altera_jesd204_deassembler_sv_unit
S1
R0
Z16 w1522290742
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/transport_layer/altera_jesd204_deassembler.sv
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/transport_layer/altera_jesd204_deassembler.sv
R12
R4
r1
!s85 0
31
R13
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/transport_layer/altera_jesd204_deassembler.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/transport_layer|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/transport_layer/altera_jesd204_deassembler.sv|
!i113 0
R14
R15
R1
valtera_jesd204_transport_rx_top
R10
Z17 !s110 1576762826
!i10b 1
!s100 ]_Zjk0`2OH3]@cb<XRO`G3
ISzoG6:`;jWKdonZ:c9A[Z3
R3
!s105 altera_jesd204_transport_rx_top_sv_unit
S1
R0
R16
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/transport_layer/altera_jesd204_transport_rx_top.sv
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/transport_layer/altera_jesd204_transport_rx_top.sv
L0 29
R4
r1
!s85 0
31
R13
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/transport_layer/altera_jesd204_transport_rx_top.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/transport_layer|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/transport_layer/altera_jesd204_transport_rx_top.sv|
!i113 0
R14
R15
R1
valtera_jesd204_transport_tx_top
R10
R17
!i10b 1
!s100 ^6ChCf^8U8;GQP[90@;no1
IRQJDDD8j9Q>FY_T2EomVz2
R3
!s105 altera_jesd204_transport_tx_top_sv_unit
S1
R0
w1523343814
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/transport_layer/altera_jesd204_transport_tx_top.sv
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/transport_layer/altera_jesd204_transport_tx_top.sv
Z18 L0 35
R4
r1
!s85 0
31
!s108 1576762826.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/transport_layer/altera_jesd204_transport_tx_top.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/transport_layer|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/transport_layer/altera_jesd204_transport_tx_top.sv|
!i113 0
R14
R15
R1
valtera_reset_controller
R2
!i10b 1
!s100 AjMgS>7i<EKO=QUU6OeQe1
I@5;2j=H43eLBhmgnYQY7X1
R3
R0
R16
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src/altera_reset_controller.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src/altera_reset_controller.v
L0 55
R4
r1
!s85 0
31
R5
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src/altera_reset_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src/altera_reset_controller.v|
!i113 0
R6
R7
R1
valtera_reset_synchronizer
R2
!i10b 1
!s100 WV7dOl2zABR72MU@U38e:2
I?PRD5VR?ZH?5z6=TB>_i[0
R3
R0
R16
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src/altera_reset_synchronizer.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src/altera_reset_synchronizer.v
L0 37
R4
r1
!s85 0
31
R5
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src/altera_reset_synchronizer.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src/altera_reset_synchronizer.v|
!i113 0
R6
R7
R1
valternate_checker
R10
R8
!i10b 1
!s100 kY=69Eoo>bKO3R@;g^5On3
Ik2a3KQgGg>nnFBbZ^o[B[0
R3
!s105 alternate_checker_sv_unit
S1
R0
R16
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/alternate_checker.sv
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/alternate_checker.sv
Z19 L0 33
R4
r1
!s85 0
31
R9
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/alternate_checker.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/alternate_checker.sv|
!i113 0
R14
Z20 !s92 -sv -work work +incdir+F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern
R1
valternate_generator
R10
R8
!i10b 1
!s100 ]5WWe2?8925HX?RMeZNfI2
I?ag;:EVzYe>zV^WI;6eK52
R3
!s105 alternate_generator_sv_unit
S1
R0
R16
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/alternate_generator.sv
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/alternate_generator.sv
Z21 L0 32
R4
r1
!s85 0
31
R9
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/alternate_generator.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/alternate_generator.sv|
!i113 0
R14
R20
R1
vatx_pll
Z22 !s110 1576762822
!i10b 1
!s100 5S15dXHloLl1?nH4NOFlB2
IKPz8gHKe?Uk1R0Zf@?QhS0
R3
R0
w1522805030
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/sim/atx_pll.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/sim/atx_pll.v
L0 6
R4
r1
!s85 0
31
Z23 !s108 1576762822.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/sim/atx_pll.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/atx_pll/sim/atx_pll.v|
!i113 0
R1
vcontrol_unit
R2
!i10b 1
!s100 =h6C5TMUN<<bP9EA45iiO3
Ik6MJDLz;XRlN5mUEC]3a00
R3
R0
w1524451114
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src/control_unit.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src/control_unit.v
L0 16
R4
r1
!s85 0
31
R5
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src/control_unit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src/control_unit.v|
!i113 0
R6
R7
R1
vcore_pll
Z24 !s110 1576762818
!i10b 1
!s100 ^C@j^4gG9NcZGLWbY01n43
I2>MBfbd327h:6a;mz`@_A3
R3
R0
w1523431580
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/core_pll/sim/core_pll.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/core_pll/sim/core_pll.v
L0 6
R4
r1
!s85 0
31
Z25 !s108 1576762818.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/core_pll/sim/core_pll.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/core_pll/sim/core_pll.v|
!i113 0
R1
vfifo_56_28
!s110 1576762777
!i10b 1
!s100 cH_1EJWT3TcDBhHOiiX]g2
ISWhCT^MN11HNiR7:A47HZ0
R3
R0
w1524472214
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/fifo_56_28/fifo_56_28/sim/fifo_56_28.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/fifo_56_28/fifo_56_28/sim/fifo_56_28.v
L0 6
R4
r1
!s85 0
31
!s108 1576762777.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/fifo_56_28/fifo_56_28/sim/fifo_56_28.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/fifo_56_28/fifo_56_28/sim/fifo_56_28.v|
!i113 0
R1
vgen_multi_sysref
R2
!i10b 1
!s100 o;R;TYo1ZI6NlfHmllAhG2
IF[Nj3@]fS0]n89X[kN71;1
R3
R0
w1401955706
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src/gen_multi_sysref.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src/gen_multi_sysref.v
L0 1
R4
r1
!s85 0
31
R23
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src/gen_multi_sysref.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src/gen_multi_sysref.v|
!i113 0
R6
R7
R1
vjesd204b
R24
!i10b 1
!s100 Y;:IdEL?Q]IVSNfU2LJzO1
IAg]Z4SciH`g1XgEFKI0B>2
R3
R0
w1522655930
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/sim/jesd204b.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/sim/jesd204b.v
L0 6
R4
r1
!s85 0
31
R25
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/sim/jesd204b.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/sim/jesd204b.v|
!i113 0
R1
vpattern_checker_top
R10
R8
!i10b 1
!s100 fAm[k:Cd7liYleSkM9Nlf1
IlfWm@Ad=BTfcDHN[[^;W?1
R3
!s105 pattern_checker_top_sv_unit
S1
R0
R16
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/pattern_checker_top.sv
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/pattern_checker_top.sv
Z26 L0 24
R4
r1
!s85 0
31
R9
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/pattern_checker_top.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/pattern_checker_top.sv|
!i113 0
R14
R20
R1
vpattern_generator_top
R10
R11
!i10b 1
!s100 Go9@ScaCKh6`Y?@6K]R3Z3
IB0J@P>ABYS6J^VihEcX;O0
R3
!s105 pattern_generator_top_sv_unit
S1
R0
R16
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/pattern_generator_top.sv
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/pattern_generator_top.sv
R26
R4
r1
!s85 0
31
R13
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/pattern_generator_top.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/pattern_generator_top.sv|
!i113 0
R14
R20
R1
vphyrst_controller
!s110 1576762796
!i10b 1
!s100 4Xo1UKeQD[YCCM>4_B@611
Il^egVQgbg^Bd74Q[3@GZ`2
R3
R0
w1522756310
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/phyrst_controller/sim/phyrst_controller.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/phyrst_controller/sim/phyrst_controller.v
L0 6
R4
r1
!s85 0
31
!s108 1576762796.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/phyrst_controller/sim/phyrst_controller.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/phyrst_controller/sim/phyrst_controller.v|
!i113 0
R1
vprbs_checker
R10
R11
!i10b 1
!s100 TR3[E<bi@HN6?6`HgUWSY3
I^=;LNhlWnjT[OmlJOOh6_1
R3
!s105 prbs_checker_sv_unit
S1
R0
R16
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/prbs_checker.sv
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/prbs_checker.sv
L0 36
R4
r1
!s85 0
31
R13
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/prbs_checker.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/prbs_checker.sv|
!i113 0
R14
R20
R1
vprbs_generator
R10
R11
!i10b 1
!s100 gAB;JVczOeRnf:5<?O^7L1
IX=]ec43Z8E6aao^bScl442
R3
!s105 prbs_generator_sv_unit
S1
R0
R16
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/prbs_generator.sv
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/prbs_generator.sv
R18
R4
r1
!s85 0
31
R13
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/prbs_generator.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/prbs_generator.sv|
!i113 0
R14
R20
R1
vramp_checker
R10
R11
!i10b 1
!s100 W<?TI:_R9=DKP@Wl>V@Q52
I28AFZL>mOT3o48LL[a71K1
R3
!s105 ramp_checker_sv_unit
S1
R0
R16
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/ramp_checker.sv
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/ramp_checker.sv
R19
R4
r1
!s85 0
31
R13
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/ramp_checker.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/ramp_checker.sv|
!i113 0
R14
R20
R1
vramp_generator
R10
R11
!i10b 1
!s100 PNmGI8b@J^CGcMPklhYQl2
IgmOHUa6:gZ4mNel>eC@g03
R3
!s105 ramp_generator_sv_unit
S1
R0
R16
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/ramp_generator.sv
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/ramp_generator.sv
R21
R4
r1
!s85 0
31
R13
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/ramp_generator.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim/pattern/ramp_generator.sv|
!i113 0
R14
R20
R1
vrom_port
!s110 1576762794
!i10b 1
!s100 :LHzR@oIDOdbJRmADC96F2
I`39443J=kNOQ`QDmYY>aH1
R3
R0
w1524106702
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/rom_port/sim/rom_port.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/rom_port/sim/rom_port.v
L0 6
R4
r1
!s85 0
31
Z27 !s108 1576762793.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/rom_port/sim/rom_port.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/rom_port/sim/rom_port.v|
!i113 0
R1
vspi_master
R22
!i10b 1
!s100 PIZ0j@lCBC@X?```OZheW2
I`UW1[lGe91II>Hb0a;2?k2
R3
R0
w1524116302
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src/spi_master.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src/spi_master.v
L0 2
R4
r1
!s85 0
31
R23
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src/spi_master.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/src/spi_master.v|
!i113 0
R6
R7
R1
vtb_tx_phyrst_ctl
!s110 1576762776
!i10b 1
!s100 7n?@<Y>`PmibRa=?Q76^M0
IOOQbzGHXg=^fJgc@Ua6XC3
R3
R0
w1524483668
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tb_tx_phyrst_ctl/sim/tb_tx_phyrst_ctl.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tb_tx_phyrst_ctl/sim/tb_tx_phyrst_ctl.v
L0 6
R4
r1
!s85 0
31
!s108 1576762776.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tb_tx_phyrst_ctl/sim/tb_tx_phyrst_ctl.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tb_tx_phyrst_ctl/sim/tb_tx_phyrst_ctl.v|
!i113 0
R1
vtx_jesd204b
!s110 1576762793
!i10b 1
!s100 2i@A8ng7GF8g=<nh=ieWh1
IU0zb=e>I^`AhEe4W0T41h3
R3
R0
w1524483522
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/sim/tx_jesd204b.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/sim/tx_jesd204b.v
L0 6
R4
r1
!s85 0
31
R27
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/sim/tx_jesd204b.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/sim/tx_jesd204b.v|
!i113 0
R1
