(S (NP (NP (NP (JJ Silicon-based) (JJ Static) (NNP Random) (NNP Access) (NNPS Memories)) (PRN (-LRB- -LRB-) (NP (NNP SRAM)) (-RRB- -RRB-))) (CC and) (NP (JJ digital) (NNP Boolean) (NN logic))) (VP (VBP have) (VP (VBN been) (NP (NP (DT the) (NN workhorse)) (PP (IN of) (NP (DT the) (JJ state-of-art) (NN computing) (NNS platforms)))))) (. .))
(S (NP (PRP We)) (VP (VBP propose) (NP (NP (QP (IN at) (JJS least) (CD six)) (JJ different) (NNS schemes)) (PP (IN for) (S (VP (VBG enabling) (NP (JJ in-memory) (NN vector) (NNS computations))))) (PP (VBG including) (NP (NNP NAND) (, ,) (NNP NOR) (, ,) (NNP IMP) (PRN (-LRB- -LRB-) (NP (NN implication)) (-RRB- -RRB-)) (, ,) (NNP XOR) (VBZ logic) (NNS gates))) (PP (IN with) (NP (NP (NN respect)) (PP (TO to) (NP (NP (JJ different) (JJ bit-cell) (NNS topologies)) ($ $) (: -) ($ $) (NP (NP (DT the) (CD 8T) (NN cell)) (CC and) (NP (DT the) (ADJP (CD 8) ($ $) (JJ ^+) ($ $)) (NNP T) (NNP Differential) (NN cell))))))))) (. .))
(S (NP (NP (DT The) (NN feasibility)) (PP (IN of) (NP (DT the) (VBN proposed) (NNS schemes)))) (VP (VBZ has) (VP (VBN been) (VP (VBN verified) (S (VP (VBG using) (NP (NP (JJ predictive) (NN transistor) (NNS models)) (CC and) (NP (NNP Monte-Carlo) (NN variation) (NN analysis)))))))) (. .))
