// Seed: 1352585043
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  id_5 :
  assert property (@(posedge id_2) 1)
  else $display(id_5);
  always @(1 == id_5 or 1) #1;
  uwire id_6, id_7, id_8;
  wire  id_9;
  wire  id_10;
  uwire id_11 = 1;
  wire  id_12;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wire id_0,
    input  tri0 id_1
);
  assign id_0 = id_1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
