INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naman/vivado/project_2/project_2.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naman/vivado/project_2/project_2.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naman/vivado/project_2/project_2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naman/vivado/project_2/project_2.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naman/vivado/project_2/project_2.srcs/sources_1/new/ins_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naman/vivado/project_2/project_2.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naman/vivado/project_2/project_2.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naman/vivado/project_2/project_2.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naman/vivado/project_2/project_2.srcs/sources_1/new/datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
