$date
	Sat Sep 27 11:53:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sequential_tb $end
$var wire 1 ! output_led5_l0_0_5 $end
$var wire 1 " output_led4_l2_0_4 $end
$var wire 1 # output_led3_l3_0_3 $end
$var wire 1 $ output_led2_l1_0_2 $end
$var wire 1 % output_led1_load_shift_0_1 $end
$var integer 32 & pass_count [31:0] $end
$var integer 32 ' test_count [31:0] $end
$scope module dut $end
$var wire 1 ( and_103 $end
$var wire 1 ) and_106 $end
$var wire 1 * and_107 $end
$var wire 1 + and_108 $end
$var wire 1 , and_109 $end
$var wire 1 - node_101 $end
$var wire 1 . node_102 $end
$var wire 1 / node_104 $end
$var wire 1 0 node_105 $end
$var wire 1 1 node_83 $end
$var wire 1 2 node_84 $end
$var wire 1 3 node_86 $end
$var wire 1 4 node_88 $end
$var wire 1 5 node_90 $end
$var wire 1 6 node_92 $end
$var wire 1 7 node_93 $end
$var wire 1 8 node_94 $end
$var wire 1 9 node_95 $end
$var wire 1 : node_96 $end
$var wire 1 ; node_97 $end
$var wire 1 < node_98 $end
$var wire 1 = node_99 $end
$var wire 1 > not_100 $end
$var wire 1 ? not_82 $end
$var wire 1 % output_led1_load_shift_0_1 $end
$var wire 1 $ output_led2_l1_0_2 $end
$var wire 1 # output_led3_l3_0_3 $end
$var wire 1 " output_led4_l2_0_4 $end
$var wire 1 ! output_led5_l0_0_5 $end
$var reg 1 @ ic_register_ic_d_flip_flop_114_0_0 $end
$var reg 1 A ic_register_ic_d_flip_flop_115_1_1 $end
$var reg 1 B ic_register_ic_d_flip_flop_117_0_0 $end
$var reg 1 C ic_register_ic_d_flip_flop_118_1_1 $end
$var reg 1 D ic_register_ic_d_flip_flop_119_0_0 $end
$var reg 1 E ic_register_ic_d_flip_flop_120_1_1 $end
$var reg 1 F ic_register_ic_d_flip_flop_122_0_0 $end
$var reg 1 G ic_register_ic_d_flip_flop_123_1_1 $end
$var reg 1 H ic_register_ic_d_flip_flop_68_0_0 $end
$var reg 1 I ic_register_ic_d_flip_flop_69_1_1 $end
$var reg 1 J ic_register_ic_d_flip_flop_71_0_0 $end
$var reg 1 K ic_register_ic_d_flip_flop_72_1_1 $end
$var reg 1 L ic_register_ic_d_flip_flop_73_0_0 $end
$var reg 1 M ic_register_ic_d_flip_flop_74_1_1 $end
$var reg 1 N ic_register_ic_d_flip_flop_76_0_0 $end
$var reg 1 O ic_register_ic_d_flip_flop_77_1_1 $end
$var reg 1 P ic_serialize_ic_d_flip_flop_138_0_0 $end
$var reg 1 Q ic_serialize_ic_d_flip_flop_139_1_1 $end
$var reg 1 R ic_serialize_ic_d_flip_flop_146_0_0 $end
$var reg 1 S ic_serialize_ic_d_flip_flop_147_1_1 $end
$var reg 1 T ic_serialize_ic_d_flip_flop_155_0_0 $end
$var reg 1 U ic_serialize_ic_d_flip_flop_156_1_1 $end
$var reg 1 V ic_serialize_ic_d_flip_flop_164_0_0 $end
$var reg 1 W ic_serialize_ic_d_flip_flop_165_1_1 $end
$var reg 1 X ic_serialize_ic_d_flip_flop_28_0_0 $end
$var reg 1 Y ic_serialize_ic_d_flip_flop_29_1_1 $end
$var reg 1 Z ic_serialize_ic_d_flip_flop_36_0_0 $end
$var reg 1 [ ic_serialize_ic_d_flip_flop_37_1_1 $end
$var reg 1 \ ic_serialize_ic_d_flip_flop_45_0_0 $end
$var reg 1 ] ic_serialize_ic_d_flip_flop_46_1_1 $end
$var reg 1 ^ ic_serialize_ic_d_flip_flop_54_0_0 $end
$var reg 1 _ ic_serialize_ic_d_flip_flop_55_1_1 $end
$var reg 1 ` jk_flip_flop_85_0_q $end
$var reg 1 a jk_flip_flop_85_1_q $end
$var reg 1 b jk_flip_flop_87_0_q $end
$var reg 1 c jk_flip_flop_87_1_q $end
$var reg 1 d jk_flip_flop_89_0_q $end
$var reg 1 e jk_flip_flop_89_1_q $end
$var reg 1 f jk_flip_flop_91_0_q $end
$var reg 1 g jk_flip_flop_91_1_q $end
$upscope $end
$scope task test_sequential_output $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0g
0f
0e
0d
0c
0b
1a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
1?
1>
0=
z<
0;
0:
09
08
17
06
z5
z4
z3
z2
z1
00
0/
0.
z-
0,
0+
0*
0)
x(
b0 '
b0 &
0%
0$
0#
0"
0!
$end
#50000
b1 '
#150000
b10 '
b1 &
#250000
b11 '
b10 &
#350000
b11 &
