Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 10 18:39:37 2021
| Host         : 612-29 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file holiday_lights_timing_summary_routed.rpt -pb holiday_lights_timing_summary_routed.pb -rpx holiday_lights_timing_summary_routed.rpx -warn_on_violation
| Design       : holiday_lights
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: switch[0] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: switch[1] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[32]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[33]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[34]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[35]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[36]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: enable_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: led_reg[9]_P/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.537        0.000                      0                  154        0.244        0.000                      0                  154        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.537        0.000                      0                  122        0.244        0.000                      0                  122        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      4.601        0.000                      0                   32        0.548        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.537ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.465ns  (logic 2.267ns (41.481%)  route 3.198ns (58.519%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 15.066 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X7Y144         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDCE (Prop_fdce_C_Q)         0.456     5.822 f  cnt_reg[20]/Q
                         net (fo=5, routed)           0.725     6.547    cnt_reg[20]
    SLICE_X6Y144         LUT4 (Prop_lut4_I3_O)        0.124     6.671 r  led_reg[0]_LDC_i_8/O
                         net (fo=3, routed)           0.821     7.492    led_reg[0]_LDC_i_8_n_0
    SLICE_X6Y146         LUT5 (Prop_lut5_I3_O)        0.124     7.616 r  led_reg[0]_LDC_i_3/O
                         net (fo=17, routed)          1.653     9.269    led_reg[0]_LDC_i_3_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I2_O)        0.124     9.393 r  cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     9.393    cnt[8]_i_2_n_0
    SLICE_X7Y141         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.925 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    cnt_reg[8]_i_1_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    cnt_reg[12]_i_1_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    cnt_reg[16]_i_1_n_0
    SLICE_X7Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.267 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.267    cnt_reg[20]_i_1_n_0
    SLICE_X7Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.381 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.381    cnt_reg[24]_i_1_n_0
    SLICE_X7Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.495 r  cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.495    cnt_reg[28]_i_1_n_0
    SLICE_X7Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.609 r  cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.609    cnt_reg[32]_i_1_n_0
    SLICE_X7Y148         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.832 r  cnt_reg[36]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.832    cnt_reg[36]_i_1_n_7
    SLICE_X7Y148         FDCE                                         r  cnt_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.591    15.066    clk_IBUF_BUFG
    SLICE_X7Y148         FDCE                                         r  cnt_reg[36]/C
                         clock pessimism              0.276    15.342    
                         clock uncertainty           -0.035    15.307    
    SLICE_X7Y148         FDCE (Setup_fdce_C_D)        0.062    15.369    cnt_reg[36]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                         -10.832    
  -------------------------------------------------------------------
                         slack                                  4.537    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 2.264ns (41.449%)  route 3.198ns (58.551%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 15.066 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X7Y144         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDCE (Prop_fdce_C_Q)         0.456     5.822 f  cnt_reg[20]/Q
                         net (fo=5, routed)           0.725     6.547    cnt_reg[20]
    SLICE_X6Y144         LUT4 (Prop_lut4_I3_O)        0.124     6.671 r  led_reg[0]_LDC_i_8/O
                         net (fo=3, routed)           0.821     7.492    led_reg[0]_LDC_i_8_n_0
    SLICE_X6Y146         LUT5 (Prop_lut5_I3_O)        0.124     7.616 r  led_reg[0]_LDC_i_3/O
                         net (fo=17, routed)          1.653     9.269    led_reg[0]_LDC_i_3_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I2_O)        0.124     9.393 r  cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     9.393    cnt[8]_i_2_n_0
    SLICE_X7Y141         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.925 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    cnt_reg[8]_i_1_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    cnt_reg[12]_i_1_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    cnt_reg[16]_i_1_n_0
    SLICE_X7Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.267 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.267    cnt_reg[20]_i_1_n_0
    SLICE_X7Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.381 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.381    cnt_reg[24]_i_1_n_0
    SLICE_X7Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.495 r  cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.495    cnt_reg[28]_i_1_n_0
    SLICE_X7Y147         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.829 r  cnt_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.829    cnt_reg[32]_i_1_n_6
    SLICE_X7Y147         FDCE                                         r  cnt_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.591    15.066    clk_IBUF_BUFG
    SLICE_X7Y147         FDCE                                         r  cnt_reg[33]/C
                         clock pessimism              0.276    15.342    
                         clock uncertainty           -0.035    15.307    
    SLICE_X7Y147         FDCE (Setup_fdce_C_D)        0.062    15.369    cnt_reg[33]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                         -10.829    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 2.243ns (41.223%)  route 3.198ns (58.777%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 15.066 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X7Y144         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDCE (Prop_fdce_C_Q)         0.456     5.822 f  cnt_reg[20]/Q
                         net (fo=5, routed)           0.725     6.547    cnt_reg[20]
    SLICE_X6Y144         LUT4 (Prop_lut4_I3_O)        0.124     6.671 r  led_reg[0]_LDC_i_8/O
                         net (fo=3, routed)           0.821     7.492    led_reg[0]_LDC_i_8_n_0
    SLICE_X6Y146         LUT5 (Prop_lut5_I3_O)        0.124     7.616 r  led_reg[0]_LDC_i_3/O
                         net (fo=17, routed)          1.653     9.269    led_reg[0]_LDC_i_3_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I2_O)        0.124     9.393 r  cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     9.393    cnt[8]_i_2_n_0
    SLICE_X7Y141         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.925 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    cnt_reg[8]_i_1_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    cnt_reg[12]_i_1_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    cnt_reg[16]_i_1_n_0
    SLICE_X7Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.267 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.267    cnt_reg[20]_i_1_n_0
    SLICE_X7Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.381 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.381    cnt_reg[24]_i_1_n_0
    SLICE_X7Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.495 r  cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.495    cnt_reg[28]_i_1_n_0
    SLICE_X7Y147         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.808 r  cnt_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.808    cnt_reg[32]_i_1_n_4
    SLICE_X7Y147         FDCE                                         r  cnt_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.591    15.066    clk_IBUF_BUFG
    SLICE_X7Y147         FDCE                                         r  cnt_reg[35]/C
                         clock pessimism              0.276    15.342    
                         clock uncertainty           -0.035    15.307    
    SLICE_X7Y147         FDCE (Setup_fdce_C_D)        0.062    15.369    cnt_reg[35]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                         -10.808    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 2.169ns (40.412%)  route 3.198ns (59.588%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 15.066 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X7Y144         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDCE (Prop_fdce_C_Q)         0.456     5.822 f  cnt_reg[20]/Q
                         net (fo=5, routed)           0.725     6.547    cnt_reg[20]
    SLICE_X6Y144         LUT4 (Prop_lut4_I3_O)        0.124     6.671 r  led_reg[0]_LDC_i_8/O
                         net (fo=3, routed)           0.821     7.492    led_reg[0]_LDC_i_8_n_0
    SLICE_X6Y146         LUT5 (Prop_lut5_I3_O)        0.124     7.616 r  led_reg[0]_LDC_i_3/O
                         net (fo=17, routed)          1.653     9.269    led_reg[0]_LDC_i_3_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I2_O)        0.124     9.393 r  cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     9.393    cnt[8]_i_2_n_0
    SLICE_X7Y141         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.925 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    cnt_reg[8]_i_1_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    cnt_reg[12]_i_1_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    cnt_reg[16]_i_1_n_0
    SLICE_X7Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.267 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.267    cnt_reg[20]_i_1_n_0
    SLICE_X7Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.381 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.381    cnt_reg[24]_i_1_n_0
    SLICE_X7Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.495 r  cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.495    cnt_reg[28]_i_1_n_0
    SLICE_X7Y147         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.734 r  cnt_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.734    cnt_reg[32]_i_1_n_5
    SLICE_X7Y147         FDCE                                         r  cnt_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.591    15.066    clk_IBUF_BUFG
    SLICE_X7Y147         FDCE                                         r  cnt_reg[34]/C
                         clock pessimism              0.276    15.342    
                         clock uncertainty           -0.035    15.307    
    SLICE_X7Y147         FDCE (Setup_fdce_C_D)        0.062    15.369    cnt_reg[34]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                         -10.734    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.651ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.351ns  (logic 2.153ns (40.234%)  route 3.198ns (59.766%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 15.066 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X7Y144         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDCE (Prop_fdce_C_Q)         0.456     5.822 f  cnt_reg[20]/Q
                         net (fo=5, routed)           0.725     6.547    cnt_reg[20]
    SLICE_X6Y144         LUT4 (Prop_lut4_I3_O)        0.124     6.671 r  led_reg[0]_LDC_i_8/O
                         net (fo=3, routed)           0.821     7.492    led_reg[0]_LDC_i_8_n_0
    SLICE_X6Y146         LUT5 (Prop_lut5_I3_O)        0.124     7.616 r  led_reg[0]_LDC_i_3/O
                         net (fo=17, routed)          1.653     9.269    led_reg[0]_LDC_i_3_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I2_O)        0.124     9.393 r  cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     9.393    cnt[8]_i_2_n_0
    SLICE_X7Y141         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.925 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    cnt_reg[8]_i_1_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    cnt_reg[12]_i_1_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    cnt_reg[16]_i_1_n_0
    SLICE_X7Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.267 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.267    cnt_reg[20]_i_1_n_0
    SLICE_X7Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.381 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.381    cnt_reg[24]_i_1_n_0
    SLICE_X7Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.495 r  cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.495    cnt_reg[28]_i_1_n_0
    SLICE_X7Y147         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.718 r  cnt_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.718    cnt_reg[32]_i_1_n_7
    SLICE_X7Y147         FDCE                                         r  cnt_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.591    15.066    clk_IBUF_BUFG
    SLICE_X7Y147         FDCE                                         r  cnt_reg[32]/C
                         clock pessimism              0.276    15.342    
                         clock uncertainty           -0.035    15.307    
    SLICE_X7Y147         FDCE (Setup_fdce_C_D)        0.062    15.369    cnt_reg[32]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                  4.651    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 2.150ns (40.201%)  route 3.198ns (59.799%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 15.065 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X7Y144         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDCE (Prop_fdce_C_Q)         0.456     5.822 f  cnt_reg[20]/Q
                         net (fo=5, routed)           0.725     6.547    cnt_reg[20]
    SLICE_X6Y144         LUT4 (Prop_lut4_I3_O)        0.124     6.671 r  led_reg[0]_LDC_i_8/O
                         net (fo=3, routed)           0.821     7.492    led_reg[0]_LDC_i_8_n_0
    SLICE_X6Y146         LUT5 (Prop_lut5_I3_O)        0.124     7.616 r  led_reg[0]_LDC_i_3/O
                         net (fo=17, routed)          1.653     9.269    led_reg[0]_LDC_i_3_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I2_O)        0.124     9.393 r  cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     9.393    cnt[8]_i_2_n_0
    SLICE_X7Y141         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.925 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    cnt_reg[8]_i_1_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    cnt_reg[12]_i_1_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    cnt_reg[16]_i_1_n_0
    SLICE_X7Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.267 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.267    cnt_reg[20]_i_1_n_0
    SLICE_X7Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.381 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.381    cnt_reg[24]_i_1_n_0
    SLICE_X7Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.715 r  cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.715    cnt_reg[28]_i_1_n_6
    SLICE_X7Y146         FDCE                                         r  cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.590    15.065    clk_IBUF_BUFG
    SLICE_X7Y146         FDCE                                         r  cnt_reg[29]/C
                         clock pessimism              0.276    15.341    
                         clock uncertainty           -0.035    15.306    
    SLICE_X7Y146         FDCE (Setup_fdce_C_D)        0.062    15.368    cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 2.129ns (39.965%)  route 3.198ns (60.035%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 15.065 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X7Y144         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDCE (Prop_fdce_C_Q)         0.456     5.822 f  cnt_reg[20]/Q
                         net (fo=5, routed)           0.725     6.547    cnt_reg[20]
    SLICE_X6Y144         LUT4 (Prop_lut4_I3_O)        0.124     6.671 r  led_reg[0]_LDC_i_8/O
                         net (fo=3, routed)           0.821     7.492    led_reg[0]_LDC_i_8_n_0
    SLICE_X6Y146         LUT5 (Prop_lut5_I3_O)        0.124     7.616 r  led_reg[0]_LDC_i_3/O
                         net (fo=17, routed)          1.653     9.269    led_reg[0]_LDC_i_3_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I2_O)        0.124     9.393 r  cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     9.393    cnt[8]_i_2_n_0
    SLICE_X7Y141         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.925 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    cnt_reg[8]_i_1_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    cnt_reg[12]_i_1_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    cnt_reg[16]_i_1_n_0
    SLICE_X7Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.267 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.267    cnt_reg[20]_i_1_n_0
    SLICE_X7Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.381 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.381    cnt_reg[24]_i_1_n_0
    SLICE_X7Y146         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.694 r  cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.694    cnt_reg[28]_i_1_n_4
    SLICE_X7Y146         FDCE                                         r  cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.590    15.065    clk_IBUF_BUFG
    SLICE_X7Y146         FDCE                                         r  cnt_reg[31]/C
                         clock pessimism              0.276    15.341    
                         clock uncertainty           -0.035    15.306    
    SLICE_X7Y146         FDCE (Setup_fdce_C_D)        0.062    15.368    cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                         -10.694    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 2.055ns (39.119%)  route 3.198ns (60.881%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 15.065 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X7Y144         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDCE (Prop_fdce_C_Q)         0.456     5.822 f  cnt_reg[20]/Q
                         net (fo=5, routed)           0.725     6.547    cnt_reg[20]
    SLICE_X6Y144         LUT4 (Prop_lut4_I3_O)        0.124     6.671 r  led_reg[0]_LDC_i_8/O
                         net (fo=3, routed)           0.821     7.492    led_reg[0]_LDC_i_8_n_0
    SLICE_X6Y146         LUT5 (Prop_lut5_I3_O)        0.124     7.616 r  led_reg[0]_LDC_i_3/O
                         net (fo=17, routed)          1.653     9.269    led_reg[0]_LDC_i_3_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I2_O)        0.124     9.393 r  cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     9.393    cnt[8]_i_2_n_0
    SLICE_X7Y141         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.925 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    cnt_reg[8]_i_1_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    cnt_reg[12]_i_1_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    cnt_reg[16]_i_1_n_0
    SLICE_X7Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.267 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.267    cnt_reg[20]_i_1_n_0
    SLICE_X7Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.381 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.381    cnt_reg[24]_i_1_n_0
    SLICE_X7Y146         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.620 r  cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.620    cnt_reg[28]_i_1_n_5
    SLICE_X7Y146         FDCE                                         r  cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.590    15.065    clk_IBUF_BUFG
    SLICE_X7Y146         FDCE                                         r  cnt_reg[30]/C
                         clock pessimism              0.276    15.341    
                         clock uncertainty           -0.035    15.306    
    SLICE_X7Y146         FDCE (Setup_fdce_C_D)        0.062    15.368    cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                  4.748    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.237ns  (logic 2.039ns (38.933%)  route 3.198ns (61.067%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 15.065 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X7Y144         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDCE (Prop_fdce_C_Q)         0.456     5.822 f  cnt_reg[20]/Q
                         net (fo=5, routed)           0.725     6.547    cnt_reg[20]
    SLICE_X6Y144         LUT4 (Prop_lut4_I3_O)        0.124     6.671 r  led_reg[0]_LDC_i_8/O
                         net (fo=3, routed)           0.821     7.492    led_reg[0]_LDC_i_8_n_0
    SLICE_X6Y146         LUT5 (Prop_lut5_I3_O)        0.124     7.616 r  led_reg[0]_LDC_i_3/O
                         net (fo=17, routed)          1.653     9.269    led_reg[0]_LDC_i_3_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I2_O)        0.124     9.393 r  cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     9.393    cnt[8]_i_2_n_0
    SLICE_X7Y141         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.925 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    cnt_reg[8]_i_1_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    cnt_reg[12]_i_1_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    cnt_reg[16]_i_1_n_0
    SLICE_X7Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.267 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.267    cnt_reg[20]_i_1_n_0
    SLICE_X7Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.381 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.381    cnt_reg[24]_i_1_n_0
    SLICE_X7Y146         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.604 r  cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.604    cnt_reg[28]_i_1_n_7
    SLICE_X7Y146         FDCE                                         r  cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.590    15.065    clk_IBUF_BUFG
    SLICE_X7Y146         FDCE                                         r  cnt_reg[28]/C
                         clock pessimism              0.276    15.341    
                         clock uncertainty           -0.035    15.306    
    SLICE_X7Y146         FDCE (Setup_fdce_C_D)        0.062    15.368    cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 2.036ns (38.898%)  route 3.198ns (61.102%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 15.065 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X7Y144         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDCE (Prop_fdce_C_Q)         0.456     5.822 f  cnt_reg[20]/Q
                         net (fo=5, routed)           0.725     6.547    cnt_reg[20]
    SLICE_X6Y144         LUT4 (Prop_lut4_I3_O)        0.124     6.671 r  led_reg[0]_LDC_i_8/O
                         net (fo=3, routed)           0.821     7.492    led_reg[0]_LDC_i_8_n_0
    SLICE_X6Y146         LUT5 (Prop_lut5_I3_O)        0.124     7.616 r  led_reg[0]_LDC_i_3/O
                         net (fo=17, routed)          1.653     9.269    led_reg[0]_LDC_i_3_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I2_O)        0.124     9.393 r  cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     9.393    cnt[8]_i_2_n_0
    SLICE_X7Y141         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.925 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    cnt_reg[8]_i_1_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.039 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.039    cnt_reg[12]_i_1_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.153 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.153    cnt_reg[16]_i_1_n_0
    SLICE_X7Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.267 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.267    cnt_reg[20]_i_1_n_0
    SLICE_X7Y145         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.601 r  cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.601    cnt_reg[24]_i_1_n_6
    SLICE_X7Y145         FDCE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.590    15.065    clk_IBUF_BUFG
    SLICE_X7Y145         FDCE                                         r  cnt_reg[25]/C
                         clock pessimism              0.276    15.341    
                         clock uncertainty           -0.035    15.306    
    SLICE_X7Y145         FDCE (Setup_fdce_C_D)        0.062    15.368    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                         -10.601    
  -------------------------------------------------------------------
                         slack                                  4.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 led_reg[11]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.938%)  route 0.165ns (47.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.599     1.577    clk_IBUF_BUFG
    SLICE_X3Y141         FDCE                                         r  led_reg[11]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDCE (Prop_fdce_C_Q)         0.141     1.718 r  led_reg[11]_C/Q
                         net (fo=5, routed)           0.165     1.883    led_reg[11]_C_n_0
    SLICE_X3Y140         LUT5 (Prop_lut5_I3_O)        0.045     1.928 r  led[12]_P_i_1/O
                         net (fo=1, routed)           0.000     1.928    led[12]_P_i_1_n_0
    SLICE_X3Y140         FDPE                                         r  led_reg[12]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.871     2.096    clk_IBUF_BUFG
    SLICE_X3Y140         FDPE                                         r  led_reg[12]_P/C
                         clock pessimism             -0.503     1.593    
    SLICE_X3Y140         FDPE (Hold_fdpe_C_D)         0.091     1.684    led_reg[12]_P
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.597     1.575    clk_IBUF_BUFG
    SLICE_X7Y139         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDCE (Prop_fdce_C_Q)         0.141     1.716 r  cnt_reg[0]/Q
                         net (fo=5, routed)           0.091     1.807    cnt_reg[0]
    SLICE_X7Y139         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.931 r  cnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.931    cnt_reg[0]_i_2_n_6
    SLICE_X7Y139         FDCE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.867     2.092    clk_IBUF_BUFG
    SLICE_X7Y139         FDCE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.517     1.575    
    SLICE_X7Y139         FDCE (Hold_fdce_C_D)         0.105     1.680    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_reg[11]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[11]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.599     1.577    clk_IBUF_BUFG
    SLICE_X3Y141         FDCE                                         r  led_reg[11]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDCE (Prop_fdce_C_Q)         0.141     1.718 r  led_reg[11]_C/Q
                         net (fo=5, routed)           0.168     1.886    led_reg[11]_C_n_0
    SLICE_X3Y141         LUT6 (Prop_lut6_I5_O)        0.045     1.931 r  led[11]_C_i_1/O
                         net (fo=1, routed)           0.000     1.931    led[11]_C_i_1_n_0
    SLICE_X3Y141         FDCE                                         r  led_reg[11]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.871     2.096    clk_IBUF_BUFG
    SLICE_X3Y141         FDCE                                         r  led_reg[11]_C/C
                         clock pessimism             -0.519     1.577    
    SLICE_X3Y141         FDCE (Hold_fdce_C_D)         0.091     1.668    led_reg[11]_C
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_reg[14]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[14]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.597     1.575    clk_IBUF_BUFG
    SLICE_X5Y139         FDCE                                         r  led_reg[14]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDCE (Prop_fdce_C_Q)         0.141     1.716 r  led_reg[14]_C/Q
                         net (fo=5, routed)           0.168     1.884    led_reg[14]_C_n_0
    SLICE_X5Y139         LUT6 (Prop_lut6_I5_O)        0.045     1.929 r  led[14]_C_i_1/O
                         net (fo=1, routed)           0.000     1.929    led[14]_C_i_1_n_0
    SLICE_X5Y139         FDCE                                         r  led_reg[14]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.867     2.092    clk_IBUF_BUFG
    SLICE_X5Y139         FDCE                                         r  led_reg[14]_C/C
                         clock pessimism             -0.517     1.575    
    SLICE_X5Y139         FDCE (Hold_fdce_C_D)         0.091     1.666    led_reg[14]_C
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.600     1.578    clk_IBUF_BUFG
    SLICE_X3Y144         FDCE                                         r  led_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  led_reg[1]_C/Q
                         net (fo=2, routed)           0.168     1.887    led_reg[1]_C_n_0
    SLICE_X3Y144         LUT6 (Prop_lut6_I5_O)        0.045     1.932 r  led[1]_C_i_1/O
                         net (fo=1, routed)           0.000     1.932    led[1]_C_i_1_n_0
    SLICE_X3Y144         FDCE                                         r  led_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.872     2.097    clk_IBUF_BUFG
    SLICE_X3Y144         FDCE                                         r  led_reg[1]_C/C
                         clock pessimism             -0.519     1.578    
    SLICE_X3Y144         FDCE (Hold_fdce_C_D)         0.091     1.669    led_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.600     1.578    clk_IBUF_BUFG
    SLICE_X1Y146         FDCE                                         r  led_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  led_reg[2]_C/Q
                         net (fo=2, routed)           0.168     1.887    led_reg[2]_C_n_0
    SLICE_X1Y146         LUT6 (Prop_lut6_I5_O)        0.045     1.932 r  led[2]_C_i_1/O
                         net (fo=1, routed)           0.000     1.932    led[2]_C_i_1_n_0
    SLICE_X1Y146         FDCE                                         r  led_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.872     2.097    clk_IBUF_BUFG
    SLICE_X1Y146         FDCE                                         r  led_reg[2]_C/C
                         clock pessimism             -0.519     1.578    
    SLICE_X1Y146         FDCE (Hold_fdce_C_D)         0.091     1.669    led_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_reg[8]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.599     1.577    clk_IBUF_BUFG
    SLICE_X1Y142         FDCE                                         r  led_reg[8]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDCE (Prop_fdce_C_Q)         0.141     1.718 r  led_reg[8]_C/Q
                         net (fo=5, routed)           0.168     1.886    led_reg[8]_C_n_0
    SLICE_X1Y142         LUT6 (Prop_lut6_I5_O)        0.045     1.931 r  led[8]_C_i_1/O
                         net (fo=1, routed)           0.000     1.931    led[8]_C_i_1_n_0
    SLICE_X1Y142         FDCE                                         r  led_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.871     2.096    clk_IBUF_BUFG
    SLICE_X1Y142         FDCE                                         r  led_reg[8]_C/C
                         clock pessimism             -0.519     1.577    
    SLICE_X1Y142         FDCE (Hold_fdce_C_D)         0.091     1.668    led_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_reg[15]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[15]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.598     1.576    clk_IBUF_BUFG
    SLICE_X5Y140         FDCE                                         r  led_reg[15]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDCE (Prop_fdce_C_Q)         0.141     1.717 r  led_reg[15]_C/Q
                         net (fo=3, routed)           0.168     1.885    led_reg[15]_C_n_0
    SLICE_X5Y140         LUT6 (Prop_lut6_I5_O)        0.045     1.930 r  led[15]_C_i_1/O
                         net (fo=1, routed)           0.000     1.930    led[15]_C_i_1_n_0
    SLICE_X5Y140         FDCE                                         r  led_reg[15]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.868     2.093    clk_IBUF_BUFG
    SLICE_X5Y140         FDCE                                         r  led_reg[15]_C/C
                         clock pessimism             -0.517     1.576    
    SLICE_X5Y140         FDCE (Hold_fdce_C_D)         0.091     1.667    led_reg[15]_C
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 led_reg[10]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[10]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.599     1.577    clk_IBUF_BUFG
    SLICE_X2Y140         FDCE                                         r  led_reg[10]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDCE (Prop_fdce_C_Q)         0.164     1.741 r  led_reg[10]_C/Q
                         net (fo=5, routed)           0.175     1.916    led_reg[10]_C_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I5_O)        0.045     1.961 r  led[10]_C_i_1/O
                         net (fo=1, routed)           0.000     1.961    led[10]_C_i_1_n_0
    SLICE_X2Y140         FDCE                                         r  led_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.871     2.096    clk_IBUF_BUFG
    SLICE_X2Y140         FDCE                                         r  led_reg[10]_C/C
                         clock pessimism             -0.519     1.577    
    SLICE_X2Y140         FDCE (Hold_fdce_C_D)         0.120     1.697    led_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.600     1.578    clk_IBUF_BUFG
    SLICE_X7Y147         FDCE                                         r  cnt_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  cnt_reg[35]/Q
                         net (fo=3, routed)           0.120     1.839    cnt_reg[35]
    SLICE_X7Y147         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.947 r  cnt_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    cnt_reg[32]_i_1_n_4
    SLICE_X7Y147         FDCE                                         r  cnt_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.870     2.095    clk_IBUF_BUFG
    SLICE_X7Y147         FDCE                                         r  cnt_reg[35]/C
                         clock pessimism             -0.517     1.578    
    SLICE_X7Y147         FDCE (Hold_fdce_C_D)         0.105     1.683    cnt_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y139   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y141   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y141   cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y142   cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y142   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y142   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y142   cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y143   cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y143   cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y139   cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y141   cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y141   cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y142   cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y142   cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y142   cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y142   cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y143   cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y143   cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y143   cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y139   cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y139   cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y141   cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y141   cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y142   cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y142   cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y142   cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y142   cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y143   cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y143   cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.601ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 0.828ns (16.784%)  route 4.105ns (83.216%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 15.065 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X7Y144         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDCE (Prop_fdce_C_Q)         0.456     5.822 f  cnt_reg[20]/Q
                         net (fo=5, routed)           0.725     6.547    cnt_reg[20]
    SLICE_X6Y144         LUT4 (Prop_lut4_I3_O)        0.124     6.671 r  led_reg[0]_LDC_i_8/O
                         net (fo=3, routed)           0.821     7.492    led_reg[0]_LDC_i_8_n_0
    SLICE_X6Y146         LUT5 (Prop_lut5_I3_O)        0.124     7.616 r  led_reg[0]_LDC_i_3/O
                         net (fo=17, routed)          1.546     9.162    led_reg[0]_LDC_i_3_n_0
    SLICE_X5Y143         LUT6 (Prop_lut6_I1_O)        0.124     9.286 f  led_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           1.014    10.300    led_reg[0]_LDC_i_2_n_0
    SLICE_X4Y143         FDCE                                         f  led_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.590    15.065    clk_IBUF_BUFG
    SLICE_X4Y143         FDCE                                         r  led_reg[0]_C/C
                         clock pessimism              0.276    15.341    
                         clock uncertainty           -0.035    15.306    
    SLICE_X4Y143         FDCE (Recov_fdce_C_CLR)     -0.405    14.901    led_reg[0]_C
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[1]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 0.828ns (17.191%)  route 3.989ns (82.809%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 15.067 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X7Y143         FDCE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDCE (Prop_fdce_C_Q)         0.456     5.822 f  cnt_reg[18]/Q
                         net (fo=4, routed)           0.980     6.802    cnt_reg[18]
    SLICE_X6Y142         LUT4 (Prop_lut4_I2_O)        0.124     6.926 r  led[0]_P_i_5/O
                         net (fo=7, routed)           1.042     7.968    led[0]_P_i_5_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I1_O)        0.124     8.092 r  led_reg[7]_LDC_i_4/O
                         net (fo=32, routed)          1.379     9.471    led_reg[7]_LDC_i_4_n_0
    SLICE_X2Y144         LUT6 (Prop_lut6_I3_O)        0.124     9.595 f  led_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.588    10.183    led_reg[1]_LDC_i_2_n_0
    SLICE_X3Y144         FDCE                                         f  led_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.592    15.067    clk_IBUF_BUFG
    SLICE_X3Y144         FDCE                                         r  led_reg[1]_C/C
                         clock pessimism              0.259    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X3Y144         FDCE (Recov_fdce_C_CLR)     -0.405    14.886    led_reg[1]_C
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                  4.703    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[14]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 1.056ns (21.958%)  route 3.753ns (78.042%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns = ( 15.062 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.708     5.364    clk_IBUF_BUFG
    SLICE_X7Y139         FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDCE (Prop_fdce_C_Q)         0.456     5.820 f  cnt_reg[3]/Q
                         net (fo=6, routed)           1.001     6.821    cnt_reg[3]
    SLICE_X6Y140         LUT4 (Prop_lut4_I0_O)        0.148     6.969 r  led_reg[15]_LDC_i_5/O
                         net (fo=2, routed)           1.088     8.058    led_reg[15]_LDC_i_5_n_0
    SLICE_X5Y143         LUT6 (Prop_lut6_I0_O)        0.328     8.386 f  led_reg[15]_LDC_i_4/O
                         net (fo=32, routed)          1.265     9.651    led_reg[15]_LDC_i_4_n_0
    SLICE_X5Y138         LUT6 (Prop_lut6_I5_O)        0.124     9.775 f  led_reg[14]_LDC_i_1/O
                         net (fo=2, routed)           0.399    10.174    led_reg[14]_LDC_i_1_n_0
    SLICE_X5Y138         FDPE                                         f  led_reg[14]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.587    15.062    clk_IBUF_BUFG
    SLICE_X5Y138         FDPE                                         r  led_reg[14]_P/C
                         clock pessimism              0.276    15.338    
                         clock uncertainty           -0.035    15.303    
    SLICE_X5Y138         FDPE (Recov_fdpe_C_PRE)     -0.359    14.944    led_reg[14]_P
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.788ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[11]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.056ns (22.102%)  route 3.722ns (77.898%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 15.065 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.708     5.364    clk_IBUF_BUFG
    SLICE_X7Y139         FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDCE (Prop_fdce_C_Q)         0.456     5.820 f  cnt_reg[3]/Q
                         net (fo=6, routed)           1.001     6.821    cnt_reg[3]
    SLICE_X6Y140         LUT4 (Prop_lut4_I0_O)        0.148     6.969 r  led_reg[15]_LDC_i_5/O
                         net (fo=2, routed)           1.088     8.058    led_reg[15]_LDC_i_5_n_0
    SLICE_X5Y143         LUT6 (Prop_lut6_I0_O)        0.328     8.386 f  led_reg[15]_LDC_i_4/O
                         net (fo=32, routed)          1.233     9.619    led_reg[15]_LDC_i_4_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.124     9.743 f  led_reg[11]_LDC_i_1/O
                         net (fo=2, routed)           0.399    10.142    led_reg[11]_LDC_i_1_n_0
    SLICE_X3Y139         FDPE                                         f  led_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.590    15.065    clk_IBUF_BUFG
    SLICE_X3Y139         FDPE                                         r  led_reg[11]_P/C
                         clock pessimism              0.259    15.324    
                         clock uncertainty           -0.035    15.289    
    SLICE_X3Y139         FDPE (Recov_fdpe_C_PRE)     -0.359    14.930    led_reg[11]_P
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  4.788    

Slack (MET) :             4.803ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[10]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 1.056ns (22.173%)  route 3.707ns (77.827%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 15.065 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.708     5.364    clk_IBUF_BUFG
    SLICE_X7Y139         FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDCE (Prop_fdce_C_Q)         0.456     5.820 f  cnt_reg[3]/Q
                         net (fo=6, routed)           1.001     6.821    cnt_reg[3]
    SLICE_X6Y140         LUT4 (Prop_lut4_I0_O)        0.148     6.969 r  led_reg[15]_LDC_i_5/O
                         net (fo=2, routed)           1.088     8.058    led_reg[15]_LDC_i_5_n_0
    SLICE_X5Y143         LUT6 (Prop_lut6_I0_O)        0.328     8.386 f  led_reg[15]_LDC_i_4/O
                         net (fo=32, routed)          1.076     9.462    led_reg[15]_LDC_i_4_n_0
    SLICE_X2Y141         LUT6 (Prop_lut6_I5_O)        0.124     9.586 f  led_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           0.541    10.127    led_reg[10]_LDC_i_1_n_0
    SLICE_X1Y140         FDPE                                         f  led_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.590    15.065    clk_IBUF_BUFG
    SLICE_X1Y140         FDPE                                         r  led_reg[10]_P/C
                         clock pessimism              0.259    15.324    
                         clock uncertainty           -0.035    15.289    
    SLICE_X1Y140         FDPE (Recov_fdpe_C_PRE)     -0.359    14.930    led_reg[10]_P
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                  4.803    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 1.056ns (22.521%)  route 3.633ns (77.479%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.708     5.364    clk_IBUF_BUFG
    SLICE_X7Y139         FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDCE (Prop_fdce_C_Q)         0.456     5.820 r  cnt_reg[3]/Q
                         net (fo=6, routed)           1.001     6.821    cnt_reg[3]
    SLICE_X6Y140         LUT4 (Prop_lut4_I0_O)        0.148     6.969 f  led_reg[15]_LDC_i_5/O
                         net (fo=2, routed)           1.088     8.058    led_reg[15]_LDC_i_5_n_0
    SLICE_X5Y143         LUT6 (Prop_lut6_I0_O)        0.328     8.386 r  led_reg[15]_LDC_i_4/O
                         net (fo=32, routed)          0.908     9.294    led_reg[15]_LDC_i_4_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I5_O)        0.124     9.418 f  led_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.635    10.053    led_reg[12]_LDC_i_2_n_0
    SLICE_X4Y141         FDCE                                         f  led_reg[12]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.589    15.064    clk_IBUF_BUFG
    SLICE_X4Y141         FDCE                                         r  led_reg[12]_C/C
                         clock pessimism              0.276    15.340    
                         clock uncertainty           -0.035    15.305    
    SLICE_X4Y141         FDCE (Recov_fdce_C_CLR)     -0.405    14.900    led_reg[12]_C
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[11]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 1.056ns (22.712%)  route 3.594ns (77.288%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 15.066 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.708     5.364    clk_IBUF_BUFG
    SLICE_X7Y139         FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDCE (Prop_fdce_C_Q)         0.456     5.820 r  cnt_reg[3]/Q
                         net (fo=6, routed)           1.001     6.821    cnt_reg[3]
    SLICE_X6Y140         LUT4 (Prop_lut4_I0_O)        0.148     6.969 f  led_reg[15]_LDC_i_5/O
                         net (fo=2, routed)           1.088     8.058    led_reg[15]_LDC_i_5_n_0
    SLICE_X5Y143         LUT6 (Prop_lut6_I0_O)        0.328     8.386 r  led_reg[15]_LDC_i_4/O
                         net (fo=32, routed)          0.829     9.215    led_reg[15]_LDC_i_4_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.124     9.339 f  led_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.675    10.014    led_reg[11]_LDC_i_2_n_0
    SLICE_X3Y141         FDCE                                         f  led_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.591    15.066    clk_IBUF_BUFG
    SLICE_X3Y141         FDCE                                         r  led_reg[11]_C/C
                         clock pessimism              0.259    15.325    
                         clock uncertainty           -0.035    15.290    
    SLICE_X3Y141         FDCE (Recov_fdce_C_CLR)     -0.405    14.885    led_reg[11]_C
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 cnt_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[1]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 0.828ns (17.713%)  route 3.846ns (82.287%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 15.067 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.711     5.367    clk_IBUF_BUFG
    SLICE_X7Y148         FDCE                                         r  cnt_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDCE (Prop_fdce_C_Q)         0.456     5.823 f  cnt_reg[36]/Q
                         net (fo=3, routed)           0.855     6.678    cnt_reg[36]
    SLICE_X6Y146         LUT5 (Prop_lut5_I3_O)        0.124     6.802 f  led_reg[15]_LDC_i_7/O
                         net (fo=3, routed)           1.254     8.056    led_reg[15]_LDC_i_7_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I0_O)        0.124     8.180 r  led[15]_P_i_7/O
                         net (fo=38, routed)          1.089     9.268    led[15]_P_i_7_n_0
    SLICE_X1Y144         LUT6 (Prop_lut6_I4_O)        0.124     9.392 f  led_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.650    10.042    led_reg[1]_LDC_i_1_n_0
    SLICE_X3Y145         FDPE                                         f  led_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.592    15.067    clk_IBUF_BUFG
    SLICE_X3Y145         FDPE                                         r  led_reg[1]_P/C
                         clock pessimism              0.259    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X3Y145         FDPE (Recov_fdpe_C_PRE)     -0.359    14.932    led_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                         -10.042    
  -------------------------------------------------------------------
                         slack                                  4.890    

Slack (MET) :             4.893ns  (required time - arrival time)
  Source:                 cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[4]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 1.056ns (22.745%)  route 3.587ns (77.255%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 15.065 - 10.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.709     5.365    clk_IBUF_BUFG
    SLICE_X7Y142         FDCE                                         r  cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDCE (Prop_fdce_C_Q)         0.456     5.821 f  cnt_reg[13]/Q
                         net (fo=5, routed)           0.976     6.798    cnt_reg[13]
    SLICE_X6Y144         LUT6 (Prop_lut6_I3_O)        0.124     6.922 r  led[15]_P_i_5/O
                         net (fo=5, routed)           0.848     7.770    led[15]_P_i_5_n_0
    SLICE_X6Y146         LUT5 (Prop_lut5_I4_O)        0.148     7.918 r  led[6]_P_i_2/O
                         net (fo=4, routed)           0.965     8.883    led[6]_P_i_2_n_0
    SLICE_X5Y144         LUT6 (Prop_lut6_I3_O)        0.328     9.211 f  led_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.797    10.008    led_reg[4]_LDC_i_2_n_0
    SLICE_X4Y144         FDCE                                         f  led_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.590    15.065    clk_IBUF_BUFG
    SLICE_X4Y144         FDCE                                         r  led_reg[4]_C/C
                         clock pessimism              0.276    15.341    
                         clock uncertainty           -0.035    15.306    
    SLICE_X4Y144         FDCE (Recov_fdce_C_CLR)     -0.405    14.901    led_reg[4]_C
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  4.893    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 cnt_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[7]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 0.828ns (17.934%)  route 3.789ns (82.066%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 15.067 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.711     5.367    clk_IBUF_BUFG
    SLICE_X7Y148         FDCE                                         r  cnt_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDCE (Prop_fdce_C_Q)         0.456     5.823 f  cnt_reg[36]/Q
                         net (fo=3, routed)           0.855     6.678    cnt_reg[36]
    SLICE_X6Y146         LUT5 (Prop_lut5_I3_O)        0.124     6.802 f  led_reg[15]_LDC_i_7/O
                         net (fo=3, routed)           1.254     8.056    led_reg[15]_LDC_i_7_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I0_O)        0.124     8.180 r  led[15]_P_i_7/O
                         net (fo=38, routed)          0.888     9.067    led[15]_P_i_7_n_0
    SLICE_X3Y143         LUT6 (Prop_lut6_I4_O)        0.124     9.191 f  led_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.793     9.984    led_reg[7]_LDC_i_2_n_0
    SLICE_X3Y143         FDCE                                         f  led_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.592    15.067    clk_IBUF_BUFG
    SLICE_X3Y143         FDCE                                         r  led_reg[7]_C/C
                         clock pessimism              0.259    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X3Y143         FDCE (Recov_fdce_C_CLR)     -0.405    14.886    led_reg[7]_C
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  4.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 led_reg[13]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[14]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.407%)  route 0.286ns (60.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.597     1.575    clk_IBUF_BUFG
    SLICE_X4Y138         FDPE                                         r  led_reg[13]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDPE (Prop_fdpe_C_Q)         0.141     1.716 r  led_reg[13]_P/Q
                         net (fo=4, routed)           0.158     1.874    led_reg[13]_P_n_0
    SLICE_X5Y138         LUT6 (Prop_lut6_I4_O)        0.045     1.919 f  led_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.128     2.047    led_reg[14]_LDC_i_2_n_0
    SLICE_X5Y139         FDCE                                         f  led_reg[14]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.867     2.092    clk_IBUF_BUFG
    SLICE_X5Y139         FDCE                                         r  led_reg[14]_C/C
                         clock pessimism             -0.501     1.591    
    SLICE_X5Y139         FDCE (Remov_fdce_C_CLR)     -0.092     1.499    led_reg[14]_C
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 led_reg[11]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.228%)  route 0.288ns (60.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.598     1.576    clk_IBUF_BUFG
    SLICE_X3Y139         FDPE                                         r  led_reg[11]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDPE (Prop_fdpe_C_Q)         0.141     1.717 f  led_reg[11]_P/Q
                         net (fo=4, routed)           0.157     1.874    led_reg[11]_P_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I4_O)        0.045     1.919 f  led_reg[12]_LDC_i_1/O
                         net (fo=2, routed)           0.131     2.050    led_reg[12]_LDC_i_1_n_0
    SLICE_X3Y140         FDPE                                         f  led_reg[12]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.871     2.096    clk_IBUF_BUFG
    SLICE_X3Y140         FDPE                                         r  led_reg[12]_P/C
                         clock pessimism             -0.503     1.593    
    SLICE_X3Y140         FDPE (Remov_fdpe_C_PRE)     -0.095     1.498    led_reg[12]_P
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 led_reg[13]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[14]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.193%)  route 0.301ns (61.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.597     1.575    clk_IBUF_BUFG
    SLICE_X4Y139         FDCE                                         r  led_reg[13]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDCE (Prop_fdce_C_Q)         0.141     1.716 f  led_reg[13]_C/Q
                         net (fo=5, routed)           0.170     1.886    led_reg[13]_C_n_0
    SLICE_X5Y138         LUT6 (Prop_lut6_I2_O)        0.045     1.931 f  led_reg[14]_LDC_i_1/O
                         net (fo=2, routed)           0.131     2.062    led_reg[14]_LDC_i_1_n_0
    SLICE_X5Y138         FDPE                                         f  led_reg[14]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.867     2.092    clk_IBUF_BUFG
    SLICE_X5Y138         FDPE                                         r  led_reg[14]_P/C
                         clock pessimism             -0.501     1.591    
    SLICE_X5Y138         FDPE (Remov_fdpe_C_PRE)     -0.095     1.496    led_reg[14]_P
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 led_reg[12]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[13]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.932%)  route 0.362ns (66.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.599     1.577    clk_IBUF_BUFG
    SLICE_X3Y140         FDPE                                         r  led_reg[12]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDPE (Prop_fdpe_C_Q)         0.141     1.718 r  led_reg[12]_P/Q
                         net (fo=4, routed)           0.175     1.893    led_reg[12]_P_n_0
    SLICE_X4Y140         LUT6 (Prop_lut6_I4_O)        0.045     1.938 f  led_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.187     2.125    led_reg[13]_LDC_i_2_n_0
    SLICE_X4Y139         FDCE                                         f  led_reg[13]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.867     2.092    clk_IBUF_BUFG
    SLICE_X4Y139         FDCE                                         r  led_reg[13]_C/C
                         clock pessimism             -0.480     1.612    
    SLICE_X4Y139         FDCE (Remov_fdce_C_CLR)     -0.092     1.520    led_reg[13]_C
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 led_reg[14]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[15]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.798%)  route 0.349ns (65.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.597     1.575    clk_IBUF_BUFG
    SLICE_X5Y138         FDPE                                         r  led_reg[14]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDPE (Prop_fdpe_C_Q)         0.141     1.716 f  led_reg[14]_P/Q
                         net (fo=4, routed)           0.217     1.933    led_reg[14]_P_n_0
    SLICE_X5Y141         LUT6 (Prop_lut6_I4_O)        0.045     1.978 f  led_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.131     2.109    led_reg[15]_LDC_i_1_n_0
    SLICE_X5Y141         FDPE                                         f  led_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.868     2.093    clk_IBUF_BUFG
    SLICE_X5Y141         FDPE                                         r  led_reg[15]_P/C
                         clock pessimism             -0.501     1.592    
    SLICE_X5Y141         FDPE (Remov_fdpe_C_PRE)     -0.095     1.497    led_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 led_reg[11]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.632%)  route 0.402ns (68.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.598     1.576    clk_IBUF_BUFG
    SLICE_X3Y139         FDPE                                         r  led_reg[11]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDPE (Prop_fdpe_C_Q)         0.141     1.717 r  led_reg[11]_P/Q
                         net (fo=4, routed)           0.184     1.901    led_reg[11]_P_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I4_O)        0.045     1.946 f  led_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.218     2.164    led_reg[12]_LDC_i_2_n_0
    SLICE_X4Y141         FDCE                                         f  led_reg[12]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.868     2.093    clk_IBUF_BUFG
    SLICE_X4Y141         FDCE                                         r  led_reg[12]_C/C
                         clock pessimism             -0.480     1.613    
    SLICE_X4Y141         FDCE (Remov_fdce_C_CLR)     -0.092     1.521    led_reg[12]_C
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 led_reg[9]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[10]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.680%)  route 0.361ns (63.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.599     1.577    clk_IBUF_BUFG
    SLICE_X2Y141         FDPE                                         r  led_reg[9]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDPE (Prop_fdpe_C_Q)         0.164     1.741 f  led_reg[9]_P/Q
                         net (fo=4, routed)           0.186     1.927    led_reg[9]_P_n_0
    SLICE_X2Y141         LUT6 (Prop_lut6_I4_O)        0.045     1.972 f  led_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           0.174     2.147    led_reg[10]_LDC_i_1_n_0
    SLICE_X1Y140         FDPE                                         f  led_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.871     2.096    clk_IBUF_BUFG
    SLICE_X1Y140         FDPE                                         r  led_reg[10]_P/C
                         clock pessimism             -0.503     1.593    
    SLICE_X1Y140         FDPE (Remov_fdpe_C_PRE)     -0.095     1.498    led_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 led_reg[10]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[11]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.209ns (35.942%)  route 0.372ns (64.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.599     1.577    clk_IBUF_BUFG
    SLICE_X2Y140         FDCE                                         r  led_reg[10]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDCE (Prop_fdce_C_Q)         0.164     1.741 f  led_reg[10]_C/Q
                         net (fo=5, routed)           0.241     1.982    led_reg[10]_C_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I2_O)        0.045     2.027 f  led_reg[11]_LDC_i_1/O
                         net (fo=2, routed)           0.131     2.158    led_reg[11]_LDC_i_1_n_0
    SLICE_X3Y139         FDPE                                         f  led_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.871     2.095    clk_IBUF_BUFG
    SLICE_X3Y139         FDPE                                         r  led_reg[11]_P/C
                         clock pessimism             -0.503     1.592    
    SLICE_X3Y139         FDPE (Remov_fdpe_C_PRE)     -0.095     1.497    led_reg[11]_P
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 led_reg[12]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[13]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.667%)  route 0.421ns (69.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.599     1.577    clk_IBUF_BUFG
    SLICE_X3Y140         FDPE                                         r  led_reg[12]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDPE (Prop_fdpe_C_Q)         0.141     1.718 f  led_reg[12]_P/Q
                         net (fo=4, routed)           0.178     1.896    led_reg[12]_P_n_0
    SLICE_X4Y140         LUT6 (Prop_lut6_I4_O)        0.045     1.941 f  led_reg[13]_LDC_i_1/O
                         net (fo=2, routed)           0.242     2.183    led_reg[13]_LDC_i_1_n_0
    SLICE_X4Y138         FDPE                                         f  led_reg[13]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.867     2.092    clk_IBUF_BUFG
    SLICE_X4Y138         FDPE                                         r  led_reg[13]_P/C
                         clock pessimism             -0.480     1.612    
    SLICE_X4Y138         FDPE (Remov_fdpe_C_PRE)     -0.095     1.517    led_reg[13]_P
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 led_reg[8]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[9]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.186ns (30.347%)  route 0.427ns (69.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.599     1.577    clk_IBUF_BUFG
    SLICE_X1Y142         FDCE                                         r  led_reg[8]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDCE (Prop_fdce_C_Q)         0.141     1.718 r  led_reg[8]_C/Q
                         net (fo=5, routed)           0.210     1.928    led_reg[8]_C_n_0
    SLICE_X2Y142         LUT6 (Prop_lut6_I2_O)        0.045     1.973 f  led_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.217     2.190    led_reg[9]_LDC_i_2_n_0
    SLICE_X5Y142         FDCE                                         f  led_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.868     2.093    clk_IBUF_BUFG
    SLICE_X5Y142         FDCE                                         r  led_reg[9]_C/C
                         clock pessimism             -0.480     1.613    
    SLICE_X5Y142         FDCE (Remov_fdce_C_CLR)     -0.092     1.521    led_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.669    





