Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jan  9 14:55:25 2025
| Host         : DESKTOP-87K58HJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_axi_lite_top_timing_summary_routed.rpt -pb soc_axi_lite_top_timing_summary_routed.pb -rpx soc_axi_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_axi_lite_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                           44          
TIMING-20  Warning   Non-clocked latch                                       82          
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           
LATCH-1    Advisory  Existing latches in the design                          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (624)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (82)
5. checking no_input_delay (9)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (624)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: u_cpu/mips_with_sram_like/mips_core/datapath/r2D/q_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_cpu/mips_with_sram_like/mips_core/datapath/r2D/q_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_cpu/mips_with_sram_like/mips_core/datapath/r2D/q_reg[26]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_cpu/mips_with_sram_like/mips_core/datapath/r2D/q_reg[27]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_cpu/mips_with_sram_like/mips_core/datapath/r2D/q_reg[28]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_cpu/mips_with_sram_like/mips_core/datapath/r2D/q_reg[29]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_cpu/mips_with_sram_like/mips_core/datapath/r2D/q_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_cpu/mips_with_sram_like/mips_core/datapath/r2D/q_reg[30]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_cpu/mips_with_sram_like/mips_core/datapath/r2D/q_reg[31]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_cpu/mips_with_sram_like/mips_core/datapath/r2D/q_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_cpu/mips_with_sram_like/mips_core/datapath/r2D/q_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_cpu/mips_with_sram_like/mips_core/datapath/r2D/q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mips_with_sram_like/mips_core/datapath/r2M/q_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_cpu/mips_with_sram_like/mips_core/datapath/r4M/q_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_cpu/mips_with_sram_like/mips_core/datapath/r4M/q_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_cpu/mips_with_sram_like/mips_core/datapath/r4M/q_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_cpu/mips_with_sram_like/mips_core/datapath/r4M/q_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_cpu/mips_with_sram_like/mips_core/datapath/r4M/q_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_cpu/mips_with_sram_like/mips_core/datapath/r4M/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_cpu/mips_with_sram_like/mips_core/datapath/regE/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_cpu/mips_with_sram_like/mips_core/datapath/regE/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_cpu/mips_with_sram_like/mips_core/datapath/regE/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_cpu/mips_with_sram_like/mips_core/datapath/regE/q_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (82)
-------------------------------------------------
 There are 82 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.409        0.000                      0                34899        0.028        0.000                      0                34859        3.000        0.000                       0                  8379  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll  {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll   {0.000 16.667}     33.333          30.000          
  sys_clk_clk_pll   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                    7.845        0.000                       0                     3  
  cpu_clk_clk_pll        14.695        0.000                      0                27944        0.028        0.000                      0                27944       15.417        0.000                       0                  6361  
  sys_clk_clk_pll         1.409        0.000                      0                 6579        0.034        0.000                      0                 6579        3.750        0.000                       0                  2014  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_clk_pll  cpu_clk_clk_pll        8.621        0.000                      0                   20                                                                        
cpu_clk_clk_pll  sys_clk_clk_pll       31.868        0.000                      0                   20                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk_clk_pll    cpu_clk_clk_pll         22.990        0.000                      0                  227        0.344        0.000                      0                  227  
**async_default**  sys_clk_clk_pll    sys_clk_clk_pll          7.089        0.000                      0                  109        0.210        0.000                      0                  109  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack       14.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.695ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t12_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        14.660ns  (logic 2.485ns (16.951%)  route 12.175ns (83.049%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 31.512 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.629    -2.369    cpu_clk
    SLICE_X44Y62         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.913 f  cpu_resetn_reg/Q
                         net (fo=185, routed)         4.759     2.846    u_cpu/mips_with_sram_like/mips_core/datapath/rinstrM/cpu_resetn
    SLICE_X77Y96         LUT3 (Prop_lut3_I0_O)        0.124     2.970 f  u_cpu/mips_with_sram_like/mips_core/datapath/rinstrM/q[31]_i_3__2/O
                         net (fo=51, routed)          1.318     4.287    u_cpu/mips_with_sram_like/mips_core/datapath/res2mux/q_reg[1]
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124     4.411 f  u_cpu/mips_with_sram_like/mips_core/datapath/res2mux/q[18]_i_2/O
                         net (fo=2, routed)           1.332     5.743    u_cpu/mips_with_sram_like/mips_core/datapath/res3mux/resultbM[2]
    SLICE_X57Y103        LUT5 (Prop_lut5_I3_O)        0.152     5.895 f  u_cpu/mips_with_sram_like/mips_core/datapath/res3mux/q[18]_i_1/O
                         net (fo=8, routed)           0.517     6.412    u_cpu/mips_with_sram_like/mips_core/datapath/r4E/resultM[18]
    SLICE_X57Y101        LUT6 (Prop_lut6_I2_O)        0.326     6.738 f  u_cpu/mips_with_sram_like/mips_core/datapath/r4E/dividend[19]_i_3/O
                         net (fo=17, routed)          2.653     9.392    u_cpu/mips_with_sram_like/mips_core/datapath/r4E/srca3E[17]
    SLICE_X77Y110        LUT1 (Prop_lut1_I0_O)        0.124     9.516 r  u_cpu/mips_with_sram_like/mips_core/datapath/r4E/abs_a_carry__3_i_2/O
                         net (fo=1, routed)           0.000     9.516    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t11_reg_1[2]
    SLICE_X77Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.914 r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.914    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__3_n_2
    SLICE_X77Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.028    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__4_n_2
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.362 r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__5/O[1]
                         net (fo=1, routed)           0.983    11.345    u_cpu/mips_with_sram_like/mips_core/datapath/r4E/abs_a0[25]
    SLICE_X75Y112        LUT3 (Prop_lut3_I2_O)        0.333    11.678 r  u_cpu/mips_with_sram_like/mips_core/datapath/r4E/t12_reg_i_24/O
                         net (fo=2, routed)           0.613    12.291    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/A[9]
    DSP48_X2Y45          DSP48E1                                      r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t12_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.671    31.512    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/cpu_clk
    DSP48_X2Y45          DSP48E1                                      r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t12_reg/CLK
                         clock pessimism             -0.506    31.006    
                         clock uncertainty           -0.095    30.911    
    DSP48_X2Y45          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.925    26.986    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t12_reg
  -------------------------------------------------------------------
                         required time                         26.986    
                         arrival time                         -12.291    
  -------------------------------------------------------------------
                         slack                                 14.695    

Slack (MET) :             14.697ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t11_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        14.660ns  (logic 2.485ns (16.951%)  route 12.175ns (83.049%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 31.514 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.629    -2.369    cpu_clk
    SLICE_X44Y62         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.913 f  cpu_resetn_reg/Q
                         net (fo=185, routed)         4.759     2.846    u_cpu/mips_with_sram_like/mips_core/datapath/rinstrM/cpu_resetn
    SLICE_X77Y96         LUT3 (Prop_lut3_I0_O)        0.124     2.970 f  u_cpu/mips_with_sram_like/mips_core/datapath/rinstrM/q[31]_i_3__2/O
                         net (fo=51, routed)          1.318     4.287    u_cpu/mips_with_sram_like/mips_core/datapath/res2mux/q_reg[1]
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124     4.411 f  u_cpu/mips_with_sram_like/mips_core/datapath/res2mux/q[18]_i_2/O
                         net (fo=2, routed)           1.332     5.743    u_cpu/mips_with_sram_like/mips_core/datapath/res3mux/resultbM[2]
    SLICE_X57Y103        LUT5 (Prop_lut5_I3_O)        0.152     5.895 f  u_cpu/mips_with_sram_like/mips_core/datapath/res3mux/q[18]_i_1/O
                         net (fo=8, routed)           0.517     6.412    u_cpu/mips_with_sram_like/mips_core/datapath/r4E/resultM[18]
    SLICE_X57Y101        LUT6 (Prop_lut6_I2_O)        0.326     6.738 f  u_cpu/mips_with_sram_like/mips_core/datapath/r4E/dividend[19]_i_3/O
                         net (fo=17, routed)          2.653     9.392    u_cpu/mips_with_sram_like/mips_core/datapath/r4E/srca3E[17]
    SLICE_X77Y110        LUT1 (Prop_lut1_I0_O)        0.124     9.516 r  u_cpu/mips_with_sram_like/mips_core/datapath/r4E/abs_a_carry__3_i_2/O
                         net (fo=1, routed)           0.000     9.516    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t11_reg_1[2]
    SLICE_X77Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.914 r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.914    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__3_n_2
    SLICE_X77Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.028    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__4_n_2
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.362 r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__5/O[1]
                         net (fo=1, routed)           0.983    11.345    u_cpu/mips_with_sram_like/mips_core/datapath/r4E/abs_a0[25]
    SLICE_X75Y112        LUT3 (Prop_lut3_I2_O)        0.333    11.678 r  u_cpu/mips_with_sram_like/mips_core/datapath/r4E/t12_reg_i_24/O
                         net (fo=2, routed)           0.613    12.291    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/A[9]
    DSP48_X2Y44          DSP48E1                                      r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t11_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.673    31.514    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/cpu_clk
    DSP48_X2Y44          DSP48E1                                      r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t11_reg/CLK
                         clock pessimism             -0.506    31.008    
                         clock uncertainty           -0.095    30.913    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.925    26.988    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t11_reg
  -------------------------------------------------------------------
                         required time                         26.988    
                         arrival time                         -12.291    
  -------------------------------------------------------------------
                         slack                                 14.697    

Slack (MET) :             14.882ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t12_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        14.472ns  (logic 2.389ns (16.507%)  route 12.083ns (83.493%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 31.512 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.629    -2.369    cpu_clk
    SLICE_X44Y62         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.913 f  cpu_resetn_reg/Q
                         net (fo=185, routed)         4.759     2.846    u_cpu/mips_with_sram_like/mips_core/datapath/rinstrM/cpu_resetn
    SLICE_X77Y96         LUT3 (Prop_lut3_I0_O)        0.124     2.970 f  u_cpu/mips_with_sram_like/mips_core/datapath/rinstrM/q[31]_i_3__2/O
                         net (fo=51, routed)          1.318     4.287    u_cpu/mips_with_sram_like/mips_core/datapath/res2mux/q_reg[1]
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124     4.411 f  u_cpu/mips_with_sram_like/mips_core/datapath/res2mux/q[18]_i_2/O
                         net (fo=2, routed)           1.332     5.743    u_cpu/mips_with_sram_like/mips_core/datapath/res3mux/resultbM[2]
    SLICE_X57Y103        LUT5 (Prop_lut5_I3_O)        0.152     5.895 f  u_cpu/mips_with_sram_like/mips_core/datapath/res3mux/q[18]_i_1/O
                         net (fo=8, routed)           0.517     6.412    u_cpu/mips_with_sram_like/mips_core/datapath/r4E/resultM[18]
    SLICE_X57Y101        LUT6 (Prop_lut6_I2_O)        0.326     6.738 f  u_cpu/mips_with_sram_like/mips_core/datapath/r4E/dividend[19]_i_3/O
                         net (fo=17, routed)          2.653     9.392    u_cpu/mips_with_sram_like/mips_core/datapath/r4E/srca3E[17]
    SLICE_X77Y110        LUT1 (Prop_lut1_I0_O)        0.124     9.516 r  u_cpu/mips_with_sram_like/mips_core/datapath/r4E/abs_a_carry__3_i_2/O
                         net (fo=1, routed)           0.000     9.516    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t11_reg_1[2]
    SLICE_X77Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.914 r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.914    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__3_n_2
    SLICE_X77Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.028    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__4_n_2
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.267 r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__5/O[2]
                         net (fo=1, routed)           0.817    11.084    u_cpu/mips_with_sram_like/mips_core/datapath/r4E/abs_a0[26]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.332    11.416 r  u_cpu/mips_with_sram_like/mips_core/datapath/r4E/t12_reg_i_23/O
                         net (fo=2, routed)           0.688    12.103    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/A[10]
    DSP48_X2Y45          DSP48E1                                      r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t12_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.671    31.512    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/cpu_clk
    DSP48_X2Y45          DSP48E1                                      r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t12_reg/CLK
                         clock pessimism             -0.506    31.006    
                         clock uncertainty           -0.095    30.911    
    DSP48_X2Y45          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.925    26.986    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t12_reg
  -------------------------------------------------------------------
                         required time                         26.986    
                         arrival time                         -12.103    
  -------------------------------------------------------------------
                         slack                                 14.882    

Slack (MET) :             14.884ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t11_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        14.472ns  (logic 2.389ns (16.507%)  route 12.083ns (83.493%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 31.514 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.629    -2.369    cpu_clk
    SLICE_X44Y62         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.913 f  cpu_resetn_reg/Q
                         net (fo=185, routed)         4.759     2.846    u_cpu/mips_with_sram_like/mips_core/datapath/rinstrM/cpu_resetn
    SLICE_X77Y96         LUT3 (Prop_lut3_I0_O)        0.124     2.970 f  u_cpu/mips_with_sram_like/mips_core/datapath/rinstrM/q[31]_i_3__2/O
                         net (fo=51, routed)          1.318     4.287    u_cpu/mips_with_sram_like/mips_core/datapath/res2mux/q_reg[1]
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124     4.411 f  u_cpu/mips_with_sram_like/mips_core/datapath/res2mux/q[18]_i_2/O
                         net (fo=2, routed)           1.332     5.743    u_cpu/mips_with_sram_like/mips_core/datapath/res3mux/resultbM[2]
    SLICE_X57Y103        LUT5 (Prop_lut5_I3_O)        0.152     5.895 f  u_cpu/mips_with_sram_like/mips_core/datapath/res3mux/q[18]_i_1/O
                         net (fo=8, routed)           0.517     6.412    u_cpu/mips_with_sram_like/mips_core/datapath/r4E/resultM[18]
    SLICE_X57Y101        LUT6 (Prop_lut6_I2_O)        0.326     6.738 f  u_cpu/mips_with_sram_like/mips_core/datapath/r4E/dividend[19]_i_3/O
                         net (fo=17, routed)          2.653     9.392    u_cpu/mips_with_sram_like/mips_core/datapath/r4E/srca3E[17]
    SLICE_X77Y110        LUT1 (Prop_lut1_I0_O)        0.124     9.516 r  u_cpu/mips_with_sram_like/mips_core/datapath/r4E/abs_a_carry__3_i_2/O
                         net (fo=1, routed)           0.000     9.516    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t11_reg_1[2]
    SLICE_X77Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.914 r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.914    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__3_n_2
    SLICE_X77Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.028    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__4_n_2
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.267 r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__5/O[2]
                         net (fo=1, routed)           0.817    11.084    u_cpu/mips_with_sram_like/mips_core/datapath/r4E/abs_a0[26]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.332    11.416 r  u_cpu/mips_with_sram_like/mips_core/datapath/r4E/t12_reg_i_23/O
                         net (fo=2, routed)           0.688    12.103    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/A[10]
    DSP48_X2Y44          DSP48E1                                      r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t11_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.673    31.514    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/cpu_clk
    DSP48_X2Y44          DSP48E1                                      r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t11_reg/CLK
                         clock pessimism             -0.506    31.008    
                         clock uncertainty           -0.095    30.913    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.925    26.988    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t11_reg
  -------------------------------------------------------------------
                         required time                         26.988    
                         arrival time                         -12.103    
  -------------------------------------------------------------------
                         slack                                 14.884    

Slack (MET) :             14.982ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/mips_with_sram_like/mips_core/datapath/pcreg/q_reg[4]_rep__4/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.052ns  (logic 2.715ns (15.040%)  route 15.337ns (84.960%))
  Logic Levels:           12  (CARRY4=2 LUT3=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 31.339 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.629    -2.369    cpu_clk
    SLICE_X44Y62         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.913 r  cpu_resetn_reg/Q
                         net (fo=185, routed)         4.759     2.846    u_cpu/mips_with_sram_like/mips_core/datapath/rinstrM/cpu_resetn
    SLICE_X77Y96         LUT3 (Prop_lut3_I0_O)        0.124     2.970 r  u_cpu/mips_with_sram_like/mips_core/datapath/rinstrM/q[31]_i_3__2/O
                         net (fo=51, routed)          1.667     4.637    u_cpu/mips_with_sram_like/mips_core/datapath/res2mux/q_reg[1]
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124     4.761 r  u_cpu/mips_with_sram_like/mips_core/datapath/res2mux/q[22]_i_2/O
                         net (fo=2, routed)           1.076     5.837    u_cpu/mips_with_sram_like/mips_core/datapath/res3mux/resultbM[4]
    SLICE_X55Y104        LUT5 (Prop_lut5_I3_O)        0.150     5.987 r  u_cpu/mips_with_sram_like/mips_core/datapath/res3mux/q[22]_i_1/O
                         net (fo=7, routed)           1.194     7.181    u_cpu/mips_with_sram_like/mips_core/datapath/r2D/resultM[22]
    SLICE_X54Y98         LUT6 (Prop_lut6_I1_O)        0.326     7.507 r  u_cpu/mips_with_sram_like/mips_core/datapath/r2D/q[31]_i_54/O
                         net (fo=2, routed)           0.987     8.494    u_cpu/mips_with_sram_like/mips_core/datapath/r2D/q[31]_i_54_n_2
    SLICE_X58Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.618 r  u_cpu/mips_with_sram_like/mips_core/datapath/r2D/q[31]_i_46/O
                         net (fo=1, routed)           0.000     8.618    u_cpu/mips_with_sram_like/mips_core/datapath/r2D/q[31]_i_46_n_2
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.994 r  u_cpu/mips_with_sram_like/mips_core/datapath/r2D/q_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.001     8.994    u_cpu/mips_with_sram_like/mips_core/datapath/r2D/q_reg[31]_i_31_n_2
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.223 r  u_cpu/mips_with_sram_like/mips_core/datapath/r2D/q_reg[31]_i_26/CO[2]
                         net (fo=1, routed)           0.624     9.848    u_cpu/mips_with_sram_like/mips_core/datapath/r2D/comp/data0
    SLICE_X58Y97         LUT3 (Prop_lut3_I2_O)        0.310    10.158 r  u_cpu/mips_with_sram_like/mips_core/datapath/r2D/q[31]_i_20__0/O
                         net (fo=1, routed)           0.855    11.013    u_cpu/mips_with_sram_like/mips_core/datapath/r2D/q[31]_i_20__0_n_2
    SLICE_X71Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.137 r  u_cpu/mips_with_sram_like/mips_core/datapath/r2D/q[31]_i_13__0/O
                         net (fo=1, routed)           0.792    11.929    u_cpu/mips_with_sram_like/mips_core/datapath/r2D/q[31]_i_13__0_n_2
    SLICE_X72Y93         LUT6 (Prop_lut6_I5_O)        0.124    12.053 r  u_cpu/mips_with_sram_like/mips_core/datapath/r2D/q[31]_i_7__1/O
                         net (fo=32, routed)          0.965    13.019    u_cpu/mips_with_sram_like/mips_core/datapath/pc_jr_mux/pcsrcD
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.124    13.143 f  u_cpu/mips_with_sram_like/mips_core/datapath/pc_jr_mux/q[4]_i_4/O
                         net (fo=9, routed)           1.804    14.947    u_cpu/mips_with_sram_like/mips_core/datapath/r5M/q_reg[4]_1
    SLICE_X64Y70         LUT6 (Prop_lut6_I5_O)        0.124    15.071 r  u_cpu/mips_with_sram_like/mips_core/datapath/r5M/q[4]_rep__4_i_1/O
                         net (fo=1, routed)           0.612    15.683    u_cpu/mips_with_sram_like/mips_core/datapath/pcreg/q_reg[4]_rep__4_0
    SLICE_X64Y70         FDCE                                         r  u_cpu/mips_with_sram_like/mips_core/datapath/pcreg/q_reg[4]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.498    31.339    u_cpu/mips_with_sram_like/mips_core/datapath/pcreg/cpu_clk
    SLICE_X64Y70         FDCE                                         r  u_cpu/mips_with_sram_like/mips_core/datapath/pcreg/q_reg[4]_rep__4/C
                         clock pessimism             -0.498    30.841    
                         clock uncertainty           -0.095    30.746    
    SLICE_X64Y70         FDCE (Setup_fdce_C_D)       -0.081    30.665    u_cpu/mips_with_sram_like/mips_core/datapath/pcreg/q_reg[4]_rep__4
  -------------------------------------------------------------------
                         required time                         30.665    
                         arrival time                         -15.683    
  -------------------------------------------------------------------
                         slack                                 14.982    

Slack (MET) :             14.998ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t12_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        14.542ns  (logic 2.125ns (14.613%)  route 12.417ns (85.387%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 31.512 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.629    -2.369    cpu_clk
    SLICE_X44Y62         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.913 f  cpu_resetn_reg/Q
                         net (fo=185, routed)         4.759     2.846    u_cpu/mips_with_sram_like/mips_core/datapath/rinstrM/cpu_resetn
    SLICE_X77Y96         LUT3 (Prop_lut3_I0_O)        0.124     2.970 f  u_cpu/mips_with_sram_like/mips_core/datapath/rinstrM/q[31]_i_3__2/O
                         net (fo=51, routed)          0.818     3.788    u_cpu/mips_with_sram_like/mips_core/datapath/res3mux/q_reg[0]
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.912 f  u_cpu/mips_with_sram_like/mips_core/datapath/res3mux/q[4]_i_1/O
                         net (fo=6, routed)           1.888     5.800    u_cpu/mips_with_sram_like/mips_core/datapath/forwardbemux/resultM[4]
    SLICE_X51Y100        LUT5 (Prop_lut5_I4_O)        0.124     5.924 f  u_cpu/mips_with_sram_like/mips_core/datapath/forwardbemux/q[4]_i_1/O
                         net (fo=7, routed)           2.234     8.158    u_cpu/mips_with_sram_like/mips_core/datapath/alusrcbmux/srcb2E[1]
    SLICE_X67Y102        LUT4 (Prop_lut4_I2_O)        0.124     8.282 r  u_cpu/mips_with_sram_like/mips_core/datapath/alusrcbmux/abs_b_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.282    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t22_reg_6[0]
    SLICE_X67Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.814 r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_b_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.814    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_b_carry__0_n_2
    SLICE_X67Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.127 r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_b_carry__1/O[3]
                         net (fo=1, routed)           1.420    10.547    u_cpu/mips_with_sram_like/mips_core/datapath/regE/abs_b0[11]
    SLICE_X70Y104        LUT3 (Prop_lut3_I2_O)        0.328    10.875 r  u_cpu/mips_with_sram_like/mips_core/datapath/regE/t12_reg_i_6/O
                         net (fo=2, routed)           1.298    12.173    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/B[11]
    DSP48_X2Y45          DSP48E1                                      r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t12_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.671    31.512    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/cpu_clk
    DSP48_X2Y45          DSP48E1                                      r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t12_reg/CLK
                         clock pessimism             -0.506    31.006    
                         clock uncertainty           -0.095    30.911    
    DSP48_X2Y45          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -3.740    27.171    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t12_reg
  -------------------------------------------------------------------
                         required time                         27.171    
                         arrival time                         -12.173    
  -------------------------------------------------------------------
                         slack                                 14.998    

Slack (MET) :             15.021ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t12_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        14.334ns  (logic 2.352ns (16.408%)  route 11.982ns (83.592%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 31.512 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.629    -2.369    cpu_clk
    SLICE_X44Y62         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.913 f  cpu_resetn_reg/Q
                         net (fo=185, routed)         4.759     2.846    u_cpu/mips_with_sram_like/mips_core/datapath/rinstrM/cpu_resetn
    SLICE_X77Y96         LUT3 (Prop_lut3_I0_O)        0.124     2.970 f  u_cpu/mips_with_sram_like/mips_core/datapath/rinstrM/q[31]_i_3__2/O
                         net (fo=51, routed)          1.318     4.287    u_cpu/mips_with_sram_like/mips_core/datapath/res2mux/q_reg[1]
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124     4.411 f  u_cpu/mips_with_sram_like/mips_core/datapath/res2mux/q[18]_i_2/O
                         net (fo=2, routed)           1.332     5.743    u_cpu/mips_with_sram_like/mips_core/datapath/res3mux/resultbM[2]
    SLICE_X57Y103        LUT5 (Prop_lut5_I3_O)        0.152     5.895 f  u_cpu/mips_with_sram_like/mips_core/datapath/res3mux/q[18]_i_1/O
                         net (fo=8, routed)           0.517     6.412    u_cpu/mips_with_sram_like/mips_core/datapath/r4E/resultM[18]
    SLICE_X57Y101        LUT6 (Prop_lut6_I2_O)        0.326     6.738 f  u_cpu/mips_with_sram_like/mips_core/datapath/r4E/dividend[19]_i_3/O
                         net (fo=17, routed)          2.653     9.392    u_cpu/mips_with_sram_like/mips_core/datapath/r4E/srca3E[17]
    SLICE_X77Y110        LUT1 (Prop_lut1_I0_O)        0.124     9.516 r  u_cpu/mips_with_sram_like/mips_core/datapath/r4E/abs_a_carry__3_i_2/O
                         net (fo=1, routed)           0.000     9.516    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t11_reg_1[2]
    SLICE_X77Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.914 r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.914    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__3_n_2
    SLICE_X77Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.227 r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__4/O[3]
                         net (fo=1, routed)           0.858    11.085    u_cpu/mips_with_sram_like/mips_core/datapath/r4E/abs_a0[23]
    SLICE_X79Y111        LUT3 (Prop_lut3_I2_O)        0.335    11.420 r  u_cpu/mips_with_sram_like/mips_core/datapath/r4E/t12_reg_i_26/O
                         net (fo=2, routed)           0.545    11.965    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/A[7]
    DSP48_X2Y45          DSP48E1                                      r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t12_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.671    31.512    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/cpu_clk
    DSP48_X2Y45          DSP48E1                                      r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t12_reg/CLK
                         clock pessimism             -0.506    31.006    
                         clock uncertainty           -0.095    30.911    
    DSP48_X2Y45          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.925    26.986    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t12_reg
  -------------------------------------------------------------------
                         required time                         26.986    
                         arrival time                         -11.965    
  -------------------------------------------------------------------
                         slack                                 15.021    

Slack (MET) :             15.023ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t11_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        14.334ns  (logic 2.352ns (16.408%)  route 11.982ns (83.592%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 31.514 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.629    -2.369    cpu_clk
    SLICE_X44Y62         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.913 f  cpu_resetn_reg/Q
                         net (fo=185, routed)         4.759     2.846    u_cpu/mips_with_sram_like/mips_core/datapath/rinstrM/cpu_resetn
    SLICE_X77Y96         LUT3 (Prop_lut3_I0_O)        0.124     2.970 f  u_cpu/mips_with_sram_like/mips_core/datapath/rinstrM/q[31]_i_3__2/O
                         net (fo=51, routed)          1.318     4.287    u_cpu/mips_with_sram_like/mips_core/datapath/res2mux/q_reg[1]
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124     4.411 f  u_cpu/mips_with_sram_like/mips_core/datapath/res2mux/q[18]_i_2/O
                         net (fo=2, routed)           1.332     5.743    u_cpu/mips_with_sram_like/mips_core/datapath/res3mux/resultbM[2]
    SLICE_X57Y103        LUT5 (Prop_lut5_I3_O)        0.152     5.895 f  u_cpu/mips_with_sram_like/mips_core/datapath/res3mux/q[18]_i_1/O
                         net (fo=8, routed)           0.517     6.412    u_cpu/mips_with_sram_like/mips_core/datapath/r4E/resultM[18]
    SLICE_X57Y101        LUT6 (Prop_lut6_I2_O)        0.326     6.738 f  u_cpu/mips_with_sram_like/mips_core/datapath/r4E/dividend[19]_i_3/O
                         net (fo=17, routed)          2.653     9.392    u_cpu/mips_with_sram_like/mips_core/datapath/r4E/srca3E[17]
    SLICE_X77Y110        LUT1 (Prop_lut1_I0_O)        0.124     9.516 r  u_cpu/mips_with_sram_like/mips_core/datapath/r4E/abs_a_carry__3_i_2/O
                         net (fo=1, routed)           0.000     9.516    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t11_reg_1[2]
    SLICE_X77Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.914 r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.914    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__3_n_2
    SLICE_X77Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.227 r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__4/O[3]
                         net (fo=1, routed)           0.858    11.085    u_cpu/mips_with_sram_like/mips_core/datapath/r4E/abs_a0[23]
    SLICE_X79Y111        LUT3 (Prop_lut3_I2_O)        0.335    11.420 r  u_cpu/mips_with_sram_like/mips_core/datapath/r4E/t12_reg_i_26/O
                         net (fo=2, routed)           0.545    11.965    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/A[7]
    DSP48_X2Y44          DSP48E1                                      r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t11_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.673    31.514    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/cpu_clk
    DSP48_X2Y44          DSP48E1                                      r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t11_reg/CLK
                         clock pessimism             -0.506    31.008    
                         clock uncertainty           -0.095    30.913    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.925    26.988    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t11_reg
  -------------------------------------------------------------------
                         required time                         26.988    
                         arrival time                         -11.965    
  -------------------------------------------------------------------
                         slack                                 15.023    

Slack (MET) :             15.061ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t12_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        14.289ns  (logic 2.364ns (16.545%)  route 11.925ns (83.455%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 31.512 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.629    -2.369    cpu_clk
    SLICE_X44Y62         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.913 f  cpu_resetn_reg/Q
                         net (fo=185, routed)         4.759     2.846    u_cpu/mips_with_sram_like/mips_core/datapath/rinstrM/cpu_resetn
    SLICE_X77Y96         LUT3 (Prop_lut3_I0_O)        0.124     2.970 f  u_cpu/mips_with_sram_like/mips_core/datapath/rinstrM/q[31]_i_3__2/O
                         net (fo=51, routed)          1.318     4.287    u_cpu/mips_with_sram_like/mips_core/datapath/res2mux/q_reg[1]
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124     4.411 f  u_cpu/mips_with_sram_like/mips_core/datapath/res2mux/q[18]_i_2/O
                         net (fo=2, routed)           1.332     5.743    u_cpu/mips_with_sram_like/mips_core/datapath/res3mux/resultbM[2]
    SLICE_X57Y103        LUT5 (Prop_lut5_I3_O)        0.152     5.895 f  u_cpu/mips_with_sram_like/mips_core/datapath/res3mux/q[18]_i_1/O
                         net (fo=8, routed)           0.517     6.412    u_cpu/mips_with_sram_like/mips_core/datapath/r4E/resultM[18]
    SLICE_X57Y101        LUT6 (Prop_lut6_I2_O)        0.326     6.738 f  u_cpu/mips_with_sram_like/mips_core/datapath/r4E/dividend[19]_i_3/O
                         net (fo=17, routed)          2.653     9.392    u_cpu/mips_with_sram_like/mips_core/datapath/r4E/srca3E[17]
    SLICE_X77Y110        LUT1 (Prop_lut1_I0_O)        0.124     9.516 r  u_cpu/mips_with_sram_like/mips_core/datapath/r4E/abs_a_carry__3_i_2/O
                         net (fo=1, routed)           0.000     9.516    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t11_reg_1[2]
    SLICE_X77Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.914 r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.914    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__3_n_2
    SLICE_X77Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.028    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__4_n_2
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.250 r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__5/O[0]
                         net (fo=1, routed)           0.802    11.052    u_cpu/mips_with_sram_like/mips_core/datapath/r4E/abs_a0[24]
    SLICE_X79Y111        LUT3 (Prop_lut3_I2_O)        0.324    11.376 r  u_cpu/mips_with_sram_like/mips_core/datapath/r4E/t12_reg_i_25/O
                         net (fo=2, routed)           0.543    11.919    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/A[8]
    DSP48_X2Y45          DSP48E1                                      r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t12_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.671    31.512    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/cpu_clk
    DSP48_X2Y45          DSP48E1                                      r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t12_reg/CLK
                         clock pessimism             -0.506    31.006    
                         clock uncertainty           -0.095    30.911    
    DSP48_X2Y45          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.930    26.981    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t12_reg
  -------------------------------------------------------------------
                         required time                         26.981    
                         arrival time                         -11.919    
  -------------------------------------------------------------------
                         slack                                 15.061    

Slack (MET) :             15.063ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t11_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        14.289ns  (logic 2.364ns (16.545%)  route 11.925ns (83.455%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 31.514 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.629    -2.369    cpu_clk
    SLICE_X44Y62         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.913 f  cpu_resetn_reg/Q
                         net (fo=185, routed)         4.759     2.846    u_cpu/mips_with_sram_like/mips_core/datapath/rinstrM/cpu_resetn
    SLICE_X77Y96         LUT3 (Prop_lut3_I0_O)        0.124     2.970 f  u_cpu/mips_with_sram_like/mips_core/datapath/rinstrM/q[31]_i_3__2/O
                         net (fo=51, routed)          1.318     4.287    u_cpu/mips_with_sram_like/mips_core/datapath/res2mux/q_reg[1]
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124     4.411 f  u_cpu/mips_with_sram_like/mips_core/datapath/res2mux/q[18]_i_2/O
                         net (fo=2, routed)           1.332     5.743    u_cpu/mips_with_sram_like/mips_core/datapath/res3mux/resultbM[2]
    SLICE_X57Y103        LUT5 (Prop_lut5_I3_O)        0.152     5.895 f  u_cpu/mips_with_sram_like/mips_core/datapath/res3mux/q[18]_i_1/O
                         net (fo=8, routed)           0.517     6.412    u_cpu/mips_with_sram_like/mips_core/datapath/r4E/resultM[18]
    SLICE_X57Y101        LUT6 (Prop_lut6_I2_O)        0.326     6.738 f  u_cpu/mips_with_sram_like/mips_core/datapath/r4E/dividend[19]_i_3/O
                         net (fo=17, routed)          2.653     9.392    u_cpu/mips_with_sram_like/mips_core/datapath/r4E/srca3E[17]
    SLICE_X77Y110        LUT1 (Prop_lut1_I0_O)        0.124     9.516 r  u_cpu/mips_with_sram_like/mips_core/datapath/r4E/abs_a_carry__3_i_2/O
                         net (fo=1, routed)           0.000     9.516    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t11_reg_1[2]
    SLICE_X77Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.914 r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.914    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__3_n_2
    SLICE_X77Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.028    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__4_n_2
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.250 r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/abs_a_carry__5/O[0]
                         net (fo=1, routed)           0.802    11.052    u_cpu/mips_with_sram_like/mips_core/datapath/r4E/abs_a0[24]
    SLICE_X79Y111        LUT3 (Prop_lut3_I2_O)        0.324    11.376 r  u_cpu/mips_with_sram_like/mips_core/datapath/r4E/t12_reg_i_25/O
                         net (fo=2, routed)           0.543    11.919    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/A[8]
    DSP48_X2Y44          DSP48E1                                      r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t11_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.673    31.514    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/cpu_clk
    DSP48_X2Y44          DSP48E1                                      r  u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t11_reg/CLK
                         clock pessimism             -0.506    31.008    
                         clock uncertainty           -0.095    30.913    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.930    26.983    u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t11_reg
  -------------------------------------------------------------------
                         required time                         26.983    
                         arrival time                         -11.919    
  -------------------------------------------------------------------
                         slack                                 15.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_cpu/mips_with_sram_like/mips_core/datapath/r11E/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/mips_with_sram_like/mips_core/datapath/r7M/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.431%)  route 0.226ns (61.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.564    -0.529    u_cpu/mips_with_sram_like/mips_core/datapath/r11E/cpu_clk
    SLICE_X49Y96         FDRE                                         r  u_cpu/mips_with_sram_like/mips_core/datapath/r11E/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  u_cpu/mips_with_sram_like/mips_core/datapath/r11E/q_reg[30]/Q
                         net (fo=5, routed)           0.226    -0.162    u_cpu/mips_with_sram_like/mips_core/datapath/r7M/D[30]
    SLICE_X53Y96         FDRE                                         r  u_cpu/mips_with_sram_like/mips_core/datapath/r7M/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.832    -0.298    u_cpu/mips_with_sram_like/mips_core/datapath/r7M/cpu_clk
    SLICE_X53Y96         FDRE                                         r  u_cpu/mips_with_sram_like/mips_core/datapath/r7M/q_reg[30]/C
                         clock pessimism              0.032    -0.266    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.076    -0.190    u_cpu/mips_with_sram_like/mips_core/datapath/r7M/q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_cpu/mips_with_sram_like/mips_core/datapath/r4W/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/mips_with_sram_like/mips_core/datapath/r1M/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.285%)  route 0.207ns (52.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.565    -0.528    u_cpu/mips_with_sram_like/mips_core/datapath/r4W/cpu_clk
    SLICE_X64Y100        FDRE                                         r  u_cpu/mips_with_sram_like/mips_core/datapath/r4W/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  u_cpu/mips_with_sram_like/mips_core/datapath/r4W/q_reg[0]/Q
                         net (fo=5, routed)           0.207    -0.180    u_cpu/mips_with_sram_like/mips_core/datapath/forwardbemux/Q[0]
    SLICE_X69Y98         LUT5 (Prop_lut5_I0_O)        0.045    -0.135 r  u_cpu/mips_with_sram_like/mips_core/datapath/forwardbemux/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    u_cpu/mips_with_sram_like/mips_core/datapath/r1M/srcb2E[0]
    SLICE_X69Y98         FDRE                                         r  u_cpu/mips_with_sram_like/mips_core/datapath/r1M/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.839    -0.291    u_cpu/mips_with_sram_like/mips_core/datapath/r1M/cpu_clk
    SLICE_X69Y98         FDRE                                         r  u_cpu/mips_with_sram_like/mips_core/datapath/r1M/q_reg[0]/C
                         clock pessimism              0.037    -0.254    
    SLICE_X69Y98         FDRE (Hold_fdre_C_D)         0.091    -0.163    u_cpu/mips_with_sram_like/mips_core/datapath/r1M/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 u_cpu/mips_with_sram_like/mips_core/datapath/regE/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/mips_with_sram_like/mips_core/datapath/regM/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.514%)  route 0.196ns (54.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.598    -0.495    u_cpu/mips_with_sram_like/mips_core/datapath/regE/cpu_clk
    SLICE_X78Y96         FDRE                                         r  u_cpu/mips_with_sram_like/mips_core/datapath/regE/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  u_cpu/mips_with_sram_like/mips_core/datapath/regE/q_reg[0]/Q
                         net (fo=1, routed)           0.196    -0.135    u_cpu/mips_with_sram_like/mips_core/datapath/regM/D[1]
    SLICE_X78Y103        FDRE                                         r  u_cpu/mips_with_sram_like/mips_core/datapath/regM/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.867    -0.262    u_cpu/mips_with_sram_like/mips_core/datapath/regM/cpu_clk
    SLICE_X78Y103        FDRE                                         r  u_cpu/mips_with_sram_like/mips_core/datapath/regM/q_reg[1]/C
                         clock pessimism              0.037    -0.225    
    SLICE_X78Y103        FDRE (Hold_fdre_C_D)         0.059    -0.166    u_cpu/mips_with_sram_like/mips_core/datapath/regM/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_cpu/mips_with_sram_like/mips_core/datapath/r11E/q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/mips_with_sram_like/mips_core/datapath/r7M/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.895%)  route 0.241ns (63.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.564    -0.529    u_cpu/mips_with_sram_like/mips_core/datapath/r11E/cpu_clk
    SLICE_X51Y97         FDRE                                         r  u_cpu/mips_with_sram_like/mips_core/datapath/r11E/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  u_cpu/mips_with_sram_like/mips_core/datapath/r11E/q_reg[26]/Q
                         net (fo=5, routed)           0.241    -0.147    u_cpu/mips_with_sram_like/mips_core/datapath/r7M/D[26]
    SLICE_X53Y99         FDRE                                         r  u_cpu/mips_with_sram_like/mips_core/datapath/r7M/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.833    -0.297    u_cpu/mips_with_sram_like/mips_core/datapath/r7M/cpu_clk
    SLICE_X53Y99         FDRE                                         r  u_cpu/mips_with_sram_like/mips_core/datapath/r7M/q_reg[26]/C
                         clock pessimism              0.032    -0.265    
    SLICE_X53Y99         FDRE (Hold_fdre_C_D)         0.072    -0.193    u_cpu/mips_with_sram_like/mips_core/datapath/r7M/q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_cpu/cache/i_cache_simple/index_save_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/cache/i_cache_simple/cache_block_reg_704_767_6_8/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.067%)  route 0.159ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.560    -0.533    u_cpu/cache/i_cache_simple/cpu_clk
    SLICE_X47Y65         FDRE                                         r  u_cpu/cache/i_cache_simple/index_save_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  u_cpu/cache/i_cache_simple/index_save_reg[3]_rep/Q
                         net (fo=640, routed)         0.159    -0.234    u_cpu/cache/i_cache_simple/cache_block_reg_704_767_6_8/ADDRD3
    SLICE_X46Y65         RAMD64E                                      r  u_cpu/cache/i_cache_simple/cache_block_reg_704_767_6_8/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.829    -0.301    u_cpu/cache/i_cache_simple/cache_block_reg_704_767_6_8/WCLK
    SLICE_X46Y65         RAMD64E                                      r  u_cpu/cache/i_cache_simple/cache_block_reg_704_767_6_8/RAMA/CLK
                         clock pessimism             -0.219    -0.520    
    SLICE_X46Y65         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.280    u_cpu/cache/i_cache_simple/cache_block_reg_704_767_6_8/RAMA
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_cpu/cache/i_cache_simple/index_save_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/cache/i_cache_simple/cache_block_reg_704_767_6_8/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.067%)  route 0.159ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.560    -0.533    u_cpu/cache/i_cache_simple/cpu_clk
    SLICE_X47Y65         FDRE                                         r  u_cpu/cache/i_cache_simple/index_save_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  u_cpu/cache/i_cache_simple/index_save_reg[3]_rep/Q
                         net (fo=640, routed)         0.159    -0.234    u_cpu/cache/i_cache_simple/cache_block_reg_704_767_6_8/ADDRD3
    SLICE_X46Y65         RAMD64E                                      r  u_cpu/cache/i_cache_simple/cache_block_reg_704_767_6_8/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.829    -0.301    u_cpu/cache/i_cache_simple/cache_block_reg_704_767_6_8/WCLK
    SLICE_X46Y65         RAMD64E                                      r  u_cpu/cache/i_cache_simple/cache_block_reg_704_767_6_8/RAMB/CLK
                         clock pessimism             -0.219    -0.520    
    SLICE_X46Y65         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.280    u_cpu/cache/i_cache_simple/cache_block_reg_704_767_6_8/RAMB
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_cpu/cache/i_cache_simple/index_save_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/cache/i_cache_simple/cache_block_reg_704_767_6_8/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.067%)  route 0.159ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.560    -0.533    u_cpu/cache/i_cache_simple/cpu_clk
    SLICE_X47Y65         FDRE                                         r  u_cpu/cache/i_cache_simple/index_save_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  u_cpu/cache/i_cache_simple/index_save_reg[3]_rep/Q
                         net (fo=640, routed)         0.159    -0.234    u_cpu/cache/i_cache_simple/cache_block_reg_704_767_6_8/ADDRD3
    SLICE_X46Y65         RAMD64E                                      r  u_cpu/cache/i_cache_simple/cache_block_reg_704_767_6_8/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.829    -0.301    u_cpu/cache/i_cache_simple/cache_block_reg_704_767_6_8/WCLK
    SLICE_X46Y65         RAMD64E                                      r  u_cpu/cache/i_cache_simple/cache_block_reg_704_767_6_8/RAMC/CLK
                         clock pessimism             -0.219    -0.520    
    SLICE_X46Y65         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.280    u_cpu/cache/i_cache_simple/cache_block_reg_704_767_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_cpu/cache/i_cache_simple/index_save_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/cache/i_cache_simple/cache_block_reg_704_767_6_8/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.067%)  route 0.159ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.560    -0.533    u_cpu/cache/i_cache_simple/cpu_clk
    SLICE_X47Y65         FDRE                                         r  u_cpu/cache/i_cache_simple/index_save_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  u_cpu/cache/i_cache_simple/index_save_reg[3]_rep/Q
                         net (fo=640, routed)         0.159    -0.234    u_cpu/cache/i_cache_simple/cache_block_reg_704_767_6_8/ADDRD3
    SLICE_X46Y65         RAMD64E                                      r  u_cpu/cache/i_cache_simple/cache_block_reg_704_767_6_8/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.829    -0.301    u_cpu/cache/i_cache_simple/cache_block_reg_704_767_6_8/WCLK
    SLICE_X46Y65         RAMD64E                                      r  u_cpu/cache/i_cache_simple/cache_block_reg_704_767_6_8/RAMD/CLK
                         clock pessimism             -0.219    -0.520    
    SLICE_X46Y65         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.280    u_cpu/cache/i_cache_simple/cache_block_reg_704_767_6_8/RAMD
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_cpu/mips_with_sram_like/mips_core/datapath/r9E/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/mips_with_sram_like/mips_core/datapath/r5M/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.334%)  route 0.227ns (61.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.594    -0.499    u_cpu/mips_with_sram_like/mips_core/datapath/r9E/cpu_clk
    SLICE_X72Y99         FDRE                                         r  u_cpu/mips_with_sram_like/mips_core/datapath/r9E/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  u_cpu/mips_with_sram_like/mips_core/datapath/r9E/q_reg[3]/Q
                         net (fo=1, routed)           0.227    -0.131    u_cpu/mips_with_sram_like/mips_core/datapath/r5M/q_reg[4]_2[4]
    SLICE_X72Y100        FDRE                                         r  u_cpu/mips_with_sram_like/mips_core/datapath/r5M/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.863    -0.266    u_cpu/mips_with_sram_like/mips_core/datapath/r5M/cpu_clk
    SLICE_X72Y100        FDRE                                         r  u_cpu/mips_with_sram_like/mips_core/datapath/r5M/q_reg[4]/C
                         clock pessimism              0.037    -0.229    
    SLICE_X72Y100        FDRE (Hold_fdre_C_D)         0.051    -0.178    u_cpu/mips_with_sram_like/mips_core/datapath/r5M/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_cpu/cache/d_cache_simple/index_save_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/cache/d_cache_simple/cache_tag_reg_704_767_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.128ns (22.402%)  route 0.443ns (77.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.560    -0.533    u_cpu/cache/d_cache_simple/cpu_clk
    SLICE_X52Y89         FDRE                                         r  u_cpu/cache/d_cache_simple/index_save_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_fdre_C_Q)         0.128    -0.405 r  u_cpu/cache/d_cache_simple/index_save_reg[0]/Q
                         net (fo=630, routed)         0.443     0.038    u_cpu/cache/d_cache_simple/cache_tag_reg_704_767_0_2/ADDRD0
    SLICE_X50Y96         RAMD64E                                      r  u_cpu/cache/d_cache_simple/cache_tag_reg_704_767_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.833    -0.297    u_cpu/cache/d_cache_simple/cache_tag_reg_704_767_0_2/WCLK
    SLICE_X50Y96         RAMD64E                                      r  u_cpu/cache/d_cache_simple/cache_tag_reg_704_767_0_2/RAMA/CLK
                         clock pessimism              0.032    -0.265    
    SLICE_X50Y96         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.256    -0.009    u_cpu/cache/d_cache_simple/cache_tag_reg_704_767_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0   pll.clk_pll/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK        n/a            2.154         33.333      31.179     DSP48_X2Y44     u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t11_reg/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         33.333      31.179     DSP48_X2Y45     u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t12_reg/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         33.333      31.179     DSP48_X2Y42     u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t21_reg/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         33.333      31.179     DSP48_X2Y43     u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/t22_reg/CLK
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         33.333      32.084     PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         33.333      32.333     SLICE_X44Y62    cpu_resetn_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         33.333      32.333     SLICE_X44Y62    cpu_resetn_t_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         33.333      32.333     SLICE_X64Y53    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C             n/a            1.000         33.333      32.333     SLICE_X65Y54    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       33.333      126.667    PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         16.667      15.417     SLICE_X66Y44    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         16.667      15.417     SLICE_X66Y44    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         16.667      15.417     SLICE_X66Y44    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         16.667      15.417     SLICE_X66Y44    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         16.667      15.417     SLICE_X66Y44    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         16.667      15.417     SLICE_X66Y44    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         16.667      15.417     SLICE_X66Y44    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         16.667      15.417     SLICE_X66Y44    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         16.667      15.417     SLICE_X66Y44    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         16.667      15.417     SLICE_X66Y44    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         16.667      15.417     SLICE_X66Y44    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         16.667      15.417     SLICE_X66Y44    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         16.667      15.417     SLICE_X66Y44    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         16.667      15.417     SLICE_X66Y44    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         16.667      15.417     SLICE_X66Y44    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         16.667      15.417     SLICE_X66Y44    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         16.667      15.417     SLICE_X66Y44    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         16.667      15.417     SLICE_X66Y44    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         16.667      15.417     SLICE_X66Y44    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         16.667      15.417     SLICE_X66Y44    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_clk_pll
  To Clock:  sys_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        1.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.907ns  (logic 3.225ns (40.789%)  route 4.682ns (59.211%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 8.014 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.146ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.853    -2.146    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/s_aclk
    RAMB36_X0Y3          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     0.308 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.229     2.537    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_4[7]
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.124     2.661 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.661    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_6_n_0
    SLICE_X62Y18         MUXF7 (Prop_muxf7_I1_O)      0.214     2.875 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.875    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X62Y18         MUXF8 (Prop_muxf8_I1_O)      0.088     2.963 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=1, routed)           1.393     4.356    u_axi_ram/ram_rdata[15]
    SLICE_X61Y41         LUT2 (Prop_lut2_I1_O)        0.345     4.701 r  u_axi_ram/u_axi_crossbar_1x2_i_30/O
                         net (fo=2, routed)           1.060     5.761    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rdata[15]
    SLICE_X59Y54         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.506     8.014    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X59Y54         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[15]/C
                         clock pessimism             -0.498     7.516    
                         clock uncertainty           -0.077     7.439    
    SLICE_X59Y54         FDRE (Setup_fdre_C_D)       -0.269     7.170    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                          7.170    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 sys_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.963ns  (logic 0.518ns (6.505%)  route 7.445ns (93.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 8.148 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.810    -2.188    sys_clk
    SLICE_X38Y44         FDRE                                         r  sys_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518    -1.670 f  sys_resetn_reg/Q
                         net (fo=100, routed)         7.445     5.775    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/lopt
    RAMB36_X3Y12         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.640     8.148    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/s_aclk
    RAMB36_X3Y12         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.498     7.649    
                         clock uncertainty           -0.077     7.572    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359     7.213    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.199ns  (logic 3.551ns (43.312%)  route 4.648ns (56.688%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 8.014 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.146ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.853    -2.146    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/s_aclk
    RAMB36_X0Y3          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     0.308 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.229     2.537    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_4[7]
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.124     2.661 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.661    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_6_n_0
    SLICE_X62Y18         MUXF7 (Prop_muxf7_I1_O)      0.214     2.875 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.875    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X62Y18         MUXF8 (Prop_muxf8_I1_O)      0.088     2.963 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=1, routed)           1.393     4.356    u_axi_ram/ram_rdata[15]
    SLICE_X61Y41         LUT2 (Prop_lut2_I1_O)        0.345     4.701 r  u_axi_ram/u_axi_crossbar_1x2_i_30/O
                         net (fo=2, routed)           1.026     5.727    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rdata[15]
    SLICE_X58Y54         LUT3 (Prop_lut3_I0_O)        0.326     6.053 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[15]_i_1__0/O
                         net (fo=1, routed)           0.000     6.053    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[15]_i_1__0_n_0
    SLICE_X58Y54         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.506     8.014    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X58Y54         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[15]/C
                         clock pessimism             -0.498     7.516    
                         clock uncertainty           -0.077     7.439    
    SLICE_X58Y54         FDRE (Setup_fdre_C_D)        0.077     7.516    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[15]
  -------------------------------------------------------------------
                         required time                          7.516    
                         arrival time                          -6.053    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 sys_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.926ns  (logic 0.518ns (6.535%)  route 7.408ns (93.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 8.151 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.810    -2.188    sys_clk
    SLICE_X38Y44         FDRE                                         r  sys_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518    -1.670 f  sys_resetn_reg/Q
                         net (fo=100, routed)         7.408     5.738    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/lopt
    RAMB36_X3Y11         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.643     8.151    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/s_aclk
    RAMB36_X3Y11         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.498     7.652    
                         clock uncertainty           -0.077     7.575    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359     7.216    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.216    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 0.982ns (13.225%)  route 6.443ns (86.775%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( 8.045 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.202ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.796    -2.202    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X53Y46         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.746 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=77, routed)          1.177    -0.569    u_axi_ram/m_axi_rready[0]
    SLICE_X44Y47         LUT6 (Prop_lut6_I0_O)        0.124    -0.445 r  u_axi_ram/ram_i_2/O
                         net (fo=18, routed)          0.714     0.268    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_rready
    SLICE_X50Y50         LUT5 (Prop_lut5_I2_O)        0.124     0.392 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_33/O
                         net (fo=62, routed)          0.892     1.284    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_33_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I1_O)        0.124     1.408 f  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/no_softecc_sel_reg.ce_pri.sel_pipe[4]_i_1/O
                         net (fo=17, routed)          1.460     2.868    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[17]_0
    SLICE_X63Y55         LUT4 (Prop_lut4_I0_O)        0.154     3.022 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=4, routed)           2.201     5.223    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ramloop[4].ram.ram_enb
    RAMB36_X1Y22         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.537     8.045    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/s_aclk
    RAMB36_X1Y22         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.506     7.539    
                         clock uncertainty           -0.077     7.461    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.646     6.815    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.815    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.012ns  (logic 3.349ns (41.802%)  route 4.663ns (58.198%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.984ns = ( 8.016 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.146ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.853    -2.146    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/s_aclk
    RAMB36_X0Y3          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     0.308 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.988     2.297    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_4[0]
    SLICE_X62Y16         LUT6 (Prop_lut6_I0_O)        0.124     2.421 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.421    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[8]_INST_0_i_6_n_0
    SLICE_X62Y16         MUXF7 (Prop_muxf7_I1_O)      0.214     2.635 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.635    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[8]_INST_0_i_2_n_0
    SLICE_X62Y16         MUXF8 (Prop_muxf8_I1_O)      0.088     2.723 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[8]_INST_0/O
                         net (fo=1, routed)           1.293     4.016    u_axi_ram/ram_rdata[8]
    SLICE_X52Y41         LUT2 (Prop_lut2_I1_O)        0.319     4.335 r  u_axi_ram/u_axi_crossbar_1x2_i_37/O
                         net (fo=2, routed)           1.381     5.716    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rdata[8]
    SLICE_X48Y60         LUT3 (Prop_lut3_I0_O)        0.150     5.866 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[8]_i_1__0/O
                         net (fo=1, routed)           0.000     5.866    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[8]_i_1__0_n_0
    SLICE_X48Y60         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.508     8.016    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X48Y60         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[8]/C
                         clock pessimism             -0.498     7.518    
                         clock uncertainty           -0.077     7.441    
    SLICE_X48Y60         FDRE (Setup_fdre_C_D)        0.075     7.516    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                          7.516    
                         arrival time                          -5.866    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.396ns  (logic 2.239ns (30.272%)  route 5.157ns (69.728%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 8.072 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.797    -2.201    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X57Y43         FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.745 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[2]/Q
                         net (fo=7, routed)           0.817    -0.928    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r[2]
    SLICE_X55Y43         LUT3 (Prop_lut3_I0_O)        0.124    -0.804 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_37/O
                         net (fo=1, routed)           0.000    -0.804    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_37_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.272 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_32/CO[3]
                         net (fo=1, routed)           0.000    -0.272    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_32_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.158 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_31/CO[3]
                         net (fo=1, routed)           0.000    -0.158    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_31_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.044 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_30/CO[3]
                         net (fo=1, routed)           0.000    -0.044    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_30_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.178 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_27/O[0]
                         net (fo=5, routed)           0.899     1.076    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/p_1_in__0[14]
    SLICE_X52Y43         LUT3 (Prop_lut3_I2_O)        0.325     1.401 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_5__0/O
                         net (fo=10, routed)          0.847     2.248    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X51Y43         LUT5 (Prop_lut5_I4_O)        0.352     2.600 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11/O
                         net (fo=4, routed)           2.595     5.195    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ramloop[9].ram.ram_ena
    RAMB36_X0Y18         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.564     8.072    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/s_aclk
    RAMB36_X0Y18         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     7.573    
                         clock uncertainty           -0.077     7.496    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651     6.845    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.845    
                         arrival time                          -5.195    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.652ns  (required time - arrival time)
  Source:                 sys_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.744ns  (logic 0.518ns (6.689%)  route 7.226ns (93.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( 8.143 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.810    -2.188    sys_clk
    SLICE_X38Y44         FDRE                                         r  sys_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518    -1.670 f  sys_resetn_reg/Q
                         net (fo=100, routed)         7.226     5.556    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/lopt
    RAMB36_X2Y11         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.635     8.143    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/s_aclk
    RAMB36_X2Y11         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.498     7.644    
                         clock uncertainty           -0.077     7.567    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359     7.208    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.208    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                  1.652    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 sys_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.811ns  (logic 0.518ns (6.632%)  route 7.293ns (93.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.726ns = ( 8.274 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.810    -2.188    sys_clk
    SLICE_X38Y44         FDRE                                         r  sys_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518    -1.670 f  sys_resetn_reg/Q
                         net (fo=100, routed)         7.293     5.623    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/lopt
    RAMB36_X2Y9          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.766     8.274    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/s_aclk
    RAMB36_X2Y9          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.490     7.784    
                         clock uncertainty           -0.077     7.707    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359     7.348    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.348    
                         arrival time                          -5.623    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 sys_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.631ns  (logic 0.518ns (6.788%)  route 7.113ns (93.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 8.144 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.810    -2.188    sys_clk
    SLICE_X38Y44         FDRE                                         r  sys_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518    -1.670 f  sys_resetn_reg/Q
                         net (fo=100, routed)         7.113     5.443    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/lopt
    RAMB36_X3Y13         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.636     8.144    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/s_aclk
    RAMB36_X3Y13         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.498     7.645    
                         clock uncertainty           -0.077     7.568    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359     7.209    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.209    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                  1.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.062%)  route 0.229ns (61.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.628    -0.465    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X55Y45         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[58]/Q
                         net (fo=9, routed)           0.229    -0.094    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/D[0]
    SLICE_X51Y43         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.903    -0.227    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X51Y43         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[0]/C
                         clock pessimism              0.029    -0.199    
    SLICE_X51Y43         FDRE (Hold_fdre_C_D)         0.070    -0.129    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.282%)  route 0.227ns (61.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.628    -0.465    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X55Y45         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[59]/Q
                         net (fo=9, routed)           0.227    -0.096    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/D[1]
    SLICE_X51Y43         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.903    -0.227    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X51Y43         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[1]/C
                         clock pessimism              0.029    -0.199    
    SLICE_X51Y43         FDRE (Hold_fdre_C_D)         0.066    -0.133    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.307%)  route 0.237ns (62.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.562    -0.531    u_confreg/sys_clk
    SLICE_X55Y55         FDRE                                         r  u_confreg/conf_wdata_r1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  u_confreg/conf_wdata_r1_reg[22]/Q
                         net (fo=1, routed)           0.237    -0.153    u_confreg/conf_wdata_r1[22]
    SLICE_X43Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.836    -0.294    u_confreg/sys_clk
    SLICE_X43Y55         FDRE                                         r  u_confreg/conf_wdata_r2_reg[22]/C
                         clock pessimism              0.032    -0.262    
    SLICE_X43Y55         FDRE (Hold_fdre_C_D)         0.070    -0.192    u_confreg/conf_wdata_r2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.164ns (24.083%)  route 0.517ns (75.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.564    -0.529    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X50Y50         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.517     0.152    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.902    -0.228    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X56Y42         RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism              0.032    -0.196    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.113    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.164ns (24.083%)  route 0.517ns (75.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.564    -0.529    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X50Y50         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.517     0.152    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.902    -0.228    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X56Y42         RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism              0.032    -0.196    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.113    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.164ns (24.083%)  route 0.517ns (75.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.564    -0.529    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X50Y50         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.517     0.152    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.902    -0.228    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X56Y42         RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
                         clock pessimism              0.032    -0.196    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.113    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.164ns (24.083%)  route 0.517ns (75.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.564    -0.529    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X50Y50         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.517     0.152    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.902    -0.228    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X56Y42         RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism              0.032    -0.196    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.113    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.164ns (24.083%)  route 0.517ns (75.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.564    -0.529    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X50Y50         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.517     0.152    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.902    -0.228    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X56Y42         RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
                         clock pessimism              0.032    -0.196    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.113    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.164ns (24.083%)  route 0.517ns (75.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.564    -0.529    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X50Y50         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.517     0.152    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X56Y42         RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.902    -0.228    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X56Y42         RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
                         clock pessimism              0.032    -0.196    
    SLICE_X56Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.113    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.164ns (24.083%)  route 0.517ns (75.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.564    -0.529    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X50Y50         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.517     0.152    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X56Y42         RAMS32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.902    -0.228    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X56Y42         RAMS32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
                         clock pessimism              0.032    -0.196    
    SLICE_X56Y42         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.113    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y21    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y21    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y19    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y19    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y19    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y19    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y18    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y18    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y19    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y19    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.621ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.332ns  (logic 0.456ns (34.246%)  route 0.876ns (65.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.876     1.332    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X54Y55         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y55         FDRE (Setup_fdre_C_D)       -0.047     9.953    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                  8.621    

Slack (MET) :             8.632ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.102ns  (logic 0.419ns (38.038%)  route 0.683ns (61.962%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.683     1.102    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X40Y43         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)       -0.266     9.734    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                  8.632    

Slack (MET) :             8.633ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.102ns  (logic 0.419ns (38.026%)  route 0.683ns (61.974%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.683     1.102    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X52Y57         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y57         FDRE (Setup_fdre_C_D)       -0.265     9.735    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                  8.633    

Slack (MET) :             8.707ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.190ns  (logic 0.456ns (38.332%)  route 0.734ns (61.668%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.734     1.190    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X52Y58         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y58         FDRE (Setup_fdre_C_D)       -0.103     9.897    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -1.190    
  -------------------------------------------------------------------
                         slack                                  8.707    

Slack (MET) :             8.712ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.018ns  (logic 0.419ns (41.151%)  route 0.599ns (58.849%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.599     1.018    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X52Y57         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y57         FDRE (Setup_fdre_C_D)       -0.270     9.730    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                  8.712    

Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.002ns  (logic 0.419ns (41.815%)  route 0.583ns (58.185%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.583     1.002    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X65Y54         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y54         FDRE (Setup_fdre_C_D)       -0.270     9.730    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             8.748ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.032ns  (logic 0.419ns (40.607%)  route 0.613ns (59.393%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X57Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.613     1.032    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X58Y52         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y52         FDRE (Setup_fdre_C_D)       -0.220     9.780    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.032    
  -------------------------------------------------------------------
                         slack                                  8.748    

Slack (MET) :             8.772ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.471%)  route 0.591ns (58.529%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.591     1.010    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X54Y55         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y55         FDRE (Setup_fdre_C_D)       -0.218     9.782    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  8.772    

Slack (MET) :             8.823ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.154%)  route 0.626ns (57.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.626     1.082    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X52Y54         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y54         FDRE (Setup_fdre_C_D)       -0.095     9.905    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                  8.823    

Slack (MET) :             8.831ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.076ns  (logic 0.456ns (42.365%)  route 0.620ns (57.635%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.620     1.076    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X65Y54         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y54         FDRE (Setup_fdre_C_D)       -0.093     9.907    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                  8.831    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  sys_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack       31.868ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.868ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.199ns  (logic 0.419ns (34.947%)  route 0.780ns (65.053%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.780     1.199    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X65Y53         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X65Y53         FDRE (Setup_fdre_C_D)       -0.266    33.067    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         33.067    
                         arrival time                          -1.199    
  -------------------------------------------------------------------
                         slack                                 31.868    

Slack (MET) :             31.973ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.267ns  (logic 0.456ns (36.000%)  route 0.811ns (64.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.811     1.267    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X67Y50         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X67Y50         FDRE (Setup_fdre_C_D)       -0.093    33.240    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         33.240    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                 31.973    

Slack (MET) :             31.996ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.244ns  (logic 0.518ns (41.635%)  route 0.726ns (58.365%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.726     1.244    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X71Y52         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X71Y52         FDRE (Setup_fdre_C_D)       -0.093    33.240    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         33.240    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 31.996    

Slack (MET) :             32.055ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.556%)  route 0.589ns (58.444%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.589     1.008    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X40Y44         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)       -0.270    33.063    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 32.055    

Slack (MET) :             32.065ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.221ns  (logic 0.456ns (37.348%)  route 0.765ns (62.652%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.765     1.221    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X58Y57         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X58Y57         FDRE (Setup_fdre_C_D)       -0.047    33.286    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         33.286    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                 32.065    

Slack (MET) :             32.067ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.173ns  (logic 0.456ns (38.879%)  route 0.717ns (61.121%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.717     1.173    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X41Y42         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X41Y42         FDRE (Setup_fdre_C_D)       -0.093    33.240    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         33.240    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                 32.067    

Slack (MET) :             32.075ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        0.992ns  (logic 0.419ns (42.226%)  route 0.573ns (57.774%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.573     0.992    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X71Y53         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X71Y53         FDRE (Setup_fdre_C_D)       -0.266    33.067    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         33.067    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                 32.075    

Slack (MET) :             32.090ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.198ns  (logic 0.456ns (38.050%)  route 0.742ns (61.950%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.742     1.198    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X50Y52         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X50Y52         FDRE (Setup_fdre_C_D)       -0.045    33.288    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         33.288    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                 32.090    

Slack (MET) :             32.103ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.135ns  (logic 0.456ns (40.161%)  route 0.679ns (59.839%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.679     1.135    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X68Y50         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X68Y50         FDRE (Setup_fdre_C_D)       -0.095    33.238    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         33.238    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                 32.103    

Slack (MET) :             32.121ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.117ns  (logic 0.456ns (40.833%)  route 0.661ns (59.167%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50                                      0.000     0.000 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.661     1.117    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X67Y50         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X67Y50         FDRE (Setup_fdre_C_D)       -0.095    33.238    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         33.238    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                 32.121    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack       22.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.990ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[0]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.801ns  (logic 0.580ns (5.918%)  route 9.221ns (94.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 31.429 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.629    -2.369    cpu_clk
    SLICE_X44Y62         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.913 r  cpu_resetn_reg/Q
                         net (fo=185, routed)         0.522    -1.391    u_cpu/cache/i_cache_simple/cpu_resetn
    SLICE_X44Y62         LUT1 (Prop_lut1_I0_O)        0.124    -1.267 f  u_cpu/cache/i_cache_simple/FSM_onehot_state[1]_i_1__0/O
                         net (fo=2741, routed)        8.699     7.432    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/rst
    SLICE_X79Y100        FDCE                                         f  u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.588    31.429    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/cpu_clk
    SLICE_X79Y100        FDCE                                         r  u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[0]/C
                         clock pessimism             -0.506    30.923    
                         clock uncertainty           -0.095    30.827    
    SLICE_X79Y100        FDCE (Recov_fdce_C_CLR)     -0.405    30.422    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[0]
  -------------------------------------------------------------------
                         required time                         30.422    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                 22.990    

Slack (MET) :             22.990ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[1]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.801ns  (logic 0.580ns (5.918%)  route 9.221ns (94.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 31.429 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.629    -2.369    cpu_clk
    SLICE_X44Y62         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.913 r  cpu_resetn_reg/Q
                         net (fo=185, routed)         0.522    -1.391    u_cpu/cache/i_cache_simple/cpu_resetn
    SLICE_X44Y62         LUT1 (Prop_lut1_I0_O)        0.124    -1.267 f  u_cpu/cache/i_cache_simple/FSM_onehot_state[1]_i_1__0/O
                         net (fo=2741, routed)        8.699     7.432    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/rst
    SLICE_X79Y100        FDCE                                         f  u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.588    31.429    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/cpu_clk
    SLICE_X79Y100        FDCE                                         r  u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[1]/C
                         clock pessimism             -0.506    30.923    
                         clock uncertainty           -0.095    30.827    
    SLICE_X79Y100        FDCE (Recov_fdce_C_CLR)     -0.405    30.422    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[1]
  -------------------------------------------------------------------
                         required time                         30.422    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                 22.990    

Slack (MET) :             23.447ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[10]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.256ns  (logic 0.580ns (6.266%)  route 8.676ns (93.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 31.341 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.629    -2.369    cpu_clk
    SLICE_X44Y62         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.913 r  cpu_resetn_reg/Q
                         net (fo=185, routed)         0.522    -1.391    u_cpu/cache/i_cache_simple/cpu_resetn
    SLICE_X44Y62         LUT1 (Prop_lut1_I0_O)        0.124    -1.267 f  u_cpu/cache/i_cache_simple/FSM_onehot_state[1]_i_1__0/O
                         net (fo=2741, routed)        8.154     6.887    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/rst
    SLICE_X71Y102        FDCE                                         f  u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.500    31.341    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/cpu_clk
    SLICE_X71Y102        FDCE                                         r  u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[10]/C
                         clock pessimism             -0.506    30.835    
                         clock uncertainty           -0.095    30.739    
    SLICE_X71Y102        FDCE (Recov_fdce_C_CLR)     -0.405    30.334    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[10]
  -------------------------------------------------------------------
                         required time                         30.334    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                 23.447    

Slack (MET) :             23.479ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[2]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 0.580ns (6.220%)  route 8.745ns (93.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 31.433 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.629    -2.369    cpu_clk
    SLICE_X44Y62         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.913 r  cpu_resetn_reg/Q
                         net (fo=185, routed)         0.522    -1.391    u_cpu/cache/i_cache_simple/cpu_resetn
    SLICE_X44Y62         LUT1 (Prop_lut1_I0_O)        0.124    -1.267 f  u_cpu/cache/i_cache_simple/FSM_onehot_state[1]_i_1__0/O
                         net (fo=2741, routed)        8.223     6.956    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/rst
    SLICE_X72Y96         FDCE                                         f  u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.592    31.433    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/cpu_clk
    SLICE_X72Y96         FDCE                                         r  u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[2]/C
                         clock pessimism             -0.498    30.935    
                         clock uncertainty           -0.095    30.840    
    SLICE_X72Y96         FDCE (Recov_fdce_C_CLR)     -0.405    30.435    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[2]
  -------------------------------------------------------------------
                         required time                         30.435    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                 23.479    

Slack (MET) :             23.479ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[7]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 0.580ns (6.220%)  route 8.745ns (93.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 31.433 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.629    -2.369    cpu_clk
    SLICE_X44Y62         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.913 r  cpu_resetn_reg/Q
                         net (fo=185, routed)         0.522    -1.391    u_cpu/cache/i_cache_simple/cpu_resetn
    SLICE_X44Y62         LUT1 (Prop_lut1_I0_O)        0.124    -1.267 f  u_cpu/cache/i_cache_simple/FSM_onehot_state[1]_i_1__0/O
                         net (fo=2741, routed)        8.223     6.956    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/rst
    SLICE_X72Y96         FDCE                                         f  u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.592    31.433    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/cpu_clk
    SLICE_X72Y96         FDCE                                         r  u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[7]/C
                         clock pessimism             -0.498    30.935    
                         clock uncertainty           -0.095    30.840    
    SLICE_X72Y96         FDCE (Recov_fdce_C_CLR)     -0.405    30.435    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[7]
  -------------------------------------------------------------------
                         required time                         30.435    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                 23.479    

Slack (MET) :             23.570ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[17]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 0.580ns (6.350%)  route 8.553ns (93.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 31.341 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.629    -2.369    cpu_clk
    SLICE_X44Y62         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.913 r  cpu_resetn_reg/Q
                         net (fo=185, routed)         0.522    -1.391    u_cpu/cache/i_cache_simple/cpu_resetn
    SLICE_X44Y62         LUT1 (Prop_lut1_I0_O)        0.124    -1.267 f  u_cpu/cache/i_cache_simple/FSM_onehot_state[1]_i_1__0/O
                         net (fo=2741, routed)        8.031     6.764    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/rst
    SLICE_X68Y101        FDCE                                         f  u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.500    31.341    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/cpu_clk
    SLICE_X68Y101        FDCE                                         r  u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[17]/C
                         clock pessimism             -0.506    30.835    
                         clock uncertainty           -0.095    30.739    
    SLICE_X68Y101        FDCE (Recov_fdce_C_CLR)     -0.405    30.334    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[17]
  -------------------------------------------------------------------
                         required time                         30.334    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                 23.570    

Slack (MET) :             23.570ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[20]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 0.580ns (6.350%)  route 8.553ns (93.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 31.341 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.629    -2.369    cpu_clk
    SLICE_X44Y62         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.913 r  cpu_resetn_reg/Q
                         net (fo=185, routed)         0.522    -1.391    u_cpu/cache/i_cache_simple/cpu_resetn
    SLICE_X44Y62         LUT1 (Prop_lut1_I0_O)        0.124    -1.267 f  u_cpu/cache/i_cache_simple/FSM_onehot_state[1]_i_1__0/O
                         net (fo=2741, routed)        8.031     6.764    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/rst
    SLICE_X68Y101        FDCE                                         f  u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.500    31.341    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/cpu_clk
    SLICE_X68Y101        FDCE                                         r  u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[20]/C
                         clock pessimism             -0.506    30.835    
                         clock uncertainty           -0.095    30.739    
    SLICE_X68Y101        FDCE (Recov_fdce_C_CLR)     -0.405    30.334    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[20]
  -------------------------------------------------------------------
                         required time                         30.334    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                 23.570    

Slack (MET) :             23.570ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[22]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 0.580ns (6.350%)  route 8.553ns (93.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 31.341 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.629    -2.369    cpu_clk
    SLICE_X44Y62         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.913 r  cpu_resetn_reg/Q
                         net (fo=185, routed)         0.522    -1.391    u_cpu/cache/i_cache_simple/cpu_resetn
    SLICE_X44Y62         LUT1 (Prop_lut1_I0_O)        0.124    -1.267 f  u_cpu/cache/i_cache_simple/FSM_onehot_state[1]_i_1__0/O
                         net (fo=2741, routed)        8.031     6.764    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/rst
    SLICE_X68Y101        FDCE                                         f  u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.500    31.341    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/cpu_clk
    SLICE_X68Y101        FDCE                                         r  u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[22]/C
                         clock pessimism             -0.506    30.835    
                         clock uncertainty           -0.095    30.739    
    SLICE_X68Y101        FDCE (Recov_fdce_C_CLR)     -0.405    30.334    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[22]
  -------------------------------------------------------------------
                         required time                         30.334    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                 23.570    

Slack (MET) :             23.570ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[23]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 0.580ns (6.350%)  route 8.553ns (93.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 31.341 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.629    -2.369    cpu_clk
    SLICE_X44Y62         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.913 r  cpu_resetn_reg/Q
                         net (fo=185, routed)         0.522    -1.391    u_cpu/cache/i_cache_simple/cpu_resetn
    SLICE_X44Y62         LUT1 (Prop_lut1_I0_O)        0.124    -1.267 f  u_cpu/cache/i_cache_simple/FSM_onehot_state[1]_i_1__0/O
                         net (fo=2741, routed)        8.031     6.764    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/rst
    SLICE_X68Y101        FDCE                                         f  u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.500    31.341    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/cpu_clk
    SLICE_X68Y101        FDCE                                         r  u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[23]/C
                         clock pessimism             -0.506    30.835    
                         clock uncertainty           -0.095    30.739    
    SLICE_X68Y101        FDCE (Recov_fdce_C_CLR)     -0.405    30.334    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[23]
  -------------------------------------------------------------------
                         required time                         30.334    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                 23.570    

Slack (MET) :             23.590ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[14]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (cpu_clk_clk_pll rise@33.333ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.114ns  (logic 0.580ns (6.364%)  route 8.534ns (93.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 31.341 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.629    -2.369    cpu_clk
    SLICE_X44Y62         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.913 r  cpu_resetn_reg/Q
                         net (fo=185, routed)         0.522    -1.391    u_cpu/cache/i_cache_simple/cpu_resetn
    SLICE_X44Y62         LUT1 (Prop_lut1_I0_O)        0.124    -1.267 f  u_cpu/cache/i_cache_simple/FSM_onehot_state[1]_i_1__0/O
                         net (fo=2741, routed)        8.012     6.745    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/rst
    SLICE_X67Y101        FDCE                                         f  u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    35.985    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    28.116 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    29.750    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.841 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        1.500    31.341    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/cpu_clk
    SLICE_X67Y101        FDCE                                         r  u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[14]/C
                         clock pessimism             -0.506    30.835    
                         clock uncertainty           -0.095    30.739    
    SLICE_X67Y101        FDCE (Recov_fdce_C_CLR)     -0.405    30.334    u_cpu/mips_with_sram_like/mips_core/datapath/except_inst_addr/q_reg[14]
  -------------------------------------------------------------------
                         required time                         30.334    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                 23.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.190%)  route 0.152ns (51.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.563    -0.530    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X52Y51         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDPE (Prop_fdpe_C_Q)         0.141    -0.389 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.238    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y51         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.833    -0.297    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X54Y51         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.217    -0.514    
    SLICE_X54Y51         FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.190%)  route 0.152ns (51.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.563    -0.530    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X52Y51         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDPE (Prop_fdpe_C_Q)         0.141    -0.389 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.238    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y51         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.833    -0.297    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X54Y51         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.217    -0.514    
    SLICE_X54Y51         FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.190%)  route 0.152ns (51.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.563    -0.530    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X52Y51         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDPE (Prop_fdpe_C_Q)         0.141    -0.389 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.238    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y51         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.833    -0.297    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X54Y51         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.217    -0.514    
    SLICE_X54Y51         FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.190%)  route 0.152ns (51.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.563    -0.530    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X52Y51         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDPE (Prop_fdpe_C_Q)         0.141    -0.389 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.238    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y51         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.833    -0.297    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X54Y51         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.217    -0.514    
    SLICE_X54Y51         FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.190%)  route 0.152ns (51.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.563    -0.530    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X52Y51         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDPE (Prop_fdpe_C_Q)         0.141    -0.389 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.238    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y51         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.833    -0.297    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X54Y51         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.217    -0.514    
    SLICE_X54Y51         FDCE (Remov_fdce_C_CLR)     -0.067    -0.581    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.190%)  route 0.152ns (51.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.563    -0.530    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X52Y51         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDPE (Prop_fdpe_C_Q)         0.141    -0.389 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.238    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y51         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.833    -0.297    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X54Y51         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.217    -0.514    
    SLICE_X54Y51         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.585    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.190%)  route 0.152ns (51.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.563    -0.530    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X52Y51         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDPE (Prop_fdpe_C_Q)         0.141    -0.389 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.238    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y51         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.833    -0.297    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X54Y51         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.217    -0.514    
    SLICE_X54Y51         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.585    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.194%)  route 0.162ns (55.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.563    -0.530    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X55Y52         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.162    -0.241    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X61Y52         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.836    -0.294    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X61Y52         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.197    -0.491    
    SLICE_X61Y52         FDCE (Remov_fdce_C_CLR)     -0.146    -0.637    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.194%)  route 0.162ns (55.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.563    -0.530    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X55Y52         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.162    -0.241    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X61Y52         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.836    -0.294    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X61Y52         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.197    -0.491    
    SLICE_X61Y52         FDCE (Remov_fdce_C_CLR)     -0.146    -0.637    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.194%)  route 0.162ns (55.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.563    -0.530    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X55Y52         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.162    -0.241    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X61Y52         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=6359, routed)        0.836    -0.294    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X61Y52         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.197    -0.491    
    SLICE_X61Y52         FDCE (Remov_fdce_C_CLR)     -0.146    -0.637    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.397    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_clk_pll
  To Clock:  sys_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.089ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.456ns (19.692%)  route 1.860ns (80.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 8.183 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.804    -2.194    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X51Y49         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.738 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.860     0.122    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X64Y49         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.675     8.183    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X64Y49         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.490     7.693    
                         clock uncertainty           -0.077     7.616    
    SLICE_X64Y49         FDCE (Recov_fdce_C_CLR)     -0.405     7.211    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.211    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  7.089    

Slack (MET) :             7.089ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.456ns (19.692%)  route 1.860ns (80.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 8.183 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.804    -2.194    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X51Y49         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.738 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.860     0.122    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X64Y49         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.675     8.183    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X64Y49         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.490     7.693    
                         clock uncertainty           -0.077     7.616    
    SLICE_X64Y49         FDCE (Recov_fdce_C_CLR)     -0.405     7.211    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.211    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  7.089    

Slack (MET) :             7.135ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.456ns (19.692%)  route 1.860ns (80.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 8.183 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.804    -2.194    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X51Y49         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.738 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.860     0.122    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X64Y49         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.675     8.183    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X64Y49         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.490     7.693    
                         clock uncertainty           -0.077     7.616    
    SLICE_X64Y49         FDPE (Recov_fdpe_C_PRE)     -0.359     7.257    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.257    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  7.135    

Slack (MET) :             7.135ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.456ns (19.692%)  route 1.860ns (80.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 8.183 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.804    -2.194    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X51Y49         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.738 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.860     0.122    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X64Y49         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.675     8.183    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X64Y49         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.490     7.693    
                         clock uncertainty           -0.077     7.616    
    SLICE_X64Y49         FDPE (Recov_fdpe_C_PRE)     -0.359     7.257    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          7.257    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  7.135    

Slack (MET) :             7.135ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.456ns (19.692%)  route 1.860ns (80.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 8.183 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.804    -2.194    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X51Y49         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.738 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.860     0.122    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X64Y49         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.675     8.183    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X64Y49         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.490     7.693    
                         clock uncertainty           -0.077     7.616    
    SLICE_X64Y49         FDPE (Recov_fdpe_C_PRE)     -0.359     7.257    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.257    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  7.135    

Slack (MET) :             7.135ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.456ns (19.692%)  route 1.860ns (80.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 8.183 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.804    -2.194    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X51Y49         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.738 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.860     0.122    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X64Y49         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.675     8.183    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X64Y49         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.490     7.693    
                         clock uncertainty           -0.077     7.616    
    SLICE_X64Y49         FDPE (Recov_fdpe_C_PRE)     -0.359     7.257    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          7.257    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  7.135    

Slack (MET) :             7.293ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.456ns (21.625%)  route 1.653ns (78.375%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 8.180 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.804    -2.194    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X51Y49         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.738 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.653    -0.085    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X59Y48         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.672     8.180    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X59Y48         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.490     7.690    
                         clock uncertainty           -0.077     7.613    
    SLICE_X59Y48         FDCE (Recov_fdce_C_CLR)     -0.405     7.208    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          7.208    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  7.293    

Slack (MET) :             7.314ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.456ns (21.343%)  route 1.680ns (78.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 8.183 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.804    -2.194    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X51Y49         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.738 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.680    -0.058    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X67Y49         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.675     8.183    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X67Y49         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.490     7.693    
                         clock uncertainty           -0.077     7.616    
    SLICE_X67Y49         FDPE (Recov_fdpe_C_PRE)     -0.359     7.257    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.257    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  7.314    

Slack (MET) :             7.339ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.456ns (21.625%)  route 1.653ns (78.375%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 8.180 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.804    -2.194    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X51Y49         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.738 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.653    -0.085    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X59Y48         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.672     8.180    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X59Y48         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.490     7.690    
                         clock uncertainty           -0.077     7.613    
    SLICE_X59Y48         FDPE (Recov_fdpe_C_PRE)     -0.359     7.254    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.254    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  7.339    

Slack (MET) :             7.339ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_pll rise@10.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.456ns (21.625%)  route 1.653ns (78.375%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 8.180 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.804    -2.194    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X51Y49         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.738 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.653    -0.085    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X59Y48         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        1.672     8.180    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X59Y48         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.490     7.690    
                         clock uncertainty           -0.077     7.613    
    SLICE_X59Y48         FDPE (Recov_fdpe_C_PRE)     -0.359     7.254    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          7.254    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  7.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.561%)  route 0.196ns (60.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.565    -0.528    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X49Y51         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDPE (Prop_fdpe_C_Q)         0.128    -0.400 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.196    -0.205    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X53Y50         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.833    -0.297    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X53Y50         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.032    -0.265    
    SLICE_X53Y50         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.414    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.561%)  route 0.196ns (60.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.565    -0.528    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X49Y51         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDPE (Prop_fdpe_C_Q)         0.128    -0.400 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.196    -0.205    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X53Y50         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.833    -0.297    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X53Y50         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.032    -0.265    
    SLICE_X53Y50         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.414    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.330%)  route 0.206ns (61.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.629    -0.464    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X53Y49         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDPE (Prop_fdpe_C_Q)         0.128    -0.336 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.206    -0.130    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X51Y49         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.904    -0.226    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X51Y49         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.029    -0.198    
    SLICE_X51Y49         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.347    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.942%)  route 0.300ns (68.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.630    -0.463    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X51Y49         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.322 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.300    -0.021    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X52Y46         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.902    -0.228    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X52Y46         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.029    -0.200    
    SLICE_X52Y46         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.295    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.579%)  route 0.410ns (74.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.565    -0.528    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X59Y51         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.410     0.023    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X69Y49         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.909    -0.221    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X69Y49         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.032    -0.189    
    SLICE_X69Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.281    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.579%)  route 0.410ns (74.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.565    -0.528    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X59Y51         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.410     0.023    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X69Y49         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.909    -0.221    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X69Y49         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.032    -0.189    
    SLICE_X69Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.281    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.579%)  route 0.410ns (74.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.565    -0.528    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X59Y51         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.410     0.023    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X69Y49         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.909    -0.221    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X69Y49         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.032    -0.189    
    SLICE_X69Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.281    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.579%)  route 0.410ns (74.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.565    -0.528    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X59Y51         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.410     0.023    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X69Y49         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.909    -0.221    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X69Y49         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.032    -0.189    
    SLICE_X69Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.281    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.579%)  route 0.410ns (74.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.565    -0.528    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X59Y51         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.410     0.023    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X69Y49         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.909    -0.221    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X69Y49         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.032    -0.189    
    SLICE_X69Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.281    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.579%)  route 0.410ns (74.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.565    -0.528    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X59Y51         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDPE (Prop_fdpe_C_Q)         0.141    -0.387 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.410     0.023    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X69Y49         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=2012, routed)        0.909    -0.221    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X69Y49         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.032    -0.189    
    SLICE_X69Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.281    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.304    





