Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Oct  4 22:56:16 2020
| Host         : SHINRA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab5_timing_summary_routed.rpt -pb Lab5_timing_summary_routed.pb -rpx Lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab5
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: Pog/outsignal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.217        0.000                      0                   55        0.339        0.000                      0                   55        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.217        0.000                      0                   55        0.339        0.000                      0                   55        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 Pog/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pog/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.909ns (35.891%)  route 3.410ns (64.109%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.708     5.311    Pog/clock
    SLICE_X0Y72          FDRE                                         r  Pog/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Pog/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     6.414    Pog/counter_reg[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.994 r  Pog/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.994    Pog/counter_reg[0]_i_9_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  Pog/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.108    Pog/counter_reg[0]_i_10_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  Pog/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.231    Pog/counter_reg[0]_i_11_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.453 r  Pog/counter_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.816     8.269    Pog/p_0_in[13]
    SLICE_X2Y75          LUT6 (Prop_lut6_I0_O)        0.299     8.568 r  Pog/counter[0]_i_6/O
                         net (fo=2, routed)           0.947     9.515    Pog/counter[0]_i_6_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I3_O)        0.124     9.639 r  Pog/counter[0]_i_1/O
                         net (fo=27, routed)          0.991    10.630    Pog/counter[0]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  Pog/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.591    15.014    Pog/clock
    SLICE_X0Y72          FDRE                                         r  Pog/counter_reg[0]/C
                         clock pessimism              0.297    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    14.846    Pog/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 Pog/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pog/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.909ns (35.891%)  route 3.410ns (64.109%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.708     5.311    Pog/clock
    SLICE_X0Y72          FDRE                                         r  Pog/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Pog/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     6.414    Pog/counter_reg[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.994 r  Pog/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.994    Pog/counter_reg[0]_i_9_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  Pog/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.108    Pog/counter_reg[0]_i_10_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  Pog/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.231    Pog/counter_reg[0]_i_11_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.453 r  Pog/counter_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.816     8.269    Pog/p_0_in[13]
    SLICE_X2Y75          LUT6 (Prop_lut6_I0_O)        0.299     8.568 r  Pog/counter[0]_i_6/O
                         net (fo=2, routed)           0.947     9.515    Pog/counter[0]_i_6_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I3_O)        0.124     9.639 r  Pog/counter[0]_i_1/O
                         net (fo=27, routed)          0.991    10.630    Pog/counter[0]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  Pog/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.591    15.014    Pog/clock
    SLICE_X0Y72          FDRE                                         r  Pog/counter_reg[1]/C
                         clock pessimism              0.297    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    14.846    Pog/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 Pog/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pog/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.909ns (35.891%)  route 3.410ns (64.109%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.708     5.311    Pog/clock
    SLICE_X0Y72          FDRE                                         r  Pog/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Pog/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     6.414    Pog/counter_reg[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.994 r  Pog/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.994    Pog/counter_reg[0]_i_9_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  Pog/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.108    Pog/counter_reg[0]_i_10_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  Pog/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.231    Pog/counter_reg[0]_i_11_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.453 r  Pog/counter_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.816     8.269    Pog/p_0_in[13]
    SLICE_X2Y75          LUT6 (Prop_lut6_I0_O)        0.299     8.568 r  Pog/counter[0]_i_6/O
                         net (fo=2, routed)           0.947     9.515    Pog/counter[0]_i_6_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I3_O)        0.124     9.639 r  Pog/counter[0]_i_1/O
                         net (fo=27, routed)          0.991    10.630    Pog/counter[0]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  Pog/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.591    15.014    Pog/clock
    SLICE_X0Y72          FDRE                                         r  Pog/counter_reg[2]/C
                         clock pessimism              0.297    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    14.846    Pog/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 Pog/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pog/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.909ns (35.891%)  route 3.410ns (64.109%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.708     5.311    Pog/clock
    SLICE_X0Y72          FDRE                                         r  Pog/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Pog/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     6.414    Pog/counter_reg[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.994 r  Pog/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.994    Pog/counter_reg[0]_i_9_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  Pog/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.108    Pog/counter_reg[0]_i_10_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  Pog/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.231    Pog/counter_reg[0]_i_11_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.453 r  Pog/counter_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.816     8.269    Pog/p_0_in[13]
    SLICE_X2Y75          LUT6 (Prop_lut6_I0_O)        0.299     8.568 r  Pog/counter[0]_i_6/O
                         net (fo=2, routed)           0.947     9.515    Pog/counter[0]_i_6_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I3_O)        0.124     9.639 r  Pog/counter[0]_i_1/O
                         net (fo=27, routed)          0.991    10.630    Pog/counter[0]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  Pog/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.591    15.014    Pog/clock
    SLICE_X0Y72          FDRE                                         r  Pog/counter_reg[3]/C
                         clock pessimism              0.297    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    14.846    Pog/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.286ns  (required time - arrival time)
  Source:                 Pog/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pog/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 1.909ns (36.523%)  route 3.318ns (63.477%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.708     5.311    Pog/clock
    SLICE_X0Y72          FDRE                                         r  Pog/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Pog/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     6.414    Pog/counter_reg[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.994 r  Pog/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.994    Pog/counter_reg[0]_i_9_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  Pog/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.108    Pog/counter_reg[0]_i_10_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  Pog/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.231    Pog/counter_reg[0]_i_11_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.453 r  Pog/counter_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.816     8.269    Pog/p_0_in[13]
    SLICE_X2Y75          LUT6 (Prop_lut6_I0_O)        0.299     8.568 r  Pog/counter[0]_i_6/O
                         net (fo=2, routed)           0.947     9.515    Pog/counter[0]_i_6_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I3_O)        0.124     9.639 r  Pog/counter[0]_i_1/O
                         net (fo=27, routed)          0.899    10.537    Pog/counter[0]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  Pog/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590    15.013    Pog/clock
    SLICE_X0Y73          FDRE                                         r  Pog/counter_reg[4]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y73          FDRE (Setup_fdre_C_R)       -0.429    14.823    Pog/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  4.286    

Slack (MET) :             4.286ns  (required time - arrival time)
  Source:                 Pog/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pog/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 1.909ns (36.523%)  route 3.318ns (63.477%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.708     5.311    Pog/clock
    SLICE_X0Y72          FDRE                                         r  Pog/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Pog/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     6.414    Pog/counter_reg[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.994 r  Pog/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.994    Pog/counter_reg[0]_i_9_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  Pog/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.108    Pog/counter_reg[0]_i_10_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  Pog/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.231    Pog/counter_reg[0]_i_11_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.453 r  Pog/counter_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.816     8.269    Pog/p_0_in[13]
    SLICE_X2Y75          LUT6 (Prop_lut6_I0_O)        0.299     8.568 r  Pog/counter[0]_i_6/O
                         net (fo=2, routed)           0.947     9.515    Pog/counter[0]_i_6_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I3_O)        0.124     9.639 r  Pog/counter[0]_i_1/O
                         net (fo=27, routed)          0.899    10.537    Pog/counter[0]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  Pog/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590    15.013    Pog/clock
    SLICE_X0Y73          FDRE                                         r  Pog/counter_reg[5]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y73          FDRE (Setup_fdre_C_R)       -0.429    14.823    Pog/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  4.286    

Slack (MET) :             4.286ns  (required time - arrival time)
  Source:                 Pog/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pog/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 1.909ns (36.523%)  route 3.318ns (63.477%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.708     5.311    Pog/clock
    SLICE_X0Y72          FDRE                                         r  Pog/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Pog/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     6.414    Pog/counter_reg[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.994 r  Pog/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.994    Pog/counter_reg[0]_i_9_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  Pog/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.108    Pog/counter_reg[0]_i_10_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  Pog/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.231    Pog/counter_reg[0]_i_11_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.453 r  Pog/counter_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.816     8.269    Pog/p_0_in[13]
    SLICE_X2Y75          LUT6 (Prop_lut6_I0_O)        0.299     8.568 r  Pog/counter[0]_i_6/O
                         net (fo=2, routed)           0.947     9.515    Pog/counter[0]_i_6_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I3_O)        0.124     9.639 r  Pog/counter[0]_i_1/O
                         net (fo=27, routed)          0.899    10.537    Pog/counter[0]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  Pog/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590    15.013    Pog/clock
    SLICE_X0Y73          FDRE                                         r  Pog/counter_reg[6]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y73          FDRE (Setup_fdre_C_R)       -0.429    14.823    Pog/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  4.286    

Slack (MET) :             4.286ns  (required time - arrival time)
  Source:                 Pog/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pog/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 1.909ns (36.523%)  route 3.318ns (63.477%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.708     5.311    Pog/clock
    SLICE_X0Y72          FDRE                                         r  Pog/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Pog/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     6.414    Pog/counter_reg[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.994 r  Pog/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.994    Pog/counter_reg[0]_i_9_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  Pog/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.108    Pog/counter_reg[0]_i_10_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  Pog/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.231    Pog/counter_reg[0]_i_11_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.453 r  Pog/counter_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.816     8.269    Pog/p_0_in[13]
    SLICE_X2Y75          LUT6 (Prop_lut6_I0_O)        0.299     8.568 r  Pog/counter[0]_i_6/O
                         net (fo=2, routed)           0.947     9.515    Pog/counter[0]_i_6_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I3_O)        0.124     9.639 r  Pog/counter[0]_i_1/O
                         net (fo=27, routed)          0.899    10.537    Pog/counter[0]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  Pog/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590    15.013    Pog/clock
    SLICE_X0Y73          FDRE                                         r  Pog/counter_reg[7]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y73          FDRE (Setup_fdre_C_R)       -0.429    14.823    Pog/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  4.286    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 Pog/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pog/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 1.909ns (36.869%)  route 3.269ns (63.131%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.708     5.311    Pog/clock
    SLICE_X0Y72          FDRE                                         r  Pog/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Pog/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     6.414    Pog/counter_reg[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.994 r  Pog/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.994    Pog/counter_reg[0]_i_9_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  Pog/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.108    Pog/counter_reg[0]_i_10_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  Pog/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.231    Pog/counter_reg[0]_i_11_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.453 r  Pog/counter_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.816     8.269    Pog/p_0_in[13]
    SLICE_X2Y75          LUT6 (Prop_lut6_I0_O)        0.299     8.568 r  Pog/counter[0]_i_6/O
                         net (fo=2, routed)           0.947     9.515    Pog/counter[0]_i_6_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I3_O)        0.124     9.639 r  Pog/counter[0]_i_1/O
                         net (fo=27, routed)          0.850    10.488    Pog/counter[0]_i_1_n_0
    SLICE_X0Y74          FDRE                                         r  Pog/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.588    15.011    Pog/clock
    SLICE_X0Y74          FDRE                                         r  Pog/counter_reg[10]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y74          FDRE (Setup_fdre_C_R)       -0.429    14.821    Pog/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 Pog/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pog/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 1.909ns (36.869%)  route 3.269ns (63.131%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.708     5.311    Pog/clock
    SLICE_X0Y72          FDRE                                         r  Pog/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Pog/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     6.414    Pog/counter_reg[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.994 r  Pog/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.994    Pog/counter_reg[0]_i_9_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  Pog/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.108    Pog/counter_reg[0]_i_10_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  Pog/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.231    Pog/counter_reg[0]_i_11_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.453 r  Pog/counter_reg[0]_i_13/O[0]
                         net (fo=1, routed)           0.816     8.269    Pog/p_0_in[13]
    SLICE_X2Y75          LUT6 (Prop_lut6_I0_O)        0.299     8.568 r  Pog/counter[0]_i_6/O
                         net (fo=2, routed)           0.947     9.515    Pog/counter[0]_i_6_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I3_O)        0.124     9.639 r  Pog/counter[0]_i_1/O
                         net (fo=27, routed)          0.850    10.488    Pog/counter[0]_i_1_n_0
    SLICE_X0Y74          FDRE                                         r  Pog/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.588    15.011    Pog/clock
    SLICE_X0Y74          FDRE                                         r  Pog/counter_reg[11]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y74          FDRE (Setup_fdre_C_R)       -0.429    14.821    Pog/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                  4.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 Pog/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pog/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.082%)  route 0.195ns (43.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.510    Pog/clock
    SLICE_X0Y74          FDRE                                         r  Pog/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  Pog/counter_reg[11]/Q
                         net (fo=2, routed)           0.195     1.846    Pog/counter_reg[11]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.954 r  Pog/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.954    Pog/counter_reg[8]_i_1_n_4
    SLICE_X0Y74          FDRE                                         r  Pog/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     2.026    Pog/clock
    SLICE_X0Y74          FDRE                                         r  Pog/counter_reg[11]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    Pog/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 Pog/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pog/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.082%)  route 0.195ns (43.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    Pog/clock
    SLICE_X0Y72          FDRE                                         r  Pog/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Pog/counter_reg[3]/Q
                         net (fo=2, routed)           0.195     1.849    Pog/counter_reg[3]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.957 r  Pog/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.957    Pog/counter_reg[0]_i_2_n_4
    SLICE_X0Y72          FDRE                                         r  Pog/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     2.029    Pog/clock
    SLICE_X0Y72          FDRE                                         r  Pog/counter_reg[3]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    Pog/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 Pog/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pog/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.575%)  route 0.189ns (42.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    Pog/clock
    SLICE_X0Y78          FDRE                                         r  Pog/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Pog/counter_reg[24]/Q
                         net (fo=2, routed)           0.189     1.843    Pog/counter_reg[24]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.958 r  Pog/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.958    Pog/counter_reg[24]_i_1_n_7
    SLICE_X0Y78          FDRE                                         r  Pog/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     2.030    Pog/clock
    SLICE_X0Y78          FDRE                                         r  Pog/counter_reg[24]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    Pog/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 Pog/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pog/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.575%)  route 0.189ns (42.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.510    Pog/clock
    SLICE_X0Y75          FDRE                                         r  Pog/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  Pog/counter_reg[12]/Q
                         net (fo=2, routed)           0.189     1.840    Pog/counter_reg[12]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.955 r  Pog/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.955    Pog/counter_reg[12]_i_1_n_7
    SLICE_X0Y75          FDRE                                         r  Pog/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     2.026    Pog/clock
    SLICE_X0Y75          FDRE                                         r  Pog/counter_reg[12]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    Pog/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 Pog/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pog/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.575%)  route 0.189ns (42.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    Pog/clock
    SLICE_X0Y77          FDRE                                         r  Pog/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Pog/counter_reg[20]/Q
                         net (fo=2, routed)           0.189     1.843    Pog/counter_reg[20]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.958 r  Pog/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.958    Pog/counter_reg[20]_i_1_n_7
    SLICE_X0Y77          FDRE                                         r  Pog/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     2.029    Pog/clock
    SLICE_X0Y77          FDRE                                         r  Pog/counter_reg[20]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    Pog/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 Pog/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pog/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.575%)  route 0.189ns (42.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.511    Pog/clock
    SLICE_X0Y76          FDRE                                         r  Pog/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  Pog/counter_reg[16]/Q
                         net (fo=2, routed)           0.189     1.841    Pog/counter_reg[16]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.956 r  Pog/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.956    Pog/counter_reg[16]_i_1_n_7
    SLICE_X0Y76          FDRE                                         r  Pog/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    Pog/clock
    SLICE_X0Y76          FDRE                                         r  Pog/counter_reg[16]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    Pog/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 Pog/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pog/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.256ns (56.244%)  route 0.199ns (43.756%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    Pog/clock
    SLICE_X0Y72          FDRE                                         r  Pog/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  Pog/counter_reg[0]/Q
                         net (fo=3, routed)           0.199     1.853    Pog/counter_reg[0]
    SLICE_X0Y72          LUT1 (Prop_lut1_I0_O)        0.045     1.898 r  Pog/counter[0]_i_8/O
                         net (fo=1, routed)           0.000     1.898    Pog/p_0_in[0]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.968 r  Pog/counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.968    Pog/counter_reg[0]_i_2_n_7
    SLICE_X0Y72          FDRE                                         r  Pog/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     2.029    Pog/clock
    SLICE_X0Y72          FDRE                                         r  Pog/counter_reg[0]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    Pog/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 Pog/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pog/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.292ns (60.752%)  route 0.189ns (39.248%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    Pog/clock
    SLICE_X0Y78          FDRE                                         r  Pog/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Pog/counter_reg[24]/Q
                         net (fo=2, routed)           0.189     1.843    Pog/counter_reg[24]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.994 r  Pog/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.994    Pog/counter_reg[24]_i_1_n_6
    SLICE_X0Y78          FDRE                                         r  Pog/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     2.030    Pog/clock
    SLICE_X0Y78          FDRE                                         r  Pog/counter_reg[25]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    Pog/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 Pog/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pog/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.292ns (60.752%)  route 0.189ns (39.248%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.510    Pog/clock
    SLICE_X0Y75          FDRE                                         r  Pog/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  Pog/counter_reg[12]/Q
                         net (fo=2, routed)           0.189     1.840    Pog/counter_reg[12]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.991 r  Pog/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.991    Pog/counter_reg[12]_i_1_n_6
    SLICE_X0Y75          FDRE                                         r  Pog/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     2.026    Pog/clock
    SLICE_X0Y75          FDRE                                         r  Pog/counter_reg[13]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    Pog/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 Pog/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pog/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.292ns (60.752%)  route 0.189ns (39.248%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    Pog/clock
    SLICE_X0Y77          FDRE                                         r  Pog/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Pog/counter_reg[20]/Q
                         net (fo=2, routed)           0.189     1.843    Pog/counter_reg[20]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.994 r  Pog/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.994    Pog/counter_reg[20]_i_1_n_6
    SLICE_X0Y77          FDRE                                         r  Pog/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     2.029    Pog/clock
    SLICE_X0Y77          FDRE                                         r  Pog/counter_reg[21]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    Pog/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.376    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72     Pog/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y74     Pog/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y74     Pog/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     Pog/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     Pog/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     Pog/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     Pog/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     Pog/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     Pog/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     Pog/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     Pog/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     Pog/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     Pog/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     Pog/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     Pog/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     Pog/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     Pog/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     Pog/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     Pog/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     Pog/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     Pog/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     Pog/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     Pog/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     Pog/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     Pog/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     Pog/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     Pog/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     Pog/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     Pog/counter_reg[14]/C



