#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Thu Nov  6 15:16:45 2025
# Process ID         : 26895
# Current directory  : /home/ddubon/research/project-mode
# Command line       : vivado -mode tcl -source project.tcl
# Log file           : /home/ddubon/research/project-mode/vivado.log
# Journal file       : /home/ddubon/research/project-mode/vivado.jou
# Running On         : sharla
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen Threadripper PRO 5965WX 24-Cores
# CPU Frequency      : 2398.463 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 48
# Host memory        : 134935 MB
# Swap memory        : 8589 MB
# Total Virtual      : 143525 MB
# Available Virtual  : 139665 MB
#-----------------------------------------------------------
source project.tcl
# set proj_name "Inverter"
# set proj_dir  "./$proj_name"
# set part "xc7a100tcsg324-1"
# set top "top"
# set src_dir "./src"
# set xdc "./pin_setting.xdc"
# set ila_xdc "./small-debug.xdc"
# if {[file exists $proj_dir]} {
#     file delete -force $proj_dir
# }
# create_project $proj_name $proj_dir -part $part -force
# add_files [glob -nocomplain -directory $src_dir *.sv]
# if {[file exists $xdc]} {
#     add_files -fileset constrs_1 $xdc
#     read_xdc $xdc
# } else {
#     puts "WARNING: No XDC found at $xdc"
# }
WARNING: [filemgmt 56-128] File '/home/ddubon/research/project-mode/pin_setting.xdc' is already in the project and will not be added again
# set_property top $top [get_filesets sources_1]
# update_compile_order -fileset sources_1
# launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Nov  6 15:16:50 2025] Launched synth_1...
Run output will be captured here: /home/ddubon/research/project-mode/Inverter/Inverter.runs/synth_1/runme.log
# wait_on_run synth_1
[Thu Nov  6 15:16:50 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Nov  6 15:16:52 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27234
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2226.152 ; gain = 438.742 ; free physical = 119288 ; free virtual = 131122
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ddubon/research/project-mode/src/top.sv:6]
INFO: [Synth 8-6157] synthesizing module 'inverter' [/home/ddubon/research/project-mode/src/inverter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'inverter' (0#1) [/home/ddubon/research/project-mode/src/inverter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ddubon/research/project-mode/src/top.sv:6]
WARNING: [Synth 8-7129] Port clk100mhz in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2299.090 ; gain = 511.680 ; free physical = 119201 ; free virtual = 131036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2316.902 ; gain = 529.492 ; free physical = 119197 ; free virtual = 131033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2316.902 ; gain = 529.492 ; free physical = 119197 ; free virtual = 131033
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2316.902 ; gain = 0.000 ; free physical = 119197 ; free virtual = 131033
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ddubon/research/project-mode/pin_setting.xdc]
Finished Parsing XDC File [/home/ddubon/research/project-mode/pin_setting.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ddubon/research/project-mode/pin_setting.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2365.828 ; gain = 0.000 ; free physical = 119186 ; free virtual = 131021
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2365.863 ; gain = 0.000 ; free physical = 119186 ; free virtual = 131021
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2365.863 ; gain = 578.453 ; free physical = 119189 ; free virtual = 131024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2373.832 ; gain = 586.422 ; free physical = 119189 ; free virtual = 131024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2373.832 ; gain = 586.422 ; free physical = 119189 ; free virtual = 131024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2373.832 ; gain = 586.422 ; free physical = 119188 ; free virtual = 131024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port clk100mhz in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2373.832 ; gain = 586.422 ; free physical = 119191 ; free virtual = 131031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2477.832 ; gain = 690.422 ; free physical = 119096 ; free virtual = 130939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2477.832 ; gain = 690.422 ; free physical = 119096 ; free virtual = 130939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2487.848 ; gain = 700.438 ; free physical = 119088 ; free virtual = 130931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2662.660 ; gain = 875.250 ; free physical = 118960 ; free virtual = 130800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2662.660 ; gain = 875.250 ; free physical = 118960 ; free virtual = 130800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2662.660 ; gain = 875.250 ; free physical = 118960 ; free virtual = 130800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2662.660 ; gain = 875.250 ; free physical = 118960 ; free virtual = 130800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2662.660 ; gain = 875.250 ; free physical = 118960 ; free virtual = 130800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2662.660 ; gain = 875.250 ; free physical = 118960 ; free virtual = 130800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |IBUF |     1|
|3     |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2662.660 ; gain = 875.250 ; free physical = 118960 ; free virtual = 130800
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2662.660 ; gain = 826.289 ; free physical = 118960 ; free virtual = 130800
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2662.668 ; gain = 875.250 ; free physical = 118960 ; free virtual = 130800
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.668 ; gain = 0.000 ; free physical = 118961 ; free virtual = 130801
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.668 ; gain = 0.000 ; free physical = 119159 ; free virtual = 130999
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 427d7a53
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2662.695 ; gain = 1024.434 ; free physical = 119159 ; free virtual = 130999
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1845.017; main = 1845.017; forked = 274.438
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3337.875; main = 2662.664; forked = 964.039
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.672 ; gain = 0.000 ; free physical = 119158 ; free virtual = 130998
INFO: [Common 17-1381] The checkpoint '/home/ddubon/research/project-mode/Inverter/Inverter.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 15:17:13 2025...
[Thu Nov  6 15:17:17 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1640.641 ; gain = 0.000 ; free physical = 120777 ; free virtual = 132612
# open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1785.758 ; gain = 0.000 ; free physical = 120681 ; free virtual = 132516
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ddubon/research/project-mode/pin_setting.xdc]
Finished Parsing XDC File [/home/ddubon/research/project-mode/pin_setting.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1922.242 ; gain = 0.000 ; free physical = 120581 ; free virtual = 132418
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

# if {[file exists $ila_xdc]} {
#     source $ila_xdc
#     puts "INFO: Sourced ILA constraints from $ila_xdc"
# } else {
#     puts "WARNING: No ILA constraints found at $ila_xdc"
# }
## create_debug_core u_ila_0 ila
## set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
## set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
## set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
## set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
## set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
## set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
## set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
## set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
## startgroup 
## set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
## set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
## set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
## set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
## endgroup
## connect_debug_port u_ila_0/clk [get_ports clk100mhz]
## create_debug_port u_ila_0 probe
## set_property port_width 1 [get_debug_ports u_ila_0/probe0]
## set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
## connect_debug_port u_ila_0/probe0 [get_ports {btn}]
## create_debug_port u_ila_0 probe
## set_property port_width 1 [get_debug_ports u_ila_0/probe1]
## set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
## connect_debug_port u_ila_0/probe1 [get_ports {led}]
WARNING: [Vivado 12-507] No nets matched 'clk100mhz'.
## connect_debug_port dbg_hub/clk [get_nets clk100mhz]
ERROR: [Common 17-162] Invalid option value specified for '-nets'.

    while executing
"source $ila_xdc"
    invoked from within
"if {[file exists $ila_xdc]} {
    source $ila_xdc
    puts "INFO: Sourced ILA constraints from $ila_xdc"
} else {
    puts "WARNING: No ILA constraint..."
    (file "project.tcl" line 60)
get_ports clk100mhz
clk100mhz
get_nets clk100mhz
WARNING: [Vivado 12-507] No nets matched 'clk100mhz'.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 15:18:08 2025...
