Warning: Clock network timing may not be up-to-date since only 33.333332 percentage of clock nets are routed. (TIM-233)
 
****************************************
Report : timing
        -path full_clock_expanded
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 100
        -transition_time
        -crosstalk_delta
        -capacitance
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Sat Sep 12 02:30:24 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays =  0.00% on scenario func1_wst

  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/delay_scl_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/clk_gate_sda_o_reg_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/i2c_master/delay_scl_reg_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (998.78,754.34)              1.05
  khu_sensor_top/mpr121_controller/i2c_master/delay_scl_reg_reg/Q (fds2eqd1_hd)   0.2753         0.9250    0.4821     1.2321 f    (997.88,754.37)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/delay_scl_reg (net)     5   0.0226                 0.9250    0.0000     1.2321 f    [0.01,0.02]                           
  khu_sensor_top/mpr121_controller/i2c_master/U92/B (nd2bd1_hd)   0.0000    0.2753    0.0000     0.9250    0.0001 *   1.2321 f    (992.03,750.87)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/U92/Y (nd2bd1_hd)             0.1595               0.9250    0.1527     1.3848 r    (991.13,751.28)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/n443 (net)     1   0.0057                          0.9250    0.0000     1.3848 r    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/i2c_master/clk_gate_sda_o_reg_reg_0/EN (SNPS_CLOCK_GATE_HIGH_i2c_master_5_0)   0.9250   0.0000   1.3848 r (netlink)                  
  khu_sensor_top/mpr121_controller/i2c_master/clk_gate_sda_o_reg_reg_0/EN (net)   0.0057         0.9250    0.0000     1.3848 r    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/i2c_master/clk_gate_sda_o_reg_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1595   0.0000   0.9250   0.0000 *   1.3849 r (986.88,751.33) u so  1.05
  data arrival time                                                                                                   1.3849                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/mpr121_controller/i2c_master/clk_gate_sda_o_reg_reg_0/latch/CK (cglpd1_hd)                0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.3849                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4499                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_f2i/state_reg_2_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (757.57,383.97)                     1.05
  khu_sensor_top/ads1292_filter/converter_f2i/state_reg_2_/QN (fds2d1_hd)   0.2238               0.9250    0.5245     1.2745 r    (749.80,383.96)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n78 (net)     2   0.0098                           0.9250    0.0000     1.2745 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U10/C (nr3d1_hd)    0.0000    0.2238    0.0000     0.9250    0.0000 *   1.2746 r    (749.28,387.13)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U10/Y (nr3d1_hd)              0.3132               0.9250    0.2196     1.4941 f    (747.99,387.10)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/N29 (net)     3   0.0275                           0.9250    0.0000     1.4941 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_converter_f2i_3_0)   0.9250   0.0000   1.4941 f (netlink)                     
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/EN (net)   0.0275               0.9250    0.0000     1.4941 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.3132   0.0000   0.9250   0.0001 *   1.4942 f (762.92,379.92) u so    1.05
  data arrival time                                                                                                   1.4942                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0652     0.9902                                            
  data required time                                                                                                  0.9902                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9902                                            
  data arrival time                                                                                                  -1.4942                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5040                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_m_reg_1/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_1_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (966.72,945.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_1_/Q (fds2d1_hd)      0.2925               0.9250    0.4944     1.2444 f    (975.43,945.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state[1] (net)     7   0.0249                        0.9250    0.0000     1.2444 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U366/A (oa22d1_hd)    0.0000    0.2925    0.0000     0.9250    0.0002 *   1.2446 f    (980.72,956.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U366/Y (oa22d1_hd)              0.3555               0.9250    0.2022     1.4468 r    (980.49,956.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n998 (net)     1   0.0074                            0.9250    0.0000     1.4468 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_m_reg_1/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_12_0)   0.9250   0.0000   1.4468 r (netlink)                      
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_m_reg_1/EN (net)   0.0074                 0.9250    0.0000     1.4468 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_m_reg_1/latch/EN (cglpd1_hd)   0.0000   0.3555   0.0000   0.9250   0.0000 *   1.4468 r (984.24,960.12) u so      1.05
  data arrival time                                                                                                   1.4468                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_m_reg_1/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.4468                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5118                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_sum_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (652.02,628.91)                 1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_0_/Q (fds2eqd1_hd)   0.2937            0.9250    0.4923     1.2423 f    (652.92,628.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state[0] (net)     6   0.0248                    0.9250    0.0000     1.2423 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U74/A (nr2ad1_hd)   0.0000   0.2937   0.0000     0.9250    0.0003 *   1.2427 f    (678.87,636.47)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U74/Y (nr2ad1_hd)           0.3694               0.9250    0.2221     1.4648 r    (679.16,636.21)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/N63 (net)     4   0.0235                         0.9250    0.0000     1.4648 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_sum_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_3_0)   0.9250   0.0000   1.4648 r (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_sum_reg_0/EN (net)   0.0235             0.9250    0.0000     1.4648 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_sum_reg_0/latch/EN (cglpd1_hd)   0.0000   0.3694   0.0000   0.9250   0.0011 *   1.4658 r (724.64,672.12) u so  1.05
  data arrival time                                                                                                   1.4658                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_sum_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.4658                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5308                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sum_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (977.22,927.14)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_0_/Q (fds2eqd1_hd)    0.3747               0.9250    0.5792     1.3292 r    (976.32,927.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state[0] (net)     6   0.0182                        0.9250    0.0000     1.3292 r    [0.00,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U74/A (nr2d1_hd)      0.0000    0.3747    0.0000     0.9250    0.0004 *   1.3296 r    (985.97,952.79)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U74/Y (nr2d1_hd)                0.2434               0.9250    0.2094     1.5390 f    (985.71,952.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/N63 (net)     4   0.0198                             0.9250    0.0000     1.5390 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sum_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_3_0)   0.9250   0.0000   1.5390 f (netlink)                       
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sum_reg_0/EN (net)   0.0198                 0.9250    0.0000     1.5390 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sum_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2434   0.0000   0.9250   0.0001 *   1.5391 f (984.24,963.11) u so      1.05
  data arrival time                                                                                                   1.5391                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sum_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0685     0.9935                                            
  data required time                                                                                                  0.9935                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9935                                            
  data arrival time                                                                                                  -1.5391                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5457                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/state_reg_2_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (923.59,588.87)                     1.05
  khu_sensor_top/ads1292_filter/converter_i2f/state_reg_2_/Q (fds2d1_hd)    0.2487               0.9250    0.4701     1.2201 f    (932.31,588.87)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/state[2] (net)     5   0.0197                      0.9250    0.0000     1.2201 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U212/A (nd2d1_hd)   0.0000    0.2487    0.0000     0.9250    0.0002 *   1.2203 f    (937.11,595.98)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/U212/Y (nd2d1_hd)             0.2824               0.9250    0.1822     1.4024 r    (936.87,595.80)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/n125 (net)     3   0.0117                          0.9250    0.0000     1.4024 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U17/B (nr2d1_hd)    0.0000    0.2824    0.0000     0.9250    0.0001 *   1.4025 r    (941.56,599.62)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/U17/Y (nr2d1_hd)              0.1776               0.9250    0.1539     1.5564 f    (942.15,599.64)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/N42 (net)     2   0.0118                           0.9250    0.0000     1.5564 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_converter_i2f_0_0)   0.9250   0.0000   1.5564 f (netlink)                       
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_reg_0/EN (net)   0.0118                 0.9250    0.0000     1.5564 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1776   0.0000   0.9250   0.0002 *   1.5566 f (949.04,639.11) u so      1.05
  data arrival time                                                                                                   1.5566                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0786     1.0036                                            
  data required time                                                                                                  1.0036                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0036                                            
  data arrival time                                                                                                  -1.5566                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5531                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_m_reg_1/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_1_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (682.47,563.97)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_1_/Q (fds2d1_hd)   0.3647              0.9250    0.5342     1.2842 f    (691.19,563.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state[1] (net)     9   0.0335                    0.9250    0.0000     1.2842 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U370/A (oa22d1_hd)   0.0000   0.3647   0.0000    0.9250    0.0003 *   1.2845 f    (701.76,563.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U370/Y (oa22d1_hd)          0.3764               0.9250    0.2270     1.5115 r    (701.99,563.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n1004 (net)     1   0.0081                       0.9250    0.0000     1.5115 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_m_reg_1/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_12_0)   0.9250   0.0000   1.5115 r (netlink)                  
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_m_reg_1/EN (net)   0.0081             0.9250    0.0000     1.5115 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_m_reg_1/latch/EN (cglpd1_hd)   0.0000   0.3764   0.0000   0.9250   0.0000 *   1.5116 r (706.16,567.11) u so  1.05
  data arrival time                                                                                                   1.5116                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_m_reg_1/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.5116                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5766                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_m_reg_1/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_1_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (495.48,247.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_1_/Q (fds2d1_hd)      0.3562               0.9250    0.5295     1.2795 f    (504.19,247.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/state[1] (net)     8   0.0325                        0.9250    0.0000     1.2795 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U360/A (oa22d1_hd)    0.0000    0.3562    0.0000     0.9250    0.0004 *   1.2799 f    (508.60,239.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U360/Y (oa22d1_hd)              0.4052               0.9250    0.2386     1.5185 r    (508.37,239.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n998 (net)     1   0.0093                            0.9250    0.0000     1.5185 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_m_reg_1/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_12_0)   0.9250   0.0000   1.5185 r (netlink)                      
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_m_reg_1/EN (net)   0.0093                 0.9250    0.0000     1.5185 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_m_reg_1/latch/EN (cglpd1_hd)   0.0000   0.4052   0.0000   0.9250   0.0000 *   1.5185 r (498.48,240.12) u so      1.05
  data arrival time                                                                                                   1.5185                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_m_reg_1/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.5185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5835                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_m_reg_1/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_0_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (430.80,394.47)                  1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_0_/Q (fds2d1_hd)   0.3729             0.9250    0.5387     1.2887 f    (439.51,394.47)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state[0] (net)     8   0.0344                   0.9250    0.0000     1.2887 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U290/C (ao21d1_hd)   0.0000   0.3729   0.0000   0.9250    0.0000 *   1.2887 f    (439.52,391.45)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U290/Y (ao21d1_hd)         0.1926               0.9250    0.1722     1.4609 r    (439.84,391.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n606 (net)     1   0.0033                       0.9250    0.0000     1.4609 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U287/A (oa22d1_hd)   0.0000   0.1926   0.0000   0.9250    0.0000 *   1.4610 r    (442.60,390.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U287/Y (oa22d1_hd)         0.1712               0.9250    0.1316     1.5925 f    (442.37,390.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n718 (net)     1   0.0080                       0.9250    0.0000     1.5925 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_m_reg_1/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_1_10_0)   0.9250   0.0000   1.5925 f (netlink)            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_m_reg_1/EN (net)   0.0080            0.9250    0.0000     1.5925 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_m_reg_1/latch/EN (cglpd1_hd)   0.0000   0.1712   0.0000   0.9250   0.0000 *   1.5926 f (437.32,387.11) u so  1.05
  data arrival time                                                                                                   1.5926                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_m_reg_1/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0796     1.0046                                            
  data required time                                                                                                  1.0046                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0046                                            
  data arrival time                                                                                                  -1.5926                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5879                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sum_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (500.65,250.34)                     1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_0_/Q (fds2eqd1_hd)    0.3985               0.9250    0.5897     1.3397 r    (501.56,250.37)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/state[0] (net)     6   0.0196                        0.9250    0.0000     1.3397 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U73/A (nr2d1_hd)      0.0000    0.3985    0.0000     0.9250    0.0004 *   1.3401 r    (516.11,232.79)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U73/Y (nr2d1_hd)                0.2858               0.9250    0.2394     1.5794 f    (516.37,232.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/N63 (net)     4   0.0255                             0.9250    0.0000     1.5794 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sum_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_3_0)   0.9250   0.0000   1.5794 f (netlink)                       
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sum_reg_0/EN (net)   0.0255                 0.9250    0.0000     1.5794 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sum_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2858   0.0000   0.9250   0.0001 *   1.5796 f (556.56,232.93) u so      1.05
  data arrival time                                                                                                   1.5796                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sum_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0665     0.9915                                            
  data required time                                                                                                  0.9915                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9915                                            
  data arrival time                                                                                                  -1.5796                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5881                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_sum_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (680.61,556.91)                 1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_0_/Q (fds2eqd1_hd)   0.4172            0.9250    0.5977     1.3477 r    (681.52,556.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state[0] (net)     6   0.0206                    0.9250    0.0000     1.3477 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U77/A (nr2d1_hd)   0.0000   0.4172    0.0000     0.9250    0.0004 *   1.3481 r    (698.28,542.39)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U77/Y (nr2d1_hd)            0.2654               0.9250    0.2328     1.5810 f    (698.53,542.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/N63 (net)     4   0.0229                         0.9250    0.0000     1.5810 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_sum_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_3_0)   0.9250   0.0000   1.5810 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_sum_reg_0/EN (net)   0.0229             0.9250    0.0000     1.5810 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_sum_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2654   0.0000   0.9250   0.0000 *   1.5810 f (691.64,538.32) u so  1.05
  data arrival time                                                                                                   1.5810                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_sum_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0674     0.9924                                            
  data required time                                                                                                  0.9924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9924                                            
  data arrival time                                                                                                  -1.5810                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5886                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_m_reg_1/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_0_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (788.36,952.77)                    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_0_/Q (fds2d1_hd)   0.4110               0.9250    0.5597     1.3097 f    (779.65,952.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state[0] (net)     9   0.0390                     0.9250    0.0000     1.3097 f    [0.01,0.04]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U290/C (ao21d1_hd)   0.0000   0.4110   0.0000     0.9250    0.0002 *   1.3099 f    (775.68,960.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U290/Y (ao21d1_hd)           0.2163               0.9250    0.1808     1.4907 r    (776.00,959.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n602 (net)     1   0.0035                         0.9250    0.0000     1.4907 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U287/A (oa22d1_hd)   0.0000   0.2163   0.0000     0.9250    0.0000 *   1.4907 r    (778.76,959.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U287/Y (oa22d1_hd)           0.1509               0.9250    0.1230     1.6138 f    (778.53,959.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n714 (net)     1   0.0056                         0.9250    0.0000     1.6138 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_m_reg_1/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_5_10_0)   0.9250   0.0000   1.6138 f (netlink)              
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_m_reg_1/EN (net)   0.0056              0.9250    0.0000     1.6138 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_m_reg_1/latch/EN (cglpd1_hd)   0.0000   0.1509   0.0000   0.9250   0.0000 *   1.6138 f (780.96,970.32) u so   1.05
  data arrival time                                                                                                   1.6138                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_m_reg_1/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0831     1.0081                                            
  data required time                                                                                                  1.0081                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0081                                            
  data arrival time                                                                                                  -1.6138                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6057                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_m_reg_1/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (862.39,667.93)                  1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_3_/Q (fds2eqd1_hd)   0.3825             0.9250    0.5419     1.2919 f    (861.48,667.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state[3] (net)    10   0.0353                     0.9250    0.0000     1.2919 f    [0.01,0.04]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U289/B (ao21d1_hd)   0.0000   0.3825   0.0000     0.9250    0.0007 *   1.2925 f    (857.42,650.41)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U289/Y (ao21d1_hd)           0.2040               0.9250    0.1978     1.4903 r    (856.08,650.36)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n602 (net)     1   0.0037                         0.9250    0.0000     1.4903 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U286/A (oa22d1_hd)   0.0000   0.2040   0.0000     0.9250    0.0000 *   1.4904 r    (855.32,646.67)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U286/Y (oa22d1_hd)           0.1538               0.9250    0.1234     1.6138 f    (855.55,646.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n715 (net)     1   0.0061                         0.9250    0.0000     1.6138 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_m_reg_1/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_4_10_0)   0.9250   0.0000   1.6138 f (netlink)              
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_m_reg_1/EN (net)   0.0061              0.9250    0.0000     1.6138 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_m_reg_1/latch/EN (cglpd1_hd)   0.0000   0.1538   0.0000   0.9250   0.0000 *   1.6138 f (850.92,639.11) u so   1.05
  data arrival time                                                                                                   1.6138                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_m_reg_1/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0826     1.0076                                            
  data required time                                                                                                  1.0076                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0076                                            
  data arrival time                                                                                                  -1.6138                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6062                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_m_reg_1/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_1_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (663.11,621.57)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_1_/Q (fds2d1_hd)   0.3663              0.9250    0.5351     1.2851 f    (671.83,621.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state[1] (net)     9   0.0337                    0.9250    0.0000     1.2851 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U366/A (oa22d1_hd)   0.0000   0.3663   0.0000    0.9250    0.0002 *   1.2853 f    (674.92,625.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U366/Y (oa22d1_hd)          0.4633               0.9250    0.2666     1.5520 r    (675.15,625.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n1000 (net)     1   0.0117                       0.9250    0.0000     1.5520 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_m_reg_1/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_12_0)   0.9250   0.0000   1.5520 r (netlink)                  
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_m_reg_1/EN (net)   0.0117             0.9250    0.0000     1.5520 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_m_reg_1/latch/EN (cglpd1_hd)   0.0000   0.4633   0.0000   0.9250   0.0000 *   1.5520 r (678.88,624.72) u so  1.05
  data arrival time                                                                                                   1.5520                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_m_reg_1/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.5520                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6170                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_m_reg_1/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (430.74,895.30)                1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_3_/Q (fds2eqd1_hd)   0.3691           0.9250    0.5343     1.2843 f    (429.84,895.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state[3] (net)     8   0.0337                   0.9250    0.0000     1.2843 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U295/B (ao21d1_hd)   0.0000   0.3691   0.0000   0.9250    0.0006 *   1.2850 f    (428.86,924.01)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U295/Y (ao21d1_hd)         0.2042               0.9250    0.1978     1.4827 r    (427.52,923.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n603 (net)     1   0.0038                       0.9250    0.0000     1.4827 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U292/A (oa22d1_hd)   0.0000   0.2042   0.0000   0.9250    0.0000 *   1.4828 r    (430.72,923.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U292/Y (oa22d1_hd)         0.1801               0.9250    0.1380     1.6207 f    (430.95,923.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n706 (net)     1   0.0086                       0.9250    0.0000     1.6207 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_m_reg_1/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_3_9_0)   0.9250   0.0000   1.6207 f (netlink)             
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_m_reg_1/EN (net)   0.0086            0.9250    0.0000     1.6207 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_m_reg_1/latch/EN (cglpd1_hd)   0.0000   0.1801   0.0000   0.9250   0.0001 *   1.6208 f (420.16,916.92) u so  1.05
  data arrival time                                                                                                   1.6208                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_m_reg_1/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0781     1.0031                                            
  data required time                                                                                                  1.0031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0031                                            
  data arrival time                                                                                                  -1.6208                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6176                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_m_reg_1/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (329.05,333.70)                    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_3_/Q (fds2eqd1_hd)   0.3989               0.9250    0.5510     1.3010 f    (329.96,333.67)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state[3] (net)    10   0.0372                       0.9250    0.0000     1.3010 f    [0.01,0.04]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U276/C (oa22d1_hd)   0.0000    0.3989    0.0000     0.9250    0.0008 *   1.3018 f    (309.33,329.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U276/Y (oa22d1_hd)             0.3998               0.9250    0.2921     1.5939 r    (308.61,330.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n709 (net)     1   0.0092                           0.9250    0.0000     1.5939 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_m_reg_1/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_0_10_0)   0.9250   0.0000   1.5939 r (netlink)                
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_m_reg_1/EN (net)   0.0092                0.9250    0.0000     1.5939 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_m_reg_1/latch/EN (cglpd1_hd)   0.0000   0.3998   0.0000   0.9250   0.0000 *   1.5939 r (304.88,329.52) u so     1.05
  data arrival time                                                                                                   1.5939                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_m_reg_1/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.5939                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6589                                            


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (775.60,300.80)                     1.05
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg/Q (fd4qd1_hd)    0.3916               0.9250    0.5571     1.3071 f    (765.56,301.14)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV (net)     2   0.0362                      0.9250    0.0000     1.3071 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV (spi_master)                              0.9250    0.0000     1.3071 f    (netlink)                             
  khu_sensor_top/ads1292_controller/w_spi_data_out_valid (net)   0.0362                          0.9250    0.0000     1.3071 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_controller/icc_place2/B (ad2d4_hd)       0.0000    0.3916    0.0000     0.9250    0.0003 *   1.3074 f    (756.90,254.09)                       1.05
  khu_sensor_top/ads1292_controller/icc_place2/Y (ad2d4_hd)                 0.2834               0.9250    0.3475     1.6549 f    (757.88,254.39)                       1.05
  khu_sensor_top/ads1292_controller/n49 (net)    10     0.1094                                   0.9250    0.0000     1.6549 f    [0.09,0.11]                           
  khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_1_0)   0.9250   0.0000   1.6549 f (netlink)               
  khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/EN (net)   0.1094              0.9250    0.0000     1.6549 f    [0.09,0.11]                           
  khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2834   0.0000   0.9250   0.0087 *   1.6636 f (909.44,459.11) u so   1.05
  data arrival time                                                                                                   1.6636                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0666     0.9916                                            
  data required time                                                                                                  0.9916                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9916                                            
  data arrival time                                                                                                  -1.6636                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6720                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_m_reg_1/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_0_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (364.36,711.27)                  1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_0_/Q (fds2d1_hd)   0.4323             0.9250    0.5712     1.3212 f    (373.07,711.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state[0] (net)     9   0.0415                   0.9250    0.0000     1.3212 f    [0.01,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U289/A (ao21d1_hd)   0.0000   0.4323   0.0000   0.9250    0.0005 *   1.3217 f    (374.33,722.42)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U289/Y (ao21d1_hd)         0.2088               0.9250    0.1823     1.5039 r    (374.96,722.36)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n605 (net)     1   0.0035                       0.9250    0.0000     1.5039 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U288/D (oa22d1_hd)   0.0000   0.2088   0.0000   0.9250    0.0000 *   1.5039 r    (381.14,718.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U288/Y (oa22d1_hd)         0.2323               0.9250    0.1875     1.6915 f    (382.55,718.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n716 (net)     1   0.0130                       0.9250    0.0000     1.6915 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_m_reg_1/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_2_10_0)   0.9250   0.0000   1.6915 f (netlink)            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_m_reg_1/EN (net)   0.0130            0.9250    0.0000     1.6915 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_m_reg_1/latch/EN (cglpd1_hd)   0.0000   0.2323   0.0000   0.9250   0.0000 *   1.6915 f (392.88,718.32) u so  1.05
  data arrival time                                                                                                   1.6915                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_m_reg_1/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0692     0.9942                                            
  data required time                                                                                                  0.9942                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9942                                            
  data arrival time                                                                                                  -1.6915                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6973                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_AB_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_53_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_AB_STB_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (465.51,556.91)                1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_AB_STB_reg/Q (fds2eqd1_hd)   0.1008           0.9250    0.3678     1.1178 f    (464.60,556.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_AB_STB (net)     1   0.0035                   0.9250    0.0000     1.1178 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_AB_STB (float_multiplier_1)                   0.9250    0.0000     1.1178 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_AB_STB (net)   0.0035                         0.9250    0.0000     1.1178 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U45/A (nd2d1_hd)   0.0000   0.1008   0.0000     0.9250    0.0003 *   1.1181 f    (449.59,502.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U45/Y (nd2d1_hd)           0.5582               0.9250    0.2667     1.3848 r    (449.35,502.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/N87 (net)     2   0.0285                        0.9250    0.0000     1.3848 r    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U484/B (nr2bd1_hd)   0.0000   0.5582   0.0000   0.9250    0.0001 *   1.3848 r    (446.48,484.90)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U484/Y (nr2bd1_hd)         0.3052               0.9250    0.3045     1.6893 f    (446.07,484.64)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n182 (net)     2   0.0291                       0.9250    0.0000     1.6893 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_53_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_1_0_0)   0.9250   0.0000   1.6893 f (netlink)                
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_53_0/EN (net)   0.0291               0.9250    0.0000     1.6893 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_53_0/latch/EN (cglpd1_hd)   0.0000   0.3052   0.0000   0.9250   0.0000 *   1.6894 f (444.80,487.92) u so    1.05
  data arrival time                                                                                                   1.6894                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_53_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0656     0.9906                                            
  data required time                                                                                                  0.9906                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9906                                            
  data arrival time                                                                                                  -1.6894                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6988                                            


  Startpoint: khu_sensor_top/ads1292_filter/r_converter_i2f_a_stb_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/r_converter_i2f_a_stb_reg/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (736.60,470.45)                      1.05
  khu_sensor_top/ads1292_filter/r_converter_i2f_a_stb_reg/Q (fd4qd1_hd)     0.2927               0.9250    0.5020     1.2520 f    (746.64,470.11)                       1.05
  khu_sensor_top/ads1292_filter/r_converter_i2f_a_stb (net)     2   0.0246                       0.9250    0.0000     1.2520 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/converter_i2f/i_A_STB (converter_i2f)                            0.9250    0.0000     1.2520 f    (netlink)                             
  khu_sensor_top/ads1292_filter/converter_i2f/i_A_STB (net)   0.0246                             0.9250    0.0000     1.2520 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U190/A (clknd2d2_hd)   0.0000   0.2927   0.0000    0.9250    0.0001 *   1.2521 f    (747.03,484.92)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/U190/Y (clknd2d2_hd)          0.3342               0.9250    0.2056     1.4577 r    (747.25,484.91)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/N47 (net)     2   0.0314                           0.9250    0.0000     1.4577 r    [0.03,0.03]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U24/B (nr2bd1_hd)   0.0000    0.3342    0.0000     0.9250    0.0039 *   1.4616 r    (926.52,571.30)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/U24/Y (nr2bd1_hd)             0.2786               0.9250    0.2318     1.6934 f    (926.11,571.04)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/n123 (net)     2   0.0261                          0.9250    0.0000     1.6934 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/EN (SNPS_CLOCK_GATE_HIGH_converter_i2f_4_0)   0.9250   0.0000   1.6934 f (netlink)                       
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/EN (net)   0.0261                 0.9250    0.0000     1.6934 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2786   0.0000   0.9250   0.0001 *   1.6935 f (923.96,578.53) u so      1.05
  data arrival time                                                                                                   1.6935                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0668     0.9918                                            
  data required time                                                                                                  0.9918                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9918                                            
  data arrival time                                                                                                  -1.6935                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.7016                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_m_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_f2i/state_reg_1_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (747.98,391.30)                   1.05
  khu_sensor_top/ads1292_filter/converter_f2i/state_reg_1_/Q (fds2eqd1_hd)   0.2395              0.9250    0.4610     1.2110 f    (747.08,391.27)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/state[1] (net)     4   0.0184                      0.9250    0.0000     1.2110 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U25/A (nd2d1_hd)    0.0000    0.2395    0.0000     0.9250    0.0000 *   1.2110 f    (747.13,384.06)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U25/Y (nd2d1_hd)              0.3916               0.9250    0.2292     1.4402 r    (747.37,384.24)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n213 (net)     3   0.0184                          0.9250    0.0000     1.4402 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U52/C (ao21d2_hd)   0.0000    0.3916    0.0000     0.9250    0.0002 *   1.4404 r    (733.41,383.61)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U52/Y (ao21d2_hd)             0.3407               0.9250    0.2552     1.6956 f    (733.50,384.11)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n75 (net)    11   0.0607                           0.9250    0.0000     1.6956 f    [0.03,0.06]                           
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_m_reg_0/EN (SNPS_CLOCK_GATE_HIGH_converter_f2i_1_0)   0.9250   0.0000   1.6956 f (netlink)                     
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_m_reg_0/EN (net)   0.0607               0.9250    0.0000     1.6956 f    [0.03,0.06]                           
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_m_reg_0/latch/EN (cglpd1_hd)   0.0000   0.3407   0.0000   0.9250   0.0005 *   1.6962 f (716.28,379.92) u so    1.05
  data arrival time                                                                                                   1.6962                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_m_reg_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0639     0.9889                                            
  data required time                                                                                                  0.9889                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9889                                            
  data arrival time                                                                                                  -1.6962                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.7072                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_f2i/state_reg_2_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (757.57,383.97)                     1.05
  khu_sensor_top/ads1292_filter/converter_f2i/state_reg_2_/Q (fds2d1_hd)    0.1771               0.9250    0.4871     1.2371 r    (748.85,383.97)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/state[2] (net)     2   0.0068                      0.9250    0.0000     1.2371 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U274/A (nr2d1_hd)   0.0000    0.1771    0.0000     0.9250    0.0000 *   1.2371 r    (745.72,387.25)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U274/Y (nr2d1_hd)             0.1205               0.9250    0.1062     1.3433 f    (745.47,387.60)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n245 (net)     2   0.0089                          0.9250    0.0000     1.3433 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U8/B (nd2d1_hd)     0.0000    0.1205    0.0000     0.9250    0.0001 *   1.3434 f    (736.96,391.21)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U8/Y (nd2d1_hd)               0.3884               0.9250    0.2050     1.5484 r    (736.37,391.44)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n86 (net)     3   0.0181                           0.9250    0.0000     1.5484 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U5/B (nr2d1_hd)     0.0000    0.3884    0.0000     0.9250    0.0001 *   1.5484 r    (732.56,394.82)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U5/Y (nr2d1_hd)               0.1819               0.9250    0.1660     1.7145 f    (731.97,394.80)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n103 (net)     2   0.0091                          0.9250    0.0000     1.7145 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/EN (SNPS_CLOCK_GATE_HIGH_converter_f2i_0_0)   0.9250   0.0000   1.7145 f (netlink)                       
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/EN (net)   0.0091                 0.9250    0.0000     1.7145 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1819   0.0000   0.9250   0.0003 *   1.7147 f (705.72,372.71) u so      1.05
  data arrival time                                                                                                   1.7147                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0778     1.0028                                            
  data required time                                                                                                  1.0028                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0028                                            
  data arrival time                                                                                                  -1.7147                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.7119                                            


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/delay_scl_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/clk_gate_delay_reg_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/i2c_master/delay_scl_reg_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (998.78,754.34)              1.05
  khu_sensor_top/mpr121_controller/i2c_master/delay_scl_reg_reg/Q (fds2eqd1_hd)   0.2753         0.9250    0.4821     1.2321 f    (997.88,754.37)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/delay_scl_reg (net)     5   0.0226                 0.9250    0.0000     1.2321 f    [0.01,0.02]                           
  khu_sensor_top/mpr121_controller/i2c_master/U96/A (ivd1_hd)     0.0000    0.2753    0.0000     0.9250    0.0001 *   1.2321 f    (993.04,751.21)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/U96/Y (ivd1_hd)               0.2786               0.9250    0.1830     1.4151 r    (993.47,751.07)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/n236 (net)     3   0.0121                          0.9250    0.0000     1.4151 r    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/i2c_master/U248/C (oa21d1_hd)   0.0000   0.2786    0.0000     0.9250    0.0001 *   1.4152 r    (993.51,754.67)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/U248/Y (oa21d1_hd)            0.1078               0.9250    0.1136     1.5288 f    (993.78,754.47)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/n247 (net)     1   0.0030                          0.9250    0.0000     1.5288 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/U157/C (nd3bd1_hd)   0.0000   0.1078    0.0000     0.9250    0.0000 *   1.5288 f    (992.20,754.49)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/U157/Y (nd3bd1_hd)            0.1616               0.9250    0.1209     1.6497 r    (991.15,755.01)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/n459 (net)     1   0.0047                          0.9250    0.0000     1.6497 r    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/clk_gate_delay_reg_reg_0/EN (SNPS_CLOCK_GATE_HIGH_i2c_master_2_0)   0.9250   0.0000   1.6497 r (netlink)                  
  khu_sensor_top/mpr121_controller/i2c_master/clk_gate_delay_reg_reg_0/EN (net)   0.0047         0.9250    0.0000     1.6497 r    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/clk_gate_delay_reg_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1616   0.0000   0.9250   0.0000 *   1.6497 r (987.32,754.32) u so  1.05
  data arrival time                                                                                                   1.6497                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/mpr121_controller/i2c_master/clk_gate_delay_reg_reg_0/latch/CK (cglpd1_hd)                0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.6497                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.7147                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_1_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (966.72,945.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_1_/QN (fds2d1_hd)     0.5492               0.9250    0.6619     1.4119 r    (974.48,945.56)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n55 (net)     6   0.0284                             0.9250    0.0000     1.4119 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U73/A (nr2d1_hd)      0.0000    0.5492    0.0000     0.9250    0.0002 *   1.4121 r    (979.36,945.59)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U73/Y (nr2d1_hd)                0.3621               0.9250    0.3229     1.7349 f    (979.11,945.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/N87 (net)     3   0.0353                             0.9250    0.0000     1.7349 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_2_0)   0.9250   0.0000   1.7349 f (netlink)                       
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_o_Z_reg_0/EN (net)   0.0353                 0.9250    0.0000     1.7349 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_o_Z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.3621   0.0000   0.9250   0.0009 *   1.7358 f (925.28,880.92) u so      1.05
  data arrival time                                                                                                   1.7358                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_o_Z_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0629     0.9879                                            
  data required time                                                                                                  0.9879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9879                                            
  data arrival time                                                                                                  -1.7358                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.7479                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_m_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_m_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_m_reg_23_/CK (fd1qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (975.93,635.76)                      1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_m_reg_23_/Q (fd1qd1_hd)     0.3613               0.9250    0.5744     1.3244 r    (969.72,635.90)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_m[23] (net)     4   0.0176                       0.9250    0.0000     1.3244 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U20/B (scg9d1_hd)   0.0000    0.3613    0.0000     0.9250    0.0005 *   1.3249 r    (952.48,603.89)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/U20/Y (scg9d1_hd)             0.1121               0.9250    0.2286     1.5535 r    (949.92,603.47)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/n361 (net)     1   0.0026                          0.9250    0.0000     1.5535 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U73/A (nd2d1_hd)    0.0000    0.1121    0.0000     0.9250    0.0000 *   1.5536 r    (949.43,603.18)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/U73/Y (nd2d1_hd)              0.3894               0.9250    0.2165     1.7700 f    (949.19,603.00)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/n13 (net)     9   0.0302                           0.9250    0.0000     1.7700 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_m_reg_0/EN (SNPS_CLOCK_GATE_HIGH_converter_i2f_2_0)   0.9250   0.0000   1.7700 f (netlink)                     
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_m_reg_0/EN (net)   0.0302               0.9250    0.0000     1.7700 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_m_reg_0/latch/EN (cglpd1_hd)   0.0000   0.3894   0.0000   0.9250   0.0009 *   1.7709 f (973.24,639.11) u so    1.05
  data arrival time                                                                                                   1.7709                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_m_reg_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0617     0.9867                                            
  data required time                                                                                                  0.9867                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9867                                            
  data arrival time                                                                                                  -1.7709                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.7842                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (430.74,895.30)                1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_3_/Q (fds2eqd1_hd)   0.3691           0.9250    0.5343     1.2843 f    (429.84,895.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state[3] (net)     8   0.0337                   0.9250    0.0000     1.2843 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U17/A (nd2d1_hd)   0.0000   0.3691   0.0000     0.9250    0.0003 *   1.2846 f    (437.71,898.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U17/Y (nd2d1_hd)           0.3258               0.9250    0.2312     1.5158 r    (437.47,898.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n447 (net)     2   0.0140                       0.9250    0.0000     1.5158 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U50/A (ivd1_hd)   0.0000   0.3258    0.0000     0.9250    0.0002 *   1.5160 r    (440.84,840.83)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U50/Y (ivd1_hd)            0.3642               0.9250    0.2599     1.7759 f    (441.27,840.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/N85 (net)     2   0.0364                        0.9250    0.0000     1.7759 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_3_2_0)   0.9250   0.0000   1.7759 f (netlink)             
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_o_Z_reg_0/EN (net)   0.0364            0.9250    0.0000     1.7759 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_o_Z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.3642   0.0000   0.9250   0.0001 *   1.7760 f (464.16,852.12) u so  1.05
  data arrival time                                                                                                   1.7760                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_o_Z_reg_0/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0628     0.9878                                            
  data required time                                                                                                  0.9878                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9878                                            
  data arrival time                                                                                                  -1.7760                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.7882                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (510.33,257.54)                     1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_3_/Q (fds2eqd1_hd)    0.5097               0.9250    0.6080     1.3580 f    (511.24,257.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/state[3] (net)    12   0.0501                        0.9250    0.0000     1.3580 f    [0.02,0.05]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U65/A (nd2d1_hd)      0.0000    0.5097    0.0000     0.9250    0.0003 *   1.3582 f    (508.65,247.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U65/Y (nd2d1_hd)                0.2277               0.9250    0.1999     1.5581 r    (508.89,247.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n568 (net)     2   0.0072                            0.9250    0.0000     1.5581 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U72/B (nr2d1_hd)      0.0000    0.2277    0.0000     0.9250    0.0000 *   1.5581 r    (506.84,243.62)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U72/Y (nr2d1_hd)                0.3490               0.9250    0.2335     1.7916 f    (506.25,243.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/N87 (net)     3   0.0340                             0.9250    0.0000     1.7916 f    [0.03,0.03]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_2_0)   0.9250   0.0000   1.7916 f (netlink)                       
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_o_Z_reg_0/EN (net)   0.0340                 0.9250    0.0000     1.7916 f    [0.03,0.03]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_o_Z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.3490   0.0000   0.9250   0.0004 *   1.7921 f (501.12,307.92) u so      1.05
  data arrival time                                                                                                   1.7921                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_o_Z_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0636     0.9886                                            
  data required time                                                                                                  0.9886                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9886                                            
  data arrival time                                                                                                  -1.7921                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8035                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/state_reg_1_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (926.67,603.27)                     1.05
  khu_sensor_top/ads1292_filter/converter_i2f/state_reg_1_/Q (fds2d1_hd)    0.5479               0.9250    0.6284     1.3784 f    (935.39,603.27)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/state[1] (net)     2   0.0549                      0.9250    0.0000     1.3784 f    [0.05,0.05]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U215/A (nd2d1_hd)   0.0000    0.5479    0.0000     0.9250    0.0001 *   1.3785 f    (936.33,607.26)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/U215/Y (nd2d1_hd)             0.3014               0.9250    0.2426     1.6210 r    (936.57,607.44)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/n140 (net)     2   0.0106                          0.9250    0.0000     1.6210 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U23/B (nr2d1_hd)    0.0000    0.3014    0.0000     0.9250    0.0000 *   1.6211 r    (933.64,606.82)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/U23/Y (nr2d1_hd)              0.2190               0.9250    0.1818     1.8028 f    (933.05,606.84)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/N45 (net)     3   0.0168                           0.9250    0.0000     1.8028 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_converter_i2f_1_0)   0.9250   0.0000   1.8028 f (netlink)                     
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_o_Z_reg_0/EN (net)   0.0168               0.9250    0.0000     1.8028 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_o_Z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2190   0.0000   0.9250   0.0001 *   1.8030 f (936.28,636.12) u so    1.05
  data arrival time                                                                                                   1.8030                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_o_Z_reg_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0715     0.9965                                            
  data required time                                                                                                  0.9965                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9965                                            
  data arrival time                                                                                                  -1.8030                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8065                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_m_reg_2/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/guard_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r  (535.47,228.74)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/guard_reg/Q (fds2eqd1_hd)       0.1996               0.9250    0.4354     1.1854 f    (534.56,228.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/guard (net)     3   0.0139                           0.9250    0.0000     1.1854 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U68/B (scg22d1_hd)    0.0000    0.1996    0.0000     0.9250    0.0001 *   1.1855 f    (527.97,225.59)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U68/Y (scg22d1_hd)              0.2737               0.9250    0.3322     1.5177 f    (529.53,225.55)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n315 (net)     5   0.0187                            0.9250    0.0000     1.5177 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U507/B (or3d1_hd)     0.0000    0.2737    0.0000     0.9250    0.0003 *   1.5180 f    (520.52,211.13)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U507/Y (or3d1_hd)               0.1220               0.9250    0.3026     1.8206 f    (519.16,211.05)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n1054 (net)     1   0.0039                           0.9250    0.0000     1.8206 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_m_reg_2/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_6_0)   0.9250   0.0000   1.8206 f (netlink)                       
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_m_reg_2/EN (net)   0.0039                 0.9250    0.0000     1.8206 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_m_reg_2/latch/EN (cglpd1_hd)   0.0000   0.1220   0.0000   0.9250   0.0001 *   1.8208 f (479.12,211.32) u so      1.05
  data arrival time                                                                                                   1.8208                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_m_reg_2/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0881     1.0131                                            
  data required time                                                                                                  1.0131                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0131                                            
  data arrival time                                                                                                  -1.8208                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8077                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (452.74,415.93)                1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_3_/Q (fds2eqd1_hd)   0.4260           0.9250    0.5661     1.3161 f    (451.84,415.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state[3] (net)    11   0.0404                   0.9250    0.0000     1.3161 f    [0.01,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U15/A (nd2d1_hd)   0.0000   0.4260   0.0000     0.9250    0.0002 *   1.3163 f    (450.91,412.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U15/Y (nd2d1_hd)           0.4290               0.9250    0.2919     1.6081 r    (450.67,413.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n449 (net)     2   0.0201                       0.9250    0.0000     1.6081 r    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U50/A (ivd1_hd)   0.0000   0.4290    0.0000     0.9250    0.0003 *   1.6084 r    (454.48,470.41)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U50/Y (ivd1_hd)            0.2370               0.9250    0.2018     1.8102 f    (454.92,470.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/N85 (net)     2   0.0173                        0.9250    0.0000     1.8102 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_1_2_0)   0.9250   0.0000   1.8102 f (netlink)             
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_o_Z_reg_0/EN (net)   0.0173            0.9250    0.0000     1.8102 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_o_Z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2370   0.0000   0.9250   0.0002 *   1.8104 f (460.20,499.33) u so  1.05
  data arrival time                                                                                                   1.8104                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_o_Z_reg_0/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0688     0.9938                                            
  data required time                                                                                                  0.9938                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9938                                            
  data arrival time                                                                                                  -1.8104                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8166                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_pstate_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_pstate_reg_4_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000 #   0.7500 r    (736.00,254.45)                       1.05
  khu_sensor_top/ads1292_controller/r_pstate_reg_4_/Q (fd4qd1_hd)           0.4273               0.9250    0.5771     1.3271 f    (725.96,254.10)                       1.05
  khu_sensor_top/ads1292_controller/r_pstate[4] (net)     7   0.0405                             0.9250    0.0000     1.3271 f    [0.02,0.04]                           
  khu_sensor_top/ads1292_controller/icc_place5/A (ivd1_hd)        0.0000    0.4273    0.0000     0.9250    0.0003 *   1.3273 f    (735.20,247.21)                       1.05
  khu_sensor_top/ads1292_controller/icc_place5/Y (ivd1_hd)                  0.4737               0.9250    0.2995     1.6269 r    (735.64,247.07)                       1.05
  khu_sensor_top/ads1292_controller/n8 (net)     5      0.0223                                   0.9250    0.0000     1.6269 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_controller/U335/B (nr4d1_hd)             0.0000    0.4737    0.0000     0.9250    0.0002 *   1.6271 r    (757.56,250.29)                       1.05
  khu_sensor_top/ads1292_controller/U335/Y (nr4d1_hd)                       0.1245               0.9250    0.2035     1.8306 f    (757.78,250.21)                       1.05
  khu_sensor_top/ads1292_controller/n160 (net)     1    0.0091                                   0.9250    0.0000     1.8306 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2_0)   0.9250   0.0000   1.8306 f (netlink)       
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/EN (net)   0.0091      0.9250    0.0000     1.8306 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1245   0.0000   0.9250   0.0003 *   1.8309 f (785.36,290.52) u so  1.05
  data arrival time                                                                                                   1.8309                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch/CK (cglpd1_hd)             0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0876     1.0126                                            
  data required time                                                                                                  1.0126                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0126                                            
  data arrival time                                                                                                  -1.8309                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8183                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_1_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (663.11,621.57)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_1_/QN (fds2d1_hd)   0.5791             0.9250    0.6743     1.4243 r    (670.88,621.56)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n55 (net)     7   0.0301                         0.9250    0.0000     1.4243 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U73/A (nr2d1_hd)   0.0000   0.5791    0.0000     0.9250    0.0004 *   1.4247 r    (673.20,632.05)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U73/Y (nr2d1_hd)            0.4556               0.9250    0.3811     1.8059 f    (673.45,632.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/N87 (net)     3   0.0463                         0.9250    0.0000     1.8059 f    [0.04,0.05]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_2_0)   0.9250   0.0000   1.8059 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_o_Z_reg_0/EN (net)   0.0463             0.9250    0.0000     1.8059 f    [0.04,0.05]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_o_Z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.4556   0.0000   0.9250   0.0004 *   1.8063 f (622.12,628.92) u so  1.05
  data arrival time                                                                                                   1.8063                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_o_Z_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0586     0.9836                                            
  data required time                                                                                                  0.9836                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9836                                            
  data arrival time                                                                                                  -1.8063                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8227                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_m_reg_2/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/guard_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (701.29,523.93)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/guard_reg/Q (fds2eqd1_hd)   0.1766               0.9250    0.4207     1.1707 f    (702.20,523.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/guard (net)     3   0.0112                       0.9250    0.0000     1.1707 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U72/B (scg22d1_hd)   0.0000   0.1766   0.0000    0.9250    0.0001 *   1.1707 f    (712.34,524.05)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U72/Y (scg22d1_hd)          0.3252               0.9250    0.3509     1.5216 f    (713.90,524.09)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n317 (net)     5   0.0232                        0.9250    0.0000     1.5216 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U513/B (or3d1_hd)   0.0000   0.3252   0.0000     0.9250    0.0002 *   1.5218 f    (724.16,524.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U513/Y (or3d1_hd)           0.1291               0.9250    0.3172     1.8390 f    (725.52,524.19)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n1060 (net)     1   0.0046                       0.9250    0.0000     1.8390 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_m_reg_2/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_6_0)   0.9250   0.0000   1.8390 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_m_reg_2/EN (net)   0.0046             0.9250    0.0000     1.8390 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_m_reg_2/latch/EN (cglpd1_hd)   0.0000   0.1291   0.0000   0.9250   0.0000 *   1.8390 f (736.52,520.92) u so  1.05
  data arrival time                                                                                                   1.8390                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_m_reg_2/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0868     1.0118                                            
  data required time                                                                                                  1.0118                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0118                                            
  data arrival time                                                                                                  -1.8390                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8272                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_guard_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_1_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (464.52,412.77)                  1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_1_/Q (fds2d1_hd)   0.1795             0.9250    0.4256     1.1756 f    (455.81,412.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state[1] (net)     2   0.0115                   0.9250    0.0000     1.1756 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U113/A (nd2d1_hd)   0.0000   0.1795   0.0000    0.9250    0.0001 *   1.1757 f    (457.07,401.58)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U113/Y (nd2d1_hd)          0.3005               0.9250    0.1773     1.3529 r    (456.83,401.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n470 (net)     2   0.0136                       0.9250    0.0000     1.3529 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U6/B (nr2d4_hd)   0.0000   0.3005    0.0000     0.9250    0.0001 *   1.3530 r    (454.64,391.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U6/Y (nr2d4_hd)            0.3218               0.9250    0.2349     1.5879 f    (454.83,390.98)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n89 (net)    31   0.1179                        0.9250    0.0000     1.5879 f    [0.06,0.12]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U364/A (scg14d1_hd)   0.0000   0.3218   0.0000   0.9250   0.0036 *   1.5916 f    (455.48,346.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U364/Y (scg14d1_hd)        0.1273               0.9250    0.2531     1.8447 f    (456.42,348.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n778 (net)     1   0.0049                       0.9250    0.0000     1.8447 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_guard_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_1_5_0)   0.9250   0.0000   1.8447 f (netlink)           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_guard_reg_0/EN (net)   0.0049          0.9250    0.0000     1.8447 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_guard_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1273   0.0000   0.9250   0.0000 *   1.8447 f (458.88,343.92) u so  1.05
  data arrival time                                                                                                   1.8447                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_guard_reg_0/latch/CK (cglpd1_hd)                 0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0871     1.0121                                            
  data required time                                                                                                  1.0121                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0121                                            
  data arrival time                                                                                                  -1.8447                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8325                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_1_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (862.78,639.14)                  1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_1_/Q (fds2eqd1_hd)   0.1587             0.9250    0.4089     1.1589 f    (863.68,639.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state[1] (net)     3   0.0093                     0.9250    0.0000     1.1589 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U114/A (nd2d1_hd)   0.0000   0.1587    0.0000     0.9250    0.0001 *   1.1590 f    (870.23,646.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U114/Y (nd2d1_hd)            0.3068               0.9250    0.1754     1.3344 r    (869.99,646.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n468 (net)     2   0.0141                         0.9250    0.0000     1.3344 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U3/B (nr2d4_hd)    0.0000    0.3068    0.0000     0.9250    0.0001 *   1.3344 r    (872.20,646.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U3/Y (nr2d4_hd)              0.3183               0.9250    0.2345     1.5689 f    (872.39,646.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n87 (net)    31   0.1158                          0.9250    0.0000     1.5689 f    [0.06,0.12]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U365/A (scg14d1_hd)   0.0000   0.3183   0.0000    0.9250    0.0036 *   1.5726 f    (913.72,625.98)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U365/Y (scg14d1_hd)          0.1554               0.9250    0.2684     1.8410 f    (912.78,624.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n774 (net)     1   0.0074                         0.9250    0.0000     1.8410 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_4_5_0)   0.9250   0.0000   1.8410 f (netlink)             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg_0/EN (net)   0.0074            0.9250    0.0000     1.8410 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1554   0.0000   0.9250   0.0000 *   1.8410 f (914.72,631.91) u so  1.05
  data arrival time                                                                                                   1.8410                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg_0/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0823     1.0073                                            
  data required time                                                                                                  1.0073                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0073                                            
  data arrival time                                                                                                  -1.8410                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8337                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_guard_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_1_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (777.91,945.71)                  1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_1_/Q (fds2eqd1_hd)   0.1644             0.9250    0.4128     1.1628 f    (777.00,945.67)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state[1] (net)     3   0.0099                     0.9250    0.0000     1.1628 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U114/A (nd2d1_hd)   0.0000   0.1644    0.0000     0.9250    0.0001 *   1.1629 f    (769.13,948.78)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U114/Y (nd2d1_hd)            0.3084               0.9250    0.1774     1.3403 r    (769.37,948.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n468 (net)     2   0.0141                         0.9250    0.0000     1.3403 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U6/B (nr2d4_hd)    0.0000    0.3084    0.0000     0.9250    0.0001 *   1.3404 r    (767.48,956.00)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U6/Y (nr2d4_hd)              0.3463               0.9250    0.2491     1.5895 f    (767.67,956.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n87 (net)    31   0.1291                          0.9250    0.0000     1.5895 f    [0.08,0.13]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U365/A (scg14d1_hd)   0.0000   0.3463   0.0000    0.9250    0.0013 *   1.5908 f    (741.04,987.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U365/Y (scg14d1_hd)          0.1337               0.9250    0.2635     1.8544 f    (741.98,989.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n773 (net)     1   0.0055                         0.9250    0.0000     1.8544 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_guard_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_5_5_0)   0.9250   0.0000   1.8544 f (netlink)             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_guard_reg_0/EN (net)   0.0055            0.9250    0.0000     1.8544 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_guard_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1337   0.0000   0.9250   0.0000 *   1.8544 f (731.24,988.92) u so  1.05
  data arrival time                                                                                                   1.8544                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_guard_reg_0/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0860     1.0110                                            
  data required time                                                                                                  1.0110                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0110                                            
  data arrival time                                                                                                  -1.8544                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8433                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_m_reg_2/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/guard_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r  (990.42,970.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/guard_reg/Q (fds2eqd1_hd)       0.1938               0.9250    0.4317     1.1817 f    (989.52,970.37)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/guard (net)     3   0.0132                           0.9250    0.0000     1.1817 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U69/B (scg22d1_hd)    0.0000    0.1938    0.0000     0.9250    0.0000 *   1.1817 f    (990.85,974.39)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U69/Y (scg22d1_hd)              0.3245               0.9250    0.3557     1.5374 f    (992.41,974.35)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n315 (net)     5   0.0232                            0.9250    0.0000     1.5374 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U507/B (or3d1_hd)     0.0000    0.3245    0.0000     0.9250    0.0004 *   1.5378 f    (967.04,974.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U507/Y (or3d1_hd)               0.1342               0.9250    0.3213     1.8591 f    (968.40,974.25)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n1054 (net)     1   0.0051                           0.9250    0.0000     1.8591 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_m_reg_2/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_6_0)   0.9250   0.0000   1.8591 f (netlink)                       
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_m_reg_2/EN (net)   0.0051                 0.9250    0.0000     1.8591 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_m_reg_2/latch/EN (cglpd1_hd)   0.0000   0.1342   0.0000   0.9250   0.0000 *   1.8591 f (969.28,984.72) u so      1.05
  data arrival time                                                                                                   1.8591                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_m_reg_2/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0860     1.0110                                            
  data required time                                                                                                  1.0110                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0110                                            
  data arrival time                                                                                                  -1.8591                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8482                                            


  Startpoint: khu_sensor_top/mpr121_controller/r_i2c_data_in_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/clk_gate_data_reg_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/r_i2c_data_in_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r  (956.60,423.20)                       1.05
  khu_sensor_top/mpr121_controller/r_i2c_data_in_reg_0_/Q (fd4qd1_hd)       0.3079               0.9250    0.5105     1.2605 f    (966.64,423.54)                       1.05
  khu_sensor_top/mpr121_controller/r_i2c_data_in[0] (net)     2   0.0264                         0.9250    0.0000     1.2605 f    [0.02,0.03]                           
  khu_sensor_top/mpr121_controller/i2c_master/data_in[0] (i2c_master)                            0.9250    0.0000     1.2605 f    (netlink)                             
  khu_sensor_top/mpr121_controller/i2c_master/data_in[0] (net)   0.0264                          0.9250    0.0000     1.2605 f    [0.02,0.03]                           
  khu_sensor_top/mpr121_controller/i2c_master/U30/B (nd2d1_hd)    0.0000    0.3079    0.0000     0.9250    0.0001 *   1.2607 f    (967.53,459.23)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/U30/Y (nd2d1_hd)              0.3153               0.9250    0.2270     1.4877 r    (968.11,459.00)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/n433 (net)     2   0.0142                          0.9250    0.0000     1.4877 r    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/i2c_master/U196/A (nd3d1_hd)   0.0000    0.3153    0.0000     0.9250    0.0001 *   1.4878 r    (980.66,480.73)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/U196/Y (nd3d1_hd)             0.1863               0.9250    0.1400     1.6278 f    (980.72,481.12)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/n432 (net)     1   0.0051                          0.9250    0.0000     1.6278 f    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/i2c_master/U195/D (nd4d1_hd)   0.0000    0.1863    0.0000     0.9250    0.0000 *   1.6279 f    (987.32,484.81)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/U195/Y (nd4d1_hd)             0.1711               0.9250    0.1491     1.7770 r    (988.89,484.55)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/n431 (net)     1   0.0031                          0.9250    0.0000     1.7770 r    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/U194/B (nr2d1_hd)   0.0000    0.1711    0.0000     0.9250    0.0000 *   1.7770 r    (988.20,481.22)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/U194/Y (nr2d1_hd)             0.0951               0.9250    0.0918     1.8688 f    (987.61,481.20)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/n479 (net)     1   0.0046                          0.9250    0.0000     1.8688 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/clk_gate_data_reg_reg_0/EN (SNPS_CLOCK_GATE_HIGH_i2c_master_0_0)   0.9250   0.0000   1.8688 f (netlink)                   
  khu_sensor_top/mpr121_controller/i2c_master/clk_gate_data_reg_reg_0/EN (net)   0.0046          0.9250    0.0000     1.8688 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/clk_gate_data_reg_reg_0/latch/EN (cglpd1_hd)   0.0000   0.0951   0.0000   0.9250   0.0001 *   1.8688 f (984.68,466.32) u so  1.05
  data arrival time                                                                                                   1.8688                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/mpr121_controller/i2c_master/clk_gate_data_reg_reg_0/latch/CK (cglpd1_hd)                 0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0927     1.0177                                            
  data required time                                                                                                  1.0177                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0177                                            
  data arrival time                                                                                                  -1.8688                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8512                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_1_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (367.39,700.91)                1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_1_/Q (fds2eqd1_hd)   0.1665           0.9250    0.4142     1.1642 f    (366.48,700.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state[1] (net)     3   0.0101                   0.9250    0.0000     1.1642 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U114/A (nd2d1_hd)   0.0000   0.1665   0.0000    0.9250    0.0002 *   1.1644 f    (369.95,718.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U114/Y (nd2d1_hd)          0.3126               0.9250    0.1797     1.3441 r    (369.71,718.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n468 (net)     2   0.0144                       0.9250    0.0000     1.3441 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U3/B (nr2d4_hd)   0.0000   0.3126    0.0000     0.9250    0.0001 *   1.3442 r    (371.16,722.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U3/Y (nr2d4_hd)            0.3542               0.9250    0.2541     1.5983 f    (370.97,722.18)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n87 (net)    31   0.1326                        0.9250    0.0000     1.5983 f    [0.08,0.13]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U366/A (scg14d1_hd)   0.0000   0.3542   0.0000   0.9250   0.0035 *   1.6018 f    (375.85,771.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U366/Y (scg14d1_hd)        0.1273               0.9250    0.2618     1.8635 f    (376.78,773.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n775 (net)     1   0.0049                       0.9250    0.0000     1.8635 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_2_5_0)   0.9250   0.0000   1.8635 f (netlink)           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg_0/EN (net)   0.0049          0.9250    0.0000     1.8635 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1273   0.0000   0.9250   0.0000 *   1.8636 f (376.60,783.11) u so  1.05
  data arrival time                                                                                                   1.8636                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg_0/latch/CK (cglpd1_hd)                 0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0872     1.0122                                            
  data required time                                                                                                  1.0122                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0122                                            
  data arrival time                                                                                                  -1.8636                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8514                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_lstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_lstate_reg_0_/CK (fd1qd1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000 #   0.7500 r    (754.07,189.35)                       1.05
  khu_sensor_top/ads1292_controller/r_lstate_reg_0_/Q (fd1qd1_hd)           0.2310               0.9250    0.4549     1.2049 f    (760.28,189.50)                       1.05
  khu_sensor_top/ads1292_controller/r_lstate[0] (net)     4   0.0179                             0.9250    0.0000     1.2049 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_controller/U482/D (nd4d1_hd)             0.0000    0.2310    0.0000     0.9250    0.0001 *   1.2049 f    (761.16,196.81)                       1.05
  khu_sensor_top/ads1292_controller/U482/Y (nd4d1_hd)                       0.1555               0.9250    0.1607     1.3656 r    (762.73,196.55)                       1.05
  khu_sensor_top/ads1292_controller/n541 (net)     1    0.0031                                   0.9250    0.0000     1.3656 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/U481/B (or2d1_hd)             0.0000    0.1555    0.0000     0.9250    0.0000 *   1.3656 r    (761.58,207.22)                       1.05
  khu_sensor_top/ads1292_controller/U481/Y (or2d1_hd)                       0.4497               0.9250    0.3017     1.6674 r    (762.45,207.30)                       1.05
  khu_sensor_top/ads1292_controller/n298 (net)     2    0.0228                                   0.9250    0.0000     1.6674 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_controller/U127/C (nr3d4_hd)             0.0000    0.4497    0.0000     0.9250    0.0001 *   1.6675 r    (765.43,215.16)                       1.05
  khu_sensor_top/ads1292_controller/U127/Y (nr3d4_hd)                       0.1132               0.9250    0.1948     1.8623 f    (766.45,214.22)                       1.05
  khu_sensor_top/ads1292_controller/n1 (net)     1      0.0371                                   0.9250    0.0000     1.8623 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_0_0)   0.9250   0.0000   1.8623 f (netlink)           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/EN (net)   0.0371          0.9250    0.0000     1.8623 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1132   0.0000   0.9250   0.0040 *   1.8664 f (872.04,408.71) u so  1.05
  data arrival time                                                                                                   1.8664                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/latch/CK (cglpd1_hd)                 0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0896     1.0146                                            
  data required time                                                                                                  1.0146                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0146                                            
  data arrival time                                                                                                  -1.8664                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8518                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_m_reg_2/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/guard_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (723.78,650.51)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/guard_reg/Q (fds2eqd1_hd)   0.1861               0.9250    0.4267     1.1767 f    (722.88,650.47)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/guard (net)     3   0.0123                       0.9250    0.0000     1.1767 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U69/B (scg22d1_hd)   0.0000   0.1861   0.0000    0.9250    0.0001 *   1.1768 f    (720.26,646.46)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U69/Y (scg22d1_hd)          0.3569               0.9250    0.3691     1.5459 f    (721.82,646.49)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n315 (net)     5   0.0260                        0.9250    0.0000     1.5459 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U509/B (or3d1_hd)   0.0000   0.3569   0.0000     0.9250    0.0002 *   1.5461 f    (715.36,639.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U509/Y (or3d1_hd)           0.1397               0.9250    0.3307     1.8769 f    (716.72,639.39)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n1056 (net)     1   0.0057                       0.9250    0.0000     1.8769 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_m_reg_2/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_6_0)   0.9250   0.0000   1.8769 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_m_reg_2/EN (net)   0.0057             0.9250    0.0000     1.8769 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_m_reg_2/latch/EN (cglpd1_hd)   0.0000   0.1397   0.0000   0.9250   0.0000 *   1.8769 f (720.24,628.92) u so  1.05
  data arrival time                                                                                                   1.8769                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_m_reg_2/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0850     1.0100                                            
  data required time                                                                                                  1.0100                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0100                                            
  data arrival time                                                                                                  -1.8769                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8669                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (677.15,542.51)                 1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_3_/Q (fds2eqd1_hd)   0.4549            0.9250    0.5807     1.3307 f    (676.24,542.47)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state[3] (net)    12   0.0438                    0.9250    0.0000     1.3307 f    [0.02,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U71/A (nd2d1_hd)   0.0000   0.4549    0.0000     0.9250    0.0013 *   1.3320 f    (702.69,552.78)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U71/Y (nd2d1_hd)            0.2757               0.9250    0.2155     1.5475 r    (702.93,552.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n570 (net)     2   0.0097                        0.9250    0.0000     1.5475 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U76/B (nr2ad1_hd)   0.0000   0.2757   0.0000     0.9250    0.0001 *   1.5476 r    (708.21,553.33)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U76/Y (nr2ad1_hd)           0.4481               0.9250    0.3030     1.8505 f    (708.08,552.63)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/N87 (net)     3   0.0429                         0.9250    0.0000     1.8505 f    [0.04,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_2_0)   0.9250   0.0000   1.8505 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_o_Z_reg_0/EN (net)   0.0429             0.9250    0.0000     1.8505 f    [0.04,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_o_Z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.4481   0.0000   0.9250   0.0006 *   1.8512 f (637.52,564.12) u so  1.05
  data arrival time                                                                                                   1.8512                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_o_Z_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0589     0.9839                                            
  data required time                                                                                                  0.9839                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9839                                            
  data arrival time                                                                                                  -1.8512                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8672                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK_reg/CK (fds2eqd2_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (623.03,556.91)                 1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK_reg/Q (fds2eqd2_hd)   0.1288            0.9250    0.3731     1.1231 f    (622.12,556.55)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK (net)     2   0.0141                    0.9250    0.0000     1.1231 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U51/B (nd2d1_hd)   0.0000   0.1288    0.0000     0.9250    0.0016 *   1.1248 f    (539.40,564.01)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U51/Y (nd2d1_hd)            0.7385               0.9250    0.3552     1.4800 r    (538.81,564.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/N89 (net)     2   0.0381                         0.9250    0.0000     1.4800 r    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U335/A (nr2ad1_hd)   0.0000   0.7385   0.0000    0.9250    0.0010 *   1.4810 r    (644.55,557.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U335/Y (nr2ad1_hd)          0.4453               0.9250    0.3941     1.8750 f    (644.84,557.01)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n825 (net)     2   0.0372                        0.9250    0.0000     1.8750 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_0_0)   0.9250   0.0000   1.8750 f (netlink)                     
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_reg_0/EN (net)   0.0372               0.9250    0.0000     1.8750 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_reg_0/latch/EN (cglpd1_hd)   0.0000   0.4453   0.0000   0.9250   0.0001 *   1.8751 f (639.72,585.72) u so    1.05
  data arrival time                                                                                                   1.8751                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_reg_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0591     0.9841                                            
  data required time                                                                                                  0.9841                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9841                                            
  data arrival time                                                                                                  -1.8751                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8911                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_41_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_0_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (844.84,646.47)                    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_0_/QN (fds2d1_hd)   0.5583              0.9250    0.6656     1.4156 r    (852.60,646.48)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n58 (net)     7   0.0289                          0.9250    0.0000     1.4156 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U52/A (nr2ad1_hd)   0.0000   0.5583    0.0000     0.9250    0.0004 *   1.4161 r    (875.13,650.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U52/Y (nr2ad1_hd)            0.6427               0.9250    0.4582     1.8743 f    (874.84,650.61)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/N61 (net)    13   0.0642                          0.9250    0.0000     1.8743 f    [0.03,0.06]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_41_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_4_3_0)   0.9250   0.0000   1.8743 f (netlink)                  
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_41_0/EN (net)   0.0642                 0.9250    0.0000     1.8743 f    [0.03,0.06]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_41_0/latch/EN (cglpd1_hd)   0.0000   0.6427   0.0000   0.9250   0.0001 *   1.8744 f (901.08,650.53) u so      1.05
  data arrival time                                                                                                   1.8744                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_41_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0499     0.9749                                            
  data required time                                                                                                  0.9749                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9749                                            
  data arrival time                                                                                                  -1.8744                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8995                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_R_40_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_0_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (788.36,952.77)                    1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_0_/QN (fds2d1_hd)   0.5451              0.9250    0.6602     1.4102 r    (780.60,952.76)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n58 (net)     7   0.0281                          0.9250    0.0000     1.4102 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U52/A (nr2ad1_hd)   0.0000   0.5451    0.0000     0.9250    0.0002 *   1.4104 r    (770.41,960.47)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U52/Y (nr2ad1_hd)            0.6783               0.9250    0.4734     1.8837 f    (770.12,960.21)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/N61 (net)    13   0.0688                          0.9250    0.0000     1.8837 f    [0.03,0.07]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_R_40_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_5_3_0)   0.9250   0.0000   1.8837 f (netlink)                  
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_R_40_0/EN (net)   0.0688                 0.9250    0.0000     1.8837 f    [0.03,0.07]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_R_40_0/latch/EN (cglpd1_hd)   0.0000   0.6783   0.0000   0.9250   0.0004 *   1.8842 f (729.92,970.32) u so      1.05
  data arrival time                                                                                                   1.8842                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_R_40_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0482     0.9732                                            
  data required time                                                                                                  0.9732                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9732                                            
  data arrival time                                                                                                  -1.8842                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.9109                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/a_e_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_f2i/a_e_reg_7_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (710.97,387.14)                     1.05
  khu_sensor_top/ads1292_filter/converter_f2i/a_e_reg_7_/Q (fds2eqd1_hd)    0.1977               0.9250    0.4342     1.1842 f    (711.88,387.17)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/a_e[7] (net)     3   0.0136                        0.9250    0.0000     1.1842 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U260/B (nr2bd1_hd)   0.0000   0.1977    0.0000     0.9250    0.0001 *   1.1843 f    (726.48,391.30)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U260/Y (nr2bd1_hd)            0.3426               0.9250    0.2030     1.3873 r    (726.89,391.04)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n244 (net)     2   0.0099                          0.9250    0.0000     1.3873 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U253/C (ao211d1_hd)   0.0000   0.3426   0.0000     0.9250    0.0000 *   1.3873 r    (734.76,391.19)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U253/Y (ao211d1_hd)           0.1751               0.9250    0.1517     1.5390 f    (734.79,391.22)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n82 (net)     2   0.0083                           0.9250    0.0000     1.5390 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U4/C (ao21d1_hd)    0.0000    0.1751    0.0000     0.9250    0.0001 *   1.5391 f    (741.35,384.24)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U4/Y (ao21d1_hd)              0.3081               0.9250    0.1763     1.7154 r    (741.04,383.96)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n217 (net)     2   0.0075                          0.9250    0.0000     1.7154 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U252/A (ivd1_hd)    0.0000    0.3081    0.0000     0.9250    0.0000 *   1.7154 r    (742.24,376.81)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U252/Y (ivd1_hd)              0.2404               0.9250    0.1918     1.9073 f    (742.67,376.67)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n241 (net)     1   0.0214                          0.9250    0.0000     1.9073 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_converter_f2i_2_0)   0.9250   0.0000   1.9073 f (netlink)                       
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_z_reg_0/EN (net)   0.0214                 0.9250    0.0000     1.9073 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2404   0.0000   0.9250   0.0000 *   1.9073 f (747.52,376.92) u so      1.05
  data arrival time                                                                                                   1.9073                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_z_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0686     0.9936                                            
  data required time                                                                                                  0.9936                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9936                                            
  data arrival time                                                                                                  -1.9073                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.9137                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_42_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_0_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (422.88,916.77)                  1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_0_/QN (fds2d1_hd)   0.5071            0.9250    0.6444     1.3944 r    (430.64,916.76)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n58 (net)     6   0.0260                        0.9250    0.0000     1.3944 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U51/A (nr2ad1_hd)   0.0000   0.5071   0.0000    0.9250    0.0003 *   1.3947 r    (442.59,912.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U51/Y (nr2ad1_hd)          0.7341               0.9250    0.4928     1.8875 f    (442.88,912.63)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/N61 (net)    13   0.0761                        0.9250    0.0000     1.8875 f    [0.04,0.08]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_42_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_3_3_0)   0.9250   0.0000   1.8875 f (netlink)                
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_42_0/EN (net)   0.0761               0.9250    0.0000     1.8875 f    [0.04,0.08]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_42_0/latch/EN (cglpd1_hd)   0.0000   0.7341   0.0000   0.9250   0.0001 *   1.8876 f (443.04,927.11) u so    1.05
  data arrival time                                                                                                   1.8876                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_42_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0456     0.9706                                            
  data required time                                                                                                  0.9706                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9706                                            
  data arrival time                                                                                                  -1.8876                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.9170                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (383.67,703.93)                1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_3_/Q (fds2eqd1_hd)   0.4441           0.9250    0.5754     1.3254 f    (382.76,703.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state[3] (net)    10   0.0425                   0.9250    0.0000     1.3254 f    [0.01,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U125/A (clknd2d4_hd)   0.0000   0.4441   0.0000   0.9250   0.0002 *   1.3256 f   (390.38,711.23)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U125/Y (clknd2d4_hd)       0.6994               0.9250    0.3985     1.7241 r    (390.72,711.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n391 (net)    33   0.1521                       0.9250    0.0000     1.7241 r    [0.07,0.15]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U50/A (nd2d1_hd)   0.0000   0.6994   0.0000     0.9250    0.0017 *   1.7258 r    (407.79,718.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U50/Y (nd2d1_hd)           0.1604               0.9250    0.1989     1.9247 f    (407.55,718.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n838 (net)     1   0.0084                       0.9250    0.0000     1.9247 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_2_1_0)   0.9250   0.0000   1.9247 f (netlink)               
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_reg_0/EN (net)   0.0084              0.9250    0.0000     1.9247 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1604   0.0000   0.9250   0.0000 *   1.9248 f (412.68,729.72) u so   1.05
  data arrival time                                                                                                   1.9248                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_reg_0/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0815     1.0065                                            
  data required time                                                                                                  1.0065                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0065                                            
  data arrival time                                                                                                  -1.9248                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.9183                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_AB_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_AB_STB_reg/CK (fd4qd2_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (804.35,830.04)                      1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_AB_STB_reg/Q (fd4qd2_hd)     0.3354               0.9250    0.5010     1.2510 f    (813.96,830.11)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_AB_STB (net)     3   0.0597                       0.9250    0.0000     1.2510 f    [0.05,0.06]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_AB_STB (float_multiplier_5)                     0.9250    0.0000     1.2510 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_AB_STB (net)   0.0597                           0.9250    0.0000     1.2510 f    [0.05,0.06]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U45/A (nd2d1_hd)   0.0000    0.3354    0.0000     0.9250    0.0005 *   1.2515 f    (796.31,891.18)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U45/Y (nd2d1_hd)             0.5643               0.9250    0.3243     1.5758 r    (796.07,891.00)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/N87 (net)     2   0.0278                          0.9250    0.0000     1.5758 r    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U49/B (nr2bd1_hd)   0.0000   0.5643    0.0000     0.9250    0.0001 *   1.5759 r    (783.08,898.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U49/Y (nr2bd1_hd)            0.3594               0.9250    0.3349     1.9109 f    (782.67,898.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n182 (net)     2   0.0352                         0.9250    0.0000     1.9109 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_5_0_0)   0.9250   0.0000   1.9109 f (netlink)                 
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_reg_0/EN (net)   0.0352                0.9250    0.0000     1.9109 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_reg_0/latch/EN (cglpd1_hd)   0.0000   0.3594   0.0000   0.9250   0.0001 *   1.9110 f (772.60,895.33) u so     1.05
  data arrival time                                                                                                   1.9110                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_reg_0/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0631     0.9881                                            
  data required time                                                                                                  0.9881                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9881                                            
  data arrival time                                                                                                  -1.9110                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.9229                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_s_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_0_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (430.80,394.47)                  1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_0_/QN (fds2d1_hd)   0.5469            0.9250    0.6609     1.4109 r    (438.56,394.48)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n60 (net)     6   0.0282                        0.9250    0.0000     1.4109 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U51/A (nr2ad1_hd)   0.0000   0.5469   0.0000    0.9250    0.0003 *   1.4112 r    (452.73,398.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U51/Y (nr2ad1_hd)          0.7136               0.9250    0.4916     1.9029 f    (452.44,398.61)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/N61 (net)    13   0.0730                        0.9250    0.0000     1.9029 f    [0.04,0.07]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_s_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_1_3_0)   0.9250   0.0000   1.9029 f (netlink)             
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_s_reg_0/EN (net)   0.0730            0.9250    0.0000     1.9029 f    [0.04,0.07]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_s_reg_0/latch/EN (cglpd1_hd)   0.0000   0.7136   0.0000   0.9250   0.0001 *   1.9030 f (452.72,384.12) u so  1.05
  data arrival time                                                                                                   1.9030                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_s_reg_0/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0466     0.9716                                            
  data required time                                                                                                  0.9716                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9716                                            
  data arrival time                                                                                                  -1.9030                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.9314                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (784.07,967.30)                  1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_3_/Q (fds2eqd1_hd)   0.4729             0.9250    0.5897     1.3397 f    (783.16,967.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state[3] (net)    12   0.0458                     0.9250    0.0000     1.3397 f    [0.02,0.05]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U15/A (nd2d1_hd)   0.0000    0.4729    0.0000     0.9250    0.0011 *   1.3408 f    (776.07,931.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U15/Y (nd2d1_hd)             0.4857               0.9250    0.3286     1.6695 r    (775.83,931.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n447 (net)     2   0.0234                         0.9250    0.0000     1.6695 r    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U51/A (ivd1_hd)    0.0000    0.4857    0.0000     0.9250    0.0000 *   1.6695 r    (786.68,924.01)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U51/Y (ivd1_hd)              0.3108               0.9250    0.2542     1.9237 f    (787.11,923.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/N85 (net)     2   0.0254                          0.9250    0.0000     1.9237 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_5_2_0)   0.9250   0.0000   1.9237 f (netlink)               
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_o_Z_reg_0/EN (net)   0.0254              0.9250    0.0000     1.9237 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_o_Z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.3108   0.0000   0.9250   0.0001 *   1.9238 f (797.68,919.91) u so   1.05
  data arrival time                                                                                                   1.9238                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_o_Z_reg_0/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0653     0.9903                                            
  data required time                                                                                                  0.9903                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9903                                            
  data arrival time                                                                                                  -1.9238                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.9335                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/guard_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (723.78,650.51)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/guard_reg/Q (fds2eqd1_hd)   0.1861               0.9250    0.4267     1.1767 f    (722.88,650.47)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/guard (net)     3   0.0123                       0.9250    0.0000     1.1767 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U347/A (ad4d1_hd)   0.0000   0.1861   0.0000     0.9250    0.0001 *   1.1768 f    (711.01,646.74)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U347/Y (ad4d1_hd)           0.1082               0.9250    0.2418     1.4186 f    (713.62,646.52)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n300 (net)     1   0.0039                        0.9250    0.0000     1.4186 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U341/C (scg7d1_hd)   0.0000   0.1082   0.0000    0.9250    0.0000 *   1.4186 f    (721.09,657.88)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U341/Y (scg7d1_hd)          0.1505               0.9250    0.3086     1.7273 f    (723.09,657.76)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n282 (net)     2   0.0069                        0.9250    0.0000     1.7273 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U340/A (ivd1_hd)   0.0000   0.1505    0.0000     0.9250    0.0002 *   1.7275 f    (737.84,686.41)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U340/Y (ivd1_hd)            0.2243               0.9250    0.1363     1.8638 r    (738.28,686.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n288 (net)     2   0.0103                        0.9250    0.0000     1.8638 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U481/B (nd2bd1_hd)   0.0000   0.2243   0.0000    0.9250    0.0001 *   1.8639 r    (739.03,714.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U481/Y (nd2bd1_hd)          0.1159               0.9250    0.1040     1.9679 f    (738.13,715.28)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n1030 (net)     1   0.0050                       0.9250    0.0000     1.9679 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_7_0)   0.9250   0.0000   1.9679 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_e_reg_0/EN (net)   0.0050             0.9250    0.0000     1.9679 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1159   0.0000   0.9250   0.0000 *   1.9679 f (732.56,715.33) u so  1.05
  data arrival time                                                                                                   1.9679                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_e_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0891     1.0141                                            
  data required time                                                                                                  1.0141                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0141                                            
  data arrival time                                                                                                  -1.9679                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.9538                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/guard_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (701.29,523.93)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/guard_reg/Q (fds2eqd1_hd)   0.1766               0.9250    0.4207     1.1707 f    (702.20,523.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/guard (net)     3   0.0112                       0.9250    0.0000     1.1707 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U350/A (ad4d1_hd)   0.0000   0.1766   0.0000     0.9250    0.0000 *   1.1707 f    (704.41,517.15)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U350/Y (ad4d1_hd)           0.1301               0.9250    0.2561     1.4268 f    (707.02,516.92)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n302 (net)     1   0.0064                        0.9250    0.0000     1.4268 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U344/C (scg7d1_hd)   0.0000   0.1301   0.0000    0.9250    0.0001 *   1.4269 f    (717.57,535.48)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U344/Y (scg7d1_hd)          0.1777               0.9250    0.3306     1.7575 f    (719.58,535.36)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n284 (net)     2   0.0093                        0.9250    0.0000     1.7575 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U343/A (ivd1_hd)   0.0000   0.1777    0.0000     0.9250    0.0001 *   1.7576 f    (723.32,545.63)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U343/Y (ivd1_hd)            0.1859               0.9250    0.1240     1.8816 r    (723.76,545.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n290 (net)     2   0.0076                        0.9250    0.0000     1.8816 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U485/B (nd2bd1_hd)   0.0000   0.1859   0.0000    0.9250    0.0001 *   1.8816 r    (725.21,553.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U485/Y (nd2bd1_hd)          0.1125               0.9250    0.0958     1.9775 f    (726.11,552.76)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n1034 (net)     1   0.0046                       0.9250    0.0000     1.9775 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_7_0)   0.9250   0.0000   1.9775 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_e_reg_0/EN (net)   0.0046             0.9250    0.0000     1.9775 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1125   0.0000   0.9250   0.0001 *   1.9775 f (732.56,542.53) u so  1.05
  data arrival time                                                                                                   1.9775                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_e_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0897     1.0147                                            
  data required time                                                                                                  1.0147                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0147                                            
  data arrival time                                                                                                  -1.9775                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.9628                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_43_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_0_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (364.36,711.27)                  1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_0_/QN (fds2d1_hd)   0.5820            0.9250    0.6755     1.4255 r    (372.12,711.28)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n58 (net)     7   0.0302                        0.9250    0.0000     1.4255 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U52/A (nr2ad1_hd)   0.0000   0.5820   0.0000    0.9250    0.0002 *   1.4257 r    (365.17,715.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U52/Y (nr2ad1_hd)          0.7322               0.9250    0.5092     1.9349 f    (364.88,715.41)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/N61 (net)    13   0.0747                        0.9250    0.0000     1.9349 f    [0.04,0.07]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_43_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_2_3_0)   0.9250   0.0000   1.9349 f (netlink)                
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_43_0/EN (net)   0.0747               0.9250    0.0000     1.9349 f    [0.04,0.07]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_43_0/latch/EN (cglpd1_hd)   0.0000   0.7322   0.0000   0.9250   0.0000 *   1.9349 f (362.08,718.32) u so    1.05
  data arrival time                                                                                                   1.9349                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_43_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0457     0.9707                                            
  data required time                                                                                                  0.9707                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9707                                            
  data arrival time                                                                                                  -1.9349                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.9642                                            


  Startpoint: khu_sensor_top/mpr121_controller/r_pstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/clk_gate_r_i2c_reg_addr_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/r_pstate_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000 #   0.7500 r    (965.24,444.80)                       1.05
  khu_sensor_top/mpr121_controller/r_pstate_reg_1_/Q (fd4qd1_hd)            0.1607               0.9250    0.4222     1.1722 f    (955.20,445.14)                       1.05
  khu_sensor_top/mpr121_controller/r_pstate[1] (net)     3   0.0096                              0.9250    0.0000     1.1722 f    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/U7/B (nd2d1_hd)                0.0000    0.1607    0.0000     0.9250    0.0001 *   1.1723 f    (949.47,448.81)                       1.05
  khu_sensor_top/mpr121_controller/U7/Y (nd2d1_hd)                          0.4165               0.9250    0.2317     1.4040 r    (948.89,449.04)                       1.05
  khu_sensor_top/mpr121_controller/n202 (net)     3     0.0202                                   0.9250    0.0000     1.4040 r    [0.01,0.02]                           
  khu_sensor_top/mpr121_controller/U189/B (nr2d4_hd)              0.0000    0.4165    0.0000     0.9250    0.0001 *   1.4040 r    (947.00,444.80)                       1.05
  khu_sensor_top/mpr121_controller/U189/Y (nr2d4_hd)                        0.2540               0.9250    0.2160     1.6201 f    (947.19,445.06)                       1.05
  khu_sensor_top/mpr121_controller/n85 (net)    20      0.0729                                   0.9250    0.0000     1.6201 f    [0.04,0.07]                           
  khu_sensor_top/mpr121_controller/U24/B (scg9d1_hd)              0.0000    0.2540    0.0000     0.9250    0.0008 *   1.6209 f    (953.36,433.75)                       1.05
  khu_sensor_top/mpr121_controller/U24/Y (scg9d1_hd)                        0.1750               0.9250    0.3707     1.9916 f    (950.80,434.17)                       1.05
  khu_sensor_top/mpr121_controller/n210 (net)     1     0.0116                                   0.9250    0.0000     1.9916 f    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/clk_gate_r_i2c_reg_addr_reg_0/EN (SNPS_CLOCK_GATE_HIGH_mpr121_controller_0_0)   0.9250   0.0000   1.9916 f (netlink)                 
  khu_sensor_top/mpr121_controller/clk_gate_r_i2c_reg_addr_reg_0/EN (net)   0.0116               0.9250    0.0000     1.9916 f    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/clk_gate_r_i2c_reg_addr_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1750   0.0000   0.9250   0.0000 *   1.9917 f (946.40,423.11) u so    1.05
  data arrival time                                                                                                   1.9917                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/mpr121_controller/clk_gate_r_i2c_reg_addr_reg_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0790     1.0040                                            
  data required time                                                                                                  1.0040                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0040                                            
  data arrival time                                                                                                  -1.9917                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.9877                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_1_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (322.89,326.51)                    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_1_/Q (fds2eqd1_hd)   0.1690               0.9250    0.4158     1.1658 f    (323.80,326.47)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state[1] (net)     3   0.0104                       0.9250    0.0000     1.1658 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U114/A (nd2d1_hd)    0.0000    0.1690    0.0000     0.9250    0.0002 *   1.1659 f    (312.75,343.98)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U114/Y (nd2d1_hd)              0.4985               0.9250    0.2593     1.4252 r    (312.51,343.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n468 (net)     2   0.0250                           0.9250    0.0000     1.4252 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U4/B (nr2d4_hd)      0.0000    0.4985    0.0000     0.9250    0.0001 *   1.4253 r    (312.52,351.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U4/Y (nr2d4_hd)                0.3486               0.9250    0.2818     1.7071 f    (312.71,351.46)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n87 (net)    31   0.1119                            0.9250    0.0000     1.7071 f    [0.06,0.11]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U360/A (scg14d1_hd)   0.0000   0.3486    0.0000     0.9250    0.0016 *   1.7088 f    (327.20,382.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U360/Y (scg14d1_hd)            0.1782               0.9250    0.2899     1.9987 f    (326.26,384.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n768 (net)     1   0.0095                           0.9250    0.0000     1.9987 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_0_5_0)   0.9250   0.0000   1.9987 f (netlink)               
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg_0/EN (net)   0.0095              0.9250    0.0000     1.9987 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1782   0.0000   0.9250   0.0000 *   1.9987 f (333.92,384.12) u so   1.05
  data arrival time                                                                                                   1.9987                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg_0/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0784     1.0034                                            
  data required time                                                                                                  1.0034                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0034                                            
  data arrival time                                                                                                  -1.9987                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.9953                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/guard_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r  (990.42,970.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/guard_reg/Q (fds2eqd1_hd)       0.1938               0.9250    0.4317     1.1817 f    (989.52,970.37)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/guard (net)     3   0.0132                           0.9250    0.0000     1.1817 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U347/A (ad4d1_hd)     0.0000    0.1938    0.0000     0.9250    0.0002 *   1.1819 f    (951.23,970.74)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U347/Y (ad4d1_hd)               0.1696               0.9250    0.2885     1.4704 f    (948.62,970.52)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n300 (net)     1   0.0110                            0.9250    0.0000     1.4704 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U341/C (scg7d1_hd)    0.0000    0.1696    0.0000     0.9250    0.0002 *   1.4706 f    (989.48,962.96)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U341/Y (scg7d1_hd)              0.1675               0.9250    0.3337     1.8042 f    (991.49,963.08)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n282 (net)     2   0.0085                            0.9250    0.0000     1.8042 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U340/A (ivd1_hd)      0.0000    0.1675    0.0000     0.9250    0.0001 *   1.8043 f    (996.12,956.03)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U340/Y (ivd1_hd)                0.1612               0.9250    0.1107     1.9150 r    (996.55,956.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n288 (net)     2   0.0062                            0.9250    0.0000     1.9150 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U470/B (nd2bd1_hd)    0.0000    0.1612    0.0000     0.9250    0.0001 *   1.9150 r    (997.76,949.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U470/Y (nd2bd1_hd)              0.1150               0.9250    0.0948     2.0099 f    (996.85,948.76)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n1028 (net)     1   0.0052                           0.9250    0.0000     2.0099 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_7_0)   0.9250   0.0000   2.0099 f (netlink)                       
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_e_reg_0/EN (net)   0.0052                 0.9250    0.0000     2.0099 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1150   0.0000   0.9250   0.0000 *   2.0099 f (990.84,952.92) u so      1.05
  data arrival time                                                                                                   2.0099                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_e_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0893     1.0143                                            
  data required time                                                                                                  1.0143                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0143                                            
  data arrival time                                                                                                  -2.0099                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.9956                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_1_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (322.89,326.51)                    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_1_/Q (fds2eqd1_hd)   0.1690               0.9250    0.4158     1.1658 f    (323.80,326.47)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state[1] (net)     3   0.0104                       0.9250    0.0000     1.1658 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U114/A (nd2d1_hd)    0.0000    0.1690    0.0000     0.9250    0.0002 *   1.1659 f    (312.75,343.98)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U114/Y (nd2d1_hd)              0.4985               0.9250    0.2593     1.4252 r    (312.51,343.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n468 (net)     2   0.0250                           0.9250    0.0000     1.4252 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U510/B (nr2d4_hd)    0.0000    0.4985    0.0000     0.9250    0.0002 *   1.4254 r    (312.52,358.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U510/Y (nr2d4_hd)              0.3118               0.9250    0.2605     1.6858 f    (312.71,358.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/N12 (net)    26   0.0930                            0.9250    0.0000     1.6858 f    [0.05,0.09]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U23/A (nd2d1_hd)     0.0000    0.3118    0.0000     0.9250    0.0001 *   1.6859 f    (324.73,358.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U23/Y (nd2d1_hd)               0.2312               0.9250    0.1662     1.8522 r    (324.97,358.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n454 (net)     2   0.0077                           0.9250    0.0000     1.8522 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U81/B (nd2d1_hd)     0.0000    0.2312    0.0000     0.9250    0.0000 *   1.8522 r    (327.76,365.63)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U81/Y (nd2d1_hd)               0.1924               0.9250    0.1450     1.9972 f    (327.17,365.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n113 (net)     2   0.0121                           0.9250    0.0000     1.9972 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_0_7_0)   0.9250   0.0000   1.9972 f (netlink)                 
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_e_reg_0/EN (net)   0.0121                0.9250    0.0000     1.9972 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1924   0.0000   0.9250   0.0002 *   1.9974 f (326.88,326.52) u so     1.05
  data arrival time                                                                                                   1.9974                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_e_reg_0/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0760     1.0010                                            
  data required time                                                                                                  1.0010                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0010                                            
  data arrival time                                                                                                  -1.9974                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.9964                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (862.39,667.93)                  1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_3_/Q (fds2eqd1_hd)   0.3825             0.9250    0.5419     1.2919 f    (861.48,667.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state[3] (net)    10   0.0353                     0.9250    0.0000     1.2919 f    [0.01,0.04]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U15/A (nd2d1_hd)   0.0000    0.3825    0.0000     0.9250    0.0003 *   1.2921 f    (858.45,667.98)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U15/Y (nd2d1_hd)             0.5744               0.9250    0.3413     1.6335 r    (858.69,667.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n447 (net)     2   0.0284                         0.9250    0.0000     1.6335 r    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U51/A (ivd1_hd)    0.0000    0.5744    0.0000     0.9250    0.0001 *   1.6336 r    (857.96,704.03)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U51/Y (ivd1_hd)              0.4576               0.9250    0.3572     1.9907 f    (857.53,704.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/N85 (net)     2   0.0423                          0.9250    0.0000     1.9907 f    [0.04,0.04]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_4_2_0)   0.9250   0.0000   1.9907 f (netlink)               
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_o_Z_reg_0/EN (net)   0.0423              0.9250    0.0000     1.9907 f    [0.04,0.04]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_o_Z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.4576   0.0000   0.9250   0.0000 *   1.9908 f (857.52,715.33) u so   1.05
  data arrival time                                                                                                   1.9908                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_o_Z_reg_0/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0585     0.9835                                            
  data required time                                                                                                  0.9835                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9835                                            
  data arrival time                                                                                                  -1.9908                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.0073                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/guard_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r  (535.47,228.74)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/guard_reg/Q (fds2eqd1_hd)       0.1996               0.9250    0.4354     1.1854 f    (534.56,228.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/guard (net)     3   0.0139                           0.9250    0.0000     1.1854 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U347/A (ad4d1_hd)     0.0000    0.1996    0.0000     0.9250    0.0000 *   1.1855 f    (524.88,229.15)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U347/Y (ad4d1_hd)               0.1512               0.9250    0.2778     1.4633 f    (522.26,228.92)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n300 (net)     1   0.0088                            0.9250    0.0000     1.4633 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U341/C (scg7d1_hd)    0.0000    0.1512    0.0000     0.9250    0.0000 *   1.4633 f    (514.35,233.08)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U341/Y (scg7d1_hd)              0.1900               0.9250    0.3428     1.8061 f    (512.34,232.96)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n282 (net)     2   0.0104                            0.9250    0.0000     1.8061 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U340/A (ivd1_hd)      0.0000    0.1900    0.0000     0.9250    0.0001 *   1.8062 f    (490.56,236.03)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U340/Y (ivd1_hd)                0.1986               0.9250    0.1316     1.9378 r    (490.12,236.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n288 (net)     2   0.0083                            0.9250    0.0000     1.9378 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U470/B (nd2bd1_hd)    0.0000    0.1986    0.0000     0.9250    0.0001 *   1.9379 r    (484.71,239.67)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U470/Y (nd2bd1_hd)              0.1133               0.9250    0.0985     2.0364 f    (483.81,240.08)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n1028 (net)     1   0.0048                           0.9250    0.0000     2.0364 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_7_0)   0.9250   0.0000   2.0364 f (netlink)                       
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_e_reg_0/EN (net)   0.0048                 0.9250    0.0000     2.0364 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1133   0.0000   0.9250   0.0000 *   2.0364 f (482.64,235.91) u so      1.05
  data arrival time                                                                                                   2.0364                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_e_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0895     1.0145                                            
  data required time                                                                                                  1.0145                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0145                                            
  data arrival time                                                                                                  -2.0364                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.0219                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_R_45_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_0_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (302.76,322.47)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_0_/QN (fds2d1_hd)    0.6550               0.9250    0.7059     1.4559 r    (310.52,322.48)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n58 (net)     7   0.0343                            0.9250    0.0000     1.4559 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U52/A (nr2ad1_hd)    0.0000    0.6550    0.0000     0.9250    0.0007 *   1.4566 r    (308.41,350.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U52/Y (nr2ad1_hd)              0.7531               0.9250    0.5417     1.9983 f    (308.12,351.03)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/N61 (net)    13   0.0774                            0.9250    0.0000     1.9983 f    [0.04,0.08]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_R_45_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_0_3_0)   0.9250   0.0000   1.9983 f (netlink)                    
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_R_45_0/EN (net)   0.0774                   0.9250    0.0000     1.9983 f    [0.04,0.08]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_R_45_0/latch/EN (cglpd1_hd)   0.0000   0.7531   0.0000   0.9250   0.0001 *   1.9985 f (305.76,376.92) u so        1.05
  data arrival time                                                                                                   1.9985                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_R_45_0/latch/CK (cglpd1_hd)                          0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0447     0.9697                                            
  data required time                                                                                                  0.9697                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9697                                            
  data arrival time                                                                                                  -1.9985                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.0287                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (383.67,703.93)                1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_3_/Q (fds2eqd1_hd)   0.4441           0.9250    0.5754     1.3254 f    (382.76,703.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state[3] (net)    10   0.0425                   0.9250    0.0000     1.3254 f    [0.01,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U15/A (nd2d1_hd)   0.0000   0.4441   0.0000     0.9250    0.0001 *   1.3255 f    (380.95,700.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U15/Y (nd2d1_hd)           0.7655               0.9250    0.4372     1.7627 r    (380.71,701.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n447 (net)     2   0.0391                       0.9250    0.0000     1.7627 r    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U51/A (ivd1_hd)   0.0000   0.7655    0.0000     0.9250    0.0003 *   1.7630 r    (436.44,696.83)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U51/Y (ivd1_hd)            0.3322               0.9250    0.2819     2.0449 f    (436.88,696.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/N85 (net)     2   0.0190                        0.9250    0.0000     2.0449 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_2_2_0)   0.9250   0.0000   2.0449 f (netlink)             
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_o_Z_reg_0/EN (net)   0.0190            0.9250    0.0000     2.0449 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_o_Z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.3322   0.0000   0.9250   0.0000 *   2.0450 f (436.44,703.91) u so  1.05
  data arrival time                                                                                                   2.0450                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_o_Z_reg_0/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0643     0.9893                                            
  data required time                                                                                                  0.9893                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9893                                            
  data arrival time                                                                                                  -2.0450                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.0556                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_1_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (464.52,412.77)                  1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_1_/Q (fds2d1_hd)   0.1795             0.9250    0.4256     1.1756 f    (455.81,412.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state[1] (net)     2   0.0115                   0.9250    0.0000     1.1756 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U113/A (nd2d1_hd)   0.0000   0.1795   0.0000    0.9250    0.0001 *   1.1757 f    (457.07,401.58)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U113/Y (nd2d1_hd)          0.3005               0.9250    0.1773     1.3529 r    (456.83,401.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n470 (net)     2   0.0136                       0.9250    0.0000     1.3529 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/icc_place20/B (or2d2_hd)   0.0000   0.3005   0.0000   0.9250   0.0001 *   1.3530 r (457.05,391.25)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/icc_place20/Y (or2d2_hd)   0.2515               0.9250    0.2541     1.6071 r    (457.96,391.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n221 (net)     4   0.0249                       0.9250    0.0000     1.6071 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/icc_place114/A (ivd4_hd)   0.0000   0.2515   0.0000   0.9250   0.0001 *   1.6072 r (453.20,387.20)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/icc_place114/Y (ivd4_hd)   0.2056               0.9250    0.1594     1.7665 f    (453.67,386.95)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n199 (net)    34   0.0755                       0.9250    0.0000     1.7665 f    [0.01,0.08]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U22/A (nd2d1_hd)   0.0000   0.2056   0.0000     0.9250    0.0013 *   1.7678 f    (465.53,384.06)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U22/Y (nd2d1_hd)           0.2577               0.9250    0.1634     1.9312 r    (465.77,384.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n456 (net)     2   0.0108                       0.9250    0.0000     1.9312 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U80/B (nd2d1_hd)   0.0000   0.2577   0.0000     0.9250    0.0000 *   1.9312 r    (469.45,391.21)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U80/Y (nd2d1_hd)           0.1854               0.9250    0.1445     2.0757 f    (470.03,391.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n113 (net)     2   0.0111                       0.9250    0.0000     2.0757 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_1_7_0)   0.9250   0.0000   2.0757 f (netlink)             
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_e_reg_0/EN (net)   0.0111            0.9250    0.0000     2.0757 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1854   0.0000   0.9250   0.0002 *   2.0759 f (479.56,415.92) u so  1.05
  data arrival time                                                                                                   2.0759                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_e_reg_0/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0772     1.0022                                            
  data required time                                                                                                  1.0022                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0022                                            
  data arrival time                                                                                                  -2.0759                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.0736                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (452.74,415.93)                1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_3_/Q (fds2eqd1_hd)   0.4260           0.9250    0.5661     1.3161 f    (451.84,415.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state[3] (net)    11   0.0404                   0.9250    0.0000     1.3161 f    [0.01,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/icc_place18/A (ad2d2_hd)   0.0000   0.4260   0.0000   0.9250   0.0001 *   1.3161 f (449.64,416.39)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/icc_place18/Y (ad2d2_hd)   0.2848               0.9250    0.3538     1.6700 f    (451.20,416.05)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n220 (net)    11   0.0542                       0.9250    0.0000     1.6700 f    [0.02,0.05]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/icc_place107/A (ivd4_hd)   0.0000   0.2848   0.0000   0.9250   0.0017 *   1.6717 f (472.56,459.20)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/icc_place107/Y (ivd4_hd)   0.5114               0.9250    0.2816     1.9533 r    (473.04,458.95)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n163 (net)    32   0.1111                       0.9250    0.0000     1.9533 r    [0.03,0.11]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U49/A (nd2d1_hd)   0.0000   0.5114   0.0000     0.9250    0.0007 *   1.9540 r    (470.71,463.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U49/Y (nd2d1_hd)           0.0987               0.9250    0.1382     2.0923 f    (470.47,463.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n841 (net)     1   0.0047                       0.9250    0.0000     2.0923 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_1_1_0)   0.9250   0.0000   2.0923 f (netlink)               
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_reg_0/EN (net)   0.0047              0.9250    0.0000     2.0923 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.0987   0.0000   0.9250   0.0000 *   2.0923 f (472.08,470.52) u so   1.05
  data arrival time                                                                                                   2.0923                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_reg_0/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0920     1.0170                                            
  data required time                                                                                                  1.0170                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0170                                            
  data arrival time                                                                                                  -2.0923                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.0753                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (977.22,927.14)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_0_/Q (fds2eqd1_hd)    0.3747               0.9250    0.5792     1.3292 r    (976.32,927.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state[0] (net)     6   0.0182                        0.9250    0.0000     1.3292 r    [0.00,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U607/A (nr2d1_hd)     0.0000    0.3747    0.0000     0.9250    0.0003 *   1.3295 r    (977.60,948.85)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U607/Y (nr2d1_hd)               0.2210               0.9250    0.1931     1.5226 f    (977.35,949.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n112 (net)     5   0.0166                            0.9250    0.0000     1.5226 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U37/B (nd2d1_hd)      0.0000    0.2210    0.0000     0.9250    0.0001 *   1.5227 f    (975.88,934.43)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U37/Y (nd2d1_hd)                0.4571               0.9250    0.2654     1.7881 r    (975.29,934.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n625 (net)     2   0.0226                            0.9250    0.0000     1.7881 r    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U331/B (nr2d1_hd)     0.0000    0.4571    0.0000     0.9250    0.0003 *   1.7884 r    (945.52,898.82)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U331/Y (nr2d1_hd)               0.3687               0.9250    0.2899     2.0783 f    (944.93,898.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n822 (net)     2   0.0318                            0.9250    0.0000     2.0783 f    [0.03,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_0_0)   0.9250   0.0000   2.0783 f (netlink)                         
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_reg_0/EN (net)   0.0318                   0.9250    0.0000     2.0783 f    [0.03,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_reg_0/latch/EN (cglpd1_hd)   0.0000   0.3687   0.0000   0.9250   0.0000 *   2.0784 f (944.64,895.33) u so        1.05
  data arrival time                                                                                                   2.0784                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_reg_0/latch/CK (cglpd1_hd)                          0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0626     0.9876                                            
  data required time                                                                                                  0.9876                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9876                                            
  data arrival time                                                                                                  -2.0784                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.0907                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_guard_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_1_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (431.67,912.87)                  1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_1_/Q (fds2d1_hd)   0.1830             0.9250    0.4279     1.1779 f    (440.39,912.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state[1] (net)     2   0.0120                   0.9250    0.0000     1.1779 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U115/A (nd2d1_hd)   0.0000   0.1830   0.0000    0.9250    0.0000 *   1.1779 f    (441.23,919.98)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U115/Y (nd2d1_hd)          0.1733               0.9250    0.1207     1.2986 r    (440.99,919.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n468 (net)     2   0.0059                       0.9250    0.0000     1.2986 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place24/B (or2d2_hd)   0.0000   0.1733   0.0000   0.9250   0.0000 *   1.2986 r (437.70,924.05)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place24/Y (or2d2_hd)   0.2461               0.9250    0.2212     1.5198 r    (438.60,923.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n229 (net)     3   0.0245                       0.9250    0.0000     1.5198 r    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place113/A (ivd2_hd)   0.0000   0.2461   0.0000   0.9250   0.0003 *   1.5201 r (444.30,963.23)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place113/Y (ivd2_hd)   0.4919               0.9250    0.3017     1.8218 f    (444.80,963.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n205 (net)    30   0.1062                       0.9250    0.0000     1.8218 f    [0.05,0.11]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U358/A (scg14d1_hd)   0.0000   0.4919   0.0000   0.9250   0.0005 *   1.8223 f    (446.88,964.39)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U358/Y (scg14d1_hd)        0.1338               0.9250    0.2959     2.1182 f    (445.94,962.94)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n760 (net)     1   0.0053                       0.9250    0.0000     2.1182 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_guard_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_3_5_0)   0.9250   0.0000   2.1182 f (netlink)           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_guard_reg_0/EN (net)   0.0053          0.9250    0.0000     2.1182 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_guard_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1338   0.0000   0.9250   0.0000 *   2.1182 f (440.84,970.32) u so  1.05
  data arrival time                                                                                                   2.1182                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_guard_reg_0/latch/CK (cglpd1_hd)                 0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0860     1.0110                                            
  data required time                                                                                                  1.0110                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0110                                            
  data arrival time                                                                                                  -2.1182                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1072                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_1_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (431.67,912.87)                  1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_1_/Q (fds2d1_hd)   0.1830             0.9250    0.4279     1.1779 f    (440.39,912.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state[1] (net)     2   0.0120                   0.9250    0.0000     1.1779 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U115/A (nd2d1_hd)   0.0000   0.1830   0.0000    0.9250    0.0000 *   1.1779 f    (441.23,919.98)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U115/Y (nd2d1_hd)          0.1733               0.9250    0.1207     1.2986 r    (440.99,919.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n468 (net)     2   0.0059                       0.9250    0.0000     1.2986 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place27/B (or2d2_hd)   0.0000   0.1733   0.0000   0.9250   0.0000 *   1.2986 r (442.54,919.99)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place27/Y (or2d2_hd)   0.2955               0.9250    0.2420     1.5406 r    (443.44,920.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n230 (net)     4   0.0304                       0.9250    0.0000     1.5406 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place117/A (ivd4_hd)   0.0000   0.2955   0.0000   0.9250   0.0004 *   1.5411 r (448.36,941.59)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place117/Y (ivd4_hd)   0.3276               0.9250    0.2322     1.7733 f    (448.83,941.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n209 (net)    34   0.1327                       0.9250    0.0000     1.7733 f    [0.07,0.13]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U24/A (nd2d1_hd)   0.0000   0.3276   0.0000     0.9250    0.0006 *   1.7738 f    (454.87,941.58)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U24/Y (nd2d1_hd)           0.2207               0.9250    0.1620     1.9358 r    (454.63,941.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n454 (net)     2   0.0067                       0.9250    0.0000     1.9358 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U82/B (nd2d1_hd)   0.0000   0.2207   0.0000     0.9250    0.0000 *   1.9358 r    (457.57,931.21)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U82/Y (nd2d1_hd)           0.2361               0.9250    0.1660     2.1019 f    (458.15,931.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n113 (net)     2   0.0162                       0.9250    0.0000     2.1019 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_3_7_0)   0.9250   0.0000   2.1019 f (netlink)             
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_e_reg_0/EN (net)   0.0162            0.9250    0.0000     2.1019 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2361   0.0000   0.9250   0.0001 *   2.1019 f (458.88,924.12) u so  1.05
  data arrival time                                                                                                   2.1019                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_e_reg_0/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0688     0.9938                                            
  data required time                                                                                                  0.9938                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9938                                            
  data arrival time                                                                                                  -2.1019                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1081                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (784.07,967.30)                  1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_3_/Q (fds2eqd1_hd)   0.4729             0.9250    0.5897     1.3397 f    (783.16,967.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state[3] (net)    12   0.0458                     0.9250    0.0000     1.3397 f    [0.02,0.05]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/icc_place16/A (ad2d2_hd)   0.0000   0.4729   0.0000   0.9250   0.0009 *   1.3406 f (777.45,941.98)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/icc_place16/Y (ad2d2_hd)     0.2868               0.9250    0.3644     1.7050 f    (779.00,941.65)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n228 (net)    11   0.0546                         0.9250    0.0000     1.7050 f    [0.02,0.05]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/icc_place111/A (ivd4_hd)   0.0000   0.2868   0.0000   0.9250   0.0011 *   1.7062 f (801.16,967.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/icc_place111/Y (ivd4_hd)     0.5173               0.9250    0.2846     1.9908 r    (800.68,967.49)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n195 (net)    32   0.1125                         0.9250    0.0000     1.9908 r    [0.03,0.11]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U50/A (nd2d1_hd)   0.0000    0.5173    0.0000     0.9250    0.0014 *   1.9921 r    (794.11,952.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U50/Y (nd2d1_hd)             0.1007               0.9250    0.1410     2.1331 f    (793.87,953.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n836 (net)     1   0.0049                         0.9250    0.0000     2.1331 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_5_1_0)   0.9250   0.0000   2.1331 f (netlink)                 
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_reg_0/EN (net)   0.0049                0.9250    0.0000     2.1331 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1007   0.0000   0.9250   0.0000 *   2.1332 f (797.24,952.92) u so     1.05
  data arrival time                                                                                                   2.1332                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_reg_0/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0917     1.0167                                            
  data required time                                                                                                  1.0167                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0167                                            
  data arrival time                                                                                                  -2.1332                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1165                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_1_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (777.91,945.71)                  1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_1_/Q (fds2eqd1_hd)   0.1644             0.9250    0.4128     1.1628 f    (777.00,945.67)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state[1] (net)     3   0.0099                     0.9250    0.0000     1.1628 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U114/A (nd2d1_hd)   0.0000   0.1644    0.0000     0.9250    0.0001 *   1.1629 f    (769.13,948.78)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U114/Y (nd2d1_hd)            0.3084               0.9250    0.1774     1.3403 r    (769.37,948.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n468 (net)     2   0.0141                         0.9250    0.0000     1.3403 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/icc_place15/B (or2d2_hd)   0.0000   0.3084   0.0000   0.9250   0.0001 *   1.3404 r (772.66,960.05)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/icc_place15/Y (or2d2_hd)     0.2612               0.9250    0.2600     1.6004 r    (771.76,959.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n227 (net)     4   0.0260                         0.9250    0.0000     1.6004 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/icc_place118/A (ivd4_hd)   0.0000   0.2612   0.0000   0.9250   0.0005 *   1.6009 r (761.56,981.65)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/icc_place118/Y (ivd4_hd)     0.2954               0.9250    0.2084     1.8093 f    (761.09,981.90)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n208 (net)    34   0.1194                         0.9250    0.0000     1.8093 f    [0.05,0.12]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U22/A (nd2d1_hd)   0.0000    0.2954    0.0000     0.9250    0.0003 *   1.8097 f    (766.93,984.78)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U22/Y (nd2d1_hd)             0.2490               0.9250    0.1740     1.9837 r    (767.17,984.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n454 (net)     2   0.0091                         0.9250    0.0000     1.9837 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U80/B (nd2d1_hd)   0.0000    0.2490    0.0000     0.9250    0.0000 *   1.9837 r    (768.65,984.83)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U80/Y (nd2d1_hd)             0.1798               0.9250    0.1405     2.1242 f    (769.23,984.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n113 (net)     2   0.0107                         0.9250    0.0000     2.1242 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_5_7_0)   0.9250   0.0000   2.1242 f (netlink)               
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_e_reg_0/EN (net)   0.0107              0.9250    0.0000     2.1242 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1798   0.0000   0.9250   0.0001 *   2.1243 f (791.52,988.92) u so   1.05
  data arrival time                                                                                                   2.1243                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_e_reg_0/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0782     1.0032                                            
  data required time                                                                                                  1.0032                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0032                                            
  data arrival time                                                                                                  -2.1243                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1211                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (430.74,895.30)                1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_3_/Q (fds2eqd1_hd)   0.3691           0.9250    0.5343     1.2843 f    (429.84,895.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state[3] (net)     8   0.0337                   0.9250    0.0000     1.2843 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place20/A (ad2d2_hd)   0.0000   0.3691   0.0000   0.9250   0.0004 *   1.2847 f (441.73,894.85)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place20/Y (ad2d2_hd)   0.2443               0.9250    0.3222     1.6069 f    (443.28,895.19)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n228 (net)    11   0.0447                       0.9250    0.0000     1.6069 f    [0.02,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place109/A (ivd2_hd)   0.0000   0.2443   0.0000   0.9250   0.0010 *   1.6078 f (472.02,888.01)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place109/Y (ivd2_hd)   0.7825               0.9250    0.3875     1.9953 r    (472.52,887.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n197 (net)    32   0.0885                       0.9250    0.0000     1.9953 r    [0.01,0.09]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U49/A (nd2d1_hd)   0.0000   0.7825   0.0000     0.9250    0.0002 *   1.9955 r    (463.67,883.98)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U49/Y (nd2d1_hd)           0.0939               0.9250    0.1580     2.1534 f    (463.43,883.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n823 (net)     1   0.0043                       0.9250    0.0000     2.1534 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_3_1_0)   0.9250   0.0000   2.1534 f (netlink)               
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_reg_0/EN (net)   0.0043              0.9250    0.0000     2.1534 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.0939   0.0000   0.9250   0.0000 *   2.1535 f (463.72,880.92) u so   1.05
  data arrival time                                                                                                   2.1535                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_reg_0/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0929     1.0179                                            
  data required time                                                                                                  1.0179                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0179                                            
  data arrival time                                                                                                  -2.1535                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1356                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (329.05,333.70)                    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_3_/Q (fds2eqd1_hd)   0.3989               0.9250    0.5510     1.3010 f    (329.96,333.67)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state[3] (net)    10   0.0372                       0.9250    0.0000     1.3010 f    [0.01,0.04]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/icc_place2/A (ad2d2_hd)   0.0000   0.3989   0.0000   0.9250   0.0003 *   1.3013 f    (329.52,347.65)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/icc_place2/Y (ad2d2_hd)        0.2556               0.9250    0.3337     1.6349 f    (331.08,347.99)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n245 (net)    11   0.0473                           0.9250    0.0000     1.6349 f    [0.02,0.05]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/icc_place124/A (ivd4_hd)   0.0000   0.2556   0.0000   0.9250   0.0014 *   1.6363 f   (367.40,358.39)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/icc_place124/Y (ivd4_hd)       0.5115               0.9250    0.2756     1.9120 r    (367.88,358.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n213 (net)    32   0.1121                           0.9250    0.0000     1.9120 r    [0.03,0.11]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U50/A (nd2d1_hd)     0.0000    0.5115    0.0000     0.9250    0.0010 *   1.9129 r    (385.35,358.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U50/Y (nd2d1_hd)               0.2260               0.9250    0.2189     2.1319 f    (385.11,358.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n831 (net)     1   0.0145                           0.9250    0.0000     2.1319 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_0_1_0)   0.9250   0.0000   2.1319 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_reg_0/EN (net)   0.0145                  0.9250    0.0000     2.1319 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2260   0.0000   0.9250   0.0000 *   2.1319 f (388.92,358.32) u so       1.05
  data arrival time                                                                                                   2.1319                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_reg_0/latch/CK (cglpd1_hd)                         0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0703     0.9953                                            
  data required time                                                                                                  0.9953                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9953                                            
  data arrival time                                                                                                  -2.1319                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1366                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_s_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (977.22,927.14)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_0_/Q (fds2eqd1_hd)    0.2377               0.9250    0.4598     1.2098 f    (976.32,927.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state[0] (net)     6   0.0182                        0.9250    0.0000     1.2098 f    [0.00,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U36/A (nd2d1_hd)      0.0000    0.2377    0.0000     0.9250    0.0001 *   1.2099 f    (977.25,931.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U36/Y (nd2d1_hd)                0.3009               0.9250    0.1884     1.3984 r    (977.49,931.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n614 (net)     2   0.0130                            0.9250    0.0000     1.3984 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U53/B (or2d2_hd)      0.0000    0.3009    0.0000     0.9250    0.0001 *   1.3984 r    (969.78,927.19)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U53/Y (or2d2_hd)                0.1609               0.9250    0.2143     1.6128 r    (968.88,927.37)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n4 (net)     3   0.0137                              0.9250    0.0000     1.6128 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/icc_place82/A (ivd2_hd)   0.0000   0.1609   0.0000   0.9250    0.0002 *   1.6130 r    (970.54,912.83)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/icc_place82/Y (ivd2_hd)         0.4616               0.9250    0.2657     1.8787 f    (971.03,912.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n193 (net)    24   0.1008                            0.9250    0.0000     1.8787 f    [0.04,0.10]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U70/A (nd2d1_hd)      0.0000    0.4616    0.0000     0.9250    0.0029 *   1.8815 f    (958.33,859.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U70/Y (nd2d1_hd)                0.2094               0.9250    0.1974     2.0789 r    (958.57,859.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n848 (net)     2   0.0077                            0.9250    0.0000     2.0789 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U76/B (nd2d1_hd)      0.0000    0.2094    0.0000     0.9250    0.0000 *   2.0789 r    (958.28,862.43)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U76/Y (nd2d1_hd)                0.0974               0.9250    0.0885     2.1674 f    (958.87,862.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n1007 (net)     1   0.0035                           0.9250    0.0000     2.1674 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_s_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_9_0)   0.9250   0.0000   2.1674 f (netlink)                       
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_s_reg_0/EN (net)   0.0035                 0.9250    0.0000     2.1674 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_s_reg_0/latch/EN (cglpd1_hd)   0.0000   0.0974   0.0000   0.9250   0.0000 *   2.1674 f (953.00,866.53) u so      1.05
  data arrival time                                                                                                   2.1674                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_s_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0923     1.0173                                            
  data required time                                                                                                  1.0173                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0173                                            
  data arrival time                                                                                                  -2.1674                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1502                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_data_counter_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_r_lstate_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_data_counter_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (713.72,243.20)                      1.05
  khu_sensor_top/ads1292_controller/r_data_counter_reg_3_/Q (fd4qd1_hd)     0.3100               0.9250    0.5117     1.2617 f    (723.76,243.54)                       1.05
  khu_sensor_top/ads1292_controller/r_data_counter[3] (net)     4   0.0267                       0.9250    0.0000     1.2617 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_controller/U59/B (nd2d1_hd)              0.0000    0.3100    0.0000     0.9250    0.0001 *   1.2618 f    (745.33,254.41)                       1.05
  khu_sensor_top/ads1292_controller/U59/Y (nd2d1_hd)                        0.6199               0.9250    0.3538     1.6156 r    (745.91,254.64)                       1.05
  khu_sensor_top/ads1292_controller/n228 (net)     4    0.0313                                   0.9250    0.0000     1.6156 r    [0.02,0.03]                           
  khu_sensor_top/ads1292_controller/U341/C (nd4d1_hd)             0.0000    0.6199    0.0000     0.9250    0.0002 *   1.6159 r    (748.70,221.98)                       1.05
  khu_sensor_top/ads1292_controller/U341/Y (nd4d1_hd)                       0.1794               0.9250    0.1950     1.8108 f    (747.71,221.89)                       1.05
  khu_sensor_top/ads1292_controller/n302 (net)     1    0.0046                                   0.9250    0.0000     1.8108 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/U340/A (nr2d1_hd)             0.0000    0.1794    0.0000     0.9250    0.0000 *   1.8109 f    (755.91,221.65)                       1.05
  khu_sensor_top/ads1292_controller/U340/Y (nr2d1_hd)                       0.2608               0.9250    0.1514     1.9622 r    (756.17,222.00)                       1.05
  khu_sensor_top/ads1292_controller/n299 (net)     1    0.0066                                   0.9250    0.0000     1.9622 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U337/A (ao21d1_hd)            0.0000    0.2608    0.0000     0.9250    0.0000 *   1.9623 r    (757.13,218.43)                       1.05
  khu_sensor_top/ads1292_controller/U337/Y (ao21d1_hd)                      0.1785               0.9250    0.1933     2.1555 f    (757.76,218.37)                       1.05
  khu_sensor_top/ads1292_controller/N985 (net)     4    0.0157                                   0.9250    0.0000     2.1555 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_controller/clk_gate_r_lstate_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_3_0)   0.9250   0.0000   2.1555 f (netlink)                     
  khu_sensor_top/ads1292_controller/clk_gate_r_lstate_reg_0/EN (net)   0.0157                    0.9250    0.0000     2.1555 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_controller/clk_gate_r_lstate_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1785   0.0000   0.9250   0.0003 *   2.1558 f (751.04,189.73) u so         1.05
  data arrival time                                                                                                   2.1558                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/clk_gate_r_lstate_reg_0/latch/CK (cglpd1_hd)                           0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0784     1.0034                                            
  data required time                                                                                                  1.0034                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0034                                            
  data arrival time                                                                                                  -2.1558                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1524                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/a_e_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_m_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/a_e_reg_5_/CK (fd1qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (707.97,779.76)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/a_e_reg_5_/Q (fd1qd1_hd)    0.2207               0.9250    0.4481     1.1981 f    (701.76,779.90)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/a_e[5] (net)     4   0.0167                      0.9250    0.0000     1.1981 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U596/A (nr2d1_hd)   0.0000   0.2207   0.0000     0.9250    0.0001 *   1.1982 f    (702.16,765.59)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U596/Y (nr2d1_hd)           0.3243               0.9250    0.1905     1.3887 r    (701.91,765.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n644 (net)     2   0.0093                        0.9250    0.0000     1.3887 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U578/A (nr4d1_hd)   0.0000   0.3243   0.0000     0.9250    0.0000 *   1.3888 r    (703.96,761.72)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U578/Y (nr4d1_hd)           0.1109               0.9250    0.1319     1.5206 f    (704.26,761.41)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n635 (net)     1   0.0047                        0.9250    0.0000     1.5206 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U573/A (nd4d1_hd)   0.0000   0.1109   0.0000     0.9250    0.0000 *   1.5207 f    (699.56,761.93)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U573/Y (nd4d1_hd)           0.3973               0.9250    0.2039     1.7246 r    (699.37,761.89)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n124 (net)     2   0.0176                        0.9250    0.0000     1.7246 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U48/B (ao21d1_hd)   0.0000   0.3973   0.0000     0.9250    0.0004 *   1.7249 r    (685.39,744.01)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U48/Y (ao21d1_hd)           0.1877               0.9250    0.1628     1.8877 f    (684.04,743.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n140 (net)     2   0.0070                        0.9250    0.0000     1.8877 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U243/A (ivd1_hd)   0.0000   0.1877    0.0000     0.9250    0.0000 *   1.8877 f    (681.96,744.01)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U243/Y (ivd1_hd)            0.3588               0.9250    0.2025     2.0902 r    (681.53,743.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n103 (net)     5   0.0179                        0.9250    0.0000     2.0902 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_m_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_5_0)   0.9250   0.0000   2.0902 r (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_m_reg_0/EN (net)   0.0179             0.9250    0.0000     2.0902 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_m_reg_0/latch/EN (cglpd1_hd)   0.0000   0.3588   0.0000   0.9250   0.0005 *   2.0907 r (648.52,751.33) u so  1.05
  data arrival time                                                                                                   2.0907                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_m_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -2.0907                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1557                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/a_e_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_m_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/a_e_reg_5_/CK (fd1qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (662.54,603.48)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/a_e_reg_5_/Q (fd1qd1_hd)    0.2141               0.9250    0.4439     1.1939 f    (668.76,603.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/a_e[5] (net)     4   0.0159                      0.9250    0.0000     1.1939 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U599/A (nr2d1_hd)   0.0000   0.2141   0.0000     0.9250    0.0001 *   1.1940 f    (676.28,588.85)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U599/Y (nr2d1_hd)           0.3166               0.9250    0.1846     1.3786 r    (676.53,589.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n646 (net)     2   0.0090                        0.9250    0.0000     1.3786 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U581/A (nr4d1_hd)   0.0000   0.3166   0.0000     0.9250    0.0001 *   1.3787 r    (679.76,581.72)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U581/Y (nr4d1_hd)           0.1177               0.9250    0.1351     1.5138 f    (679.46,581.41)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n637 (net)     1   0.0055                        0.9250    0.0000     1.5138 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U576/A (nd4d1_hd)   0.0000   0.1177   0.0000     0.9250    0.0000 *   1.5139 f    (681.96,585.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U576/Y (nd4d1_hd)           0.4257               0.9250    0.2176     1.7315 r    (682.15,585.35)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n126 (net)     2   0.0192                        0.9250    0.0000     1.7315 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U37/B (ao21d1_hd)   0.0000   0.4257   0.0000     0.9250    0.0003 *   1.7317 r    (664.71,564.01)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U37/Y (ao21d1_hd)           0.1729               0.9250    0.1532     1.8849 f    (663.36,563.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n142 (net)     2   0.0051                        0.9250    0.0000     1.8849 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U246/A (ivd1_hd)   0.0000   0.1729    0.0000     0.9250    0.0001 *   1.8850 f    (660.84,552.83)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U246/Y (ivd1_hd)            0.3813               0.9250    0.2092     2.0941 r    (660.41,552.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n105 (net)     5   0.0193                        0.9250    0.0000     2.0941 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_m_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_5_0)   0.9250   0.0000   2.0941 r (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_m_reg_0/EN (net)   0.0193             0.9250    0.0000     2.0941 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_m_reg_0/latch/EN (cglpd1_hd)   0.0000   0.3813   0.0000   0.9250   0.0002 *   2.0944 r (625.20,549.72) u so  1.05
  data arrival time                                                                                                   2.0944                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_m_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -2.0944                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1594                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_s_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (680.61,556.91)                 1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_0_/Q (fds2eqd1_hd)   0.2588            0.9250    0.4729     1.2229 f    (681.52,556.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state[0] (net)     6   0.0206                    0.9250    0.0000     1.2229 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U41/A (nd2d1_hd)   0.0000   0.2588    0.0000     0.9250    0.0002 *   1.2230 f    (691.69,556.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U41/Y (nd2d1_hd)            0.3642               0.9250    0.2208     1.4438 r    (691.93,557.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n616 (net)     2   0.0166                        0.9250    0.0000     1.4438 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U58/B (or2d2_hd)   0.0000   0.3642    0.0000     0.9250    0.0001 *   1.4439 r    (680.71,564.05)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U58/Y (or2d2_hd)            0.2251               0.9250    0.2594     1.7033 r    (679.80,563.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n4 (net)     3   0.0220                          0.9250    0.0000     1.7033 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/icc_place119/A (ivd2_hd)   0.0000   0.2251   0.0000   0.9250   0.0002 *   1.7036 r (655.95,564.01)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/icc_place119/Y (ivd2_hd)    0.2636               0.9250    0.1853     1.8888 f    (656.43,563.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n289 (net)    11   0.0528                        0.9250    0.0000     1.8888 f    [0.03,0.05]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U73/A (nd2d1_hd)   0.0000   0.2636    0.0000     0.9250    0.0010 *   1.8899 f    (638.79,581.58)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U73/Y (nd2d1_hd)            0.2710               0.9250    0.1843     2.0742 r    (638.55,581.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n854 (net)     2   0.0115                        0.9250    0.0000     2.0742 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U79/B (nd2d1_hd)   0.0000   0.2710    0.0000     0.9250    0.0001 *   2.0743 r    (659.09,581.63)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U79/Y (nd2d1_hd)            0.1165               0.9250    0.1034     2.1777 f    (659.67,581.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n1013 (net)     1   0.0043                       0.9250    0.0000     2.1777 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_s_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_9_0)   0.9250   0.0000   2.1777 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_s_reg_0/EN (net)   0.0043             0.9250    0.0000     2.1777 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_s_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1165   0.0000   0.9250   0.0000 *   2.1777 f (657.76,578.53) u so  1.05
  data arrival time                                                                                                   2.1777                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_s_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0890     1.0140                                            
  data required time                                                                                                  1.0140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0140                                            
  data arrival time                                                                                                  -2.1777                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1637                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (329.05,333.70)                    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_3_/Q (fds2eqd1_hd)   0.3989               0.9250    0.5510     1.3010 f    (329.96,333.67)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state[3] (net)    10   0.0372                       0.9250    0.0000     1.3010 f    [0.01,0.04]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U16/A (nd2d1_hd)     0.0000    0.3989    0.0000     0.9250    0.0004 *   1.3014 f    (321.99,343.98)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U16/Y (nd2d1_hd)               0.9488               0.9250    0.5028     1.8042 r    (321.75,343.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n447 (net)     2   0.0497                           0.9250    0.0000     1.8042 r    [0.04,0.05]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U51/A (ivd1_hd)      0.0000    0.9488    0.0000     0.9250    0.0006 *   1.8048 r    (427.64,344.03)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U51/Y (ivd1_hd)                0.4244               0.9250    0.3534     2.1582 f    (428.08,344.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/N85 (net)     2   0.0259                            0.9250    0.0000     2.1582 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_0_2_0)   0.9250   0.0000   2.1582 f (netlink)                 
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_o_Z_reg_0/EN (net)   0.0259                0.9250    0.0000     2.1582 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_o_Z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.4244   0.0000   0.9250   0.0001 *   2.1582 f (435.12,343.92) u so     1.05
  data arrival time                                                                                                   2.1582                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_o_Z_reg_0/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0600     0.9850                                            
  data required time                                                                                                  0.9850                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9850                                            
  data arrival time                                                                                                  -2.1582                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1732                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/a_e_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_m_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_e_reg_5_/CK (fd1qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r   (668.38,282.95)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_e_reg_5_/Q (fd1qd1_hd)        0.2170               0.9250    0.4458     1.1958 f    (662.16,283.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_e[5] (net)     4   0.0163                          0.9250    0.0000     1.1958 f    [0.00,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U596/A (nr2d1_hd)     0.0000    0.2170    0.0000     0.9250    0.0001 *   1.1959 f    (668.79,275.99)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U596/Y (nr2d1_hd)               0.3313               0.9250    0.1914     1.3873 r    (669.05,275.64)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n644 (net)     2   0.0095                            0.9250    0.0000     1.3873 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U578/A (nr4d1_hd)     0.0000    0.3313    0.0000     0.9250    0.0001 *   1.3874 r    (667.44,268.73)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U578/Y (nr4d1_hd)               0.1079               0.9250    0.1294     1.5168 f    (667.14,269.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n635 (net)     1   0.0041                            0.9250    0.0000     1.5168 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U573/A (nd4d1_hd)     0.0000    0.1079    0.0000     0.9250    0.0000 *   1.5168 f    (662.60,268.51)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U573/Y (nd4d1_hd)               0.4357               0.9250    0.2193     1.7361 r    (662.41,268.55)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n124 (net)     2   0.0198                            0.9250    0.0000     1.7361 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U32/B (ao21d1_hd)     0.0000    0.4357    0.0000     0.9250    0.0005 *   1.7366 r    (650.38,257.63)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U32/Y (ao21d1_hd)               0.1754               0.9250    0.1550     1.8916 f    (651.72,257.67)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n140 (net)     2   0.0051                            0.9250    0.0000     1.8916 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U243/A (ivd1_hd)      0.0000    0.1754    0.0000     0.9250    0.0000 *   1.8916 f    (649.84,257.63)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U243/Y (ivd1_hd)                0.4011               0.9250    0.2182     2.1098 r    (649.41,257.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n103 (net)     5   0.0205                            0.9250    0.0000     2.1098 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_m_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_5_0)   0.9250   0.0000   2.1098 r (netlink)                       
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_m_reg_0/EN (net)   0.0205                 0.9250    0.0000     2.1098 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_m_reg_0/latch/EN (cglpd1_hd)   0.0000   0.4011   0.0000   0.9250   0.0001 *   2.1099 r (646.32,276.12) u so      1.05
  data arrival time                                                                                                   2.1099                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_m_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -2.1099                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1749                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_1_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (367.39,700.91)                1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_1_/Q (fds2eqd1_hd)   0.1665           0.9250    0.4142     1.1642 f    (366.48,700.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state[1] (net)     3   0.0101                   0.9250    0.0000     1.1642 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U114/A (nd2d1_hd)   0.0000   0.1665   0.0000    0.9250    0.0002 *   1.1644 f    (369.95,718.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U114/Y (nd2d1_hd)          0.3126               0.9250    0.1797     1.3441 r    (369.71,718.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n468 (net)     2   0.0144                       0.9250    0.0000     1.3441 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/icc_place1/B (or2d2_hd)   0.0000   0.3126   0.0000   0.9250   0.0000 *   1.3441 r (367.86,718.39)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/icc_place1/Y (or2d2_hd)    0.3356               0.9250    0.2926     1.6367 r    (366.96,718.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n226 (net)     4   0.0351                       0.9250    0.0000     1.6367 r    [0.02,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/icc_place114/A (ivd4_hd)   0.0000   0.3356   0.0000   0.9250   0.0002 *   1.6369 r (388.96,715.24)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/icc_place114/Y (ivd4_hd)   0.3244               0.9250    0.2391     1.8760 f    (389.43,715.49)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n204 (net)    34   0.1282                       0.9250    0.0000     1.8760 f    [0.06,0.13]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U22/A (nd2d1_hd)   0.0000   0.3244   0.0000     0.9250    0.0016 *   1.8776 f    (396.45,739.98)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U22/Y (nd2d1_hd)           0.2499               0.9250    0.1785     2.0561 r    (396.69,739.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n454 (net)     2   0.0087                       0.9250    0.0000     2.0561 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U80/B (nd2d1_hd)   0.0000   0.2499   0.0000     0.9250    0.0000 *   2.0562 r    (397.73,740.03)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U80/Y (nd2d1_hd)           0.1601               0.9250    0.1295     2.1857 f    (398.31,739.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n113 (net)     2   0.0089                       0.9250    0.0000     2.1857 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_2_7_0)   0.9250   0.0000   2.1857 f (netlink)             
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_e_reg_0/EN (net)   0.0089            0.9250    0.0000     2.1857 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1601   0.0000   0.9250   0.0001 *   2.1858 f (406.08,729.72) u so  1.05
  data arrival time                                                                                                   2.1858                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_e_reg_0/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0815     1.0065                                            
  data required time                                                                                                  1.0065                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0065                                            
  data arrival time                                                                                                  -2.1858                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1792                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_52_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_AB_ACK_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (430.26,653.53)                1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_AB_ACK_reg/Q (fds2eqd1_hd)   0.1729           0.9250    0.4183     1.1683 f    (431.16,653.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_AB_ACK (net)     2   0.0108                   0.9250    0.0000     1.1683 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U45/B (nd2d1_hd)   0.0000   0.1729   0.0000     0.9250    0.0000 *   1.1683 f    (427.20,650.41)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U45/Y (nd2d1_hd)           0.9921               0.9250    0.4740     1.6423 r    (426.61,650.64)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/N87 (net)     2   0.0526                        0.9250    0.0000     1.6423 r    [0.05,0.05]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U49/B (nr2bd1_hd)   0.0000   0.9921   0.0000    0.9250    0.0002 *   1.6424 r    (398.52,660.74)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U49/Y (nr2bd1_hd)          0.5075               0.9250    0.5218     2.1643 f    (398.11,661.00)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n182 (net)     2   0.0519                       0.9250    0.0000     2.1643 f    [0.05,0.05]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_52_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_2_0_0)   0.9250   0.0000   2.1643 f (netlink)                
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_52_0/EN (net)   0.0519               0.9250    0.0000     2.1643 f    [0.05,0.05]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_52_0/latch/EN (cglpd1_hd)   0.0000   0.5075   0.0000   0.9250   0.0002 *   2.1645 f (364.28,636.12) u so    1.05
  data arrival time                                                                                                   2.1645                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_52_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0562     0.9812                                            
  data required time                                                                                                  0.9812                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9812                                            
  data arrival time                                                                                                  -2.1645                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1833                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (977.22,927.14)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_0_/Q (fds2eqd1_hd)    0.2377               0.9250    0.4598     1.2098 f    (976.32,927.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state[0] (net)     6   0.0182                        0.9250    0.0000     1.2098 f    [0.00,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U36/A (nd2d1_hd)      0.0000    0.2377    0.0000     0.9250    0.0001 *   1.2099 f    (977.25,931.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U36/Y (nd2d1_hd)                0.3009               0.9250    0.1884     1.3984 r    (977.49,931.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n614 (net)     2   0.0130                            0.9250    0.0000     1.3984 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U53/B (or2d2_hd)      0.0000    0.3009    0.0000     0.9250    0.0001 *   1.3984 r    (969.78,927.19)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U53/Y (or2d2_hd)                0.1609               0.9250    0.2143     1.6128 r    (968.88,927.37)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n4 (net)     3   0.0137                              0.9250    0.0000     1.6128 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/icc_place82/A (ivd2_hd)   0.0000   0.1609   0.0000   0.9250    0.0002 *   1.6130 r    (970.54,912.83)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/icc_place82/Y (ivd2_hd)         0.4616               0.9250    0.2657     1.8787 f    (971.03,912.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n193 (net)    24   0.1008                            0.9250    0.0000     1.8787 f    [0.04,0.10]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U71/A (nd2d1_hd)      0.0000    0.4616    0.0000     0.9250    0.0039 *   1.8826 f    (976.71,826.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U71/Y (nd2d1_hd)                0.2375               0.9250    0.2155     2.0981 r    (976.47,826.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n853 (net)     2   0.0096                            0.9250    0.0000     2.0981 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U75/B (nd2d1_hd)      0.0000    0.2375    0.0000     0.9250    0.0001 *   2.0982 r    (983.80,833.63)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U75/Y (nd2d1_hd)                0.1134               0.9250    0.1005     2.1987 f    (984.39,833.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n1016 (net)     1   0.0046                           0.9250    0.0000     2.1987 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_8_0)   0.9250   0.0000   2.1987 f (netlink)                       
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_e_reg_0/EN (net)   0.0046                 0.9250    0.0000     2.1987 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1134   0.0000   0.9250   0.0000 *   2.1987 f (979.84,830.53) u so      1.05
  data arrival time                                                                                                   2.1987                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_e_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0895     1.0145                                            
  data required time                                                                                                  1.0145                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0145                                            
  data arrival time                                                                                                  -2.1987                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1842                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (652.02,628.91)                 1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_0_/Q (fds2eqd1_hd)   0.2937            0.9250    0.4923     1.2423 f    (652.92,628.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state[0] (net)     6   0.0248                    0.9250    0.0000     1.2423 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U35/A (nd2d1_hd)   0.0000   0.2937    0.0000     0.9250    0.0002 *   1.2426 f    (660.89,636.06)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U35/Y (nd2d1_hd)            0.2647               0.9250    0.1838     1.4264 r    (661.13,636.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n614 (net)     2   0.0103                        0.9250    0.0000     1.4264 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U53/B (or2d2_hd)   0.0000   0.2647    0.0000     0.9250    0.0000 *   1.4265 r    (660.03,643.25)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U53/Y (or2d2_hd)            0.1959               0.9250    0.2218     1.6482 r    (659.12,643.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n4 (net)     3   0.0182                          0.9250    0.0000     1.6482 r    [0.00,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/icc_place74/A (ivd2_hd)   0.0000   0.1959   0.0000   0.9250   0.0012 *   1.6494 r (654.73,744.01)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/icc_place74/Y (ivd2_hd)     0.4224               0.9250    0.2565     1.9059 f    (654.24,743.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n176 (net)    22   0.0914                        0.9250    0.0000     1.9059 f    [0.04,0.09]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U71/A (nd2d1_hd)   0.0000   0.4224    0.0000     0.9250    0.0001 *   1.9060 f    (653.31,761.58)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U71/Y (nd2d1_hd)            0.2100               0.9250    0.1916     2.0976 r    (653.07,761.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n855 (net)     2   0.0079                        0.9250    0.0000     2.0976 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U75/B (nd2d1_hd)   0.0000   0.2100    0.0000     0.9250    0.0001 *   2.0977 r    (663.92,776.03)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U75/Y (nd2d1_hd)            0.1253               0.9250    0.1064     2.2041 f    (664.51,775.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n1018 (net)     1   0.0062                       0.9250    0.0000     2.2041 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_8_0)   0.9250   0.0000   2.2041 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_e_reg_0/EN (net)   0.0062             0.9250    0.0000     2.2041 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1253   0.0000   0.9250   0.0000 *   2.2041 f (661.28,780.12) u so  1.05
  data arrival time                                                                                                   2.2041                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_e_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0875     1.0125                                            
  data required time                                                                                                  1.0125                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0125                                            
  data arrival time                                                                                                  -2.2041                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1917                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_s_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (500.65,250.34)                     1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_0_/Q (fds2eqd1_hd)    0.2497               0.9250    0.4675     1.2175 f    (501.56,250.37)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/state[0] (net)     6   0.0196                        0.9250    0.0000     1.2175 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U35/A (nd2d1_hd)      0.0000    0.2497    0.0000     0.9250    0.0003 *   1.2177 f    (523.17,247.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U35/Y (nd2d1_hd)                0.4025               0.9250    0.2361     1.4539 r    (523.41,247.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n614 (net)     2   0.0190                            0.9250    0.0000     1.4539 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U51/B (or2d2_hd)      0.0000    0.4025    0.0000     0.9250    0.0000 *   1.4539 r    (526.14,250.39)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U51/Y (or2d2_hd)                0.1680               0.9250    0.2403     1.6942 r    (527.04,250.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n4 (net)     3   0.0148                              0.9250    0.0000     1.6942 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place50/A (ivd2_hd)   0.0000   0.1680   0.0000   0.9250    0.0016 *   1.6958 r    (652.86,268.81)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place50/Y (ivd2_hd)         0.3285               0.9250    0.2044     1.9002 f    (653.35,268.67)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n59 (net)    18   0.0701                             0.9250    0.0000     1.9002 f    [0.03,0.07]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U69/A (nd2d1_hd)      0.0000    0.3285    0.0000     0.9250    0.0033 *   1.9035 f    (670.91,293.58)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U69/Y (nd2d1_hd)                0.2718               0.9250    0.1998     2.1032 r    (670.67,293.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n848 (net)     2   0.0112                            0.9250    0.0000     2.1032 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U75/B (nd2d1_hd)      0.0000    0.2718    0.0000     0.9250    0.0001 *   2.1033 r    (671.84,300.83)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U75/Y (nd2d1_hd)                0.1212               0.9250    0.1070     2.2103 f    (672.43,300.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n1007 (net)     1   0.0048                           0.9250    0.0000     2.2103 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_s_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_9_0)   0.9250   0.0000   2.2103 f (netlink)                       
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_s_reg_0/EN (net)   0.0048                 0.9250    0.0000     2.2103 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_s_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1212   0.0000   0.9250   0.0000 *   2.2103 f (676.24,304.92) u so      1.05
  data arrival time                                                                                                   2.2103                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_s_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0882     1.0132                                            
  data required time                                                                                                  1.0132                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0132                                            
  data arrival time                                                                                                  -2.2103                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1971                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (500.65,250.34)                     1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_0_/Q (fds2eqd1_hd)    0.2497               0.9250    0.4675     1.2175 f    (501.56,250.37)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/state[0] (net)     6   0.0196                        0.9250    0.0000     1.2175 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U35/A (nd2d1_hd)      0.0000    0.2497    0.0000     0.9250    0.0003 *   1.2177 f    (523.17,247.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U35/Y (nd2d1_hd)                0.4025               0.9250    0.2361     1.4539 r    (523.41,247.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n614 (net)     2   0.0190                            0.9250    0.0000     1.4539 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U51/B (or2d2_hd)      0.0000    0.4025    0.0000     0.9250    0.0000 *   1.4539 r    (526.14,250.39)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U51/Y (or2d2_hd)                0.1680               0.9250    0.2403     1.6942 r    (527.04,250.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n4 (net)     3   0.0148                              0.9250    0.0000     1.6942 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place50/A (ivd2_hd)   0.0000   0.1680   0.0000   0.9250    0.0016 *   1.6958 r    (652.86,268.81)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place50/Y (ivd2_hd)         0.3285               0.9250    0.2044     1.9002 f    (653.35,268.67)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n59 (net)    18   0.0701                             0.9250    0.0000     1.9002 f    [0.03,0.07]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U70/A (nd2d1_hd)      0.0000    0.3285    0.0000     0.9250    0.0028 *   1.9030 f    (685.87,271.98)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U70/Y (nd2d1_hd)                0.2820               0.9250    0.2052     2.1082 r    (685.63,271.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n853 (net)     2   0.0120                            0.9250    0.0000     2.1082 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U74/B (nd2d1_hd)      0.0000    0.2820    0.0000     0.9250    0.0001 *   2.1083 r    (691.21,264.83)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U74/Y (nd2d1_hd)                0.1204               0.9250    0.1065     2.2148 f    (691.79,264.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n1016 (net)     1   0.0045                           0.9250    0.0000     2.2148 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_8_0)   0.9250   0.0000   2.2148 f (netlink)                       
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_e_reg_0/EN (net)   0.0045                 0.9250    0.0000     2.2148 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1204   0.0000   0.9250   0.0000 *   2.2148 f (692.96,268.92) u so      1.05
  data arrival time                                                                                                   2.2148                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_e_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0883     1.0133                                            
  data required time                                                                                                  1.0133                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0133                                            
  data arrival time                                                                                                  -2.2148                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.2015                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_AB_ACK_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (486.18,297.70)                     1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_AB_ACK_reg/Q (fds2eqd1_hd)    0.1580               0.9250    0.4084     1.1584 f    (485.28,297.67)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_AB_ACK (net)     2   0.0092                        0.9250    0.0000     1.1584 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U44/B (nd2d1_hd)      0.0000    0.1580    0.0000     0.9250    0.0001 *   1.1585 f    (494.52,315.23)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U44/Y (nd2d1_hd)                1.2122               0.9250    0.5609     1.7195 r    (495.11,315.00)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/N89 (net)     2   0.0650                             0.9250    0.0000     1.7195 r    [0.06,0.06]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U330/A (nr2d1_hd)     0.0000    1.2122    0.0000     0.9250    0.0001 *   1.7195 r    (499.83,300.85)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U330/Y (nr2d1_hd)               0.4132               0.9250    0.4739     2.1935 f    (500.09,301.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n822 (net)     2   0.0356                            0.9250    0.0000     2.1935 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_0_0)   0.9250   0.0000   2.1935 f (netlink)                         
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_reg_0/EN (net)   0.0356                   0.9250    0.0000     2.1935 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_reg_0/latch/EN (cglpd1_hd)   0.0000   0.4132   0.0000   0.9250   0.0004 *   2.1939 f (564.04,304.92) u so        1.05
  data arrival time                                                                                                   2.1939                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_reg_0/latch/CK (cglpd1_hd)                          0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0606     0.9856                                            
  data required time                                                                                                  0.9856                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9856                                            
  data arrival time                                                                                                  -2.1939                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.2083                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_s_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (652.02,628.91)                 1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_0_/Q (fds2eqd1_hd)   0.2937            0.9250    0.4923     1.2423 f    (652.92,628.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state[0] (net)     6   0.0248                    0.9250    0.0000     1.2423 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U35/A (nd2d1_hd)   0.0000   0.2937    0.0000     0.9250    0.0002 *   1.2426 f    (660.89,636.06)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U35/Y (nd2d1_hd)            0.2647               0.9250    0.1838     1.4264 r    (661.13,636.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n614 (net)     2   0.0103                        0.9250    0.0000     1.4264 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U53/B (or2d2_hd)   0.0000   0.2647    0.0000     0.9250    0.0000 *   1.4265 r    (660.03,643.25)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U53/Y (or2d2_hd)            0.1959               0.9250    0.2218     1.6482 r    (659.12,643.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n4 (net)     3   0.0182                          0.9250    0.0000     1.6482 r    [0.00,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/icc_place76/A (ivd2_hd)   0.0000   0.1959   0.0000   0.9250   0.0012 *   1.6495 r (655.95,744.01)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/icc_place76/Y (ivd2_hd)     0.3639               0.9250    0.2283     1.8778 f    (656.43,743.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n180 (net)    15   0.0778                        0.9250    0.0000     1.8778 f    [0.04,0.08]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U70/A (nd2d1_hd)   0.0000   0.3639    0.0000     0.9250    0.0028 *   1.8806 f    (660.35,783.18)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U70/Y (nd2d1_hd)            0.3720               0.9250    0.2534     2.1340 r    (660.11,783.00)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n850 (net)     2   0.0172                        0.9250    0.0000     2.1340 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U76/B (nd2d1_hd)   0.0000   0.3720    0.0000     0.9250    0.0001 *   2.1341 r    (673.60,783.23)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U76/Y (nd2d1_hd)            0.1322               0.9250    0.1162     2.2503 f    (674.19,783.00)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n1009 (net)     1   0.0042                       0.9250    0.0000     2.2503 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_s_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_9_0)   0.9250   0.0000   2.2503 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_s_reg_0/EN (net)   0.0042             0.9250    0.0000     2.2503 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_s_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1322   0.0000   0.9250   0.0000 *   2.2504 f (673.60,794.53) u so  1.05
  data arrival time                                                                                                   2.2504                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_s_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0863     1.0113                                            
  data required time                                                                                                  1.0113                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0113                                            
  data arrival time                                                                                                  -2.2504                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.2391                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_1_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (862.78,639.14)                  1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_1_/Q (fds2eqd1_hd)   0.1587             0.9250    0.4089     1.1589 f    (863.68,639.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state[1] (net)     3   0.0093                     0.9250    0.0000     1.1589 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U114/A (nd2d1_hd)   0.0000   0.1587    0.0000     0.9250    0.0001 *   1.1590 f    (870.23,646.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U114/Y (nd2d1_hd)            0.3068               0.9250    0.1754     1.3344 r    (869.99,646.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n468 (net)     2   0.0141                         0.9250    0.0000     1.3344 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/icc_place2/B (or2d2_hd)   0.0000   0.3068   0.0000   0.9250   0.0001 *   1.3345 r  (877.26,646.39)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/icc_place2/Y (or2d2_hd)      0.3358               0.9250    0.2912     1.6257 r    (878.16,646.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n241 (net)     4   0.0351                         0.9250    0.0000     1.6257 r    [0.02,0.04]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/icc_place127/A (ivd4_hd)   0.0000   0.3358   0.0000   0.9250   0.0001 *   1.6258 r (880.36,650.45)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/icc_place127/Y (ivd4_hd)     0.3566               0.9250    0.2560     1.8818 f    (879.89,650.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n218 (net)    34   0.1445                         0.9250    0.0000     1.8818 f    [0.08,0.14]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U22/A (nd2d1_hd)   0.0000    0.3566    0.0000     0.9250    0.0005 *   1.8823 f    (892.67,646.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U22/Y (nd2d1_hd)             0.3122               0.9250    0.2154     2.0977 r    (892.43,646.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n454 (net)     2   0.0123                         0.9250    0.0000     2.0977 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U80/B (nd2d1_hd)   0.0000    0.3122    0.0000     0.9250    0.0000 *   2.0977 r    (896.24,646.43)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U80/Y (nd2d1_hd)             0.1819               0.9250    0.1486     2.2463 f    (896.83,646.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n113 (net)     2   0.0100                         0.9250    0.0000     2.2463 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_4_7_0)   0.9250   0.0000   2.2463 f (netlink)               
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_e_reg_0/EN (net)   0.0100              0.9250    0.0000     2.2463 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1819   0.0000   0.9250   0.0001 *   2.2463 f (901.96,657.72) u so   1.05
  data arrival time                                                                                                   2.2463                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_e_reg_0/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0778     1.0028                                            
  data required time                                                                                                  1.0028                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0028                                            
  data arrival time                                                                                                  -2.2463                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.2435                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (680.61,556.91)                 1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_0_/Q (fds2eqd1_hd)   0.2588            0.9250    0.4729     1.2229 f    (681.52,556.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state[0] (net)     6   0.0206                    0.9250    0.0000     1.2229 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U41/A (nd2d1_hd)   0.0000   0.2588    0.0000     0.9250    0.0002 *   1.2230 f    (691.69,556.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U41/Y (nd2d1_hd)            0.3642               0.9250    0.2208     1.4438 r    (691.93,557.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n616 (net)     2   0.0166                        0.9250    0.0000     1.4438 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U58/B (or2d2_hd)   0.0000   0.3642    0.0000     0.9250    0.0001 *   1.4439 r    (680.71,564.05)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U58/Y (or2d2_hd)            0.2251               0.9250    0.2594     1.7033 r    (679.80,563.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n4 (net)     3   0.0220                          0.9250    0.0000     1.7033 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/icc_place116/A (ivd4_hd)   0.0000   0.2251   0.0000   0.9250   0.0003 *   1.7036 r (653.32,564.04)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/icc_place116/Y (ivd4_hd)    0.4221               0.9250    0.2632     1.9669 f    (652.84,564.29)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n280 (net)    37   0.1826                        0.9250    0.0000     1.9669 f    [0.09,0.18]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U74/A (nd2d1_hd)   0.0000   0.4221    0.0000     0.9250    0.0018 *   1.9687 f    (633.07,600.06)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U74/Y (nd2d1_hd)            0.2248               0.9250    0.2010     2.1697 r    (632.83,600.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n859 (net)     2   0.0088                        0.9250    0.0000     2.1697 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U78/B (nd2d1_hd)   0.0000   0.2248    0.0000     0.9250    0.0000 *   2.1697 r    (638.41,600.01)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U78/Y (nd2d1_hd)            0.1022               0.9250    0.0921     2.2618 f    (638.99,600.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n1022 (net)     1   0.0037                       0.9250    0.0000     2.2618 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_8_0)   0.9250   0.0000   2.2618 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_e_reg_0/EN (net)   0.0037             0.9250    0.0000     2.2618 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1022   0.0000   0.9250   0.0000 *   2.2618 f (634.44,603.11) u so  1.05
  data arrival time                                                                                                   2.2618                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_e_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0914     1.0164                                            
  data required time                                                                                                  1.0164                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0164                                            
  data arrival time                                                                                                  -2.2618                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.2454                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/a_e_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_m_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/a_e_reg_5_/CK (fd1qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r   (985.07,858.96)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/a_e_reg_5_/Q (fd1qd1_hd)        0.2383               0.9250    0.4596     1.2096 f    (991.28,859.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/a_e[5] (net)     4   0.0188                          0.9250    0.0000     1.2096 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U596/A (nr2d1_hd)     0.0000    0.2383    0.0000     0.9250    0.0001 *   1.2097 f    (1004.45,862.45)                      1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U596/Y (nr2d1_hd)               0.2945               0.9250    0.1800     1.3897 r    (1004.19,862.80)                      1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n644 (net)     2   0.0080                            0.9250    0.0000     1.3897 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U578/A (nr4d1_hd)     0.0000    0.2945    0.0000     0.9250    0.0001 *   1.3898 r    (1005.80,876.91)                      1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U578/Y (nr4d1_hd)               0.1002               0.9250    0.1153     1.5051 f    (1006.10,876.60)                      1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n635 (net)     1   0.0031                            0.9250    0.0000     1.5051 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U573/A (nd4d1_hd)     0.0000    0.1002    0.0000     0.9250    0.0000 *   1.5051 f    (1003.16,877.14)                      1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U573/Y (nd4d1_hd)               0.5197               0.9250    0.2521     1.7572 r    (1002.97,877.09)                      1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n124 (net)     2   0.0245                            0.9250    0.0000     1.7572 r    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U47/B (ao21d1_hd)     0.0000    0.5197    0.0000     0.9250    0.0004 *   1.7576 r    (982.39,916.81)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U47/Y (ao21d1_hd)               0.2019               0.9250    0.1909     1.9485 f    (981.04,916.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n140 (net)     2   0.0084                            0.9250    0.0000     1.9485 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U243/A (ivd1_hd)      0.0000    0.2019    0.0000     0.9250    0.0000 *   1.9485 f    (978.08,916.81)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U243/Y (ivd1_hd)                0.4236               0.9250    0.2332     2.1818 r    (977.65,916.67)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n103 (net)     5   0.0215                            0.9250    0.0000     2.1818 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_m_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_5_0)   0.9250   0.0000   2.1818 r (netlink)                       
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_m_reg_0/EN (net)   0.0215                 0.9250    0.0000     2.1818 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_m_reg_0/latch/EN (cglpd1_hd)   0.0000   0.4236   0.0000   0.9250   0.0005 *   2.1822 r (927.48,919.91) u so      1.05
  data arrival time                                                                                                   2.1822                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_m_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -2.1822                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.2472                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_value_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (922.66,595.93)                   1.05
  khu_sensor_top/ads1292_filter/converter_i2f/state_reg_0_/Q (fds2eqd1_hd)   0.4161              0.9250    0.5606     1.3106 f    (921.76,595.97)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/state[0] (net)     1   0.0392                      0.9250    0.0000     1.3106 f    [0.04,0.04]                           
  khu_sensor_top/ads1292_filter/converter_i2f/icc_place19/A (ivd1_hd)   0.0000   0.4161   0.0000   0.9250   0.0000 *   1.3106 f   (928.80,592.81)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/icc_place19/Y (ivd1_hd)       0.5336               0.9250    0.3242     1.6349 r    (929.23,592.67)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/n30 (net)     7   0.0261                           0.9250    0.0000     1.6349 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U219/A (nr2ad1_hd)   0.0000   0.5336    0.0000     0.9250    0.0001 *   1.6350 r    (934.51,593.27)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/U219/Y (nr2ad1_hd)            0.3386               0.9250    0.2948     1.9298 f    (934.80,593.01)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/N30 (net)     6   0.0283                           0.9250    0.0000     1.9298 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/converter_i2f/icc_place33/A (ivd1_hd)   0.0000   0.3386   0.0000   0.9250   0.0003 *   1.9301 f   (949.92,592.81)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/icc_place33/Y (ivd1_hd)       0.1960               0.9250    0.1446     2.0747 r    (950.35,592.67)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/n44 (net)     2   0.0057                           0.9250    0.0000     2.0747 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U143/B (nr2d1_hd)   0.0000    0.1960    0.0000     0.9250    0.0000 *   2.0747 r    (950.80,592.42)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/U143/Y (nr2d1_hd)             0.2350               0.9250    0.1704     2.2451 f    (951.39,592.44)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/n111 (net)     2   0.0212                          0.9250    0.0000     2.2451 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_value_reg_0/EN (SNPS_CLOCK_GATE_HIGH_converter_i2f_3_0)   0.9250   0.0000   2.2451 f (netlink)                   
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_value_reg_0/EN (net)   0.0212             0.9250    0.0000     2.2451 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_value_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2350   0.0000   0.9250   0.0000 *   2.2451 f (949.92,588.72) u so  1.05
  data arrival time                                                                                                   2.2451                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_value_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0689     0.9939                                            
  data required time                                                                                                  0.9939                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9939                                            
  data arrival time                                                                                                  -2.2451                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.2513                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_51_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_1_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (431.67,912.87)                  1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_1_/QN (fds2d1_hd)   0.3631            0.9250    0.7117     1.4617 f    (439.44,912.88)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n57 (net)     8   0.0360                        0.9250    0.0000     1.4617 f    [0.02,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U18/B (nd2d1_hd)   0.0000   0.3631   0.0000     0.9250    0.0001 *   1.4618 f    (434.23,902.41)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U18/Y (nd2d1_hd)           0.2442               0.9250    0.2069     1.6687 r    (433.65,902.64)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n469 (net)     2   0.0095                       0.9250    0.0000     1.6687 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U509/A (nr2d1_hd)   0.0000   0.2442   0.0000    0.9250    0.0000 *   1.6687 r    (434.71,902.39)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U509/Y (nr2d1_hd)          0.3322               0.9250    0.2281     1.8968 f    (434.97,902.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/N41 (net)     2   0.0332                        0.9250    0.0000     1.8968 f    [0.03,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U482/AN (nr2bd1_hd)   0.0000   0.3322   0.0000   0.9250   0.0008 *   1.8976 f    (424.59,801.75)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U482/Y (nr2bd1_hd)         0.3336               0.9250    0.3476     2.2452 f    (423.63,801.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n182 (net)     2   0.0323                       0.9250    0.0000     2.2452 f    [0.03,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_51_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_3_0_0)   0.9250   0.0000   2.2452 f (netlink)                
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_51_0/EN (net)   0.0323               0.9250    0.0000     2.2452 f    [0.03,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_51_0/latch/EN (cglpd1_hd)   0.0000   0.3336   0.0000   0.9250   0.0002 *   2.2455 f (415.32,823.33) u so    1.05
  data arrival time                                                                                                   2.2455                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_51_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0643     0.9893                                            
  data required time                                                                                                  0.9893                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9893                                            
  data arrival time                                                                                                  -2.2455                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.2562                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_m_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (500.65,250.34)                     1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_0_/Q (fds2eqd1_hd)    0.2497               0.9250    0.4675     1.2175 f    (501.56,250.37)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/state[0] (net)     6   0.0196                        0.9250    0.0000     1.2175 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U35/A (nd2d1_hd)      0.0000    0.2497    0.0000     0.9250    0.0003 *   1.2177 f    (523.17,247.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U35/Y (nd2d1_hd)                0.4025               0.9250    0.2361     1.4539 r    (523.41,247.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n614 (net)     2   0.0190                            0.9250    0.0000     1.4539 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U51/B (or2d2_hd)      0.0000    0.4025    0.0000     0.9250    0.0000 *   1.4539 r    (526.14,250.39)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U51/Y (or2d2_hd)                0.1680               0.9250    0.2403     1.6942 r    (527.04,250.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n4 (net)     3   0.0148                              0.9250    0.0000     1.6942 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place50/A (ivd2_hd)   0.0000   0.1680   0.0000   0.9250    0.0016 *   1.6958 r    (652.86,268.81)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place50/Y (ivd2_hd)         0.3285               0.9250    0.2044     1.9002 f    (653.35,268.67)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n59 (net)    18   0.0701                             0.9250    0.0000     1.9002 f    [0.03,0.07]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U38/C (ao21d1_hd)     0.0000    0.3285    0.0000     0.9250    0.0004 *   1.9005 f    (652.91,264.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U38/Y (ao21d1_hd)               0.2216               0.9250    0.1847     2.0853 r    (652.60,264.88)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n240 (net)     2   0.0050                            0.9250    0.0000     2.0853 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U317/A (ivd1_hd)      0.0000    0.2216    0.0000     0.9250    0.0000 *   2.0853 r    (652.48,261.61)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U317/Y (ivd1_hd)                0.2387               0.9250    0.1736     2.2589 f    (652.91,261.47)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n228 (net)     5   0.0231                            0.9250    0.0000     2.2589 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_m_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_4_0)   0.9250   0.0000   2.2589 f (netlink)                       
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_m_reg_0/EN (net)   0.0231                 0.9250    0.0000     2.2589 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_m_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2387   0.0000   0.9250   0.0001 *   2.2589 f (646.32,268.92) u so      1.05
  data arrival time                                                                                                   2.2589                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_m_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0687     0.9937                                            
  data required time                                                                                                  0.9937                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9937                                            
  data arrival time                                                                                                  -2.2589                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.2653                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_m_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_1_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (777.91,945.71)                  1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_1_/Q (fds2eqd1_hd)   0.1644             0.9250    0.4128     1.1628 f    (777.00,945.67)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state[1] (net)     3   0.0099                     0.9250    0.0000     1.1628 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/icc_place18/A (ivd1_hd)   0.0000   0.1644   0.0000   0.9250   0.0000 *   1.1628 f  (773.48,945.61)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/icc_place18/Y (ivd1_hd)      0.4912               0.9250    0.2529     1.4158 r    (773.91,945.47)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n23 (net)     8   0.0256                          0.9250    0.0000     1.4158 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U16/B (nd2d1_hd)   0.0000    0.4912    0.0000     0.9250    0.0001 *   1.4159 r    (770.84,938.41)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U16/Y (nd2d1_hd)             0.2485               0.9250    0.2087     1.6245 f    (771.43,938.64)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n469 (net)     4   0.0151                         0.9250    0.0000     1.6245 f    [0.00,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U121/B (or2d4_hd)   0.0000   0.2485    0.0000     0.9250    0.0002 *   1.6248 f    (761.60,920.16)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U121/Y (or2d4_hd)            0.3913               0.9250    0.3880     2.0128 f    (760.67,920.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n5 (net)    33   0.1542                           0.9250    0.0000     2.0128 f    [0.06,0.15]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U321/C (oa21d1_hd)   0.0000   0.3913   0.0000     0.9250    0.0069 *   2.0197 f    (704.38,866.16)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U321/Y (oa21d1_hd)           0.2983               0.9250    0.1926     2.2123 r    (704.10,866.37)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n98 (net)     2   0.0079                          0.9250    0.0000     2.2123 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_m_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_5_4_0)   0.9250   0.0000   2.2123 r (netlink)               
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_m_reg_0/EN (net)   0.0079              0.9250    0.0000     2.2123 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_m_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2983   0.0000   0.9250   0.0001 *   2.2124 r (718.48,866.53) u so   1.05
  data arrival time                                                                                                   2.2124                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_m_reg_0/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -2.2124                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.2774                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (500.65,250.34)                     1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_0_/Q (fds2eqd1_hd)    0.2497               0.9250    0.4675     1.2175 f    (501.56,250.37)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/state[0] (net)     6   0.0196                        0.9250    0.0000     1.2175 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U35/A (nd2d1_hd)      0.0000    0.2497    0.0000     0.9250    0.0003 *   1.2177 f    (523.17,247.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U35/Y (nd2d1_hd)                0.4025               0.9250    0.2361     1.4539 r    (523.41,247.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n614 (net)     2   0.0190                            0.9250    0.0000     1.4539 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U194/C (scg12d4_hd)   0.0000    0.4025    0.0000     0.9250    0.0001 *   1.4539 r    (529.05,246.96)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U194/Y (scg12d4_hd)             0.2632               0.9250    0.2391     1.6930 f    (530.28,247.08)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n596 (net)    24   0.0958                            0.9250    0.0000     1.6930 f    [0.04,0.10]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place26/A (ivd2_hd)   0.0000   0.2632   0.0000   0.9250    0.0005 *   1.6935 f    (528.90,264.83)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place26/Y (ivd2_hd)         0.6005               0.9250    0.3153     2.0087 r    (528.41,264.98)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n31 (net)    18   0.0662                             0.9250    0.0000     2.0087 r    [0.02,0.07]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U908/A (oa21d1_hd)    0.0000    0.6005    0.0000     0.9250    0.0009 *   2.0096 r    (520.02,265.05)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U908/Y (oa21d1_hd)              0.2786               0.9250    0.2620     2.2716 f    (520.62,264.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n1147 (net)     1   0.0182                           0.9250    0.0000     2.2716 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_1_0)   0.9250   0.0000   2.2716 f (netlink)                         
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_reg_0/EN (net)   0.0182                   0.9250    0.0000     2.2716 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2786   0.0000   0.9250   0.0001 *   2.2717 f (529.28,279.11) u so        1.05
  data arrival time                                                                                                   2.2717                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_reg_0/latch/CK (cglpd1_hd)                          0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0668     0.9918                                            
  data required time                                                                                                  0.9918                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9918                                            
  data arrival time                                                                                                  -2.2717                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.2799                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_m_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (680.61,556.91)                 1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_0_/Q (fds2eqd1_hd)   0.2588            0.9250    0.4729     1.2229 f    (681.52,556.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state[0] (net)     6   0.0206                    0.9250    0.0000     1.2229 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U41/A (nd2d1_hd)   0.0000   0.2588    0.0000     0.9250    0.0002 *   1.2230 f    (691.69,556.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U41/Y (nd2d1_hd)            0.3642               0.9250    0.2208     1.4438 r    (691.93,557.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n616 (net)     2   0.0166                        0.9250    0.0000     1.4438 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U58/B (or2d2_hd)   0.0000   0.3642    0.0000     0.9250    0.0001 *   1.4439 r    (680.71,564.05)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U58/Y (or2d2_hd)            0.2251               0.9250    0.2594     1.7033 r    (679.80,563.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n4 (net)     3   0.0220                          0.9250    0.0000     1.7033 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/icc_place119/A (ivd2_hd)   0.0000   0.2251   0.0000   0.9250   0.0002 *   1.7036 r (655.95,564.01)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/icc_place119/Y (ivd2_hd)    0.2636               0.9250    0.1853     1.8888 f    (656.43,563.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n289 (net)    11   0.0528                        0.9250    0.0000     1.8888 f    [0.03,0.05]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U45/C (ao21d1_hd)   0.0000   0.2636   0.0000     0.9250    0.0000 *   1.8889 f    (653.35,557.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U45/Y (ao21d1_hd)           0.2620               0.9250    0.1880     2.0769 r    (653.04,556.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n242 (net)     2   0.0066                        0.9250    0.0000     2.0769 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U320/A (ivd1_hd)   0.0000   0.2620    0.0000     0.9250    0.0000 *   2.0769 r    (652.48,552.83)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U320/Y (ivd1_hd)            0.2680               0.9250    0.1966     2.2735 f    (652.04,552.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n230 (net)     5   0.0258                        0.9250    0.0000     2.2735 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_m_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_4_0)   0.9250   0.0000   2.2735 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_m_reg_0/EN (net)   0.0258             0.9250    0.0000     2.2735 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_m_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2680   0.0000   0.9250   0.0002 *   2.2737 f (625.64,545.52) u so  1.05
  data arrival time                                                                                                   2.2737                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_m_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0673     0.9923                                            
  data required time                                                                                                  0.9923                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9923                                            
  data arrival time                                                                                                  -2.2737                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.2814                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (862.39,667.93)                  1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_3_/Q (fds2eqd1_hd)   0.3825             0.9250    0.5419     1.2919 f    (861.48,667.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state[3] (net)    10   0.0353                     0.9250    0.0000     1.2919 f    [0.01,0.04]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/icc_place1/A (ad2d2_hd)   0.0000   0.3825   0.0000   0.9250   0.0001 *   1.2919 f  (866.77,671.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/icc_place1/Y (ad2d2_hd)      0.2465               0.9250    0.3258     1.6177 f    (868.32,671.99)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n240 (net)    11   0.0451                         0.9250    0.0000     1.6177 f    [0.02,0.05]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/icc_place123/A (ivd2_hd)   0.0000   0.2465   0.0000   0.9250   0.0011 *   1.6188 f (896.62,693.61)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/icc_place123/Y (ivd2_hd)     0.9570               0.9250    0.4595     2.0783 r    (897.11,693.47)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n212 (net)    32   0.1091                         0.9250    0.0000     2.0783 r    [0.03,0.11]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U50/A (nd2d1_hd)   0.0000    0.9570    0.0000     0.9250    0.0009 *   2.0792 r    (875.07,689.58)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U50/Y (nd2d1_hd)             0.1448               0.9250    0.2134     2.2926 f    (874.83,689.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n837 (net)     1   0.0077                         0.9250    0.0000     2.2926 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_4_1_0)   0.9250   0.0000   2.2926 f (netlink)                 
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_reg_0/EN (net)   0.0077                0.9250    0.0000     2.2926 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1448   0.0000   0.9250   0.0000 *   2.2927 f (872.04,696.72) u so     1.05
  data arrival time                                                                                                   2.2927                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_reg_0/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0842     1.0092                                            
  data required time                                                                                                  1.0092                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0092                                            
  data arrival time                                                                                                  -2.2927                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.2835                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_m_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (652.02,628.91)                 1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_0_/Q (fds2eqd1_hd)   0.2937            0.9250    0.4923     1.2423 f    (652.92,628.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state[0] (net)     6   0.0248                    0.9250    0.0000     1.2423 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U35/A (nd2d1_hd)   0.0000   0.2937    0.0000     0.9250    0.0002 *   1.2426 f    (660.89,636.06)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U35/Y (nd2d1_hd)            0.2647               0.9250    0.1838     1.4264 r    (661.13,636.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n614 (net)     2   0.0103                        0.9250    0.0000     1.4264 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U53/B (or2d2_hd)   0.0000   0.2647    0.0000     0.9250    0.0000 *   1.4265 r    (660.03,643.25)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U53/Y (or2d2_hd)            0.1959               0.9250    0.2218     1.6482 r    (659.12,643.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n4 (net)     3   0.0182                          0.9250    0.0000     1.6482 r    [0.00,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/icc_place76/A (ivd2_hd)   0.0000   0.1959   0.0000   0.9250   0.0012 *   1.6495 r (655.95,744.01)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/icc_place76/Y (ivd2_hd)     0.3639               0.9250    0.2283     1.8778 f    (656.43,743.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n180 (net)    15   0.0778                        0.9250    0.0000     1.8778 f    [0.04,0.08]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U51/C (ao21d1_hd)   0.0000   0.3639   0.0000     0.9250    0.0002 *   1.8780 f    (677.55,739.79)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U51/Y (ao21d1_hd)           0.2826               0.9250    0.2201     2.0981 r    (677.24,740.08)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n240 (net)     2   0.0074                        0.9250    0.0000     2.0981 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U317/A (ivd1_hd)   0.0000   0.2826    0.0000     0.9250    0.0000 *   2.0981 r    (672.28,740.03)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U317/Y (ivd1_hd)            0.2354               0.9250    0.1842     2.2824 f    (671.84,740.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n228 (net)     5   0.0214                        0.9250    0.0000     2.2824 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_m_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_4_0)   0.9250   0.0000   2.2824 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_m_reg_0/EN (net)   0.0214             0.9250    0.0000     2.2824 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_m_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2354   0.0000   0.9250   0.0002 *   2.2825 f (637.96,736.92) u so  1.05
  data arrival time                                                                                                   2.2825                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_m_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0688     0.9938                                            
  data required time                                                                                                  0.9938                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9938                                            
  data arrival time                                                                                                  -2.2825                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.2887                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_m_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_1_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (322.89,326.51)                    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_1_/Q (fds2eqd1_hd)   0.1690               0.9250    0.4158     1.1658 f    (323.80,326.47)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state[1] (net)     3   0.0104                       0.9250    0.0000     1.1658 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/icc_place19/A (ivd1_hd)   0.0000   0.1690   0.0000   0.9250   0.0001 *   1.1659 f    (315.44,340.81)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/icc_place19/Y (ivd1_hd)        0.4881               0.9250    0.2528     1.4187 r    (315.88,340.67)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n24 (net)     8   0.0254                            0.9250    0.0000     1.4187 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U17/B (nd2d1_hd)     0.0000    0.4881    0.0000     0.9250    0.0002 *   1.4189 r    (318.96,344.03)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U17/Y (nd2d1_hd)               0.2798               0.9250    0.2308     1.6497 f    (319.55,343.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n469 (net)     5   0.0185                           0.9250    0.0000     1.6497 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U116/B (or2d4_hd)    0.0000    0.2798    0.0000     0.9250    0.0003 *   1.6500 f    (305.32,351.36)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U116/Y (or2d4_hd)              0.3876               0.9250    0.3911     2.0411 f    (304.39,351.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n5 (net)    33   0.1524                             0.9250    0.0000     2.0411 f    [0.06,0.15]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U321/C (oa21d1_hd)   0.0000    0.3876    0.0000     0.9250    0.0040 *   2.0451 f    (339.61,387.48)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U321/Y (oa21d1_hd)             0.3149               0.9250    0.2027     2.2478 r    (339.34,387.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n98 (net)     2   0.0091                            0.9250    0.0000     2.2478 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_m_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_0_4_0)   0.9250   0.0000   2.2478 r (netlink)                 
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_m_reg_0/EN (net)   0.0091                0.9250    0.0000     2.2478 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_m_reg_0/latch/EN (cglpd1_hd)   0.0000   0.3149   0.0000   0.9250   0.0001 *   2.2479 r (342.72,394.32) u so     1.05
  data arrival time                                                                                                   2.2479                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_m_reg_0/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -2.2479                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.3129                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_m_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (977.22,927.14)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_0_/Q (fds2eqd1_hd)    0.2377               0.9250    0.4598     1.2098 f    (976.32,927.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state[0] (net)     6   0.0182                        0.9250    0.0000     1.2098 f    [0.00,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U36/A (nd2d1_hd)      0.0000    0.2377    0.0000     0.9250    0.0001 *   1.2099 f    (977.25,931.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U36/Y (nd2d1_hd)                0.3009               0.9250    0.1884     1.3984 r    (977.49,931.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n614 (net)     2   0.0130                            0.9250    0.0000     1.3984 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U53/B (or2d2_hd)      0.0000    0.3009    0.0000     0.9250    0.0001 *   1.3984 r    (969.78,927.19)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U53/Y (or2d2_hd)                0.1609               0.9250    0.2143     1.6128 r    (968.88,927.37)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n4 (net)     3   0.0137                              0.9250    0.0000     1.6128 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/icc_place82/A (ivd2_hd)   0.0000   0.1609   0.0000   0.9250    0.0002 *   1.6130 r    (970.54,912.83)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/icc_place82/Y (ivd2_hd)         0.4616               0.9250    0.2657     1.8787 f    (971.03,912.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n193 (net)    24   0.1008                            0.9250    0.0000     1.8787 f    [0.04,0.10]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U50/C (ao21d1_hd)     0.0000    0.4616    0.0000     0.9250    0.0000 *   1.8787 f    (972.79,917.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U50/Y (ao21d1_hd)               0.2552               0.9250    0.2236     2.1023 r    (972.48,916.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n240 (net)     2   0.0062                            0.9250    0.0000     2.1023 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U317/A (ivd1_hd)      0.0000    0.2552    0.0000     0.9250    0.0000 *   2.1024 r    (972.80,909.61)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U317/Y (ivd1_hd)                0.3085               0.9250    0.2157     2.3180 f    (972.36,909.47)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n228 (net)     5   0.0308                            0.9250    0.0000     2.3180 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_m_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_4_0)   0.9250   0.0000   2.3180 f (netlink)                       
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_m_reg_0/EN (net)   0.0308                 0.9250    0.0000     2.3180 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_m_reg_0/latch/EN (cglpd1_hd)   0.0000   0.3085   0.0000   0.9250   0.0002 *   2.3182 f (946.84,905.52) u so      1.05
  data arrival time                                                                                                   2.3182                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_m_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0654     0.9904                                            
  data required time                                                                                                  0.9904                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9904                                            
  data arrival time                                                                                                  -2.3182                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.3278                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_m_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (430.74,895.30)                1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_3_/Q (fds2eqd1_hd)   0.3691           0.9250    0.5343     1.2843 f    (429.84,895.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state[3] (net)     8   0.0337                   0.9250    0.0000     1.2843 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place21/A (ivd1_hd)   0.0000   0.3691   0.0000   0.9250   0.0004 *   1.2847 f (440.84,898.43)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place21/Y (ivd1_hd)    0.2801               0.9250    0.1993     1.4840 r    (440.40,898.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n26 (net)     3   0.0110                        0.9250    0.0000     1.4840 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U18/A (nd2d1_hd)   0.0000   0.2801   0.0000     0.9250    0.0000 *   1.4841 r    (433.41,902.46)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U18/Y (nd2d1_hd)           0.1832               0.9250    0.1426     1.6267 f    (433.65,902.64)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n469 (net)     2   0.0095                       0.9250    0.0000     1.6267 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U125/B (or2d4_hd)   0.0000   0.1832   0.0000    0.9250    0.0000 *   1.6268 f    (430.72,902.28)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U125/Y (or2d4_hd)          0.4974               0.9250    0.4302     2.0569 f    (429.79,902.37)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n5 (net)    32   0.2040                         0.9250    0.0000     2.0569 f    [0.11,0.20]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U320/C (oa21d1_hd)   0.0000   0.4974   0.0000   0.9250    0.0033 *   2.0602 f    (399.95,862.67)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U320/Y (oa21d1_hd)         0.3178               0.9250    0.2077     2.2678 r    (400.22,862.47)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n98 (net)     2   0.0074                        0.9250    0.0000     2.2678 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_m_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_3_4_0)   0.9250   0.0000   2.2678 r (netlink)             
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_m_reg_0/EN (net)   0.0074            0.9250    0.0000     2.2678 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_m_reg_0/latch/EN (cglpd1_hd)   0.0000   0.3178   0.0000   0.9250   0.0000 *   2.2679 r (396.84,869.52) u so  1.05
  data arrival time                                                                                                   2.2679                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_m_reg_0/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -2.2679                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.3329                                            


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/r_SPI_Clk_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/spi_master/r_SPI_Clk_reg/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (666.04,196.85)                   1.05
  khu_sensor_top/ads1292_controller/spi_master/r_SPI_Clk_reg/Q (fd4qd1_hd)   0.1498              0.9250    0.4145     1.1645 f    (656.00,196.51)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/r_SPI_Clk (net)     2   0.0084                    0.9250    0.0000     1.1645 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg/D (fd4qd1_hd)   0.0000   0.1498   0.0000   0.9250   0.0000 *   1.1646 f (653.72,189.71)                    1.05
  data arrival time                                                                                                   1.1646                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0534     1.0434                                            
  data required time                                                                                                  1.0434                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0434                                            
  data arrival time                                                                                                  -1.1646                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1211                                            


  Startpoint: khu_sensor_top/mpr121_controller/r_lstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/r_lstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/r_lstate_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000 #   0.7500 r    (930.64,430.39)                       1.05
  khu_sensor_top/mpr121_controller/r_lstate_reg_1_/Q (fd4qd1_hd)            0.0991               0.9250    0.3774     1.1274 f    (940.68,430.73)                       1.05
  khu_sensor_top/mpr121_controller/r_lstate_1_ (net)     1   0.0032                              0.9250    0.0000     1.1274 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/U185/A (ivd1_hd)               0.0000    0.0991    0.0000     0.9250    0.0000 *   1.1274 f    (935.84,434.41)                       1.05
  khu_sensor_top/mpr121_controller/U185/Y (ivd1_hd)                         0.1484               0.9250    0.0926     1.2200 r    (936.28,434.27)                       1.05
  khu_sensor_top/mpr121_controller/n65 (net)     2      0.0062                                   0.9250    0.0000     1.2200 r    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/U122/A (oa21d1_hd)             0.0000    0.1484    0.0000     0.9250    0.0000 *   1.2200 r    (935.86,441.39)                       1.05
  khu_sensor_top/mpr121_controller/U122/Y (oa21d1_hd)                       0.0945               0.9250    0.0945     1.3146 f    (935.26,441.57)                       1.05
  khu_sensor_top/mpr121_controller/n164 (net)     1     0.0040                                   0.9250    0.0000     1.3146 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/r_lstate_reg_1_/D (fd4qd1_hd)   0.0000   0.0945    0.0000     0.9250    0.0000 *   1.3146 f    (932.24,430.33)                       1.05
  data arrival time                                                                                                   1.3146                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/r_lstate_reg_1_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0646     1.0546                                            
  data required time                                                                                                  1.0546                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0546                                            
  data arrival time                                                                                                  -1.3146                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2600                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_12_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (386.36,315.20)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_12_/Q (fd4qd1_hd)   0.1344              0.9250    0.4038     1.1538 f    (396.40,315.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[12] (net)     2   0.0068                    0.9250    0.0000     1.1538 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U776/A (or2d1_hd)       0.0000    0.1344    0.0000     0.9250    0.0000 *   1.1538 f    (388.79,312.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U776/Y (or2d1_hd)                 0.0930               0.9250    0.1908     1.3446 f    (387.19,311.94)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n852 (net)     1   0.0030                              0.9250    0.0000     1.3446 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_12_/D (fd4qd1_hd)   0.0000   0.0930   0.0000   0.9250   0.0000 *   1.3446 f (387.96,315.13)                    1.05
  data arrival time                                                                                                   1.3446                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_12_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0649     1.0549                                            
  data required time                                                                                                  1.0549                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0549                                            
  data arrival time                                                                                                  -1.3446                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2897                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_8_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (318.60,686.45)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_8_/Q (fd4qd1_hd)   0.1418               0.9250    0.4089     1.1589 f    (328.64,686.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[8] (net)     2   0.0076                     0.9250    0.0000     1.1589 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U655/A (or2d1_hd)       0.0000    0.1418    0.0000     0.9250    0.0000 *   1.1590 f    (327.18,689.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U655/Y (or2d1_hd)                 0.0915               0.9250    0.1914     1.3503 f    (325.59,689.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n766 (net)     1   0.0028                              0.9250    0.0000     1.3503 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_8_/D (fd4qd1_hd)   0.0000   0.0915   0.0000   0.9250   0.0000 *   1.3503 f (320.20,686.51)                     1.05
  data arrival time                                                                                                   1.3503                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_8_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0652     1.0552                                            
  data required time                                                                                                  1.0552                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0552                                            
  data arrival time                                                                                                  -1.3503                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2951                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_25_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (323.44,664.84)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_25_/Q (fd4qd1_hd)   0.1534              0.9250    0.4171     1.1671 f    (333.48,664.51)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[25] (net)     2   0.0088                    0.9250    0.0000     1.1671 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U640/A (or2d1_hd)       0.0000    0.1534    0.0000     0.9250    0.0000 *   1.1671 f    (337.30,664.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U640/Y (or2d1_hd)                 0.0854               0.9250    0.1892     1.3563 f    (335.71,664.74)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n752 (net)     1   0.0022                              0.9250    0.0000     1.3563 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_25_/D (fd4qd1_hd)   0.0000   0.0854   0.0000   0.9250   0.0000 *   1.3564 f (325.04,664.91)                    1.05
  data arrival time                                                                                                   1.3564                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_25_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0665     1.0565                                            
  data required time                                                                                                  1.0565                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0565                                            
  data arrival time                                                                                                  -1.3564                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2999                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_16_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (749.36,600.04)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_16_/Q (fd4qd1_hd)    0.1919               0.9250    0.4419     1.1919 f    (759.40,599.71)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A[16] (net)     2   0.0131                      0.9250    0.0000     1.1919 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U600/AN (nd2bd1_hd)       0.0000    0.1919    0.0000     0.9250    0.0000 *   1.1919 f    (758.88,597.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U600/Y (nd2bd1_hd)                  0.0868               0.9250    0.1677     1.3596 f    (757.49,595.96)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n598 (net)     1   0.0022                                0.9250    0.0000     1.3596 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_16_/D (fd4qd1_hd)   0.0000   0.0868   0.0000   0.9250   0.0000 *   1.3596 f (750.96,600.11)                      1.05
  data arrival time                                                                                                   1.3596                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_16_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0662     1.0562                                            
  data required time                                                                                                  1.0562                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0562                                            
  data arrival time                                                                                                  -1.3596                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3034                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_8_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (386.36,319.24)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_8_/Q (fd4qd1_hd)   0.1546               0.9250    0.4179     1.1679 f    (396.40,318.90)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[8] (net)     2   0.0089                     0.9250    0.0000     1.1679 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U780/A (scg14d1_hd)     0.0000    0.1546    0.0000     0.9250    0.0000 *   1.1679 f    (394.08,323.58)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U780/Y (scg14d1_hd)               0.1048               0.9250    0.1933     1.3612 f    (393.14,322.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n856 (net)     1   0.0031                              0.9250    0.0000     1.3612 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_8_/D (fd4qd1_hd)   0.0000   0.1048   0.0000   0.9250   0.0000 *   1.3612 f (387.96,319.31)                     1.05
  data arrival time                                                                                                   1.3612                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_8_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0626     1.0526                                            
  data required time                                                                                                  1.0526                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0526                                            
  data arrival time                                                                                                  -1.3612                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3087                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_5_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (386.80,304.85)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_5_/Q (fd4qd1_hd)   0.1425               0.9250    0.4095     1.1595 f    (396.84,304.51)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[5] (net)     2   0.0077                     0.9250    0.0000     1.1595 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U783/A (or2d1_hd)       0.0000    0.1425    0.0000     0.9250    0.0000 *   1.1595 f    (394.07,308.00)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U783/Y (or2d1_hd)                 0.1060               0.9250    0.2027     1.3622 f    (392.47,308.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n859 (net)     1   0.0044                              0.9250    0.0000     1.3622 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_5_/D (fd4qd1_hd)   0.0000   0.1060   0.0000   0.9250   0.0000 *   1.3623 f (388.40,304.91)                     1.05
  data arrival time                                                                                                   1.3623                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_5_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0623     1.0523                                            
  data required time                                                                                                  1.0523                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0523                                            
  data arrival time                                                                                                  -1.3623                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3099                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_7_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (733.52,588.79)                      1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_7_/Q (fd4qd1_hd)     0.2037               0.9250    0.4492     1.1992 f    (743.56,589.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A[7] (net)     2   0.0144                       0.9250    0.0000     1.1992 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U618/AN (nd2bd1_hd)       0.0000    0.2037    0.0000     0.9250    0.0001 *   1.1993 f    (740.84,597.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U618/Y (nd2bd1_hd)                  0.0851               0.9250    0.1693     1.3686 f    (739.45,595.96)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n604 (net)     1   0.0020                                0.9250    0.0000     1.3686 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_7_/D (fd4qd1_hd)   0.0000   0.0851   0.0000   0.9250   0.0000 *   1.3686 f (735.12,588.73)                       1.05
  data arrival time                                                                                                   1.3686                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_7_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0665     1.0565                                            
  data required time                                                                                                  1.0565                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0565                                            
  data arrival time                                                                                                  -1.3686                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3121                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_data_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_data_counter_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_data_counter_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (705.80,225.65)                      1.05
  khu_sensor_top/ads1292_controller/r_data_counter_reg_0_/Q (fd4qd1_hd)     0.1779               0.9250    0.4332     1.1832 f    (715.84,225.30)                       1.05
  khu_sensor_top/ads1292_controller/r_data_counter[0] (net)     3   0.0115                       0.9250    0.0000     1.1832 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U280/A (ao22d1_hd)            0.0000    0.1779    0.0000     0.9250    0.0001 *   1.1833 f    (718.85,228.77)                       1.05
  khu_sensor_top/ads1292_controller/U280/Y (ao22d1_hd)                      0.2082               0.9250    0.1317     1.3150 r    (719.11,228.74)                       1.05
  khu_sensor_top/ads1292_controller/n372 (net)     1    0.0026                                   0.9250    0.0000     1.3150 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_data_counter_reg_0_/D (fd4qd1_hd)   0.0000   0.2082   0.0000   0.9250   0.0000 *   1.3151 r (707.40,225.71)                       1.05
  data arrival time                                                                                                   1.3151                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_data_counter_reg_0_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3151                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3151                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_26_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (243.36,343.99)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_26_/Q (fd4qd1_hd)      0.1891               0.9250    0.4402     1.1902 f    (253.40,344.33)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[26] (net)     2   0.0128                        0.9250    0.0000     1.1902 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U326/AN (nd2bd1_hd)       0.0000    0.1891    0.0000     0.9250    0.0000 *   1.1902 f    (253.92,345.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U326/Y (nd2bd1_hd)                  0.1037               0.9250    0.1778     1.3680 f    (255.31,343.96)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n437 (net)     1   0.0038                                0.9250    0.0000     1.3680 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_26_/D (fd4qd1_hd)   0.0000   0.1037   0.0000   0.9250   0.0000 *   1.3680 f  (244.96,343.93)                       1.05
  data arrival time                                                                                                   1.3680                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_26_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0628     1.0528                                            
  data required time                                                                                                  1.0528                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0528                                            
  data arrival time                                                                                                  -1.3680                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3152                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_26_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (332.24,660.79)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_26_/Q (fd4qd1_hd)   0.1522              0.9250    0.4163     1.1663 f    (342.28,661.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[26] (net)     2   0.0087                    0.9250    0.0000     1.1663 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U639/A (or2d1_hd)       0.0000    0.1522    0.0000     0.9250    0.0000 *   1.1663 f    (339.51,664.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U639/Y (or2d1_hd)                 0.1030               0.9250    0.2026     1.3689 f    (337.91,664.74)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n751 (net)     1   0.0040                              0.9250    0.0000     1.3689 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_26_/D (fd4qd1_hd)   0.0000   0.1030   0.0000   0.9250   0.0000 *   1.3689 f (333.84,660.73)                    1.05
  data arrival time                                                                                                   1.3689                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_26_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0629     1.0529                                            
  data required time                                                                                                  1.0529                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0529                                            
  data arrival time                                                                                                  -1.3689                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3160                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_29_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (321.24,667.99)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_29_/Q (fd4qd1_hd)   0.1666              0.9250    0.4262     1.1762 f    (331.28,668.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[29] (net)     2   0.0102                    0.9250    0.0000     1.1762 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U636/A (or2d1_hd)       0.0000    0.1666    0.0000     0.9250    0.0000 *   1.1762 f    (336.86,668.00)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U636/Y (or2d1_hd)                 0.0898               0.9250    0.1956     1.3718 f    (335.27,668.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n748 (net)     1   0.0026                              0.9250    0.0000     1.3718 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_29_/D (fd4qd1_hd)   0.0000   0.0898   0.0000   0.9250   0.0000 *   1.3718 f (322.84,667.93)                    1.05
  data arrival time                                                                                                   1.3718                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_29_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0656     1.0556                                            
  data required time                                                                                                  1.0556                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0556                                            
  data arrival time                                                                                                  -1.3718                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3163                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (376.24,312.05)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_3_/Q (fd4qd1_hd)   0.1630               0.9250    0.4238     1.1738 f    (386.28,311.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[3] (net)     2   0.0098                     0.9250    0.0000     1.1738 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U785/A (or2d1_hd)       0.0000    0.1630    0.0000     0.9250    0.0000 *   1.1738 f    (394.51,312.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U785/Y (or2d1_hd)                 0.0939               0.9250    0.1980     1.3718 f    (392.91,311.94)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n861 (net)     1   0.0031                              0.9250    0.0000     1.3718 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_3_/D (fd4qd1_hd)   0.0000   0.0939   0.0000   0.9250   0.0000 *   1.3718 f (377.84,312.11)                     1.05
  data arrival time                                                                                                   1.3718                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_3_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0648     1.0548                                            
  data required time                                                                                                  1.0548                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0548                                            
  data arrival time                                                                                                  -1.3718                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3170                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_27_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (334.00,653.59)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_27_/Q (fd4qd1_hd)   0.1673              0.9250    0.4266     1.1766 f    (344.04,653.93)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[27] (net)     2   0.0103                    0.9250    0.0000     1.1766 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U638/A (or2d1_hd)       0.0000    0.1673    0.0000     0.9250    0.0000 *   1.1766 f    (337.74,650.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U638/Y (or2d1_hd)                 0.0902               0.9250    0.1961     1.3727 f    (336.15,650.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n750 (net)     1   0.0027                              0.9250    0.0000     1.3727 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_27_/D (fd4qd1_hd)   0.0000   0.0902   0.0000   0.9250   0.0000 *   1.3727 f (335.60,653.53)                    1.05
  data arrival time                                                                                                   1.3727                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_27_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0655     1.0555                                            
  data required time                                                                                                  1.0555                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0555                                            
  data arrival time                                                                                                  -1.3727                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3172                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_28_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (340.60,628.84)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_28_/Q (fd4qd1_hd)   0.1677              0.9250    0.4268     1.1768 f    (350.64,628.51)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[28] (net)     2   0.0104                    0.9250    0.0000     1.1768 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U637/A (or2d1_hd)       0.0000    0.1677    0.0000     0.9250    0.0000 *   1.1769 f    (341.27,624.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U637/Y (or2d1_hd)                 0.0899               0.9250    0.1960     1.3728 f    (339.67,624.90)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n749 (net)     1   0.0026                              0.9250    0.0000     1.3728 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_28_/D (fd4qd1_hd)   0.0000   0.0899   0.0000   0.9250   0.0000 *   1.3728 f (342.20,628.91)                    1.05
  data arrival time                                                                                                   1.3728                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_28_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0656     1.0556                                            
  data required time                                                                                                  1.0556                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0556                                            
  data arrival time                                                                                                  -1.3728                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3173                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (780.88,271.99)                      1.05
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_0_/Q (fd4qd1_hd)     0.1643               0.9250    0.4247     1.1747 f    (770.84,272.33)                       1.05
  khu_sensor_top/ads1292_controller/r_ads_reg_addr[0] (net)     2   0.0100                       0.9250    0.0000     1.1747 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/U244/A (scg14d1_hd)           0.0000    0.1643    0.0000     0.9250    0.0000 *   1.1747 f    (770.97,274.86)                       1.05
  khu_sensor_top/ads1292_controller/U244/Y (scg14d1_hd)                     0.1045               0.9250    0.1959     1.3705 f    (771.90,276.30)                       1.05
  khu_sensor_top/ads1292_controller/n446 (net)     1    0.0030                                   0.9250    0.0000     1.3705 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_0_/D (fd4qd1_hd)   0.0000   0.1045   0.0000   0.9250   0.0000 *   1.3706 f (779.28,271.93)                       1.05
  data arrival time                                                                                                   1.3706                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_0_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0626     1.0526                                            
  data required time                                                                                                  1.0526                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0526                                            
  data arrival time                                                                                                  -1.3706                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3179                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_27_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (707.56,869.59)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_27_/Q (fd4qd1_hd)    0.1861               0.9250    0.4383     1.1883 f    (717.60,869.93)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[27] (net)     2   0.0124                      0.9250    0.0000     1.1883 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U550/AN (nd2bd1_hd)       0.0000    0.1861    0.0000     0.9250    0.0001 *   1.1883 f    (711.36,878.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U550/Y (nd2bd1_hd)                  0.1112               0.9250    0.1819     1.3702 f    (709.97,876.76)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n561 (net)     1   0.0046                                0.9250    0.0000     1.3702 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_27_/D (fd4qd1_hd)   0.0000   0.1112   0.0000   0.9250   0.0000 *   1.3702 f (709.16,869.53)                      1.05
  data arrival time                                                                                                   1.3702                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_27_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0613     1.0513                                            
  data required time                                                                                                  1.0513                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0513                                            
  data arrival time                                                                                                  -1.3702                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3190                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_27_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (223.56,329.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_27_/Q (fd4qd1_hd)      0.2130               0.9250    0.4550     1.2050 f    (233.60,329.93)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[27] (net)     2   0.0155                        0.9250    0.0000     1.2050 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U325/AN (nd2bd1_hd)       0.0000    0.2130    0.0000     0.9250    0.0000 *   1.2051 f    (236.60,332.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U325/Y (nd2bd1_hd)                  0.0858               0.9250    0.1718     1.3769 f    (235.21,333.68)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n436 (net)     1   0.0021                                0.9250    0.0000     1.3769 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_27_/D (fd4qd1_hd)   0.0000   0.0858   0.0000   0.9250   0.0000 *   1.3769 f  (225.16,329.53)                       1.05
  data arrival time                                                                                                   1.3769                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_27_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0664     1.0564                                            
  data required time                                                                                                  1.0564                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0564                                            
  data arrival time                                                                                                  -1.3769                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3205                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_13_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (187.92,326.45)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_13_/Q (fd4qd1_hd)      0.2089               0.9250    0.4525     1.2025 f    (197.96,326.11)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[13] (net)     2   0.0150                        0.9250    0.0000     1.2025 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U334/AN (nd2bd1_hd)       0.0000    0.2089    0.0000     0.9250    0.0001 *   1.2025 f    (202.28,330.90)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U334/Y (nd2bd1_hd)                  0.0905               0.9250    0.1739     1.3764 f    (200.89,329.56)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n445 (net)     1   0.0025                                0.9250    0.0000     1.3764 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_13_/D (fd4qd1_hd)   0.0000   0.0905   0.0000   0.9250   0.0000 *   1.3764 f  (189.52,326.51)                       1.05
  data arrival time                                                                                                   1.3764                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_13_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0654     1.0554                                            
  data required time                                                                                                  1.0554                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0554                                            
  data arrival time                                                                                                  -1.3764                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3210                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_22_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (393.40,358.39)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_22_/Q (fd4qd1_hd)   0.1713              0.9250    0.4291     1.1791 f    (403.44,358.73)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[22] (net)     2   0.0108                    0.9250    0.0000     1.1791 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U766/A (or2d1_hd)       0.0000    0.1713    0.0000     0.9250    0.0000 *   1.1791 f    (399.35,362.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U766/Y (or2d1_hd)                 0.0908               0.9250    0.1975     1.3765 f    (397.75,362.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n842 (net)     1   0.0027                              0.9250    0.0000     1.3765 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_22_/D (fd4qd1_hd)   0.0000   0.0908   0.0000   0.9250   0.0000 *   1.3766 f (395.00,358.33)                    1.05
  data arrival time                                                                                                   1.3766                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_22_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0654     1.0554                                            
  data required time                                                                                                  1.0554                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0554                                            
  data arrival time                                                                                                  -1.3766                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3212                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_6_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r  (187.92,358.39)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_6_/Q (fd4qd1_hd)       0.2063               0.9250    0.4509     1.2009 f    (197.96,358.73)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[6] (net)     2   0.0147                         0.9250    0.0000     1.2009 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U339/AN (nd2bd1_hd)       0.0000    0.2063    0.0000     0.9250    0.0000 *   1.2009 f    (195.68,361.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U339/Y (nd2bd1_hd)                  0.0945               0.9250    0.1759     1.3768 f    (194.29,362.48)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n450 (net)     1   0.0029                                0.9250    0.0000     1.3768 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_6_/D (fd4qd1_hd)   0.0000   0.0945   0.0000   0.9250   0.0000 *   1.3768 f   (189.52,358.33)                       1.05
  data arrival time                                                                                                   1.3768                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_6_/CK (fd4qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0646     1.0546                                            
  data required time                                                                                                  1.0546                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0546                                            
  data arrival time                                                                                                  -1.3768                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3222                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_94_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_94_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (416.72,610.40)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_94_/Q (fd4qd1_hd)    0.1787               0.9250    0.4337     1.1837 f    (426.76,610.73)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_y_data[94] (net)     3   0.0116                      0.9250    0.0000     1.1837 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U697/A (scg16d1_hd)     0.0000    0.1787    0.0000     0.9250    0.0001 *   1.1837 f    (425.88,585.72)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U697/Y (scg16d1_hd)               0.0905               0.9250    0.1942     1.3779 f    (424.19,585.51)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n804 (net)     1   0.0029                              0.9250    0.0000     1.3779 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_30_/D (fd4qd1_hd)   0.0000   0.0905   0.0000   0.9250   0.0000 *   1.3779 f (421.12,581.53)                    1.05
  data arrival time                                                                                                   1.3779                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_30_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0654     1.0554                                            
  data required time                                                                                                  1.0554                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0554                                            
  data arrival time                                                                                                  -1.3779                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3225                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_28_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (715.92,876.79)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_28_/Q (fd4qd1_hd)    0.1913               0.9250    0.4415     1.1915 f    (725.96,877.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[28] (net)     2   0.0130                      0.9250    0.0000     1.1915 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U548/AN (nd2bd1_hd)       0.0000    0.1913    0.0000     0.9250    0.0001 *   1.1916 f    (714.44,878.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U548/Y (nd2bd1_hd)                  0.1101               0.9250    0.1824     1.3740 f    (713.05,876.76)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n560 (net)     1   0.0044                                0.9250    0.0000     1.3740 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_28_/D (fd4qd1_hd)   0.0000   0.1101   0.0000   0.9250   0.0000 *   1.3740 f (717.52,876.73)                      1.05
  data arrival time                                                                                                   1.3740                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_28_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0615     1.0515                                            
  data required time                                                                                                  1.0515                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0515                                            
  data arrival time                                                                                                  -1.3740                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3225                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_17_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (396.32,348.05)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_17_/Q (fd4qd1_hd)   0.1748              0.9250    0.4312     1.1812 f    (386.28,347.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[17] (net)     2   0.0112                    0.9250    0.0000     1.1812 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U771/A (or2d1_hd)       0.0000    0.1748    0.0000     0.9250    0.0000 *   1.1813 f    (394.33,351.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U771/Y (or2d1_hd)                 0.0897               0.9250    0.1974     1.3786 f    (395.93,351.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n847 (net)     1   0.0026                              0.9250    0.0000     1.3786 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_17_/D (fd4qd1_hd)   0.0000   0.0897   0.0000   0.9250   0.0000 *   1.3786 f (394.72,348.11)                    1.05
  data arrival time                                                                                                   1.3786                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_17_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0656     1.0556                                            
  data required time                                                                                                  1.0556                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0556                                            
  data arrival time                                                                                                  -1.3786                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3230                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_31_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (409.68,480.80)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_31_/Q (fd4qd1_hd)   0.1822              0.9250    0.4359     1.1859 f    (419.72,481.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[31] (net)     2   0.0120                    0.9250    0.0000     1.1859 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U791/A (scg14d1_hd)     0.0000    0.1822    0.0000     0.9250    0.0000 *   1.1859 f    (418.27,483.65)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U791/Y (scg14d1_hd)               0.0929               0.9250    0.1933     1.3792 f    (417.34,485.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n865 (net)     1   0.0020                              0.9250    0.0000     1.3792 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_31_/D (fd4qd1_hd)   0.0000   0.0929   0.0000   0.9250   0.0000 *   1.3792 f (411.28,480.73)                    1.05
  data arrival time                                                                                                   1.3792                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_31_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0650     1.0550                                            
  data required time                                                                                                  1.0550                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0550                                            
  data arrival time                                                                                                  -1.3792                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3243                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_10_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (386.80,340.85)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_10_/Q (fd4qd1_hd)   0.1603              0.9250    0.4219     1.1719 f    (396.84,340.51)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[10] (net)     2   0.0096                    0.9250    0.0000     1.1719 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U778/A (scg14d1_hd)     0.0000    0.1603    0.0000     0.9250    0.0000 *   1.1719 f    (393.20,332.45)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U778/Y (scg14d1_hd)               0.1194               0.9250    0.2044     1.3763 f    (392.26,333.90)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n854 (net)     1   0.0043                              0.9250    0.0000     1.3763 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_10_/D (fd4qd1_hd)   0.0000   0.1194   0.0000   0.9250   0.0000 *   1.3763 f (388.40,340.91)                    1.05
  data arrival time                                                                                                   1.3763                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_10_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0596     1.0496                                            
  data required time                                                                                                  1.0496                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0496                                            
  data arrival time                                                                                                  -1.3763                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3267                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_28_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (234.12,329.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_28_/Q (fd4qd1_hd)      0.2063               0.9250    0.4509     1.2009 f    (244.16,329.93)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[28] (net)     2   0.0147                        0.9250    0.0000     1.2009 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U324/AN (nd2bd1_hd)       0.0000    0.2063    0.0000     0.9250    0.0000 *   1.2009 f    (246.88,332.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U324/Y (nd2bd1_hd)                  0.1002               0.9250    0.1795     1.3804 f    (248.27,333.68)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n435 (net)     1   0.0035                                0.9250    0.0000     1.3804 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_28_/D (fd4qd1_hd)   0.0000   0.1002   0.0000   0.9250   0.0000 *   1.3804 f  (235.72,329.53)                       1.05
  data arrival time                                                                                                   1.3804                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_28_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0635     1.0535                                            
  data required time                                                                                                  1.0535                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0535                                            
  data arrival time                                                                                                  -1.3804                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3269                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_24_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (398.68,480.80)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_24_/Q (fd4qd1_hd)   0.1851              0.9250    0.4377     1.1877 f    (408.72,481.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[24] (net)     2   0.0123                    0.9250    0.0000     1.1877 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U764/A (scg14d1_hd)     0.0000    0.1851    0.0000     0.9250    0.0000 *   1.1877 f    (409.04,483.65)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U764/Y (scg14d1_hd)               0.0931               0.9250    0.1943     1.3819 f    (408.10,485.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n840 (net)     1   0.0020                              0.9250    0.0000     1.3819 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_24_/D (fd4qd1_hd)   0.0000   0.0931   0.0000   0.9250   0.0000 *   1.3820 f (400.28,480.73)                    1.05
  data arrival time                                                                                                   1.3820                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_24_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0649     1.0549                                            
  data required time                                                                                                  1.0549                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0549                                            
  data arrival time                                                                                                  -1.3820                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3271                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_4_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (392.52,365.60)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_4_/Q (fd4qd1_hd)   0.1717               0.9250    0.4293     1.1793 f    (402.56,365.93)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[4] (net)     2   0.0108                     0.9250    0.0000     1.1793 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U784/A (or2d1_hd)       0.0000    0.1717    0.0000     0.9250    0.0000 *   1.1794 f    (391.86,365.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U784/Y (or2d1_hd)                 0.0966               0.9250    0.2020     1.3813 f    (390.27,365.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n860 (net)     1   0.0033                              0.9250    0.0000     1.3813 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_4_/D (fd4qd1_hd)   0.0000   0.0966   0.0000   0.9250   0.0000 *   1.3813 f (394.12,365.53)                     1.05
  data arrival time                                                                                                   1.3813                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_4_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0642     1.0542                                            
  data required time                                                                                                  1.0542                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0542                                            
  data arrival time                                                                                                  -1.3813                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3271                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_rreg_mode_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_rreg_mode_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_rreg_mode_reg/CK (fd4qd1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000 #   0.7500 r    (770.92,264.80)                       1.05
  khu_sensor_top/ads1292_controller/r_rreg_mode_reg/Q (fd4qd1_hd)           0.1283               0.9250    0.3995     1.1495 f    (780.96,265.14)                       1.05
  khu_sensor_top/ads1292_controller/r_rreg_mode (net)     2   0.0062                             0.9250    0.0000     1.1495 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U366/A (ivd1_hd)              0.0000    0.1283    0.0000     0.9250    0.0000 *   1.1495 f    (775.24,261.61)                       1.05
  khu_sensor_top/ads1292_controller/U366/Y (ivd1_hd)                        0.1674               0.9250    0.1063     1.2558 r    (775.67,261.47)                       1.05
  khu_sensor_top/ads1292_controller/n140 (net)     2    0.0070                                   0.9250    0.0000     1.2558 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U231/B (oa22d1_hd)            0.0000    0.1674    0.0000     0.9250    0.0000 *   1.2559 r    (776.15,261.58)                       1.05
  khu_sensor_top/ads1292_controller/U231/Y (oa22d1_hd)                      0.1462               0.9250    0.1156     1.3714 f    (776.77,261.20)                       1.05
  khu_sensor_top/ads1292_controller/n453 (net)     1    0.0047                                   0.9250    0.0000     1.3714 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_rreg_mode_reg/D (fd4qd1_hd)   0.0000   0.1462   0.0000     0.9250    0.0000 *   1.3715 f    (772.52,264.73)                       1.05
  data arrival time                                                                                                   1.3715                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_rreg_mode_reg/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0542     1.0442                                            
  data required time                                                                                                  1.0442                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0442                                            
  data arrival time                                                                                                  -1.3715                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3273                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (425.36,333.64)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_0_/Q (fd4qd1_hd)   0.1799               0.9250    0.4344     1.1844 f    (415.32,333.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[0] (net)     2   0.0117                     0.9250    0.0000     1.1844 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U789/A (scg14d1_hd)     0.0000    0.1799    0.0000     0.9250    0.0000 *   1.1844 f    (416.77,337.98)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U789/Y (scg14d1_hd)               0.0997               0.9250    0.1971     1.3815 f    (417.70,336.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n864 (net)     1   0.0026                              0.9250    0.0000     1.3815 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_0_/D (fd4qd1_hd)   0.0000   0.0997   0.0000   0.9250   0.0000 *   1.3816 f (423.76,333.71)                     1.05
  data arrival time                                                                                                   1.3816                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_0_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0636     1.0536                                            
  data required time                                                                                                  1.0536                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0536                                            
  data arrival time                                                                                                  -1.3816                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3280                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_21_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (219.60,326.45)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_21_/Q (fd4qd1_hd)      0.2183               0.9250    0.4583     1.2083 f    (229.64,326.11)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[21] (net)     2   0.0161                        0.9250    0.0000     1.2083 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U330/AN (nd2bd1_hd)       0.0000    0.2183    0.0000     0.9250    0.0001 *   1.2084 f    (230.44,332.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U330/Y (nd2bd1_hd)                  0.0893               0.9250    0.1753     1.3836 f    (229.05,333.68)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n441 (net)     1   0.0024                                0.9250    0.0000     1.3836 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_21_/D (fd4qd1_hd)   0.0000   0.0893   0.0000   0.9250   0.0000 *   1.3837 f  (221.20,326.51)                       1.05
  data arrival time                                                                                                   1.3837                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_21_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0657     1.0557                                            
  data required time                                                                                                  1.0557                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0557                                            
  data arrival time                                                                                                  -1.3837                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3280                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_7_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (376.24,304.85)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_7_/Q (fd4qd1_hd)   0.1864               0.9250    0.4385     1.1885 f    (386.28,304.51)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[7] (net)     2   0.0125                     0.9250    0.0000     1.1885 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U781/A (or2d1_hd)       0.0000    0.1864    0.0000     0.9250    0.0000 *   1.1885 f    (391.42,308.00)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U781/Y (or2d1_hd)                 0.0848               0.9250    0.1961     1.3847 f    (389.83,308.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n857 (net)     1   0.0021                              0.9250    0.0000     1.3847 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_7_/D (fd4qd1_hd)   0.0000   0.0848   0.0000   0.9250   0.0000 *   1.3847 f (377.84,304.91)                     1.05
  data arrival time                                                                                                   1.3847                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_7_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0666     1.0566                                            
  data required time                                                                                                  1.0566                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0566                                            
  data arrival time                                                                                                  -1.3847                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3281                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_26_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (716.80,880.84)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_26_/Q (fd4qd1_hd)    0.2153               0.9250    0.4564     1.2064 f    (726.84,880.51)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[26] (net)     2   0.0157                      0.9250    0.0000     1.2064 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U551/AN (nd2bd1_hd)       0.0000    0.2153    0.0000     0.9250    0.0000 *   1.2064 f    (726.92,878.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U551/Y (nd2bd1_hd)                  0.0935               0.9250    0.1772     1.3837 f    (728.31,876.76)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n562 (net)     1   0.0028                                0.9250    0.0000     1.3837 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_26_/D (fd4qd1_hd)   0.0000   0.0935   0.0000   0.9250   0.0000 *   1.3837 f (718.40,880.91)                      1.05
  data arrival time                                                                                                   1.3837                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_26_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0648     1.0548                                            
  data required time                                                                                                  1.0548                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0548                                            
  data arrival time                                                                                                  -1.3837                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3289                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_29_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (235.00,336.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_29_/Q (fd4qd1_hd)      0.2092               0.9250    0.4527     1.2027 f    (245.04,337.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[29] (net)     2   0.0150                        0.9250    0.0000     1.2027 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U323/AN (nd2bd1_hd)       0.0000    0.2092    0.0000     0.9250    0.0000 *   1.2027 f    (241.88,332.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U323/Y (nd2bd1_hd)                  0.1011               0.9250    0.1807     1.3834 f    (240.49,333.68)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n434 (net)     1   0.0035                                0.9250    0.0000     1.3834 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_29_/D (fd4qd1_hd)   0.0000   0.1011   0.0000   0.9250   0.0000 *   1.3834 f  (236.60,336.73)                       1.05
  data arrival time                                                                                                   1.3834                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_29_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0633     1.0533                                            
  data required time                                                                                                  1.0533                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0533                                            
  data arrival time                                                                                                  -1.3834                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3301                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_29_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (738.20,880.84)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_29_/Q (fd4qd1_hd)    0.2048               0.9250    0.4499     1.1999 f    (728.16,880.51)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[29] (net)     2   0.0145                      0.9250    0.0000     1.1999 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U547/AN (nd2bd1_hd)       0.0000    0.2048    0.0000     0.9250    0.0001 *   1.2000 f    (741.00,879.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U547/Y (nd2bd1_hd)                  0.1077               0.9250    0.1839     1.3839 f    (742.39,880.88)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n559 (net)     1   0.0042                                0.9250    0.0000     1.3839 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_29_/D (fd4qd1_hd)   0.0000   0.1077   0.0000   0.9250   0.0000 *   1.3839 f (736.60,880.91)                      1.05
  data arrival time                                                                                                   1.3839                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_29_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0620     1.0520                                            
  data required time                                                                                                  1.0520                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0520                                            
  data arrival time                                                                                                  -1.3839                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3320                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_11_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (762.12,578.45)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_11_/Q (fd4qd1_hd)    0.2259               0.9250    0.4631     1.2131 f    (772.16,578.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A[11] (net)     2   0.0169                      0.9250    0.0000     1.2131 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U604/AN (nd2bd1_hd)       0.0000    0.2259    0.0000     0.9250    0.0000 *   1.2131 f    (764.60,582.90)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U604/Y (nd2bd1_hd)                  0.0865               0.9250    0.1752     1.3883 f    (763.21,581.56)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n601 (net)     1   0.0021                                0.9250    0.0000     1.3883 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_11_/D (fd4qd1_hd)   0.0000   0.0865   0.0000   0.9250   0.0000 *   1.3883 f (763.72,578.51)                      1.05
  data arrival time                                                                                                   1.3883                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_11_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0663     1.0563                                            
  data required time                                                                                                  1.0563                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0563                                            
  data arrival time                                                                                                  -1.3883                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3320                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r  (196.28,340.85)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_1_/Q (fd4qd1_hd)       0.2247               0.9250    0.4623     1.2123 f    (206.32,340.51)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[1] (net)     2   0.0168                         0.9250    0.0000     1.2123 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U341/AN (nd2bd1_hd)       0.0000    0.2247    0.0000     0.9250    0.0000 *   1.2123 f    (201.84,345.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U341/Y (nd2bd1_hd)                  0.0879               0.9250    0.1758     1.3881 f    (200.45,343.96)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n452 (net)     1   0.0022                                0.9250    0.0000     1.3881 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_1_/D (fd4qd1_hd)   0.0000   0.0879   0.0000   0.9250   0.0000 *   1.3882 f   (197.88,340.91)                       1.05
  data arrival time                                                                                                   1.3882                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_1_/CK (fd4qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0660     1.0560                                            
  data required time                                                                                                  1.0560                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0560                                            
  data arrival time                                                                                                  -1.3882                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3322                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_24_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (245.56,336.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_24_/Q (fd4qd1_hd)      0.2238               0.9250    0.4617     1.2117 f    (255.60,337.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[24] (net)     2   0.0167                        0.9250    0.0000     1.2117 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U328/AN (nd2bd1_hd)       0.0000    0.2238    0.0000     0.9250    0.0001 *   1.2118 f    (259.92,338.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U328/Y (nd2bd1_hd)                  0.0895               0.9250    0.1766     1.3884 f    (258.53,336.76)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n439 (net)     1   0.0024                                0.9250    0.0000     1.3884 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_24_/D (fd4qd1_hd)   0.0000   0.0895   0.0000   0.9250   0.0000 *   1.3884 f  (247.16,336.73)                       1.05
  data arrival time                                                                                                   1.3884                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_24_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0657     1.0557                                            
  data required time                                                                                                  1.0557                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0557                                            
  data arrival time                                                                                                  -1.3884                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3328                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_6_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (312.88,689.59)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_6_/Q (fd4qd1_hd)   0.1896               0.9250    0.4404     1.1904 f    (322.92,689.93)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[6] (net)     2   0.0128                     0.9250    0.0000     1.1904 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U657/A (or2d1_hd)       0.0000    0.1896    0.0000     0.9250    0.0000 *   1.1904 f    (323.49,689.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U657/Y (or2d1_hd)                 0.0900               0.9250    0.2009     1.3913 f    (325.09,689.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n768 (net)     1   0.0026                              0.9250    0.0000     1.3913 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_6_/D (fd4qd1_hd)   0.0000   0.0900   0.0000   0.9250   0.0000 *   1.3913 f (314.48,689.53)                     1.05
  data arrival time                                                                                                   1.3913                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_6_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0655     1.0555                                            
  data required time                                                                                                  1.0555                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0555                                            
  data arrival time                                                                                                  -1.3913                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3358                                            


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/r_SPI_Clk_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/spi_master/r_SPI_Clk_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/spi_master/r_SPI_Clk_reg/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (666.04,196.85)                   1.05
  khu_sensor_top/ads1292_controller/spi_master/r_SPI_Clk_reg/Q (fd4qd1_hd)   0.1498              0.9250    0.4145     1.1645 f    (656.00,196.51)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/r_SPI_Clk (net)     2   0.0084                    0.9250    0.0000     1.1645 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/spi_master/U75/A (xn2d1_hd)   0.0000    0.1498    0.0000     0.9250    0.0000 *   1.1646 f    (656.53,200.04)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/U75/Y (xn2d1_hd)             0.0947               0.9250    0.1725     1.3370 r    (659.95,199.92)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/n91 (net)     1   0.0023                          0.9250    0.0000     1.3370 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/spi_master/r_SPI_Clk_reg/D (fd4qd1_hd)   0.0000   0.0947   0.0000   0.9250   0.0000 *   1.3371 r (664.44,196.91)                    1.05
  data arrival time                                                                                                   1.3371                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/spi_master/r_SPI_Clk_reg/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3371                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3371                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_10_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (622.92,826.40)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_10_/Q (fd4qd1_hd)    0.2238               0.9250    0.4618     1.2118 f    (612.88,826.73)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[10] (net)     2   0.0167                      0.9250    0.0000     1.2118 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U563/AN (nd2bd1_hd)       0.0000    0.2238    0.0000     0.9250    0.0000 *   1.2118 f    (611.64,829.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U563/Y (nd2bd1_hd)                  0.0946               0.9250    0.1799     1.3917 f    (613.03,830.48)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n575 (net)     1   0.0029                                0.9250    0.0000     1.3917 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_10_/D (fd4qd1_hd)   0.0000   0.0946   0.0000   0.9250   0.0000 *   1.3917 f (621.32,826.33)                      1.05
  data arrival time                                                                                                   1.3917                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_10_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0646     1.0546                                            
  data required time                                                                                                  1.0546                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0546                                            
  data arrival time                                                                                                  -1.3917                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3371                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_2_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (759.92,271.99)                      1.05
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_2_/Q (fd4qd1_hd)     0.1782               0.9250    0.4334     1.1834 f    (769.96,272.33)                       1.05
  khu_sensor_top/ads1292_controller/r_ads_reg_addr[2] (net)     2   0.0115                       0.9250    0.0000     1.1834 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/U246/A (scg14d1_hd)           0.0000    0.1782    0.0000     0.9250    0.0000 *   1.1834 f    (768.96,267.65)                       1.05
  khu_sensor_top/ads1292_controller/U246/Y (scg14d1_hd)                     0.1128               0.9250    0.2051     1.3885 f    (768.02,269.10)                       1.05
  khu_sensor_top/ads1292_controller/n444 (net)     1    0.0038                                   0.9250    0.0000     1.3885 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_2_/D (fd4qd1_hd)   0.0000   0.1128   0.0000   0.9250   0.0000 *   1.3885 f (761.52,271.93)                       1.05
  data arrival time                                                                                                   1.3885                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_2_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0609     1.0509                                            
  data required time                                                                                                  1.0509                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0509                                            
  data arrival time                                                                                                  -1.3885                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3376                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_21_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (575.84,415.99)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_21_/Q (fd4qd1_hd)      0.0914               0.9250    0.3714     1.1214 f    (565.80,416.33)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data[21] (net)     1   0.0025                        0.9250    0.0000     1.1214 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U388/A (ivd1_hd)          0.0000    0.0914    0.0000     0.9250    0.0000 *   1.1214 f    (575.92,420.01)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U388/Y (ivd1_hd)                    0.2386               0.9250    0.1296     1.2510 r    (576.35,419.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n24 (net)     2   0.0115                                 0.9250    0.0000     1.2510 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U13/C (ao22d1_hd)         0.0000    0.2386    0.0000     0.9250    0.0000 *   1.2510 r    (583.53,423.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U13/Y (ao22d1_hd)                   0.1641               0.9250    0.1293     1.3803 f    (584.47,423.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n254 (net)     1   0.0030                                0.9250    0.0000     1.3803 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_21_/D (fd4qd1_hd)   0.0000   0.1641   0.0000   0.9250   0.0000 *   1.3803 f  (574.24,415.93)                       1.05
  data arrival time                                                                                                   1.3803                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_21_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0506     1.0406                                            
  data required time                                                                                                  1.0406                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0406                                            
  data arrival time                                                                                                  -1.3803                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3398                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_31_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (358.20,607.24)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_31_/Q (fd4qd1_hd)   0.1951              0.9250    0.4439     1.1939 f    (368.24,606.91)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[31] (net)     2   0.0134                    0.9250    0.0000     1.1939 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U666/A (scg14d1_hd)     0.0000    0.1951    0.0000     0.9250    0.0000 *   1.1939 f    (363.71,604.39)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U666/Y (scg14d1_hd)               0.0994               0.9250    0.2009     1.3949 f    (362.78,602.94)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n774 (net)     1   0.0026                              0.9250    0.0000     1.3949 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_31_/D (fd4qd1_hd)   0.0000   0.0994   0.0000   0.9250   0.0000 *   1.3949 f (359.80,607.31)                    1.05
  data arrival time                                                                                                   1.3949                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_31_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0636     1.0536                                            
  data required time                                                                                                  1.0536                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0536                                            
  data arrival time                                                                                                  -1.3949                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3413                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r  (187.92,329.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_0_/Q (fd4qd1_hd)       0.2351               0.9250    0.4687     1.2187 f    (197.96,329.93)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[0] (net)     2   0.0179                         0.9250    0.0000     1.2187 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U342/AN (nd2bd1_hd)       0.0000    0.2351    0.0000     0.9250    0.0001 *   1.2188 f    (200.52,332.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U342/Y (nd2bd1_hd)                  0.0906               0.9250    0.1799     1.3987 f    (199.13,333.68)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n453 (net)     1   0.0025                                0.9250    0.0000     1.3987 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_0_/D (fd4qd1_hd)   0.0000   0.0906   0.0000   0.9250   0.0000 *   1.3987 f   (189.52,329.53)                       1.05
  data arrival time                                                                                                   1.3987                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_0_/CK (fd4qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0654     1.0554                                            
  data required time                                                                                                  1.0554                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0554                                            
  data arrival time                                                                                                  -1.3987                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3433                                            


  Startpoint: khu_sensor_top/ads1292_filter/r_iir_notch_x_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/r_iir_notch_x_reg_26_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r    (670.00,801.65)                       1.05
  khu_sensor_top/ads1292_filter/r_iir_notch_x_reg_26_/Q (fd4qd1_hd)         0.1463               0.9250    0.4121     1.1621 f    (659.96,801.30)                       1.05
  khu_sensor_top/ads1292_filter/r_iir_notch_x[26] (net)     2   0.0081                           0.9250    0.0000     1.1621 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/i_X_DATA[26] (iir_notch)                               0.9250    0.0000     1.1621 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/i_X_DATA[26] (net)   0.0081                            0.9250    0.0000     1.1621 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U843/B (scg2d2_hd)      0.0000    0.1463    0.0000     0.9250    0.0005 *   1.1626 f    (584.67,794.33)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U843/Y (scg2d2_hd)                0.0898               0.9250    0.2368     1.3994 f    (582.52,794.39)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n525 (net)     1   0.0034                              0.9250    0.0000     1.3994 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_26_/D (fd4qd1_hd)   0.0000   0.0898   0.0000   0.9250   0.0000 *   1.3995 f (584.36,790.33)                      1.05
  data arrival time                                                                                                   1.3995                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_26_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0656     1.0556                                            
  data required time                                                                                                  1.0556                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0556                                            
  data arrival time                                                                                                  -1.3995                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3439                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_10_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (329.44,679.24)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_10_/Q (fd4qd1_hd)   0.1968              0.9250    0.4449     1.1949 f    (319.40,678.91)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[10] (net)     2   0.0136                    0.9250    0.0000     1.1949 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U652/A (or2d1_hd)       0.0000    0.1968    0.0000     0.9250    0.0000 *   1.1950 f    (327.45,675.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U652/Y (or2d1_hd)                 0.0922               0.9250    0.2041     1.3991 f    (329.05,675.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n764 (net)     1   0.0028                              0.9250    0.0000     1.3991 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_10_/D (fd4qd1_hd)   0.0000   0.0922   0.0000   0.9250   0.0000 *   1.3991 f (327.84,679.31)                    1.05
  data arrival time                                                                                                   1.3991                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_10_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0651     1.0551                                            
  data required time                                                                                                  1.0551                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0551                                            
  data arrival time                                                                                                  -1.3991                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3440                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_data_counter_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_data_counter_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_data_counter_reg_2_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (700.52,240.04)                      1.05
  khu_sensor_top/ads1292_controller/r_data_counter_reg_2_/Q (fd4qd1_hd)     0.1944               0.9250    0.4435     1.1935 f    (710.56,239.71)                       1.05
  khu_sensor_top/ads1292_controller/r_data_counter[2] (net)     4   0.0134                       0.9250    0.0000     1.1935 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U282/A (ao22d1_hd)            0.0000    0.1944    0.0000     0.9250    0.0001 *   1.1935 f    (712.39,240.07)                       1.05
  khu_sensor_top/ads1292_controller/U282/Y (ao22d1_hd)                      0.2442               0.9250    0.1515     1.3450 r    (712.13,240.10)                       1.05
  khu_sensor_top/ads1292_controller/n370 (net)     1    0.0041                                   0.9250    0.0000     1.3450 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_data_counter_reg_2_/D (fd4qd1_hd)   0.0000   0.2442   0.0000   0.9250   0.0000 *   1.3450 r (702.12,240.11)                       1.05
  data arrival time                                                                                                   1.3450                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_data_counter_reg_2_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3450                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3450                                            


  Startpoint: khu_sensor_top/ads1292_filter/r_iir_notch_x_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/o_X_DATA_READY_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/r_iir_notch_x_valid_reg/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r  (677.64,448.85)                       1.05
  khu_sensor_top/ads1292_filter/r_iir_notch_x_valid_reg/Q (fd4qd1_hd)       0.1698               0.9250    0.4281     1.1781 f    (687.68,448.51)                       1.05
  khu_sensor_top/ads1292_filter/r_iir_notch_x_valid (net)     2   0.0106                         0.9250    0.0000     1.1781 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/i_X_DATA_VALID (iir_notch)                             0.9250    0.0000     1.1781 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/i_X_DATA_VALID (net)   0.0106                          0.9250    0.0000     1.1781 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U221/A (clknd2d4_hd)    0.0000    0.1698    0.0000     0.9250    0.0000 *   1.1782 f    (685.78,452.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U221/Y (clknd2d4_hd)              0.2930               0.9250    0.1656     1.3437 r    (685.44,452.46)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n556 (net)     3   0.0590                              0.9250    0.0000     1.3437 r    [0.05,0.06]                           
  khu_sensor_top/ads1292_filter/iir_notch/o_X_DATA_READY_reg/D (fds2eqd1_hd)   0.0000   0.2930   0.0000   0.9250   0.0014 *   1.3451 r (666.54,455.58)                  1.05
  data arrival time                                                                                                   1.3451                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/o_X_DATA_READY_reg/CK (fds2eqd1_hd)                              0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3451                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3451                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_22_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (300.56,614.45)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_22_/Q (fd4qd1_hd)   0.2014              0.9250    0.4478     1.1978 f    (310.60,614.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[22] (net)     2   0.0141                    0.9250    0.0000     1.1978 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U642/A (or2d1_hd)       0.0000    0.2014    0.0000     0.9250    0.0000 *   1.1978 f    (316.18,617.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U642/Y (or2d1_hd)                 0.0904               0.9250    0.2037     1.4015 f    (314.59,617.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n754 (net)     1   0.0026                              0.9250    0.0000     1.4015 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_22_/D (fd4qd1_hd)   0.0000   0.0904   0.0000   0.9250   0.0000 *   1.4016 f (302.16,614.51)                    1.05
  data arrival time                                                                                                   1.4016                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_22_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0655     1.0555                                            
  data required time                                                                                                  1.0555                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0555                                            
  data arrival time                                                                                                  -1.4016                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3461                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_69_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_69_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (331.36,571.24)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_69_/Q (fd4qd1_hd)    0.2094               0.9250    0.4528     1.2028 f    (341.40,570.91)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_y_data[69] (net)     3   0.0150                      0.9250    0.0000     1.2028 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/U745/A (scg16d1_hd)     0.0000    0.2094    0.0000     0.9250    0.0001 *   1.2028 f    (350.20,574.32)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U745/Y (scg16d1_hd)               0.0874               0.9250    0.1999     1.4027 f    (351.89,574.53)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n828 (net)     1   0.0026                              0.9250    0.0000     1.4027 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_5_/D (fd4qd1_hd)   0.0000   0.0874   0.0000   0.9250   0.0000 *   1.4028 f (344.40,567.13)                     1.05
  data arrival time                                                                                                   1.4028                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_5_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0661     1.0561                                            
  data required time                                                                                                  1.0561                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0561                                            
  data arrival time                                                                                                  -1.4028                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3467                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_11_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (435.04,329.60)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_11_/Q (fd4qd1_hd)   0.2060              0.9250    0.4507     1.2007 f    (425.00,329.93)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[11] (net)     2   0.0147                    0.9250    0.0000     1.2007 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U777/A (scg14d1_hd)     0.0000    0.2060    0.0000     0.9250    0.0000 *   1.2007 f    (422.48,330.79)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U777/Y (scg14d1_hd)               0.0947               0.9250    0.2008     1.4015 f    (423.42,329.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n853 (net)     1   0.0021                              0.9250    0.0000     1.4015 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_11_/D (fd4qd1_hd)   0.0000   0.0947   0.0000   0.9250   0.0000 *   1.4015 f (433.44,329.53)                    1.05
  data arrival time                                                                                                   1.4015                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_11_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0646     1.0546                                            
  data required time                                                                                                  1.0546                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0546                                            
  data arrival time                                                                                                  -1.4015                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3469                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_11_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (206.84,340.85)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_11_/Q (fd4qd1_hd)      0.2367               0.9250    0.4698     1.2198 f    (216.88,340.51)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[11] (net)     2   0.0181                        0.9250    0.0000     1.2198 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U335/AN (nd2bd1_hd)       0.0000    0.2367    0.0000     0.9250    0.0000 *   1.2198 f    (204.92,332.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U335/Y (nd2bd1_hd)                  0.0941               0.9250    0.1825     1.4023 f    (203.53,333.68)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n446 (net)     1   0.0028                                0.9250    0.0000     1.4023 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_11_/D (fd4qd1_hd)   0.0000   0.0941   0.0000   0.9250   0.0000 *   1.4024 f  (208.44,340.91)                       1.05
  data arrival time                                                                                                   1.4024                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_11_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0647     1.0547                                            
  data required time                                                                                                  1.0547                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0547                                            
  data arrival time                                                                                                  -1.4024                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3477                                            


  Startpoint: khu_sensor_top/ads1292_filter/r_converter_i2f_a_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/r_converter_i2f_a_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/r_converter_i2f_a_reg_16_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (941.20,542.45)                      1.05
  khu_sensor_top/ads1292_filter/r_converter_i2f_a_reg_16_/Q (fd4qd1_hd)     0.1304               0.9250    0.4010     1.1510 f    (951.24,542.10)                       1.05
  khu_sensor_top/ads1292_filter/r_converter_i2f_a[16] (net)     2   0.0064                       0.9250    0.0000     1.1510 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/U206/C (scg2d2_hd)                0.0000    0.1304    0.0000     0.9250    0.0000 *   1.1510 f    (950.59,535.71)                       1.05
  khu_sensor_top/ads1292_filter/U206/Y (scg2d2_hd)                          0.0897               0.9250    0.2523     1.4033 f    (948.59,535.19)                       1.05
  khu_sensor_top/ads1292_filter/n262 (net)      1       0.0034                                   0.9250    0.0000     1.4033 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/r_converter_i2f_a_reg_16_/D (fd4qd1_hd)   0.0000   0.0897   0.0000   0.9250   0.0000 *   1.4033 f (942.80,542.51)                       1.05
  data arrival time                                                                                                   1.4033                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/r_converter_i2f_a_reg_16_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0656     1.0556                                            
  data required time                                                                                                  1.0556                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0556                                            
  data arrival time                                                                                                  -1.4033                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3477                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_4_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (780.88,290.45)                      1.05
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_4_/Q (fd4qd1_hd)     0.1034               0.9250    0.3808     1.1308 f    (770.84,290.11)                       1.05
  khu_sensor_top/ads1292_controller/r_ads_reg_addr[4] (net)     1   0.0037                       0.9250    0.0000     1.1308 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/U313/A (ivd1_hd)              0.0000    0.1034    0.0000     0.9250    0.0000 *   1.1308 f    (772.16,286.43)                       1.05
  khu_sensor_top/ads1292_controller/U313/Y (ivd1_hd)                        0.2792               0.9250    0.1491     1.2800 r    (771.72,286.57)                       1.05
  khu_sensor_top/ads1292_controller/n163 (net)     2    0.0137                                   0.9250    0.0000     1.2800 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/U248/B (oa21d1_hd)            0.0000    0.2792    0.0000     0.9250    0.0000 *   1.2800 r    (770.22,286.80)                       1.05
  khu_sensor_top/ads1292_controller/U248/Y (oa21d1_hd)                      0.1156               0.9250    0.1187     1.3987 f    (768.94,286.47)                       1.05
  khu_sensor_top/ads1292_controller/n442 (net)     1    0.0028                                   0.9250    0.0000     1.3987 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_4_/D (fd4qd1_hd)   0.0000   0.1156   0.0000   0.9250   0.0000 *   1.3987 f (779.28,290.51)                       1.05
  data arrival time                                                                                                   1.3987                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_4_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0604     1.0504                                            
  data required time                                                                                                  1.0504                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0504                                            
  data arrival time                                                                                                  -1.3987                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3483                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_5_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (618.96,816.04)                      1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_5_/Q (fd4qd1_hd)     0.2382               0.9250    0.4707     1.2207 f    (608.92,815.71)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[5] (net)     2   0.0183                       0.9250    0.0000     1.2207 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U593/AN (nd2bd1_hd)       0.0000    0.2382    0.0000     0.9250    0.0000 *   1.2207 f    (608.40,814.74)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U593/Y (nd2bd1_hd)                  0.0949               0.9250    0.1833     1.4041 f    (607.01,816.08)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n580 (net)     1   0.0029                                0.9250    0.0000     1.4041 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_5_/D (fd4qd1_hd)   0.0000   0.0949   0.0000   0.9250   0.0000 *   1.4041 f (617.36,816.11)                       1.05
  data arrival time                                                                                                   1.4041                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_5_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0646     1.0546                                            
  data required time                                                                                                  1.0546                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0546                                            
  data arrival time                                                                                                  -1.4041                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3495                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_wreg_mode_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_wreg_mode_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_wreg_mode_reg/CK (fd4qd1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000 #   0.7500 r    (791.44,264.80)                       1.05
  khu_sensor_top/ads1292_controller/r_wreg_mode_reg/Q (fd4qd1_hd)           0.1718               0.9250    0.4294     1.1794 f    (781.40,265.14)                       1.05
  khu_sensor_top/ads1292_controller/r_wreg_mode (net)     3   0.0108                             0.9250    0.0000     1.1794 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U238/A (ivd1_hd)              0.0000    0.1718    0.0000     0.9250    0.0000 *   1.1794 f    (785.36,261.61)                       1.05
  khu_sensor_top/ads1292_controller/U238/Y (ivd1_hd)                        0.1389               0.9250    0.1004     1.2799 r    (785.79,261.47)                       1.05
  khu_sensor_top/ads1292_controller/n150 (net)     1    0.0047                                   0.9250    0.0000     1.2799 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/U237/D (oa22d1_hd)            0.0000    0.1389    0.0000     0.9250    0.0000 *   1.2799 r    (782.14,261.20)                       1.05
  khu_sensor_top/ads1292_controller/U237/Y (oa22d1_hd)                      0.1256               0.9250    0.1181     1.3980 f    (780.73,261.20)                       1.05
  khu_sensor_top/ads1292_controller/n448 (net)     1    0.0036                                   0.9250    0.0000     1.3980 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_wreg_mode_reg/D (fd4qd1_hd)   0.0000   0.1256   0.0000     0.9250    0.0000 *   1.3980 f    (789.84,264.73)                       1.05
  data arrival time                                                                                                   1.3980                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_wreg_mode_reg/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0583     1.0483                                            
  data required time                                                                                                  1.0483                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0483                                            
  data arrival time                                                                                                  -1.3980                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3497                                            


  Startpoint: khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_10_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000 #   0.7500 r    (532.44,480.80)                       1.05
  khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_10_/Q (fd4qd1_hd)           0.1328               0.9250    0.4027     1.1527 f    (542.48,481.14)                       1.05
  khu_sensor_top/ads1292_filter/r_iir_hpf_x[10] (net)     2   0.0066                             0.9250    0.0000     1.1527 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/U83/C (scg2d2_hd)                 0.0000    0.1328    0.0000     0.9250    0.0000 *   1.1527 f    (536.99,478.11)                       1.05
  khu_sensor_top/ads1292_filter/U83/Y (scg2d2_hd)                           0.0900               0.9250    0.2530     1.4057 f    (534.99,477.59)                       1.05
  khu_sensor_top/ads1292_filter/n158 (net)      1       0.0034                                   0.9250    0.0000     1.4057 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_10_/D (fd4qd1_hd)   0.0000   0.0900   0.0000     0.9250    0.0000 *   1.4057 f    (534.04,480.73)                       1.05
  data arrival time                                                                                                   1.4057                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_10_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0655     1.0555                                            
  data required time                                                                                                  1.0555                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0555                                            
  data arrival time                                                                                                  -1.4057                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3502                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (316.84,696.79)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_3_/Q (fd4qd1_hd)   0.2013               0.9250    0.4477     1.1977 f    (326.88,697.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[3] (net)     2   0.0141                     0.9250    0.0000     1.1977 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U661/A (or2d1_hd)       0.0000    0.2013    0.0000     0.9250    0.0000 *   1.1977 f    (326.30,693.64)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U661/Y (or2d1_hd)                 0.0954               0.9250    0.2076     1.4054 f    (324.71,693.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n771 (net)     1   0.0032                              0.9250    0.0000     1.4054 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_3_/D (fd4qd1_hd)   0.0000   0.0954   0.0000   0.9250   0.0000 *   1.4054 f (318.44,696.73)                     1.05
  data arrival time                                                                                                   1.4054                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_3_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0644     1.0544                                            
  data required time                                                                                                  1.0544                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0544                                            
  data arrival time                                                                                                  -1.4054                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3509                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_command_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_ads_command_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_command_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (737.48,264.80)                       1.05
  khu_sensor_top/ads1292_controller/r_ads_command_reg_3_/Q (fd4qd1_hd)      0.1610               0.9250    0.4224     1.1724 f    (747.52,265.14)                       1.05
  khu_sensor_top/ads1292_controller/r_ads_command[3] (net)     3   0.0096                        0.9250    0.0000     1.1724 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U446/A (ivd1_hd)              0.0000    0.1610    0.0000     0.9250    0.0001 *   1.1725 f    (753.68,264.83)                       1.05
  khu_sensor_top/ads1292_controller/U446/Y (ivd1_hd)                        0.1857               0.9250    0.1208     1.2933 r    (754.11,264.97)                       1.05
  khu_sensor_top/ads1292_controller/n239 (net)     2    0.0078                                   0.9250    0.0000     1.2933 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U297/B (oa21d1_hd)            0.0000    0.1857    0.0000     0.9250    0.0000 *   1.2933 r    (755.18,265.20)                       1.05
  khu_sensor_top/ads1292_controller/U297/Y (oa21d1_hd)                      0.1119               0.9250    0.1088     1.4021 f    (756.46,264.87)                       1.05
  khu_sensor_top/ads1292_controller/n364 (net)     1    0.0037                                   0.9250    0.0000     1.4021 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_ads_command_reg_3_/D (fd4qd1_hd)   0.0000   0.1119   0.0000   0.9250   0.0000 *   1.4022 f  (739.08,264.73)                       1.05
  data arrival time                                                                                                   1.4022                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_ads_command_reg_3_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0611     1.0511                                            
  data required time                                                                                                  1.0511                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0511                                            
  data arrival time                                                                                                  -1.4022                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3510                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_31_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (513.52,336.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_31_/Q (fd4qd1_hd)      0.1057               0.9250    0.3826     1.1326 f    (523.56,337.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data[31] (net)     1   0.0039                        0.9250    0.0000     1.1326 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U458/A (ivd1_hd)          0.0000    0.1057    0.0000     0.9250    0.0000 *   1.1327 f    (526.64,333.61)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U458/Y (ivd1_hd)                    0.1928               0.9250    0.1131     1.2458 r    (527.08,333.47)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n3 (net)     2   0.0088                                  0.9250    0.0000     1.2458 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U3/C (ao22d1_hd)          0.0000    0.1928    0.0000     0.9250    0.0001 *   1.2458 r    (523.88,340.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U3/Y (ao22d1_hd)                    0.1840               0.9250    0.1419     1.3877 f    (522.93,340.90)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n244 (net)     1   0.0069                                0.9250    0.0000     1.3877 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_31_/D (fd4qd1_hd)   0.0000   0.1840   0.0000   0.9250   0.0000 *   1.3878 f  (515.12,336.73)                       1.05
  data arrival time                                                                                                   1.3878                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_31_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0465     1.0365                                            
  data required time                                                                                                  1.0365                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0365                                            
  data arrival time                                                                                                  -1.3878                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3512                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_2_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (377.12,333.64)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_2_/Q (fd4qd1_hd)   0.1838               0.9250    0.4368     1.1868 f    (387.16,333.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[2] (net)     2   0.0122                     0.9250    0.0000     1.1868 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U787/A (scg14d1_hd)     0.0000    0.1838    0.0000     0.9250    0.0000 *   1.1868 f    (387.48,330.79)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U787/Y (scg14d1_hd)               0.1244               0.9250    0.2141     1.4009 f    (386.54,329.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n862 (net)     1   0.0048                              0.9250    0.0000     1.4009 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_2_/D (fd4qd1_hd)   0.0000   0.1244   0.0000   0.9250   0.0000 *   1.4009 f (378.72,333.71)                     1.05
  data arrival time                                                                                                   1.4009                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_2_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0586     1.0486                                            
  data required time                                                                                                  1.0486                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0486                                            
  data arrival time                                                                                                  -1.4009                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3524                                            


  Startpoint: khu_sensor_top/ads1292_filter/r_converter_i2f_a_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/r_converter_i2f_a_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/r_converter_i2f_a_reg_17_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (954.84,535.24)                      1.05
  khu_sensor_top/ads1292_filter/r_converter_i2f_a_reg_17_/Q (fd4qd1_hd)     0.1452               0.9250    0.4113     1.1613 f    (964.88,534.91)                       1.05
  khu_sensor_top/ads1292_filter/r_converter_i2f_a[17] (net)     2   0.0080                       0.9250    0.0000     1.1613 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/U207/C (scg2d2_hd)                0.0000    0.1452    0.0000     0.9250    0.0001 *   1.1614 f    (951.89,530.73)                       1.05
  khu_sensor_top/ads1292_filter/U207/Y (scg2d2_hd)                          0.0821               0.9250    0.2483     1.4097 f    (953.89,531.25)                       1.05
  khu_sensor_top/ads1292_filter/n261 (net)      1       0.0021                                   0.9250    0.0000     1.4097 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/r_converter_i2f_a_reg_17_/D (fd4qd1_hd)   0.0000   0.0821   0.0000   0.9250   0.0000 *   1.4097 f (956.44,535.31)                       1.05
  data arrival time                                                                                                   1.4097                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/r_converter_i2f_a_reg_17_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0671     1.0571                                            
  data required time                                                                                                  1.0571                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0571                                            
  data arrival time                                                                                                  -1.4097                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3525                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (743.64,585.65)                      1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_0_/Q (fd4qd1_hd)     0.2447               0.9250    0.4748     1.2248 f    (753.68,585.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A[0] (net)     2   0.0190                       0.9250    0.0000     1.2248 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U624/AN (nd2bd1_hd)       0.0000    0.2447    0.0000     0.9250    0.0000 *   1.2248 f    (748.76,590.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U624/Y (nd2bd1_hd)                  0.0919               0.9250    0.1829     1.4077 f    (747.37,588.76)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n611 (net)     1   0.0026                                0.9250    0.0000     1.4077 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_0_/D (fd4qd1_hd)   0.0000   0.0919   0.0000   0.9250   0.0000 *   1.4077 f (745.24,585.71)                       1.05
  data arrival time                                                                                                   1.4077                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_0_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0652     1.0552                                            
  data required time                                                                                                  1.0552                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0552                                            
  data arrival time                                                                                                  -1.4077                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3526                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_21_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (575.84,415.99)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_21_/Q (fd4qd1_hd)      0.0914               0.9250    0.3714     1.1214 f    (565.80,416.33)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data[21] (net)     1   0.0025                        0.9250    0.0000     1.1214 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U388/A (ivd1_hd)          0.0000    0.0914    0.0000     0.9250    0.0000 *   1.1214 f    (575.92,420.01)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U388/Y (ivd1_hd)                    0.2386               0.9250    0.1296     1.2510 r    (576.35,419.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n24 (net)     2   0.0115                                 0.9250    0.0000     1.2510 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U386/B (oa21d1_hd)        0.0000    0.2386    0.0000     0.9250    0.0003 *   1.2513 r    (524.70,409.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U386/Y (oa21d1_hd)                  0.1646               0.9250    0.1437     1.3950 f    (523.42,408.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n469 (net)     1   0.0079                                0.9250    0.0000     1.3950 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_21_/D (fd4qd1_hd)   0.0000   0.1646   0.0000   0.9250   0.0000 *   1.3950 f  (503.84,408.73)                       1.05
  data arrival time                                                                                                   1.3950                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_21_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0504     1.0404                                            
  data required time                                                                                                  1.0404                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0404                                            
  data arrival time                                                                                                  -1.3950                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3546                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_15_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (424.92,322.39)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_15_/Q (fd4qd1_hd)   0.1894              0.9250    0.4403     1.1903 f    (414.88,322.73)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[15] (net)     2   0.0128                    0.9250    0.0000     1.1903 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U773/A (scg14d1_hd)     0.0000    0.1894    0.0000     0.9250    0.0000 *   1.1903 f    (417.20,325.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U773/Y (scg14d1_hd)               0.1215               0.9250    0.2137     1.4040 f    (418.14,326.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n849 (net)     1   0.0045                              0.9250    0.0000     1.4040 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_15_/D (fd4qd1_hd)   0.0000   0.1215   0.0000   0.9250   0.0000 *   1.4040 f (423.32,322.33)                    1.05
  data arrival time                                                                                                   1.4040                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_15_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0592     1.0492                                            
  data required time                                                                                                  1.0492                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0492                                            
  data arrival time                                                                                                  -1.4040                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3549                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_22_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (605.92,384.05)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_22_/Q (fd4qd1_hd)      0.1059               0.9250    0.3828     1.1328 f    (615.96,383.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data[22] (net)     1   0.0039                        0.9250    0.0000     1.1328 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U385/A (ivd1_hd)          0.0000    0.1059    0.0000     0.9250    0.0000 *   1.1328 f    (617.72,384.01)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U385/Y (ivd1_hd)                    0.2303               0.9250    0.1292     1.2621 r    (618.16,383.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n22 (net)     2   0.0109                                 0.9250    0.0000     1.2621 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U12/C (ao22d1_hd)         0.0000    0.2303    0.0000     0.9250    0.0000 *   1.2621 r    (619.16,383.96)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U12/Y (ao22d1_hd)                   0.1709               0.9250    0.1329     1.3950 f    (620.11,384.11)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n253 (net)     1   0.0039                                0.9250    0.0000     1.3950 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_22_/D (fd4qd1_hd)   0.0000   0.1709   0.0000   0.9250   0.0000 *   1.3950 f  (607.52,384.11)                       1.05
  data arrival time                                                                                                   1.3950                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_22_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0492     1.0392                                            
  data required time                                                                                                  1.0392                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0392                                            
  data arrival time                                                                                                  -1.3950                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3558                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_22_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (605.92,384.05)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_22_/Q (fd4qd1_hd)      0.1059               0.9250    0.3828     1.1328 f    (615.96,383.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data[22] (net)     1   0.0039                        0.9250    0.0000     1.1328 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U385/A (ivd1_hd)          0.0000    0.1059    0.0000     0.9250    0.0000 *   1.1328 f    (617.72,384.01)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U385/Y (ivd1_hd)                    0.2303               0.9250    0.1292     1.2621 r    (618.16,383.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n22 (net)     2   0.0109                                 0.9250    0.0000     1.2621 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U383/B (oa21d1_hd)        0.0000    0.2303    0.0000     0.9250    0.0004 *   1.2624 r    (551.09,380.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U383/Y (oa21d1_hd)                  0.1538               0.9250    0.1368     1.3992 f    (549.82,380.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n468 (net)     1   0.0070                                0.9250    0.0000     1.3992 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_22_/D (fd4qd1_hd)   0.0000   0.1538   0.0000   0.9250   0.0001 *   1.3993 f  (528.48,387.13)                       1.05
  data arrival time                                                                                                   1.3993                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_22_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0526     1.0426                                            
  data required time                                                                                                  1.0426                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0426                                            
  data arrival time                                                                                                  -1.3993                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3567                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (760.36,264.80)                      1.05
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_3_/Q (fd4qd1_hd)     0.1921               0.9250    0.4420     1.1920 f    (770.40,265.14)                       1.05
  khu_sensor_top/ads1292_controller/r_ads_reg_addr[3] (net)     2   0.0131                       0.9250    0.0000     1.1920 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/U247/A (scg14d1_hd)           0.0000    0.1921    0.0000     0.9250    0.0000 *   1.1920 f    (758.21,265.98)                       1.05
  khu_sensor_top/ads1292_controller/U247/Y (scg14d1_hd)                     0.1208               0.9250    0.2140     1.4060 f    (759.14,264.54)                       1.05
  khu_sensor_top/ads1292_controller/n443 (net)     1    0.0045                                   0.9250    0.0000     1.4060 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_3_/D (fd4qd1_hd)   0.0000   0.1208   0.0000   0.9250   0.0000 *   1.4060 f (761.96,264.73)                       1.05
  data arrival time                                                                                                   1.4060                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_3_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0593     1.0493                                            
  data required time                                                                                                  1.0493                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0493                                            
  data arrival time                                                                                                  -1.4060                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3567                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_82_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_82_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (399.12,516.79)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_82_/Q (fd4qd1_hd)    0.2209               0.9250    0.4600     1.2100 f    (409.16,517.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_y_data[82] (net)     3   0.0163                      0.9250    0.0000     1.2100 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/U721/A (scg16d1_hd)     0.0000    0.2209    0.0000     0.9250    0.0000 *   1.2100 f    (409.16,502.32)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U721/Y (scg16d1_hd)               0.0874               0.9250    0.2028     1.4128 f    (410.85,502.53)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n816 (net)     1   0.0026                              0.9250    0.0000     1.4128 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_18_/D (fd4qd1_hd)   0.0000   0.0874   0.0000   0.9250   0.0000 *   1.4128 f (407.76,487.93)                    1.05
  data arrival time                                                                                                   1.4128                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_18_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0661     1.0561                                            
  data required time                                                                                                  1.0561                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0561                                            
  data arrival time                                                                                                  -1.4128                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3567                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_9_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r  (582.44,423.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_9_/Q (fd4qd1_hd)       0.0993               0.9250    0.3776     1.1276 f    (572.40,423.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data[9] (net)     1   0.0033                         0.9250    0.0000     1.1276 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U424/A (ivd1_hd)          0.0000    0.0993    0.0000     0.9250    0.0000 *   1.1277 f    (581.64,427.21)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U424/Y (ivd1_hd)                    0.2277               0.9250    0.1267     1.2544 r    (581.21,427.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n48 (net)     2   0.0108                                 0.9250    0.0000     1.2544 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U422/B (oa21d1_hd)        0.0000    0.2277    0.0000     0.9250    0.0003 *   1.2547 r    (544.49,416.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U422/Y (oa21d1_hd)                  0.1651               0.9250    0.1426     1.3973 f    (543.22,416.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n481 (net)     1   0.0081                                0.9250    0.0000     1.3973 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_9_/D (fd4qd1_hd)   0.0000   0.1651   0.0000   0.9250   0.0000 *   1.3973 f   (534.64,412.91)                       1.05
  data arrival time                                                                                                   1.3973                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_9_/CK (fd4qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0503     1.0403                                            
  data required time                                                                                                  1.0403                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0403                                            
  data arrival time                                                                                                  -1.3973                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3570                                            


  Startpoint: khu_sensor_top/mpr121_controller/r_clk_counter_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/r_clk_counter_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/r_clk_counter_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r  (991.36,437.60)                       1.05
  khu_sensor_top/mpr121_controller/r_clk_counter_reg_3_/Q (fd4qd1_hd)       0.1913               0.9250    0.4415     1.1915 f    (1001.40,437.93)                      1.05
  khu_sensor_top/mpr121_controller/r_clk_counter[3] (net)     3   0.0130                         0.9250    0.0000     1.1915 f    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/U56/A (scg2d2_hd)              0.0000    0.1913    0.0000     0.9250    0.0000 *   1.1915 f    (1003.17,438.03)                      1.05
  khu_sensor_top/mpr121_controller/U56/Y (scg2d2_hd)                        0.0821               0.9250    0.2226     1.4141 f    (1001.84,437.65)                      1.05
  khu_sensor_top/mpr121_controller/n160 (net)     1     0.0021                                   0.9250    0.0000     1.4141 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/r_clk_counter_reg_3_/D (fd4qd1_hd)   0.0000   0.0821   0.0000   0.9250   0.0000 *   1.4142 f   (992.96,437.53)                       1.05
  data arrival time                                                                                                   1.4142                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/r_clk_counter_reg_3_/CK (fd4qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0671     1.0571                                            
  data required time                                                                                                  1.0571                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0571                                            
  data arrival time                                                                                                  -1.4142                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3570                                            


  Startpoint: khu_sensor_top/ads1292_filter/r_converter_i2f_a_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/r_converter_i2f_a_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/r_converter_i2f_a_reg_31_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (940.76,545.59)                      1.05
  khu_sensor_top/ads1292_filter/r_converter_i2f_a_reg_31_/Q (fd4qd1_hd)     0.1409               0.9250    0.4084     1.1584 f    (950.80,545.93)                       1.05
  khu_sensor_top/ads1292_filter/r_converter_i2f_a[31] (net)     2   0.0075                       0.9250    0.0000     1.1584 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/U221/C (scg2d2_hd)                0.0000    0.1409    0.0000     0.9250    0.0001 *   1.1584 f    (938.25,537.93)                       1.05
  khu_sensor_top/ads1292_filter/U221/Y (scg2d2_hd)                          0.0894               0.9250    0.2543     1.4127 f    (940.24,538.45)                       1.05
  khu_sensor_top/ads1292_filter/n247 (net)      1       0.0034                                   0.9250    0.0000     1.4127 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/r_converter_i2f_a_reg_31_/D (fd4qd1_hd)   0.0000   0.0894   0.0000   0.9250   0.0000 *   1.4127 f (942.36,545.53)                       1.05
  data arrival time                                                                                                   1.4127                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/r_converter_i2f_a_reg_31_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0657     1.0557                                            
  data required time                                                                                                  1.0557                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0557                                            
  data arrival time                                                                                                  -1.4127                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3571                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (781.32,283.24)                      1.05
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_1_/Q (fd4qd1_hd)     0.2124               0.9250    0.4547     1.2047 f    (771.28,282.90)                       1.05
  khu_sensor_top/ads1292_controller/r_ads_reg_addr[1] (net)     2   0.0154                       0.9250    0.0000     1.2047 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_controller/U245/A (scg14d1_hd)           0.0000    0.2124    0.0000     0.9250    0.0000 *   1.2047 f    (775.36,280.39)                       1.05
  khu_sensor_top/ads1292_controller/U245/Y (scg14d1_hd)                     0.0977               0.9250    0.2069     1.4116 f    (776.30,278.94)                       1.05
  khu_sensor_top/ads1292_controller/n445 (net)     1    0.0027                                   0.9250    0.0000     1.4116 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_1_/D (fd4qd1_hd)   0.0000   0.0977   0.0000   0.9250   0.0000 *   1.4116 f (779.72,283.31)                       1.05
  data arrival time                                                                                                   1.4116                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_1_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0640     1.0540                                            
  data required time                                                                                                  1.0540                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0540                                            
  data arrival time                                                                                                  -1.4116                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3577                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_add_2_Z_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_add_2_Z_ACK_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_Z_ACK_reg/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (490.20,581.59)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_Z_ACK_reg/Q (fd4qd1_hd)   0.2060               0.9250    0.4507     1.2007 f    (500.24,581.93)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_Z_ACK (net)     2   0.0147                     0.9250    0.0000     1.2007 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U514/A (scg16d1_hd)     0.0000    0.2060    0.0000     0.9250    0.0000 *   1.2007 f    (490.56,585.72)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U514/Y (scg16d1_hd)               0.1057               0.9250    0.2101     1.4108 f    (488.87,585.51)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n649 (net)     1   0.0043                              0.9250    0.0000     1.4108 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_Z_ACK_reg/D (fd4qd1_hd)   0.0000   0.1057   0.0000   0.9250   0.0000 *   1.4108 f (491.80,581.53)                     1.05
  data arrival time                                                                                                   1.4108                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_Z_ACK_reg/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0624     1.0524                                            
  data required time                                                                                                  1.0524                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0524                                            
  data arrival time                                                                                                  -1.4108                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3584                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_28_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (747.16,650.45)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_28_/Q (fd4qd1_hd)    0.2500               0.9250    0.4780     1.2280 f    (757.20,650.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A[28] (net)     2   0.0196                      0.9250    0.0000     1.2280 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U93/AN (nd2bd1_hd)        0.0000    0.2500    0.0000     0.9250    0.0001 *   1.2281 f    (762.40,649.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U93/Y (nd2bd1_hd)                   0.0936               0.9250    0.1852     1.4133 f    (761.01,650.48)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n588 (net)     1   0.0027                                0.9250    0.0000     1.4133 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_28_/D (fd4qd1_hd)   0.0000   0.0936   0.0000   0.9250   0.0000 *   1.4133 f (748.76,650.51)                      1.05
  data arrival time                                                                                                   1.4133                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_28_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0648     1.0548                                            
  data required time                                                                                                  1.0548                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0548                                            
  data arrival time                                                                                                  -1.4133                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3585                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_22_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (224.44,336.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_22_/Q (fd4qd1_hd)      0.2495               0.9250    0.4777     1.2277 f    (234.48,337.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[22] (net)     2   0.0196                        0.9250    0.0000     1.2277 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U329/AN (nd2bd1_hd)       0.0000    0.2495    0.0000     0.9250    0.0000 *   1.2278 f    (235.28,339.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U329/Y (nd2bd1_hd)                  0.0945               0.9250    0.1856     1.4134 f    (233.89,340.88)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n440 (net)     1   0.0028                                0.9250    0.0000     1.4134 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_22_/D (fd4qd1_hd)   0.0000   0.0945   0.0000   0.9250   0.0000 *   1.4134 f  (226.04,336.73)                       1.05
  data arrival time                                                                                                   1.4134                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_22_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0646     1.0546                                            
  data required time                                                                                                  1.0546                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0546                                            
  data arrival time                                                                                                  -1.4134                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3588                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_23_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (408.20,437.60)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_23_/Q (fd4qd1_hd)   0.2177              0.9250    0.4580     1.2080 f    (398.16,437.93)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[23] (net)     2   0.0160                    0.9250    0.0000     1.2080 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/U765/A (scg14d1_hd)     0.0000    0.2177    0.0000     0.9250    0.0001 *   1.2081 f    (410.17,440.45)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U765/Y (scg14d1_hd)               0.0967               0.9250    0.2052     1.4132 f    (411.10,441.90)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n841 (net)     1   0.0023                              0.9250    0.0000     1.4132 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_23_/D (fd4qd1_hd)   0.0000   0.0967   0.0000   0.9250   0.0000 *   1.4132 f (406.60,437.53)                    1.05
  data arrival time                                                                                                   1.4132                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_23_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0642     1.0542                                            
  data required time                                                                                                  1.0542                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0542                                            
  data arrival time                                                                                                  -1.4132                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3590                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_12_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (608.40,387.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_12_/Q (fd4qd1_hd)      0.0925               0.9250    0.3722     1.1222 f    (598.36,387.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data[12] (net)     1   0.0026                        0.9250    0.0000     1.1222 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U415/A (ivd1_hd)          0.0000    0.0925    0.0000     0.9250    0.0000 *   1.1223 f    (607.16,391.21)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U415/Y (ivd1_hd)                    0.2815               0.9250    0.1476     1.2699 r    (607.59,391.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n42 (net)     2   0.0139                                 0.9250    0.0000     1.2699 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U413/B (oa21d1_hd)        0.0000    0.2815    0.0000     0.9250    0.0006 *   1.2705 r    (515.90,387.61)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U413/Y (oa21d1_hd)                  0.1398               0.9250    0.1346     1.4051 f    (514.62,387.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n478 (net)     1   0.0051                                0.9250    0.0000     1.4051 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_12_/D (fd4qd1_hd)   0.0000   0.1398   0.0000   0.9250   0.0000 *   1.4052 f  (501.64,387.13)                       1.05
  data arrival time                                                                                                   1.4052                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_12_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0555     1.0455                                            
  data required time                                                                                                  1.0455                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0455                                            
  data arrival time                                                                                                  -1.4052                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3597                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_31_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (513.52,336.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_31_/Q (fd4qd1_hd)      0.1057               0.9250    0.3826     1.1326 f    (523.56,337.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data[31] (net)     1   0.0039                        0.9250    0.0000     1.1326 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U458/A (ivd1_hd)          0.0000    0.1057    0.0000     0.9250    0.0000 *   1.1327 f    (526.64,333.61)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U458/Y (ivd1_hd)                    0.1928               0.9250    0.1131     1.2458 r    (527.08,333.47)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n3 (net)     2   0.0088                                  0.9250    0.0000     1.2458 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U452/B (oa21d1_hd)        0.0000    0.1928    0.0000     0.9250    0.0001 *   1.2459 r    (522.49,347.64)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U452/Y (oa21d1_hd)                  0.1881               0.9250    0.1499     1.3958 f    (521.22,347.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n491 (net)     1   0.0106                                0.9250    0.0000     1.3958 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_31_/D (fd4qd1_hd)   0.0000   0.1881   0.0000   0.9250   0.0001 *   1.3958 f  (505.16,358.33)                       1.05
  data arrival time                                                                                                   1.3958                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_31_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0457     1.0357                                            
  data required time                                                                                                  1.0357                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0357                                            
  data arrival time                                                                                                  -1.3958                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3601                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_25_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (244.68,329.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_25_/Q (fd4qd1_hd)      0.2485               0.9250    0.4771     1.2271 f    (254.72,329.93)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[25] (net)     2   0.0194                        0.9250    0.0000     1.2271 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U327/AN (nd2bd1_hd)       0.0000    0.2485    0.0000     0.9250    0.0000 *   1.2271 f    (253.32,332.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U327/Y (nd2bd1_hd)                  0.0978               0.9250    0.1875     1.4146 f    (251.93,333.68)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n438 (net)     1   0.0031                                0.9250    0.0000     1.4146 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_25_/D (fd4qd1_hd)   0.0000   0.0978   0.0000   0.9250   0.0000 *   1.4147 f  (246.28,329.53)                       1.05
  data arrival time                                                                                                   1.4147                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_25_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0640     1.0540                                            
  data required time                                                                                                  1.0540                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0540                                            
  data arrival time                                                                                                  -1.4147                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3607                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_28_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (867.12,211.24)                      1.05
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_28_/Q (fd4qd1_hd)     0.1925               0.9250    0.4423     1.1923 f    (857.08,210.90)                       1.05
  khu_sensor_top/ads1292_controller/r_clk_counter[28] (net)     3   0.0131                       0.9250    0.0000     1.1923 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U66/A (scg2d2_hd)             0.0000    0.1925    0.0000     0.9250    0.0001 *   1.1924 f    (852.23,207.63)                       1.05
  khu_sensor_top/ads1292_controller/U66/Y (scg2d2_hd)                       0.0848               0.9250    0.2255     1.4178 f    (853.57,207.25)                       1.05
  khu_sensor_top/ads1292_controller/n405 (net)     1    0.0026                                   0.9250    0.0000     1.4178 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_28_/D (fd4qd1_hd)   0.0000   0.0848   0.0000   0.9250   0.0000 *   1.4179 f (865.52,211.31)                       1.05
  data arrival time                                                                                                   1.4179                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_28_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0666     1.0566                                            
  data required time                                                                                                  1.0566                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0566                                            
  data arrival time                                                                                                  -1.4179                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3612                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_26_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (838.68,192.79)                      1.05
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_26_/Q (fd4qd1_hd)     0.1862               0.9250    0.4383     1.1883 f    (848.72,193.13)                       1.05
  khu_sensor_top/ads1292_controller/r_clk_counter[26] (net)     3   0.0124                       0.9250    0.0000     1.1883 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U68/A (scg2d2_hd)             0.0000    0.1862    0.0000     0.9250    0.0001 *   1.1885 f    (840.37,196.41)                       1.05
  khu_sensor_top/ads1292_controller/U68/Y (scg2d2_hd)                       0.0893               0.9250    0.2285     1.4169 f    (839.03,196.79)                       1.05
  khu_sensor_top/ads1292_controller/n407 (net)     1    0.0035                                   0.9250    0.0000     1.4169 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_26_/D (fd4qd1_hd)   0.0000   0.0893   0.0000   0.9250   0.0000 *   1.4170 f (840.28,192.73)                       1.05
  data arrival time                                                                                                   1.4170                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_26_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0657     1.0557                                            
  data required time                                                                                                  1.0557                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0557                                            
  data arrival time                                                                                                  -1.4170                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3613                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_28_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (612.52,394.39)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_28_/Q (fd4qd1_hd)      0.0961               0.9250    0.3750     1.1250 f    (622.56,394.73)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data[28] (net)     1   0.0029                        0.9250    0.0000     1.1250 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U367/A (ivd1_hd)          0.0000    0.0961    0.0000     0.9250    0.0000 *   1.1250 f    (621.24,391.21)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U367/Y (ivd1_hd)                    0.2216               0.9250    0.1235     1.2485 r    (620.80,391.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n10 (net)     2   0.0105                                 0.9250    0.0000     1.2485 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U6/C (ao22d1_hd)          0.0000    0.2216    0.0000     0.9250    0.0001 *   1.2486 r    (618.72,391.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U6/Y (ao22d1_hd)                    0.1964               0.9250    0.1470     1.3957 f    (619.67,391.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n247 (net)     1   0.0066                                0.9250    0.0000     1.3957 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_28_/D (fd4qd1_hd)   0.0000   0.1964   0.0000   0.9250   0.0000 *   1.3957 f  (614.12,394.33)                       1.05
  data arrival time                                                                                                   1.3957                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_28_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0440     1.0340                                            
  data required time                                                                                                  1.0340                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0340                                            
  data arrival time                                                                                                  -1.3957                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3617                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_28_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (612.52,394.39)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_28_/Q (fd4qd1_hd)      0.0961               0.9250    0.3750     1.1250 f    (622.56,394.73)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data[28] (net)     1   0.0029                        0.9250    0.0000     1.1250 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U367/A (ivd1_hd)          0.0000    0.0961    0.0000     0.9250    0.0000 *   1.1250 f    (621.24,391.21)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U367/Y (ivd1_hd)                    0.2216               0.9250    0.1235     1.2485 r    (620.80,391.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n10 (net)     2   0.0105                                 0.9250    0.0000     1.2485 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U365/B (oa21d1_hd)        0.0000    0.2216    0.0000     0.9250    0.0009 *   1.2494 r    (521.17,376.43)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U365/Y (oa21d1_hd)                  0.1798               0.9250    0.1498     1.3992 f    (519.90,376.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n462 (net)     1   0.0095                                0.9250    0.0000     1.3992 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_28_/D (fd4qd1_hd)   0.0000   0.1798   0.0000   0.9250   0.0000 *   1.3992 f  (515.28,376.91)                       1.05
  data arrival time                                                                                                   1.3992                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_28_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0474     1.0374                                            
  data required time                                                                                                  1.0374                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0374                                            
  data arrival time                                                                                                  -1.3992                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3619                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_21_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (830.76,228.79)                      1.05
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_21_/Q (fd4qd1_hd)     0.1823               0.9250    0.4359     1.1859 f    (840.80,229.13)                       1.05
  khu_sensor_top/ads1292_controller/r_clk_counter[21] (net)     3   0.0120                       0.9250    0.0000     1.1859 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U73/A (scg2d2_hd)             0.0000    0.1823    0.0000     0.9250    0.0001 *   1.1860 f    (833.33,222.03)                       1.05
  khu_sensor_top/ads1292_controller/U73/Y (scg2d2_hd)                       0.0927               0.9250    0.2308     1.4169 f    (831.99,221.65)                       1.05
  khu_sensor_top/ads1292_controller/n412 (net)     1    0.0041                                   0.9250    0.0000     1.4169 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_21_/D (fd4qd1_hd)   0.0000   0.0927   0.0000   0.9250   0.0000 *   1.4169 f (832.36,228.73)                       1.05
  data arrival time                                                                                                   1.4169                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_21_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0650     1.0550                                            
  data required time                                                                                                  1.0550                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0550                                            
  data arrival time                                                                                                  -1.4169                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3619                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_20_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (744.08,592.84)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_20_/Q (fd4qd1_hd)    0.2389               0.9250    0.4712     1.2212 f    (754.12,592.51)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A[20] (net)     2   0.0184                      0.9250    0.0000     1.2212 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U596/AN (nd2bd1_hd)       0.0000    0.2389    0.0000     0.9250    0.0001 *   1.2212 f    (747.00,598.74)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U596/Y (nd2bd1_hd)                  0.1092               0.9250    0.1927     1.4139 f    (745.61,600.08)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n595 (net)     1   0.0042                                0.9250    0.0000     1.4139 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_20_/D (fd4qd1_hd)   0.0000   0.1092   0.0000   0.9250   0.0000 *   1.4139 f (745.68,592.91)                      1.05
  data arrival time                                                                                                   1.4139                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_20_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0617     1.0517                                            
  data required time                                                                                                  1.0517                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0517                                            
  data arrival time                                                                                                  -1.4139                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3622                                            


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/bus_active_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (985.65,743.97)               1.05
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg/Q (fd3qd1_hd)   0.1709          0.9250    0.4219     1.1719 f    (993.42,744.36)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg (net)     3   0.0107                0.9250    0.0000     1.1719 f    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/i2c_master/U50/A (ad2d1_hd)    0.0000    0.1709    0.0000     0.9250    0.0001 *   1.1720 f    (999.65,743.66)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/U50/Y (ad2d1_hd)              0.0807               0.9250    0.1907     1.3627 f    (1001.20,743.88)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/n436 (net)     1   0.0021                          0.9250    0.0000     1.3627 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/bus_active_reg_reg/D (fds2eqd2_hd)   0.0000   0.0807   0.0000   0.9250   0.0000 *   1.3627 f (997.46,736.39)              1.05
  data arrival time                                                                                                   1.3627                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/i2c_master/bus_active_reg_reg/CK (fds2eqd2_hd)                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3627                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3627                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_9_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r  (582.44,423.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_9_/Q (fd4qd1_hd)       0.0993               0.9250    0.3776     1.1276 f    (572.40,423.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data[9] (net)     1   0.0033                         0.9250    0.0000     1.1276 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U424/A (ivd1_hd)          0.0000    0.0993    0.0000     0.9250    0.0000 *   1.1277 f    (581.64,427.21)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U424/Y (ivd1_hd)                    0.2277               0.9250    0.1267     1.2544 r    (581.21,427.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n48 (net)     2   0.0108                                 0.9250    0.0000     1.2544 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U25/C (ao22d1_hd)         0.0000    0.2277    0.0000     0.9250    0.0002 *   1.2545 r    (578.68,416.08)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U25/Y (ao22d1_hd)                   0.1911               0.9250    0.1449     1.3994 f    (579.63,415.93)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n266 (net)     1   0.0059                                0.9250    0.0000     1.3994 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_9_/D (fd4qd1_hd)   0.0000   0.1911   0.0000   0.9250   0.0000 *   1.3994 f   (580.84,423.13)                       1.05
  data arrival time                                                                                                   1.3994                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_9_/CK (fd4qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0451     1.0351                                            
  data required time                                                                                                  1.0351                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0351                                            
  data arrival time                                                                                                  -1.3994                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3643                                            


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (712.40,297.64)                1.05
  khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte_reg_1_/Q (fd4qd1_hd)   0.1437           0.9250    0.4103     1.1603 f    (722.44,297.30)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte[1] (net)     2   0.0078                 0.9250    0.0000     1.1603 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/spi_master/U77/C (scg2d2_hd)   0.0000   0.1437    0.0000     0.9250    0.0000 *   1.1603 f    (721.35,293.13)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/U77/Y (scg2d2_hd)            0.0938               0.9250    0.2591     1.4194 f    (719.35,293.65)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/n48 (net)     1   0.0042                          0.9250    0.0000     1.4194 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte_reg_1_/D (fd4qd1_hd)   0.0000   0.0938   0.0000   0.9250   0.0000 *   1.4194 f (714.00,297.71)                 1.05
  data arrival time                                                                                                   1.4194                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/spi_master/r_TX_Byte_reg_1_/CK (fd4qd1_hd)                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0648     1.0548                                            
  data required time                                                                                                  1.0548                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0548                                            
  data arrival time                                                                                                  -1.4194                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3646                                            


  Startpoint: khu_sensor_top/mpr121_controller/r_lstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/r_lstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/r_lstate_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000 #   0.7500 r    (922.28,441.64)                       1.05
  khu_sensor_top/mpr121_controller/r_lstate_reg_0_/Q (fd4qd1_hd)            0.1330               0.9250    0.4028     1.1528 f    (932.32,441.30)                       1.05
  khu_sensor_top/mpr121_controller/n208 (net)     2     0.0067                                   0.9250    0.0000     1.1528 f    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/U131/A (scg6d1_hd)             0.0000    0.1330    0.0000     0.9250    0.0000 *   1.1529 f    (930.22,444.74)                       1.05
  khu_sensor_top/mpr121_controller/U131/Y (scg6d1_hd)                       0.1150               0.9250    0.2623     1.4152 f    (928.80,445.02)                       1.05
  khu_sensor_top/mpr121_controller/n137 (net)     1     0.0040                                   0.9250    0.0000     1.4152 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/r_lstate_reg_0_/D (fd4qd1_hd)   0.0000   0.1150    0.0000     0.9250    0.0000 *   1.4152 f    (923.88,441.71)                       1.05
  data arrival time                                                                                                   1.4152                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/r_lstate_reg_0_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0605     1.0505                                            
  data required time                                                                                                  1.0505                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0505                                            
  data arrival time                                                                                                  -1.4152                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3647                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_27_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (857.00,214.40)                      1.05
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_27_/Q (fd4qd1_hd)     0.1916               0.9250    0.4417     1.1917 f    (846.96,214.74)                       1.05
  khu_sensor_top/ads1292_controller/r_clk_counter[27] (net)     3   0.0130                       0.9250    0.0000     1.1917 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U67/A (scg2d2_hd)             0.0000    0.1916    0.0000     0.9250    0.0001 *   1.1917 f    (845.63,210.81)                       1.05
  khu_sensor_top/ads1292_controller/U67/Y (scg2d2_hd)                       0.0885               0.9250    0.2290     1.4207 f    (846.97,211.19)                       1.05
  khu_sensor_top/ads1292_controller/n406 (net)     1    0.0033                                   0.9250    0.0000     1.4207 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_27_/D (fd4qd1_hd)   0.0000   0.0885   0.0000   0.9250   0.0000 *   1.4207 f (855.40,214.33)                       1.05
  data arrival time                                                                                                   1.4207                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_27_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0658     1.0558                                            
  data required time                                                                                                  1.0558                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0558                                            
  data arrival time                                                                                                  -1.4207                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3649                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_65_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_65_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (349.84,559.99)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_65_/Q (fd4qd1_hd)    0.2311               0.9250    0.4663     1.2163 f    (359.88,560.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_y_data[65] (net)     3   0.0175                      0.9250    0.0000     1.2163 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/U753/A (scg16d1_hd)     0.0000    0.2311    0.0000     0.9250    0.0001 *   1.2164 f    (362.08,556.92)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U753/Y (scg16d1_hd)               0.0869               0.9250    0.2050     1.4214 f    (360.39,556.71)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n832 (net)     1   0.0025                              0.9250    0.0000     1.4214 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_1_/D (fd4qd1_hd)   0.0000   0.0869   0.0000   0.9250   0.0000 *   1.4214 f (353.64,552.73)                     1.05
  data arrival time                                                                                                   1.4214                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_1_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0662     1.0562                                            
  data required time                                                                                                  1.0562                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0562                                            
  data arrival time                                                                                                  -1.4214                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3652                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_13_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (588.76,430.39)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_13_/Q (fd4qd1_hd)      0.1260               0.9250    0.3979     1.1479 f    (598.80,430.73)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data[13] (net)     1   0.0059                        0.9250    0.0000     1.1479 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U412/A (ivd1_hd)          0.0000    0.1260    0.0000     0.9250    0.0000 *   1.1479 f    (594.40,427.21)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U412/Y (ivd1_hd)                    0.2003               0.9250    0.1205     1.2684 r    (593.97,427.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n40 (net)     2   0.0090                                 0.9250    0.0000     1.2684 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U21/C (ao22d1_hd)         0.0000    0.2003    0.0000     0.9250    0.0002 *   1.2686 r    (588.36,423.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U21/Y (ao22d1_hd)                   0.1787               0.9250    0.1343     1.4029 f    (589.31,423.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n262 (net)     1   0.0053                                0.9250    0.0000     1.4029 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_13_/D (fd4qd1_hd)   0.0000   0.1787   0.0000   0.9250   0.0000 *   1.4029 f  (590.36,430.33)                       1.05
  data arrival time                                                                                                   1.4029                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_13_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0476     1.0376                                            
  data required time                                                                                                  1.0376                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0376                                            
  data arrival time                                                                                                  -1.4029                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3654                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (619.40,833.59)                      1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_3_/Q (fd4qd1_hd)     0.2566               0.9250    0.4820     1.2320 f    (609.36,833.93)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[3] (net)     2   0.0204                       0.9250    0.0000     1.2320 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U594/AN (nd2bd1_hd)       0.0000    0.2566    0.0000     0.9250    0.0000 *   1.2320 f    (610.32,836.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U594/Y (nd2bd1_hd)                  0.0957               0.9250    0.1881     1.4200 f    (611.71,837.68)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n582 (net)     1   0.0029                                0.9250    0.0000     1.4200 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_3_/D (fd4qd1_hd)   0.0000   0.0957   0.0000   0.9250   0.0000 *   1.4201 f (617.80,833.53)                       1.05
  data arrival time                                                                                                   1.4201                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_3_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0644     1.0544                                            
  data required time                                                                                                  1.0544                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0544                                            
  data arrival time                                                                                                  -1.4201                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3657                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_23_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (735.72,873.65)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_23_/Q (fd4qd1_hd)    0.2552               0.9250    0.4812     1.2312 f    (745.76,873.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[23] (net)     2   0.0202                      0.9250    0.0000     1.2312 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U552/AN (nd2bd1_hd)       0.0000    0.2552    0.0000     0.9250    0.0000 *   1.2312 f    (742.60,878.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U552/Y (nd2bd1_hd)                  0.0980               0.9250    0.1892     1.4204 f    (741.21,876.76)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n565 (net)     1   0.0031                                0.9250    0.0000     1.4204 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_23_/D (fd4qd1_hd)   0.0000   0.0980   0.0000   0.9250   0.0000 *   1.4204 f (737.32,873.71)                      1.05
  data arrival time                                                                                                   1.4204                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_23_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0639     1.0539                                            
  data required time                                                                                                  1.0539                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0539                                            
  data arrival time                                                                                                  -1.4204                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3665                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_20_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (830.76,211.24)                      1.05
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_20_/Q (fd4qd1_hd)     0.1921               0.9250    0.4420     1.1920 f    (840.80,210.90)                       1.05
  khu_sensor_top/ads1292_controller/r_clk_counter[20] (net)     3   0.0131                       0.9250    0.0000     1.1920 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U74/A (scg2d2_hd)             0.0000    0.1921    0.0000     0.9250    0.0000 *   1.1921 f    (834.65,203.61)                       1.05
  khu_sensor_top/ads1292_controller/U74/Y (scg2d2_hd)                       0.0896               0.9250    0.2301     1.4222 f    (833.32,203.99)                       1.05
  khu_sensor_top/ads1292_controller/n413 (net)     1    0.0035                                   0.9250    0.0000     1.4222 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_20_/D (fd4qd1_hd)   0.0000   0.0896   0.0000   0.9250   0.0000 *   1.4222 f (832.36,211.31)                       1.05
  data arrival time                                                                                                   1.4222                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_20_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0656     1.0556                                            
  data required time                                                                                                  1.0556                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0556                                            
  data arrival time                                                                                                  -1.4222                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3666                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_25_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000 #   0.7500 r (353.36,463.24)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_25_/Q (fd4qd1_hd)   0.2214              0.9250    0.4603     1.2103 f    (363.40,462.90)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[25] (net)     2   0.0164                    0.9250    0.0000     1.2103 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/U763/A (or2d1_hd)       0.0000    0.2214    0.0000     0.9250    0.0000 *   1.2103 f    (363.54,459.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U763/Y (or2d1_hd)                 0.0947               0.9250    0.2114     1.4217 f    (365.13,459.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n839 (net)     1   0.0030                              0.9250    0.0000     1.4217 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_25_/D (fd4qd1_hd)   0.0000   0.0947   0.0000   0.9250   0.0000 *   1.4217 f (354.96,463.31)                    1.05
  data arrival time                                                                                                   1.4217                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_25_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0646     1.0546                                            
  data required time                                                                                                  1.0546                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0546                                            
  data arrival time                                                                                                  -1.4217                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3671                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (999.73,243.27)        i              1.05
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (fd3qd1_hd)      0.1101               0.9250    0.3799     1.1299 f    (1007.50,242.88)                      1.05
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R (net)     1   0.0043                        0.9250    0.0000     1.1299 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (fd3qd1_hd)   0.0000   0.1101   0.0000   0.9250   0.0000 *   1.1299 f    (1006.31,235.73)                      1.05
  data arrival time                                                                                                   1.1299                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0576     1.0476                                            
  data required time                                                                                                  1.0476                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0476                                            
  data arrival time                                                                                                  -1.1299                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0823                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/CK (fd3qd1_hd)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (825.05,283.17)        i              1.05
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/Q (fd3qd1_hd)              0.1420               0.9250    0.4025     1.1525 f    (832.82,283.57)                       1.05
  khu_sensor_top/sensor_core/r_ads_lstate[1] (net)     2   0.0076                                0.9250    0.0000     1.1525 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U904/A (ivd1_hd)                     0.0000    0.1420    0.0000     0.9250    0.0000 *   1.1526 f    (835.08,279.23)                       1.05
  khu_sensor_top/sensor_core/U904/Y (ivd1_hd)                               0.1065               0.9250    0.0775     1.2300 r    (834.65,279.37)                       1.05
  khu_sensor_top/sensor_core/n902 (net)         1       0.0029                                   0.9250    0.0000     1.2300 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U903/B (nr2d1_hd)                    0.0000    0.1065    0.0000     0.9250    0.0000 *   1.2300 r    (833.32,279.62)                       1.05
  khu_sensor_top/sensor_core/U903/Y (nr2d1_hd)                              0.0887               0.9250    0.0744     1.3045 f    (833.91,279.60)                       1.05
  khu_sensor_top/sensor_core/n906 (net)         1       0.0049                                   0.9250    0.0000     1.3045 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/D (fd3qd1_hd)    0.0000    0.0887    0.0000     0.9250    0.0000 *   1.3045 f    (826.65,283.51)                       1.05
  data arrival time                                                                                                   1.3045                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/CK (fd3qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0621     1.0521                                            
  data required time                                                                                                  1.0521                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0521                                            
  data arrival time                                                                                                  -1.3045                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2524                                            


  Startpoint: khu_sensor_top/uart_controller/r_lstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_lstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_lstate_reg_1_/CK (fd4qd1_hd)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (919.64,232.85)        i              1.05
  khu_sensor_top/uart_controller/r_lstate_reg_1_/Q (fd4qd1_hd)              0.1441               0.9250    0.4105     1.1605 f    (929.68,232.51)                       1.05
  khu_sensor_top/uart_controller/r_lstate[1] (net)     2   0.0078                                0.9250    0.0000     1.1605 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U3/AN (nd2bd1_hd)                0.0000    0.1441    0.0000     0.9250    0.0000 *   1.1606 f    (922.12,230.10)                       1.05
  khu_sensor_top/uart_controller/U3/Y (nd2bd1_hd)                           0.0885               0.9250    0.1567     1.3173 f    (920.73,228.76)                       1.05
  khu_sensor_top/uart_controller/n80 (net)      1       0.0025                                   0.9250    0.0000     1.3173 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_lstate_reg_1_/D (fd4qd1_hd)    0.0000    0.0885    0.0000     0.9250    0.0000 *   1.3173 f    (921.24,232.91)                       1.05
  data arrival time                                                                                                   1.3173                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_lstate_reg_1_/CK (fd4qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0659     1.0559                                            
  data required time                                                                                                  1.0559                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0559                                            
  data arrival time                                                                                                  -1.3173                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2615                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_14_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_22_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_14_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (930.64,319.24)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_14_/Q (fd4qd1_hd)   0.1426             0.9250    0.4095     1.1595 f    (940.68,318.90)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[14] (net)     2   0.0077                   0.9250    0.0000     1.1595 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U253/A (nd2d1_hd)                0.0000    0.1426    0.0000     0.9250    0.0001 *   1.1596 f    (942.05,307.98)                       1.05
  khu_sensor_top/uart_controller/U253/Y (nd2d1_hd)                          0.1207               0.9250    0.0879     1.2475 r    (942.29,307.80)                       1.05
  khu_sensor_top/uart_controller/n261 (net)     1       0.0030                                   0.9250    0.0000     1.2475 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/U251/B (nd2d1_hd)                0.0000    0.1207    0.0000     0.9250    0.0000 *   1.2475 r    (938.03,312.01)                       1.05
  khu_sensor_top/uart_controller/U251/Y (nd2d1_hd)                          0.0893               0.9250    0.0766     1.3241 f    (937.45,312.24)                       1.05
  khu_sensor_top/uart_controller/n143 (net)     1       0.0040                                   0.9250    0.0000     1.3241 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_22_/D (fd4qd1_hd)   0.0000   0.0893   0.0000   0.9250   0.0000 *   1.3241 f (933.28,312.11)                   1.05
  data arrival time                                                                                                   1.3241                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_22_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0657     1.0557                                            
  data required time                                                                                                  1.0557                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0557                                            
  data arrival time                                                                                                  -1.3241                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2684                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/CK (fd3qd1_hd)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (822.41,275.96)        i              1.05
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/Q (fd3qd1_hd)              0.1596               0.9250    0.4146     1.1646 f    (830.18,276.36)                       1.05
  khu_sensor_top/sensor_core/r_ads_lstate[0] (net)     2   0.0095                                0.9250    0.0000     1.1646 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U906/A (ivd1_hd)                     0.0000    0.1596    0.0000     0.9250    0.0000 *   1.1646 f    (830.24,279.23)                       1.05
  khu_sensor_top/sensor_core/U906/Y (ivd1_hd)                               0.1128               0.9250    0.0829     1.2475 r    (829.80,279.37)                       1.05
  khu_sensor_top/sensor_core/n903 (net)         1       0.0031                                   0.9250    0.0000     1.2475 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U905/B (nr2d1_hd)                    0.0000    0.1128    0.0000     0.9250    0.0000 *   1.2475 r    (828.48,279.62)                       1.05
  khu_sensor_top/sensor_core/U905/Y (nr2d1_hd)                              0.0875               0.9250    0.0748     1.3223 f    (829.07,279.60)                       1.05
  khu_sensor_top/sensor_core/n907 (net)         1       0.0045                                   0.9250    0.0000     1.3223 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/D (fd3qd1_hd)    0.0000    0.0875    0.0000     0.9250    0.0000 *   1.3223 f    (824.01,276.31)                       1.05
  data arrival time                                                                                                   1.3223                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/CK (fd3qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0624     1.0524                                            
  data required time                                                                                                  1.0524                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0524                                            
  data arrival time                                                                                                  -1.3223                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2699                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000     0.7500 r    (914.20,261.64)        i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_/Q (fd4qd1_hd)           0.1544               0.9250    0.4177     1.1677 f    (904.16,261.30)                       1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[53] (net)     2   0.0089                             0.9250    0.0000     1.1677 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U4/AN (nd2bd1_hd)                    0.0000    0.1544    0.0000     0.9250    0.0000 *   1.1678 f    (906.88,266.10)                       1.05
  khu_sensor_top/sensor_core/U4/Y (nd2bd1_hd)                               0.0893               0.9250    0.1600     1.3278 f    (908.27,264.76)                       1.05
  khu_sensor_top/sensor_core/n374 (net)         1       0.0025                                   0.9250    0.0000     1.3278 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_/D (fd4qd1_hd)   0.0000   0.0893   0.0000     0.9250    0.0000 *   1.3278 f    (912.60,261.71)                       1.05
  data arrival time                                                                                                   1.3278                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0657     1.0557                                            
  data required time                                                                                                  1.0557                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0557                                            
  data arrival time                                                                                                  -1.3278                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2721                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_2_/CK (fd4qd1_hd)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (843.80,286.39)        i              1.05
  khu_sensor_top/sensor_core/r_ads_lstate_reg_2_/Q (fd4qd1_hd)              0.1052               0.9250    0.3823     1.1323 f    (833.76,286.73)                       1.05
  khu_sensor_top/sensor_core/r_ads_lstate[2] (net)     1   0.0038                                0.9250    0.0000     1.1323 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U345/A (ivd1_hd)                     0.0000    0.1052    0.0000     0.9250    0.0000 *   1.1323 f    (842.12,283.21)                       1.05
  khu_sensor_top/sensor_core/U345/Y (ivd1_hd)                               0.1823               0.9250    0.1084     1.2408 r    (841.68,283.07)                       1.05
  khu_sensor_top/sensor_core/n7 (net)           2       0.0082                                   0.9250    0.0000     1.2408 r    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U476/B (nd2d1_hd)                    0.0000    0.1823    0.0000     0.9250    0.0000 *   1.2408 r    (838.60,279.23)                       1.05
  khu_sensor_top/sensor_core/U476/Y (nd2d1_hd)                              0.1169               0.9250    0.0999     1.3407 f    (839.19,279.00)                       1.05
  khu_sensor_top/sensor_core/n376 (net)         1       0.0058                                   0.9250    0.0000     1.3407 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/r_ads_lstate_reg_2_/D (fd4qd1_hd)    0.0000    0.1169    0.0000     0.9250    0.0000 *   1.3408 f    (842.20,286.33)                       1.05
  data arrival time                                                                                                   1.3408                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_2_/CK (fd4qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0601     1.0501                                            
  data required time                                                                                                  1.0501                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0501                                            
  data arrival time                                                                                                  -1.3408                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2907                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_13_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_21_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_13_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (963.92,304.85)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_13_/Q (fd4qd1_hd)   0.1424             0.9250    0.4094     1.1594 f    (953.88,304.51)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[13] (net)     2   0.0077                   0.9250    0.0000     1.1594 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U102/A (nd2d1_hd)                0.0000    0.1424    0.0000     0.9250    0.0000 *   1.1594 f    (950.75,312.06)                       1.05
  khu_sensor_top/uart_controller/U102/Y (nd2d1_hd)                          0.1665               0.9250    0.1104     1.2698 r    (950.51,312.24)                       1.05
  khu_sensor_top/uart_controller/n259 (net)     1       0.0059                                   0.9250    0.0000     1.2698 r    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U92/B (nd2d1_hd)                 0.0000    0.1665    0.0000     0.9250    0.0001 *   1.2699 r    (930.11,308.03)                       1.05
  khu_sensor_top/uart_controller/U92/Y (nd2d1_hd)                           0.0840               0.9250    0.0780     1.3479 f    (929.53,307.80)                       1.05
  khu_sensor_top/uart_controller/n144 (net)     1       0.0028                                   0.9250    0.0000     1.3479 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_21_/D (fd4qd1_hd)   0.0000   0.0840   0.0000   0.9250   0.0000 *   1.3479 f (929.76,300.73)                   1.05
  data arrival time                                                                                                   1.3479                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_21_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0668     1.0568                                            
  data required time                                                                                                  1.0568                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0568                                            
  data arrival time                                                                                                  -1.3479                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2911                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_14_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_14_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_14_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (930.64,319.24)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_14_/Q (fd4qd1_hd)   0.1426             0.9250    0.4095     1.1595 f    (940.68,318.90)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[14] (net)     2   0.0077                   0.9250    0.0000     1.1595 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U262/B (nd2d1_hd)                0.0000    0.1426    0.0000     0.9250    0.0000 *   1.1595 f    (940.67,312.01)                       1.05
  khu_sensor_top/uart_controller/U262/Y (nd2d1_hd)                          0.1633               0.9250    0.1136     1.2732 r    (940.09,312.24)                       1.05
  khu_sensor_top/uart_controller/n266 (net)     1       0.0050                                   0.9250    0.0000     1.2732 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/U260/A (nd2d1_hd)                0.0000    0.1633    0.0000     0.9250    0.0000 *   1.2732 r    (938.53,312.06)                       1.05
  khu_sensor_top/uart_controller/U260/Y (nd2d1_hd)                          0.0912               0.9250    0.0743     1.3475 f    (938.77,312.24)                       1.05
  khu_sensor_top/uart_controller/n151 (net)     1       0.0026                                   0.9250    0.0000     1.3475 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_14_/D (fd4qd1_hd)   0.0000   0.0912   0.0000   0.9250   0.0000 *   1.3475 f (932.24,319.31)                   1.05
  data arrival time                                                                                                   1.3475                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_14_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0653     1.0553                                            
  data required time                                                                                                  1.0553                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0553                                            
  data arrival time                                                                                                  -1.3475                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2922                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (994.28,293.60)        i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_1_/Q (fd4qd1_hd)            0.1203               0.9250    0.3940     1.1440 f    (984.24,293.93)                       1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[1] (net)     2   0.0053                              0.9250    0.0000     1.1440 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[1] (sensor_core)                                     0.9250    0.0000     1.1440 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[1] (net)                0.0053                                   0.9250    0.0000     1.1440 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[1] (uart_controller)                             0.9250    0.0000     1.1440 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[1] (net)   0.0053                                0.9250    0.0000     1.1440 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U43/A (scg2d2_hd)                0.0000    0.1203    0.0000     0.9250    0.0000 *   1.1440 f    (980.29,301.23)                       1.05
  khu_sensor_top/uart_controller/U43/Y (scg2d2_hd)                          0.0822               0.9250    0.2067     1.3507 f    (978.96,300.85)                       1.05
  khu_sensor_top/uart_controller/n164 (net)     1       0.0021                                   0.9250    0.0000     1.3507 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_1_/D (fd4qd1_hd)   0.0000   0.0822   0.0000   0.9250   0.0000 *   1.3508 f (990.48,300.73)                    1.05
  data arrival time                                                                                                   1.3508                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_1_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0671     1.0571                                            
  data required time                                                                                                  1.0571                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0571                                            
  data arrival time                                                                                                  -1.3508                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2936                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1007.92,279.20)       i              1.05
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_3_/Q (fd4qd1_hd)        0.1259               0.9250    0.3978     1.1478 f    (997.88,279.54)                       1.05
  khu_sensor_top/sensor_core/r_uart_clk_counter[3] (net)     2   0.0059                          0.9250    0.0000     1.1478 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U510/C (ao21d1_hd)                   0.0000    0.1259    0.0000     0.9250    0.0000 *   1.1479 f    (996.99,283.45)                       1.05
  khu_sensor_top/sensor_core/U510/Y (ao21d1_hd)                             0.1788               0.9250    0.1179     1.2657 r    (996.68,283.17)                       1.05
  khu_sensor_top/sensor_core/n313 (net)         1       0.0031                                   0.9250    0.0000     1.2657 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U509/C (ao21d1_hd)                   0.0000    0.1788    0.0000     0.9250    0.0000 *   1.2658 r    (996.55,278.99)                       1.05
  khu_sensor_top/sensor_core/U509/Y (ao21d1_hd)                             0.1035               0.9250    0.0851     1.3509 f    (996.24,279.27)                       1.05
  khu_sensor_top/sensor_core/n639 (net)         1       0.0042                                   0.9250    0.0000     1.3509 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_3_/D (fd4qd1_hd)   0.0000   0.1035   0.0000   0.9250   0.0000 *   1.3509 f    (1006.32,279.13)                      1.05
  data arrival time                                                                                                   1.3509                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_3_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0628     1.0528                                            
  data required time                                                                                                  1.0528                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0528                                            
  data arrival time                                                                                                  -1.3509                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2981                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_10_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_10_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000     0.7500 r    (1007.92,319.24)       i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_10_/Q (fd4qd1_hd)           0.1699               0.9250    0.4282     1.1782 f    (997.88,318.90)                       1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[10] (net)     2   0.0106                             0.9250    0.0000     1.1782 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[10] (sensor_core)                                    0.9250    0.0000     1.1782 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[10] (net)               0.0106                                   0.9250    0.0000     1.1782 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[10] (uart_controller)                            0.9250    0.0000     1.1782 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[10] (net)   0.0106                               0.9250    0.0000     1.1782 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U258/B (nd2d1_hd)                0.0000    0.1699    0.0000     0.9250    0.0001 *   1.1783 f    (986.43,315.23)                       1.05
  khu_sensor_top/uart_controller/U258/Y (nd2d1_hd)                          0.1450               0.9250    0.1099     1.2882 r    (985.85,315.00)                       1.05
  khu_sensor_top/uart_controller/n265 (net)     1       0.0035                                   0.9250    0.0000     1.2882 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/U257/B (nd2d1_hd)                0.0000    0.1450    0.0000     0.9250    0.0001 *   1.2882 r    (953.43,315.23)                       1.05
  khu_sensor_top/uart_controller/U257/Y (nd2d1_hd)                          0.0769               0.9250    0.0716     1.3598 f    (952.85,315.00)                       1.05
  khu_sensor_top/uart_controller/n155 (net)     1       0.0024                                   0.9250    0.0000     1.3598 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_/D (fd4qd1_hd)   0.0000   0.0769   0.0000   0.9250   0.0000 *   1.3598 f (957.48,319.31)                   1.05
  data arrival time                                                                                                   1.3598                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0682     1.0582                                            
  data required time                                                                                                  1.0582                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0582                                            
  data arrival time                                                                                                  -1.3598                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3016                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_chip_set_done_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_chip_set_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_chip_set_done_reg/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250    0.0000     0.7500 r    (856.72,329.60)        i              1.05
  khu_sensor_top/sensor_core/r_ads_chip_set_done_reg/Q (fd4qd1_hd)          0.1457               0.9250    0.4117     1.1617 f    (866.76,329.93)                       1.05
  khu_sensor_top/sensor_core/r_ads_chip_set_done (net)     2   0.0080                            0.9250    0.0000     1.1617 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U176/A (oa22d1_hd)                   0.0000    0.1457    0.0000     0.9250    0.0001 *   1.1618 f    (880.40,333.37)                       1.05
  khu_sensor_top/sensor_core/U176/Y (oa22d1_hd)                             0.2977               0.9250    0.1417     1.3035 r    (880.63,333.20)                       1.05
  khu_sensor_top/sensor_core/n482 (net)         1       0.0049                                   0.9250    0.0000     1.3035 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_chip_set_reg/D (fd4qd1_hd)     0.0000    0.2977    0.0000     0.9250    0.0000 *   1.3035 r    (876.08,336.73)                       1.05
  data arrival time                                                                                                   1.3035                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_chip_set_reg/CK (fd4qd1_hd)                                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3035                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3035                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_5_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (944.12,304.85)        i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_5_/Q (fd4qd1_hd)            0.1298               0.9250    0.4006     1.1506 f    (934.08,304.51)                       1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[5] (net)     2   0.0063                              0.9250    0.0000     1.1506 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[5] (sensor_core)                                     0.9250    0.0000     1.1506 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[5] (net)                0.0063                                   0.9250    0.0000     1.1506 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[5] (uart_controller)                             0.9250    0.0000     1.1506 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[5] (net)   0.0063                                0.9250    0.0000     1.1506 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U56/A (scg2d2_hd)                0.0000    0.1298    0.0000     0.9250    0.0001 *   1.1507 f    (952.13,304.41)                       1.05
  khu_sensor_top/uart_controller/U56/Y (scg2d2_hd)                          0.0873               0.9250    0.2137     1.3643 f    (950.79,304.79)                       1.05
  khu_sensor_top/uart_controller/n160 (net)     1       0.0030                                   0.9250    0.0000     1.3643 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_5_/D (fd4qd1_hd)   0.0000   0.0873   0.0000   0.9250   0.0000 *   1.3644 f (944.56,300.73)                    1.05
  data arrival time                                                                                                   1.3644                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_5_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0661     1.0561                                            
  data required time                                                                                                  1.0561                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0561                                            
  data arrival time                                                                                                  -1.3644                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3083                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_23_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_23_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_23_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (934.44,293.60)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_23_/Q (fd4qd1_hd)   0.1783             0.9250    0.4334     1.1834 f    (924.40,293.93)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[23] (net)     2   0.0116                   0.9250    0.0000     1.1834 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U255/B (nd2d1_hd)                0.0000    0.1783    0.0000     0.9250    0.0000 *   1.1835 f    (929.68,297.61)                       1.05
  khu_sensor_top/uart_controller/U255/Y (nd2d1_hd)                          0.1494               0.9250    0.1133     1.2968 r    (930.27,297.84)                       1.05
  khu_sensor_top/uart_controller/n262 (net)     1       0.0037                                   0.9250    0.0000     1.2968 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/U254/A (nd2d1_hd)                0.0000    0.1494    0.0000     0.9250    0.0000 *   1.2968 r    (928.41,297.66)                       1.05
  khu_sensor_top/uart_controller/U254/Y (nd2d1_hd)                          0.0876               0.9250    0.0719     1.3687 f    (928.65,297.84)                       1.05
  khu_sensor_top/uart_controller/n142 (net)     1       0.0027                                   0.9250    0.0000     1.3687 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_23_/D (fd4qd1_hd)   0.0000   0.0876   0.0000   0.9250   0.0000 *   1.3687 f (932.84,293.53)                   1.05
  data arrival time                                                                                                   1.3687                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_23_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0660     1.0560                                            
  data required time                                                                                                  1.0560                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0560                                            
  data arrival time                                                                                                  -1.3687                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3127                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_43_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_43_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_43_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000     0.7500 r    (878.28,261.64)        i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_43_/Q (fd4qd1_hd)           0.1118               0.9250    0.3875     1.1375 f    (888.32,261.30)                       1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[43] (net)     2   0.0045                             0.9250    0.0000     1.1375 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[43] (sensor_core)                                    0.9250    0.0000     1.1375 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[43] (net)               0.0045                                   0.9250    0.0000     1.1375 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[43] (uart_controller)                            0.9250    0.0000     1.1375 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[43] (net)   0.0045                               0.9250    0.0000     1.1375 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/U69/D (scg5d1_hd)                0.0000    0.1118    0.0000     0.9250    0.0000 *   1.1375 f    (890.53,264.98)                       1.05
  khu_sensor_top/uart_controller/U69/Y (scg5d1_hd)                          0.1288               0.9250    0.2288     1.3663 f    (889.13,265.13)                       1.05
  khu_sensor_top/uart_controller/n122 (net)     1       0.0026                                   0.9250    0.0000     1.3663 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_43_/D (fd4qd1_hd)   0.0000   0.1288   0.0000   0.9250   0.0000 *   1.3664 f (885.16,271.93)                   1.05
  data arrival time                                                                                                   1.3664                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_43_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0577     1.0477                                            
  data required time                                                                                                  1.0477                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0477                                            
  data arrival time                                                                                                  -1.3664                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3187                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (983.00,286.39)        i              1.05
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_0_/Q (fd4qd1_hd)        0.1619               0.9250    0.4230     1.1730 f    (993.04,286.73)                       1.05
  khu_sensor_top/sensor_core/r_uart_clk_counter[0] (net)     3   0.0097                          0.9250    0.0000     1.1730 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U508/B (ao22d1_hd)                   0.0000    0.1619    0.0000     0.9250    0.0001 *   1.1731 f    (988.61,283.31)                       1.05
  khu_sensor_top/sensor_core/U508/Y (ao22d1_hd)                             0.2138               0.9250    0.1467     1.3197 r    (987.95,283.30)                       1.05
  khu_sensor_top/sensor_core/n638 (net)         1       0.0029                                   0.9250    0.0000     1.3197 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_0_/D (fd4qd1_hd)   0.0000   0.2138   0.0000   0.9250   0.0000 *   1.3197 r    (984.60,286.33)                       1.05
  data arrival time                                                                                                   1.3197                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_0_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3197                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3197                                            


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_2_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (949.56,228.79)        i              1.05
  khu_sensor_top/uart_controller/r_data_counter_reg_2_/Q (fd4qd1_hd)        0.0984               0.9250    0.3769     1.1269 f    (959.60,229.13)                       1.05
  khu_sensor_top/uart_controller/n255 (net)     1       0.0032                                   0.9250    0.0000     1.1269 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/U263/A (ivd1_hd)                 0.0000    0.0984    0.0000     0.9250    0.0000 *   1.1269 f    (954.32,232.81)                       1.05
  khu_sensor_top/uart_controller/U263/Y (ivd1_hd)                           0.2172               0.9250    0.1221     1.2490 r    (953.89,232.67)                       1.05
  khu_sensor_top/uart_controller/n251 (net)     3       0.0103                                   0.9250    0.0000     1.2490 r    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U13/C (oa22d1_hd)                0.0000    0.2172    0.0000     0.9250    0.0001 *   1.2491 r    (947.23,229.07)                       1.05
  khu_sensor_top/uart_controller/U13/Y (oa22d1_hd)                          0.1156               0.9250    0.1242     1.3733 f    (947.95,229.24)                       1.05
  khu_sensor_top/uart_controller/n90 (net)      1       0.0034                                   0.9250    0.0000     1.3733 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_data_counter_reg_2_/D (fd4qd1_hd)   0.0000   0.1156   0.0000   0.9250   0.0000 *   1.3733 f    (951.16,228.73)                       1.05
  data arrival time                                                                                                   1.3733                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_2_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0604     1.0504                                            
  data required time                                                                                                  1.0504                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0504                                            
  data arrival time                                                                                                  -1.3733                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3229                                            


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (935.04,218.45)        i              1.05
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/Q (fd4qd1_hd)        0.1761               0.9250    0.4321     1.1821 f    (945.08,218.10)                       1.05
  khu_sensor_top/uart_controller/n78 (net)      3       0.0113                                   0.9250    0.0000     1.1821 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U265/A (ivd1_hd)                 0.0000    0.1761    0.0000     0.9250    0.0001 *   1.1822 f    (949.04,225.61)                       1.05
  khu_sensor_top/uart_controller/U265/Y (ivd1_hd)                           0.1311               0.9250    0.0960     1.2782 r    (949.47,225.47)                       1.05
  khu_sensor_top/uart_controller/n252 (net)     1       0.0041                                   0.9250    0.0000     1.2782 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/U14/A (oa22d1_hd)                0.0000    0.1311    0.0000     0.9250    0.0000 *   1.2782 r    (947.28,225.37)                       1.05
  khu_sensor_top/uart_controller/U14/Y (oa22d1_hd)                          0.1249               0.9250    0.0963     1.3745 f    (947.05,225.20)                       1.05
  khu_sensor_top/uart_controller/n91 (net)      1       0.0045                                   0.9250    0.0000     1.3745 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/D (fd4qd1_hd)   0.0000   0.1249   0.0000   0.9250   0.0000 *   1.3745 f    (936.64,218.51)                       1.05
  data arrival time                                                                                                   1.3745                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0585     1.0485                                            
  data required time                                                                                                  1.0485                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0485                                            
  data arrival time                                                                                                  -1.3745                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3260                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_40_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_40_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_40_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000     0.7500 r    (880.76,304.85)        i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_40_/Q (fd4qd1_hd)           0.1189               0.9250    0.3929     1.1429 f    (870.72,304.51)                       1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[40] (net)     2   0.0052                             0.9250    0.0000     1.1429 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[40] (sensor_core)                                    0.9250    0.0000     1.1429 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[40] (net)               0.0052                                   0.9250    0.0000     1.1429 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[40] (uart_controller)                            0.9250    0.0000     1.1429 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[40] (net)   0.0052                               0.9250    0.0000     1.1429 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U72/D (scg5d1_hd)                0.0000    0.1189    0.0000     0.9250    0.0002 *   1.1432 f    (916.49,300.98)                       1.05
  khu_sensor_top/uart_controller/U72/Y (scg5d1_hd)                          0.1296               0.9250    0.2311     1.3743 f    (915.09,301.13)                       1.05
  khu_sensor_top/uart_controller/n125 (net)     1       0.0026                                   0.9250    0.0000     1.3743 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_40_/D (fd4qd1_hd)   0.0000   0.1296   0.0000   0.9250   0.0000 *   1.3743 f (924.04,297.71)                   1.05
  data arrival time                                                                                                   1.3743                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_40_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0575     1.0475                                            
  data required time                                                                                                  1.0475                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0475                                            
  data arrival time                                                                                                  -1.3743                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3268                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_6_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_6_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_6_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (878.12,315.20)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_6_/Q (fd4qd1_hd)            0.1666               0.9250    0.4261     1.1761 f    (868.08,315.54)                       1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr[6] (net)     2   0.0102                              0.9250    0.0000     1.1761 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U138/A (scg14d1_hd)                  0.0000    0.1666    0.0000     0.9250    0.0000 *   1.1761 f    (875.24,318.05)                       1.05
  khu_sensor_top/sensor_core/U138/Y (scg14d1_hd)                            0.1155               0.9250    0.2036     1.3798 f    (876.18,319.50)                       1.05
  khu_sensor_top/sensor_core/n466 (net)         1       0.0040                                   0.9250    0.0000     1.3798 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_6_/D (fd4qd1_hd)   0.0000   0.1155    0.0000     0.9250    0.0000 *   1.3798 f    (876.52,315.13)                       1.05
  data arrival time                                                                                                   1.3798                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_6_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0604     1.0504                                            
  data required time                                                                                                  1.0504                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0504                                            
  data arrival time                                                                                                  -1.3798                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3294                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (964.08,283.24)        i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_3_/Q (fd4qd1_hd)            0.1473               0.9250    0.4128     1.1628 f    (974.12,282.90)                       1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[3] (net)     2   0.0082                              0.9250    0.0000     1.1628 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[3] (sensor_core)                                     0.9250    0.0000     1.1628 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[3] (net)                0.0082                                   0.9250    0.0000     1.1628 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[3] (uart_controller)                             0.9250    0.0000     1.1628 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[3] (net)   0.0082                                0.9250    0.0000     1.1628 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U45/A (scg2d2_hd)                0.0000    0.1473    0.0000     0.9250    0.0001 *   1.1628 f    (971.05,294.03)                       1.05
  khu_sensor_top/uart_controller/U45/Y (scg2d2_hd)                          0.0931               0.9250    0.2232     1.3861 f    (969.72,293.65)                       1.05
  khu_sensor_top/uart_controller/n162 (net)     1       0.0041                                   0.9250    0.0000     1.3861 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_3_/D (fd4qd1_hd)   0.0000   0.0931   0.0000   0.9250   0.0000 *   1.3861 f (978.60,297.71)                    1.05
  data arrival time                                                                                                   1.3861                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_3_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0649     1.0549                                            
  data required time                                                                                                  1.0549                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0549                                            
  data arrival time                                                                                                  -1.3861                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3312                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_26_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_34_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_26_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (878.28,319.24)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_26_/Q (fd4qd1_hd)   0.1188             0.9250    0.3929     1.1429 f    (888.32,318.90)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[26] (net)     2   0.0052                   0.9250    0.0000     1.1429 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U78/E (scg5d1_hd)                0.0000    0.1188    0.0000     0.9250    0.0001 *   1.1429 f    (894.53,307.89)                       1.05
  khu_sensor_top/uart_controller/U78/Y (scg5d1_hd)                          0.1416               0.9250    0.2362     1.3792 f    (890.45,308.33)                       1.05
  khu_sensor_top/uart_controller/n131 (net)     1       0.0034                                   0.9250    0.0000     1.3792 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_34_/D (fd4qd1_hd)   0.0000   0.1416   0.0000   0.9250   0.0000 *   1.3792 f (882.96,304.91)                   1.05
  data arrival time                                                                                                   1.3792                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_34_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0551     1.0451                                            
  data required time                                                                                                  1.0451                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0451                                            
  data arrival time                                                                                                  -1.3792                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3341                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_27_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_35_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_27_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (880.92,326.45)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_27_/Q (fd4qd1_hd)   0.1189             0.9250    0.3930     1.1430 f    (890.96,326.11)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[27] (net)     2   0.0052                   0.9250    0.0000     1.1430 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U77/E (scg5d1_hd)                0.0000    0.1189    0.0000     0.9250    0.0001 *   1.1430 f    (893.21,312.15)                       1.05
  khu_sensor_top/uart_controller/U77/Y (scg5d1_hd)                          0.1426               0.9250    0.2368     1.3798 f    (889.13,311.71)                       1.05
  khu_sensor_top/uart_controller/n130 (net)     1       0.0035                                   0.9250    0.0000     1.3798 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_35_/D (fd4qd1_hd)   0.0000   0.1426   0.0000   0.9250   0.0000 *   1.3799 f (879.88,312.11)                   1.05
  data arrival time                                                                                                   1.3799                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_35_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0549     1.0449                                            
  data required time                                                                                                  1.0449                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0449                                            
  data arrival time                                                                                                  -1.3799                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3350                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_8_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (983.72,293.60)      i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_0_/Q (fd4qd1_hd)   0.1308              0.9250    0.4013     1.1513 f    (973.68,293.93)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[0] (net)     2   0.0064                    0.9250    0.0000     1.1513 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U104/E (scg5d1_hd)               0.0000    0.1308    0.0000     0.9250    0.0000 *   1.1513 f    (977.59,307.89)                       1.05
  khu_sensor_top/uart_controller/U104/Y (scg5d1_hd)                         0.1278               0.9250    0.2319     1.3832 f    (981.67,308.33)                       1.05
  khu_sensor_top/uart_controller/n157 (net)     1       0.0025                                   0.9250    0.0000     1.3832 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_8_/D (fd4qd1_hd)   0.0000   0.1278   0.0000   0.9250   0.0000 *   1.3833 f (990.92,307.93)                    1.05
  data arrival time                                                                                                   1.3833                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_8_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0579     1.0479                                            
  data required time                                                                                                  1.0479                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0479                                            
  data arrival time                                                                                                  -1.3833                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3354                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_read_reg_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_read_reg_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/CK (fd4qd1_hd)    0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (890.88,329.60)        i              1.05
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/Q (fd4qd1_hd)               0.1613               0.9250    0.4226     1.1726 f    (880.84,329.93)                       1.05
  khu_sensor_top/sensor_core/r_ads_read_reg (net)     2   0.0097                                 0.9250    0.0000     1.1726 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U489/A (scg2d2_hd)                   0.0000    0.1613    0.0000     0.9250    0.0000 *   1.1726 f    (886.55,337.23)                       1.05
  khu_sensor_top/sensor_core/U489/Y (scg2d2_hd)                             0.0859               0.9250    0.2197     1.3923 f    (887.89,336.85)                       1.05
  khu_sensor_top/sensor_core/n544 (net)         1       0.0029                                   0.9250    0.0000     1.3923 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/D (fd4qd1_hd)     0.0000    0.0859    0.0000     0.9250    0.0000 *   1.3924 f    (889.28,329.53)                       1.05
  data arrival time                                                                                                   1.3924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/CK (fd4qd1_hd)                                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0664     1.0564                                            
  data required time                                                                                                  1.0564                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0564                                            
  data arrival time                                                                                                  -1.3924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3360                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_7_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (925.80,286.39)        i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_7_/Q (fd4qd1_hd)            0.1599               0.9250    0.4216     1.1716 f    (935.84,286.73)                       1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[7] (net)     2   0.0095                              0.9250    0.0000     1.1716 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[7] (sensor_core)                                     0.9250    0.0000     1.1716 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[7] (net)                0.0095                                   0.9250    0.0000     1.1716 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[7] (uart_controller)                             0.9250    0.0000     1.1716 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[7] (net)   0.0095                                0.9250    0.0000     1.1716 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U105/A (scg2d2_hd)               0.0000    0.1599    0.0000     0.9250    0.0001 *   1.1717 f    (938.93,294.03)                       1.05
  khu_sensor_top/uart_controller/U105/Y (scg2d2_hd)                         0.0875               0.9250    0.2207     1.3924 f    (937.59,293.65)                       1.05
  khu_sensor_top/uart_controller/n158 (net)     1       0.0031                                   0.9250    0.0000     1.3924 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_7_/D (fd4qd1_hd)   0.0000   0.0875   0.0000   0.9250   0.0000 *   1.3924 f (934.88,290.51)                    1.05
  data arrival time                                                                                                   1.3924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_7_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0660     1.0560                                            
  data required time                                                                                                  1.0560                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0560                                            
  data arrival time                                                                                                  -1.3924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3363                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_4_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (860.68,279.20)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_4_/Q (fd4qd1_hd)            0.1914               0.9250    0.4416     1.1916 f    (870.72,279.54)                       1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr[4] (net)     2   0.0130                              0.9250    0.0000     1.1916 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U142/A (scg14d1_hd)                  0.0000    0.1914    0.0000     0.9250    0.0000 *   1.1916 f    (869.97,282.05)                       1.05
  khu_sensor_top/sensor_core/U142/Y (scg14d1_hd)                            0.0979               0.9250    0.1990     1.3906 f    (870.90,283.50)                       1.05
  khu_sensor_top/sensor_core/n468 (net)         1       0.0024                                   0.9250    0.0000     1.3906 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_4_/D (fd4qd1_hd)   0.0000   0.0979    0.0000     0.9250    0.0000 *   1.3906 f    (862.28,279.13)                       1.05
  data arrival time                                                                                                   1.3906                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_4_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0639     1.0539                                            
  data required time                                                                                                  1.0539                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0539                                            
  data arrival time                                                                                                  -1.3906                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3367                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_5_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (862.44,290.45)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_5_/Q (fd4qd1_hd)            0.1921               0.9250    0.4420     1.1920 f    (872.48,290.11)                       1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr[5] (net)     2   0.0131                              0.9250    0.0000     1.1920 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U140/A (scg14d1_hd)                  0.0000    0.1921    0.0000     0.9250    0.0000 *   1.1920 f    (877.01,294.79)                       1.05
  khu_sensor_top/sensor_core/U140/Y (scg14d1_hd)                            0.0984               0.9250    0.1995     1.3915 f    (877.94,293.34)                       1.05
  khu_sensor_top/sensor_core/n467 (net)         1       0.0025                                   0.9250    0.0000     1.3915 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_5_/D (fd4qd1_hd)   0.0000   0.0984    0.0000     0.9250    0.0000 *   1.3916 f    (864.04,290.51)                       1.05
  data arrival time                                                                                                   1.3916                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_5_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0638     1.0538                                            
  data required time                                                                                                  1.0538                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0538                                            
  data arrival time                                                                                                  -1.3916                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3377                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Bit_Index_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Bit_Index_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/r_Bit_Index_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1007.92,225.65)      i              1.05
  khu_sensor_top/uart_controller/uart_rx/r_Bit_Index_reg_1_/Q (fd4qd1_hd)   0.1905               0.9250    0.4410     1.1910 f    (997.88,225.30)                       1.05
  khu_sensor_top/uart_controller/uart_rx/r_Bit_Index[1] (net)     3   0.0129                     0.9250    0.0000     1.1910 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/uart_rx/U28/A (ao22d1_hd)        0.0000    0.1905    0.0000     0.9250    0.0000 *   1.1910 f    (996.19,225.66)                       1.05
  khu_sensor_top/uart_controller/uart_rx/U28/Y (ao22d1_hd)                  0.2370               0.9250    0.1471     1.3381 r    (995.93,225.71)                       1.05
  khu_sensor_top/uart_controller/uart_rx/n57 (net)     1   0.0037                                0.9250    0.0000     1.3381 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_rx/r_Bit_Index_reg_1_/D (fd4qd1_hd)   0.0000   0.2370   0.0000   0.9250   0.0000 *   1.3381 r (1006.32,225.71)                    1.05
  data arrival time                                                                                                   1.3381                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_rx/r_Bit_Index_reg_1_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3381                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3381                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_4_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (943.84,290.45)        i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_4_/Q (fd4qd1_hd)            0.1557               0.9250    0.4187     1.1687 f    (953.88,290.11)                       1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[4] (net)     2   0.0091                              0.9250    0.0000     1.1687 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[4] (sensor_core)                                     0.9250    0.0000     1.1687 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[4] (net)                0.0091                                   0.9250    0.0000     1.1687 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[4] (uart_controller)                             0.9250    0.0000     1.1687 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[4] (net)   0.0091                                0.9250    0.0000     1.1687 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U46/A (scg2d2_hd)                0.0000    0.1557    0.0000     0.9250    0.0000 *   1.1687 f    (957.41,294.03)                       1.05
  khu_sensor_top/uart_controller/U46/Y (scg2d2_hd)                          0.0948               0.9250    0.2265     1.3952 f    (956.08,293.65)                       1.05
  khu_sensor_top/uart_controller/n161 (net)     1       0.0044                                   0.9250    0.0000     1.3952 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_4_/D (fd4qd1_hd)   0.0000   0.0948   0.0000   0.9250   0.0000 *   1.3952 f (956.00,290.51)                    1.05
  data arrival time                                                                                                   1.3952                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_4_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0646     1.0546                                            
  data required time                                                                                                  1.0546                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0546                                            
  data arrival time                                                                                                  -1.3952                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3406                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_20_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_20_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_20_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (925.20,286.39)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_20_/Q (fd4qd1_hd)   0.2031             0.9250    0.4489     1.1989 f    (915.16,286.73)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[20] (net)     2   0.0143                   0.9250    0.0000     1.1989 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U90/B (nd2d1_hd)                 0.0000    0.2031    0.0000     0.9250    0.0000 *   1.1989 f    (911.21,290.41)                       1.05
  khu_sensor_top/uart_controller/U90/Y (nd2d1_hd)                           0.1571               0.9250    0.1199     1.3188 r    (911.79,290.64)                       1.05
  khu_sensor_top/uart_controller/n256 (net)     1       0.0038                                   0.9250    0.0000     1.3188 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/U89/A (nd2d1_hd)                 0.0000    0.1571    0.0000     0.9250    0.0000 *   1.3189 r    (919.17,290.46)                       1.05
  khu_sensor_top/uart_controller/U89/Y (nd2d1_hd)                           0.0920               0.9250    0.0769     1.3957 f    (919.41,290.64)                       1.05
  khu_sensor_top/uart_controller/n145 (net)     1       0.0032                                   0.9250    0.0000     1.3957 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_20_/D (fd4qd1_hd)   0.0000   0.0920   0.0000   0.9250   0.0000 *   1.3958 f (923.60,286.33)                   1.05
  data arrival time                                                                                                   1.3958                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_20_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0651     1.0551                                            
  data required time                                                                                                  1.0551                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0551                                            
  data arrival time                                                                                                  -1.3958                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3406                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (982.40,286.39)        i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_0_/Q (fd4qd1_hd)            0.1561               0.9250    0.4190     1.1690 f    (972.36,286.73)                       1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[0] (net)     2   0.0091                              0.9250    0.0000     1.1690 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[0] (sensor_core)                                     0.9250    0.0000     1.1690 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[0] (net)                0.0091                                   0.9250    0.0000     1.1690 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[0] (uart_controller)                             0.9250    0.0000     1.1690 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[0] (net)   0.0091                                0.9250    0.0000     1.1690 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U37/A (scg2d2_hd)                0.0000    0.1561    0.0000     0.9250    0.0000 *   1.1690 f    (972.37,290.01)                       1.05
  khu_sensor_top/uart_controller/U37/Y (scg2d2_hd)                          0.0944               0.9250    0.2263     1.3953 f    (971.03,290.39)                       1.05
  khu_sensor_top/uart_controller/n165 (net)     1       0.0044                                   0.9250    0.0000     1.3953 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_0_/D (fd4qd1_hd)   0.0000   0.0944   0.0000   0.9250   0.0000 *   1.3953 f (982.12,293.53)                    1.05
  data arrival time                                                                                                   1.3953                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_0_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0646     1.0546                                            
  data required time                                                                                                  1.0546                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0546                                            
  data arrival time                                                                                                  -1.3953                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3407                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (859.36,254.45)        i              1.05
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_3_/Q (fd4qd1_hd)            0.1958               0.9250    0.4443     1.1943 f    (869.40,254.10)                       1.05
  khu_sensor_top/sensor_core/r_ads_reg_addr[3] (net)     2   0.0135                              0.9250    0.0000     1.1943 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U37/A (scg14d1_hd)                   0.0000    0.1958    0.0000     0.9250    0.0000 *   1.1944 f    (863.55,258.79)                       1.05
  khu_sensor_top/sensor_core/U37/Y (scg14d1_hd)                             0.0983               0.9250    0.2005     1.3948 f    (862.62,257.34)                       1.05
  khu_sensor_top/sensor_core/n409 (net)         1       0.0025                                   0.9250    0.0000     1.3948 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_3_/D (fd4qd1_hd)   0.0000   0.0983    0.0000     0.9250    0.0000 *   1.3948 f    (860.96,254.51)                       1.05
  data arrival time                                                                                                   1.3948                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_3_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0639     1.0539                                            
  data required time                                                                                                  1.0539                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0539                                            
  data arrival time                                                                                                  -1.3948                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3410                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_14_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_14_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_14_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000     0.7500 r    (1001.76,247.24)       i              1.05
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_14_/Q (fd4qd1_hd)           0.1573               0.9250    0.4198     1.1698 f    (991.72,246.90)                       1.05
  khu_sensor_top/sensor_core/r_uart_data_rx[14] (net)     3   0.0092                             0.9250    0.0000     1.1698 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U381/A (scg2d2_hd)                   0.0000    0.1573    0.0000     0.9250    0.0001 *   1.1698 f    (992.17,250.83)                       1.05
  khu_sensor_top/sensor_core/U381/Y (scg2d2_hd)                             0.0940               0.9250    0.2262     1.3960 f    (990.84,250.45)                       1.05
  khu_sensor_top/sensor_core/n621 (net)         1       0.0043                                   0.9250    0.0000     1.3960 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_14_/D (fd4qd1_hd)   0.0000   0.0940   0.0000     0.9250    0.0000 *   1.3960 f    (1000.16,247.31)                      1.05
  data arrival time                                                                                                   1.3960                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_14_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0647     1.0547                                            
  data required time                                                                                                  1.0547                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0547                                            
  data arrival time                                                                                                  -1.3960                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3413                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_31_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_39_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_31_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (880.92,293.60)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_31_/Q (fd4qd1_hd)   0.1381             0.9250    0.4064     1.1564 f    (890.96,293.93)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[31] (net)     2   0.0072                   0.9250    0.0000     1.1564 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U73/E (scg5d1_hd)                0.0000    0.1381    0.0000     0.9250    0.0000 *   1.1564 f    (892.67,290.55)                       1.05
  khu_sensor_top/uart_controller/U73/Y (scg5d1_hd)                          0.1277               0.9250    0.2339     1.3903 f    (896.75,290.11)                       1.05
  khu_sensor_top/uart_controller/n126 (net)     1       0.0025                                   0.9250    0.0000     1.3903 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_39_/D (fd4qd1_hd)   0.0000   0.1277   0.0000   0.9250   0.0000 *   1.3903 f (885.16,286.33)                   1.05
  data arrival time                                                                                                   1.3903                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_39_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0579     1.0479                                            
  data required time                                                                                                  1.0479                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0479                                            
  data arrival time                                                                                                  -1.3903                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3424                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_25_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_33_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_25_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (919.48,319.24)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_25_/Q (fd4qd1_hd)   0.1379             0.9250    0.4062     1.1562 f    (909.44,318.90)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[25] (net)     2   0.0072                   0.9250    0.0000     1.1562 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U79/E (scg5d1_hd)                0.0000    0.1379    0.0000     0.9250    0.0001 *   1.1563 f    (901.13,312.15)                       1.05
  khu_sensor_top/uart_controller/U79/Y (scg5d1_hd)                          0.1280               0.9250    0.2340     1.3903 f    (897.05,311.71)                       1.05
  khu_sensor_top/uart_controller/n132 (net)     1       0.0025                                   0.9250    0.0000     1.3903 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_33_/D (fd4qd1_hd)   0.0000   0.1280   0.0000   0.9250   0.0001 *   1.3903 f (913.04,304.91)                   1.05
  data arrival time                                                                                                   1.3903                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_33_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0578     1.0478                                            
  data required time                                                                                                  1.0478                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0478                                            
  data arrival time                                                                                                  -1.3903                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3425                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_2_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (848.80,254.45)        i              1.05
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_2_/Q (fd4qd1_hd)            0.1984               0.9250    0.4459     1.1959 f    (858.84,254.10)                       1.05
  khu_sensor_top/sensor_core/r_ads_reg_addr[2] (net)     2   0.0138                              0.9250    0.0000     1.1959 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U36/A (scg14d1_hd)                   0.0000    0.1984    0.0000     0.9250    0.0000 *   1.1960 f    (856.08,258.79)                       1.05
  khu_sensor_top/sensor_core/U36/Y (scg14d1_hd)                             0.0993               0.9250    0.2017     1.3977 f    (855.14,257.34)                       1.05
  khu_sensor_top/sensor_core/n408 (net)         1       0.0025                                   0.9250    0.0000     1.3977 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_2_/D (fd4qd1_hd)   0.0000   0.0993    0.0000     0.9250    0.0000 *   1.3977 f    (850.40,254.51)                       1.05
  data arrival time                                                                                                   1.3977                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_2_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0637     1.0537                                            
  data required time                                                                                                  1.0537                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0537                                            
  data arrival time                                                                                                  -1.3977                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3440                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_15_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_7_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (933.28,290.45)      i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_7_/Q (fd4qd1_hd)   0.1458              0.9250    0.4118     1.1618 f    (943.32,290.11)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[7] (net)     2   0.0080                    0.9250    0.0000     1.1618 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U97/E (scg5d1_hd)                0.0000    0.1458    0.0000     0.9250    0.0000 *   1.1618 f    (953.83,297.75)                       1.05
  khu_sensor_top/uart_controller/U97/Y (scg5d1_hd)                          0.1203               0.9250    0.2320     1.3938 f    (957.91,297.31)                       1.05
  khu_sensor_top/uart_controller/n150 (net)     1       0.0020                                   0.9250    0.0000     1.3938 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_15_/D (fd4qd1_hd)   0.0000   0.1203   0.0000   0.9250   0.0000 *   1.3938 f (945.00,293.53)                   1.05
  data arrival time                                                                                                   1.3938                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_15_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0594     1.0494                                            
  data required time                                                                                                  1.0494                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0494                                            
  data arrival time                                                                                                  -1.3938                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3444                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_45_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_45_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_45_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000     0.7500 r    (882.96,290.45)        i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_45_/Q (fd4qd1_hd)           0.1429               0.9250    0.4097     1.1597 f    (872.92,290.11)                       1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[45] (net)     2   0.0077                             0.9250    0.0000     1.1597 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[45] (sensor_core)                                    0.9250    0.0000     1.1597 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[45] (net)               0.0077                                   0.9250    0.0000     1.1597 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[45] (uart_controller)                            0.9250    0.0000     1.1597 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[45] (net)   0.0077                               0.9250    0.0000     1.1597 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U67/D (scg5d1_hd)                0.0000    0.1429    0.0000     0.9250    0.0001 *   1.1598 f    (902.39,286.58)                       1.05
  khu_sensor_top/uart_controller/U67/Y (scg5d1_hd)                          0.1222               0.9250    0.2338     1.3936 f    (903.79,286.73)                       1.05
  khu_sensor_top/uart_controller/n120 (net)     1       0.0022                                   0.9250    0.0000     1.3936 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_45_/D (fd4qd1_hd)   0.0000   0.1222   0.0000   0.9250   0.0000 *   1.3937 f (906.28,279.13)                   1.05
  data arrival time                                                                                                   1.3937                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_45_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0590     1.0490                                            
  data required time                                                                                                  1.0490                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0490                                            
  data arrival time                                                                                                  -1.3937                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3446                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (970.68,340.85)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_0_/Q (fd4qd1_hd)      0.1625               0.9250    0.4234     1.1734 f    (980.72,340.51)                       1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0[0] (net)     2   0.0098                        0.9250    0.0000     1.1734 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U236/A (scg2d2_hd)                   0.0000    0.1625    0.0000     0.9250    0.0000 *   1.1735 f    (983.37,333.21)                       1.05
  khu_sensor_top/sensor_core/U236/Y (scg2d2_hd)                             0.0932               0.9250    0.2268     1.4002 f    (982.03,333.59)                       1.05
  khu_sensor_top/sensor_core/n584 (net)         1       0.0042                                   0.9250    0.0000     1.4002 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_0_/D (fd4qd1_hd)   0.0000   0.0932   0.0000   0.9250   0.0000 *   1.4002 f    (988.28,329.53)                       1.05
  data arrival time                                                                                                   1.4002                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_0_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0649     1.0549                                            
  data required time                                                                                                  1.0549                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0549                                            
  data arrival time                                                                                                  -1.4002                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3454                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_26_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_26_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_26_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (878.28,319.24)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_26_/Q (fd4qd1_hd)   0.1188             0.9250    0.3929     1.1429 f    (888.32,318.90)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[26] (net)     2   0.0052                   0.9250    0.0000     1.1429 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U86/B (scg5d1_hd)                0.0000    0.1188    0.0000     0.9250    0.0001 *   1.1429 f    (896.20,315.09)                       1.05
  khu_sensor_top/uart_controller/U86/Y (scg5d1_hd)                          0.1583               0.9250    0.2452     1.3881 f    (893.09,315.53)                       1.05
  khu_sensor_top/uart_controller/n139 (net)     1       0.0044                                   0.9250    0.0000     1.3881 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_26_/D (fd4qd1_hd)   0.0000   0.1583   0.0000   0.9250   0.0000 *   1.3882 f (879.88,319.31)                   1.05
  data arrival time                                                                                                   1.3882                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_26_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0517     1.0417                                            
  data required time                                                                                                  1.0417                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0417                                            
  data arrival time                                                                                                  -1.3882                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3465                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_13_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_5_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (942.96,300.80)      i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_5_/Q (fd4qd1_hd)   0.1416              0.9250    0.4088     1.1588 f    (953.00,301.14)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[5] (net)     2   0.0076                    0.9250    0.0000     1.1588 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U99/E (scg5d1_hd)                0.0000    0.1416    0.0000     0.9250    0.0001 *   1.1589 f    (951.63,312.15)                       1.05
  khu_sensor_top/uart_controller/U99/Y (scg5d1_hd)                          0.1286               0.9250    0.2354     1.3942 f    (955.71,311.71)                       1.05
  khu_sensor_top/uart_controller/n152 (net)     1       0.0026                                   0.9250    0.0000     1.3942 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_13_/D (fd4qd1_hd)   0.0000   0.1286   0.0000   0.9250   0.0000 *   1.3943 f (962.32,304.91)                   1.05
  data arrival time                                                                                                   1.3943                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_13_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0577     1.0477                                            
  data required time                                                                                                  1.0477                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0477                                            
  data arrival time                                                                                                  -1.3943                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3465                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (987.40,343.99)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_3_/Q (fd4qd1_hd)      0.1659               0.9250    0.4257     1.1757 f    (997.44,344.33)                       1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0[3] (net)     2   0.0102                        0.9250    0.0000     1.1757 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U239/A (scg2d2_hd)                   0.0000    0.1659    0.0000     0.9250    0.0000 *   1.1757 f    (995.67,337.23)                       1.05
  khu_sensor_top/sensor_core/U239/Y (scg2d2_hd)                             0.0919               0.9250    0.2263     1.4021 f    (997.01,336.85)                       1.05
  khu_sensor_top/sensor_core/n581 (net)         1       0.0039                                   0.9250    0.0000     1.4021 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_3_/D (fd4qd1_hd)   0.0000   0.0919   0.0000   0.9250   0.0000 *   1.4021 f    (1006.32,333.71)                      1.05
  data arrival time                                                                                                   1.4021                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_3_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0652     1.0552                                            
  data required time                                                                                                  1.0552                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0552                                            
  data arrival time                                                                                                  -1.4021                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3469                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_11_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (980.20,297.64)      i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_3_/Q (fd4qd1_hd)   0.1381              0.9250    0.4064     1.1564 f    (970.16,297.30)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[3] (net)     2   0.0072                    0.9250    0.0000     1.1564 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U101/E (scg5d1_hd)               0.0000    0.1381    0.0000     0.9250    0.0000 *   1.1564 f    (975.39,304.95)                       1.05
  khu_sensor_top/uart_controller/U101/Y (scg5d1_hd)                         0.1338               0.9250    0.2372     1.3936 f    (979.47,304.51)                       1.05
  khu_sensor_top/uart_controller/n154 (net)     1       0.0029                                   0.9250    0.0000     1.3936 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_11_/D (fd4qd1_hd)   0.0000   0.1338   0.0000   0.9250   0.0000 *   1.3937 f (966.12,304.91)                   1.05
  data arrival time                                                                                                   1.3937                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_11_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0567     1.0467                                            
  data required time                                                                                                  1.0467                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0467                                            
  data arrival time                                                                                                  -1.3937                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3470                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1007.92,379.99)       i              1.05
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/Q (fd4qd1_hd)        0.1774               0.9250    0.4328     1.1828 f    (997.88,380.33)                       1.05
  khu_sensor_top/sensor_core/r_mpr_second_param[1] (net)     2   0.0114                          0.9250    0.0000     1.1828 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U81/B (scg14d1_hd)                   0.0000    0.1774    0.0000     0.9250    0.0000 *   1.1828 f    (994.75,376.88)                       1.05
  khu_sensor_top/sensor_core/U81/Y (scg14d1_hd)                             0.1109               0.9250    0.2166     1.3994 f    (993.30,377.10)                       1.05
  khu_sensor_top/sensor_core/n446 (net)         1       0.0033                                   0.9250    0.0000     1.3994 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/D (fd4qd1_hd)   0.0000   0.1109   0.0000   0.9250   0.0000 *   1.3994 f    (1006.32,379.93)                      1.05
  data arrival time                                                                                                   1.3994                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0613     1.0513                                            
  data required time                                                                                                  1.0513                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0513                                            
  data arrival time                                                                                                  -1.3994                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3481                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_44_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_52_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_44_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (894.12,271.99)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_44_/Q (fd4qd1_hd)   0.1744             0.9250    0.4310     1.1810 f    (904.16,272.33)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[44] (net)     2   0.0111                   0.9250    0.0000     1.1810 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U25/B (nd2d1_hd)                 0.0000    0.1744    0.0000     0.9250    0.0000 *   1.1810 f    (902.84,264.83)                       1.05
  khu_sensor_top/uart_controller/U25/Y (nd2d1_hd)                           0.2023               0.9250    0.1375     1.3186 r    (902.25,264.60)                       1.05
  khu_sensor_top/uart_controller/n42 (net)      1       0.0070                                   0.9250    0.0000     1.3186 r    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U55/C (scg14d1_hd)               0.0000    0.2023    0.0000     0.9250    0.0000 *   1.3186 r    (900.11,254.47)                       1.05
  khu_sensor_top/uart_controller/U55/Y (scg14d1_hd)                         0.0951               0.9250    0.0845     1.4031 f    (899.50,254.70)                       1.05
  khu_sensor_top/uart_controller/n113 (net)     1       0.0025                                   0.9250    0.0000     1.4031 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_52_/D (fd4qd1_hd)   0.0000   0.0951   0.0000   0.9250   0.0000 *   1.4031 f (899.68,247.31)                   1.05
  data arrival time                                                                                                   1.4031                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_52_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0645     1.0545                                            
  data required time                                                                                                  1.0545                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0545                                            
  data arrival time                                                                                                  -1.4031                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3486                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_33_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_41_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_33_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (914.64,304.85)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_33_/Q (fd4qd1_hd)   0.1463             0.9250    0.4121     1.1621 f    (904.60,304.51)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[33] (net)     2   0.0081                   0.9250    0.0000     1.1621 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U71/E (scg5d1_hd)                0.0000    0.1463    0.0000     0.9250    0.0000 *   1.1621 f    (902.45,293.49)                       1.05
  khu_sensor_top/uart_controller/U71/Y (scg5d1_hd)                          0.1260               0.9250    0.2352     1.3974 f    (898.37,293.93)                       1.05
  khu_sensor_top/uart_controller/n124 (net)     1       0.0024                                   0.9250    0.0000     1.3974 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_41_/D (fd4qd1_hd)   0.0000   0.1260   0.0000   0.9250   0.0001 *   1.3974 f (913.04,286.33)                   1.05
  data arrival time                                                                                                   1.3974                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_41_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0583     1.0483                                            
  data required time                                                                                                  1.0483                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0483                                            
  data arrival time                                                                                                  -1.3974                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3492                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_4_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (893.68,228.79)        i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_4_/Q (fd4qd1_hd)        0.1589               0.9250    0.4209     1.1709 f    (903.72,229.13)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx[4] (net)     2   0.0094                          0.9250    0.0000     1.1709 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/i_Tx_Byte[4] (uart_tx)                                  0.9250    0.0000     1.1709 f    (netlink)                             
  khu_sensor_top/uart_controller/uart_tx/i_Tx_Byte[4] (net)   0.0094                             0.9250    0.0000     1.1709 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/U60/B (scg2d2_hd)        0.0000    0.1589    0.0000     0.9250    0.0000 *   1.1710 f    (904.55,211.13)                       1.05
  khu_sensor_top/uart_controller/uart_tx/U60/Y (scg2d2_hd)                  0.0852               0.9250    0.2354     1.4064 f    (902.40,211.19)                       1.05
  khu_sensor_top/uart_controller/uart_tx/n66 (net)     1   0.0026                                0.9250    0.0000     1.4064 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_4_/D (fd4qd1_hd)   0.0000   0.0852   0.0000   0.9250   0.0000 *   1.4064 f (902.32,207.13)                       1.05
  data arrival time                                                                                                   1.4064                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_4_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0665     1.0565                                            
  data required time                                                                                                  1.0565                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0565                                            
  data arrival time                                                                                                  -1.4064                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3499                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_34_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_42_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_34_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (881.36,304.85)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_34_/Q (fd4qd1_hd)   0.1387             0.9250    0.4068     1.1568 f    (891.40,304.51)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[34] (net)     2   0.0073                   0.9250    0.0000     1.1568 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U70/E (scg5d1_hd)                0.0000    0.1387    0.0000     0.9250    0.0002 *   1.1570 f    (894.53,254.55)                       1.05
  khu_sensor_top/uart_controller/U70/Y (scg5d1_hd)                          0.1368               0.9250    0.2391     1.3961 f    (890.45,254.11)                       1.05
  khu_sensor_top/uart_controller/n123 (net)     1       0.0031                                   0.9250    0.0000     1.3961 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_42_/D (fd4qd1_hd)   0.0000   0.1368   0.0000   0.9250   0.0000 *   1.3961 f (889.12,247.31)                   1.05
  data arrival time                                                                                                   1.3961                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_42_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0561     1.0461                                            
  data required time                                                                                                  1.0461                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0461                                            
  data arrival time                                                                                                  -1.3961                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3500                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (997.96,372.80)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_/Q (fd4qd1_hd)         0.1368               0.9250    0.4055     1.1555 f    (1008.00,373.14)                      1.05
  khu_sensor_top/sensor_core/n911 (net)         2       0.0071                                   0.9250    0.0000     1.1555 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U369/D0 (mx2d1_hd)                   0.0000    0.1368    0.0000     0.9250    0.0000 *   1.1555 f    (1007.12,365.49)                      1.05
  khu_sensor_top/sensor_core/U369/Y (mx2d1_hd)                              0.1248               0.9250    0.2431     1.3986 f    (1004.51,365.71)                      1.05
  khu_sensor_top/sensor_core/n910 (net)         1       0.0038                                   0.9250    0.0000     1.3986 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_/D (fd4qd1_hd)   0.0000   0.1248   0.0000   0.9250    0.0000 *   1.3986 f    (999.56,372.73)                       1.05
  data arrival time                                                                                                   1.3986                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0585     1.0485                                            
  data required time                                                                                                  1.0485                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0485                                            
  data arrival time                                                                                                  -1.3986                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3501                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_31_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_31_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_31_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (880.92,293.60)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_31_/Q (fd4qd1_hd)   0.1381             0.9250    0.4064     1.1564 f    (890.96,293.93)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[31] (net)     2   0.0072                   0.9250    0.0000     1.1564 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U81/B (scg5d1_hd)                0.0000    0.1381    0.0000     0.9250    0.0000 *   1.1564 f    (895.32,293.49)                       1.05
  khu_sensor_top/uart_controller/U81/Y (scg5d1_hd)                          0.1381               0.9250    0.2396     1.3960 f    (892.21,293.93)                       1.05
  khu_sensor_top/uart_controller/n134 (net)     1       0.0032                                   0.9250    0.0000     1.3960 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_31_/D (fd4qd1_hd)   0.0000   0.1381   0.0000   0.9250   0.0000 *   1.3960 f (882.52,293.53)                   1.05
  data arrival time                                                                                                   1.3960                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_31_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0558     1.0458                                            
  data required time                                                                                                  1.0458                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0458                                            
  data arrival time                                                                                                  -1.3960                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3502                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_7_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (862.44,271.99)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_7_/Q (fd4qd1_hd)            0.1411               0.9250    0.4084     1.1584 f    (872.48,272.33)                       1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr[7] (net)     2   0.0075                              0.9250    0.0000     1.1584 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U406/C (scg2d2_hd)                   0.0000    0.1411    0.0000     0.9250    0.0000 *   1.1585 f    (868.31,269.31)                       1.05
  khu_sensor_top/sensor_core/U406/Y (scg2d2_hd)                             0.0841               0.9250    0.2492     1.4077 f    (866.32,268.79)                       1.05
  khu_sensor_top/sensor_core/n465 (net)         1       0.0024                                   0.9250    0.0000     1.4077 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_7_/D (fd4qd1_hd)   0.0000   0.0841    0.0000     0.9250    0.0000 *   1.4077 f    (864.04,271.93)                       1.05
  data arrival time                                                                                                   1.4077                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_7_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0667     1.0567                                            
  data required time                                                                                                  1.0567                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0567                                            
  data arrival time                                                                                                  -1.4077                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3510                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_53_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_53_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_53_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (909.96,247.24)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_53_/Q (fd4qd1_hd)   0.2103             0.9250    0.4533     1.2033 f    (920.00,246.90)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[53] (net)     3   0.0152                   0.9250    0.0000     1.2033 f    [0.01,0.02]                           
  khu_sensor_top/uart_controller/U53/A (scg14d1_hd)               0.0000    0.2103    0.0000     0.9250    0.0000 *   1.2034 f    (911.08,251.59)                       1.05
  khu_sensor_top/uart_controller/U53/Y (scg14d1_hd)                         0.0963               0.9250    0.2029     1.4063 f    (910.14,250.14)                       1.05
  khu_sensor_top/uart_controller/n112 (net)     1       0.0023                                   0.9250    0.0000     1.4063 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_53_/D (fd4qd1_hd)   0.0000   0.0963   0.0000   0.9250   0.0000 *   1.4063 f (911.56,247.31)                   1.05
  data arrival time                                                                                                   1.4063                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_53_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0643     1.0543                                            
  data required time                                                                                                  1.0543                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0543                                            
  data arrival time                                                                                                  -1.4063                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3520                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_5_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (987.84,355.24)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_5_/Q (fd4qd1_hd)      0.1709               0.9250    0.4288     1.1788 f    (997.88,354.90)                       1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0[5] (net)     2   0.0107                        0.9250    0.0000     1.1788 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U241/A (scg2d2_hd)                   0.0000    0.1709    0.0000     0.9250    0.0000 *   1.1789 f    (995.23,347.61)                       1.05
  khu_sensor_top/sensor_core/U241/Y (scg2d2_hd)                             0.0930               0.9250    0.2285     1.4073 f    (996.57,347.99)                       1.05
  khu_sensor_top/sensor_core/n579 (net)         1       0.0041                                   0.9250    0.0000     1.4073 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_5_/D (fd4qd1_hd)   0.0000   0.0930   0.0000   0.9250   0.0000 *   1.4074 f    (1006.32,343.93)                      1.05
  data arrival time                                                                                                   1.4074                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_5_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0649     1.0549                                            
  data required time                                                                                                  1.0549                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0549                                            
  data arrival time                                                                                                  -1.4074                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3524                                            


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (945.60,218.45)        i              1.05
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/Q (fd4qd1_hd)        0.2080               0.9250    0.4519     1.2019 f    (955.64,218.10)                       1.05
  khu_sensor_top/uart_controller/r_data_counter_0_ (net)     4   0.0149                          0.9250    0.0000     1.2019 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U17/A (ao22d1_hd)                0.0000    0.2080    0.0000     0.9250    0.0001 *   1.2021 f    (949.11,221.57)                       1.05
  khu_sensor_top/uart_controller/U17/Y (ao22d1_hd)                          0.2421               0.9250    0.1506     1.3526 r    (948.85,221.54)                       1.05
  khu_sensor_top/uart_controller/n92 (net)      1       0.0037                                   0.9250    0.0000     1.3526 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/D (fd4qd1_hd)   0.0000   0.2421   0.0000   0.9250   0.0000 *   1.3527 r    (947.20,218.51)                       1.05
  data arrival time                                                                                                   1.3527                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3527                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3527                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (994.28,293.60)        i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_1_/Q (fd4qd1_hd)            0.1203               0.9250    0.3940     1.1440 f    (984.24,293.93)                       1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[1] (net)     2   0.0053                              0.9250    0.0000     1.1440 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U293/A (scg6d1_hd)                   0.0000    0.1203    0.0000     0.9250    0.0000 *   1.1440 f    (994.03,300.74)                       1.05
  khu_sensor_top/sensor_core/U293/Y (scg6d1_hd)                             0.1150               0.9250    0.2594     1.4034 f    (992.60,301.02)                       1.05
  khu_sensor_top/sensor_core/n556 (net)         1       0.0040                                   0.9250    0.0000     1.4034 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_1_/D (fd4qd1_hd)   0.0000   0.1150    0.0000     0.9250    0.0000 *   1.4035 f    (992.68,293.53)                       1.05
  data arrival time                                                                                                   1.4035                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_1_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0605     1.0505                                            
  data required time                                                                                                  1.0505                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0505                                            
  data arrival time                                                                                                  -1.4035                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3530                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_27_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_27_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_27_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (880.92,326.45)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_27_/Q (fd4qd1_hd)   0.1189             0.9250    0.3930     1.1430 f    (890.96,326.11)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[27] (net)     2   0.0052                   0.9250    0.0000     1.1430 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U85/B (scg5d1_hd)                0.0000    0.1189    0.0000     0.9250    0.0000 *   1.1430 f    (892.24,319.35)                       1.05
  khu_sensor_top/uart_controller/U85/Y (scg5d1_hd)                          0.1673               0.9250    0.2503     1.3932 f    (889.13,318.91)                       1.05
  khu_sensor_top/uart_controller/n138 (net)     1       0.0050                                   0.9250    0.0000     1.3932 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_27_/D (fd4qd1_hd)   0.0000   0.1673   0.0000   0.9250   0.0000 *   1.3933 f (882.52,326.51)                   1.05
  data arrival time                                                                                                   1.3933                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_27_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0499     1.0399                                            
  data required time                                                                                                  1.0399                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0399                                            
  data arrival time                                                                                                  -1.3933                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3534                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (990.76,387.20)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_/Q (fd4qd1_hd)        0.1741               0.9250    0.4308     1.1808 f    (980.72,387.54)                       1.05
  khu_sensor_top/sensor_core/r_mpr_second_param[4] (net)     2   0.0111                          0.9250    0.0000     1.1808 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U74/B (scg14d1_hd)                   0.0000    0.1741    0.0000     0.9250    0.0000 *   1.1809 f    (984.19,384.08)                       1.05
  khu_sensor_top/sensor_core/U74/Y (scg14d1_hd)                             0.1203               0.9250    0.2219     1.4028 f    (982.74,384.30)                       1.05
  khu_sensor_top/sensor_core/n440 (net)         1       0.0042                                   0.9250    0.0000     1.4028 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_/D (fd4qd1_hd)   0.0000   0.1203   0.0000   0.9250   0.0000 *   1.4028 f    (989.16,387.13)                       1.05
  data arrival time                                                                                                   1.4028                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0594     1.0494                                            
  data required time                                                                                                  1.0494                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0494                                            
  data arrival time                                                                                                  -1.4028                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3534                                            


  Startpoint: khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_2_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (868.16,207.20)     i              1.05
  khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_2_/Q (fd4qd1_hd)   0.1598             0.9250    0.4215     1.1715 f    (878.20,207.54)                       1.05
  khu_sensor_top/uart_controller/uart_tx/r_Clock_Count[2] (net)     2   0.0095                   0.9250    0.0000     1.1715 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/U53/B (scg2d2_hd)        0.0000    0.1598    0.0000     0.9250    0.0000 *   1.1716 f    (878.59,203.93)                       1.05
  khu_sensor_top/uart_controller/uart_tx/U53/Y (scg2d2_hd)                  0.0885               0.9250    0.2385     1.4100 f    (876.43,203.99)                       1.05
  khu_sensor_top/uart_controller/uart_tx/n75 (net)     1   0.0031                                0.9250    0.0000     1.4100 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_2_/D (fd4qd1_hd)   0.0000   0.0885   0.0000   0.9250   0.0000 *   1.4101 f (869.76,207.13)                   1.05
  data arrival time                                                                                                   1.4101                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_tx/r_Clock_Count_reg_2_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0658     1.0558                                            
  data required time                                                                                                  1.0558                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0558                                            
  data arrival time                                                                                                  -1.4101                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3542                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_10_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_10_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_10_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000     0.7500 r    (961.44,268.85)        i              1.05
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_10_/Q (fd4qd1_hd)           0.1671               0.9250    0.4264     1.1764 f    (971.48,268.51)                       1.05
  khu_sensor_top/sensor_core/r_uart_data_rx[10] (net)     3   0.0103                             0.9250    0.0000     1.1764 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U378/A (scg2d2_hd)                   0.0000    0.1671    0.0000     0.9250    0.0000 *   1.1765 f    (975.01,268.41)                       1.05
  khu_sensor_top/sensor_core/U378/Y (scg2d2_hd)                             0.0979               0.9250    0.2317     1.4082 f    (973.67,268.79)                       1.05
  khu_sensor_top/sensor_core/n625 (net)         1       0.0051                                   0.9250    0.0000     1.4082 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_10_/D (fd4qd1_hd)   0.0000   0.0979   0.0000     0.9250    0.0000 *   1.4082 f    (963.04,268.91)                       1.05
  data arrival time                                                                                                   1.4082                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_10_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0639     1.0539                                            
  data required time                                                                                                  1.0539                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0539                                            
  data arrival time                                                                                                  -1.4082                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3542                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (963.20,391.24)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_/Q (fd4qd1_hd)        0.1545               0.9250    0.4178     1.1678 f    (973.24,390.90)                       1.05
  khu_sensor_top/sensor_core/r_mpr_second_param[7] (net)     2   0.0089                          0.9250    0.0000     1.1678 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U427/B (scg2d2_hd)                   0.0000    0.1545    0.0000     0.9250    0.0000 *   1.1678 f    (973.63,394.51)                       1.05
  khu_sensor_top/sensor_core/U427/Y (scg2d2_hd)                             0.0923               0.9250    0.2416     1.4095 f    (971.47,394.45)                       1.05
  khu_sensor_top/sensor_core/n434 (net)         1       0.0039                                   0.9250    0.0000     1.4095 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_/D (fd4qd1_hd)   0.0000   0.0923   0.0000    0.9250    0.0000 *   1.4095 f    (983.00,394.33)                       1.05
  data arrival time                                                                                                   1.4095                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_/CK (fd4qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0651     1.0551                                            
  data required time                                                                                                  1.0551                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0551                                            
  data arrival time                                                                                                  -1.4095                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3544                                            


  Startpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_4_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (894.12,408.80)        i              1.05
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_4_/Q (fd4qd1_hd)         0.1549               0.9250    0.4181     1.1681 f    (904.16,409.14)                       1.05
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR[4] (net)     2   0.0090                           0.9250    0.0000     1.1681 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U256/B (scg2d2_hd)                   0.0000    0.1549    0.0000     0.9250    0.0000 *   1.1681 f    (904.99,398.33)                       1.05
  khu_sensor_top/sensor_core/U256/Y (scg2d2_hd)                             0.0916               0.9250    0.2416     1.4097 f    (902.84,398.39)                       1.05
  khu_sensor_top/sensor_core/n455 (net)         1       0.0039                                   0.9250    0.0000     1.4097 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_4_/D (fd4qd1_hd)   0.0000   0.0916   0.0000   0.9250    0.0000 *   1.4097 f    (895.72,408.73)                       1.05
  data arrival time                                                                                                   1.4097                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_4_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0652     1.0552                                            
  data required time                                                                                                  1.0552                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0552                                            
  data arrival time                                                                                                  -1.4097                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3545                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_5_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (944.12,304.85)        i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_5_/Q (fd4qd1_hd)            0.1298               0.9250    0.4006     1.1506 f    (934.08,304.51)                       1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[5] (net)     2   0.0063                              0.9250    0.0000     1.1506 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U290/A (scg6d1_hd)                   0.0000    0.1298    0.0000     0.9250    0.0000 *   1.1506 f    (932.86,304.89)                       1.05
  khu_sensor_top/sensor_core/U290/Y (scg6d1_hd)                             0.1091               0.9250    0.2567     1.4073 f    (931.44,304.62)                       1.05
  khu_sensor_top/sensor_core/n553 (net)         1       0.0033                                   0.9250    0.0000     1.4073 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_5_/D (fd4qd1_hd)   0.0000   0.1091    0.0000     0.9250    0.0000 *   1.4073 f    (942.52,304.91)                       1.05
  data arrival time                                                                                                   1.4073                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_5_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0617     1.0517                                            
  data required time                                                                                                  1.0517                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0517                                            
  data arrival time                                                                                                  -1.4073                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3556                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_32_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (924.32,312.05)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_/Q (fd4qd1_hd)   0.1214             0.9250    0.3947     1.1447 f    (914.28,311.70)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[24] (net)     2   0.0054                   0.9250    0.0000     1.1447 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U80/E (scg5d1_hd)                0.0000    0.1214    0.0000     0.9250    0.0000 *   1.1448 f    (913.45,312.15)                       1.05
  khu_sensor_top/uart_controller/U80/Y (scg5d1_hd)                          0.1670               0.9250    0.2509     1.3957 f    (909.37,311.71)                       1.05
  khu_sensor_top/uart_controller/n133 (net)     1       0.0051                                   0.9250    0.0000     1.3957 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_32_/D (fd4qd1_hd)   0.0000   0.1670   0.0000   0.9250   0.0000 *   1.3957 f (917.28,307.93)                   1.05
  data arrival time                                                                                                   1.3957                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_32_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0500     1.0400                                            
  data required time                                                                                                  1.0400                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0400                                            
  data arrival time                                                                                                  -1.3957                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3558                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (924.32,312.05)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_/Q (fd4qd1_hd)   0.1214             0.9250    0.3947     1.1447 f    (914.28,311.70)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[24] (net)     2   0.0054                   0.9250    0.0000     1.1447 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U88/B (scg5d1_hd)                0.0000    0.1214    0.0000     0.9250    0.0000 *   1.1448 f    (910.28,315.09)                       1.05
  khu_sensor_top/uart_controller/U88/Y (scg5d1_hd)                          0.1679               0.9250    0.2513     1.3961 f    (907.17,315.53)                       1.05
  khu_sensor_top/uart_controller/n141 (net)     1       0.0051                                   0.9250    0.0000     1.3961 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_/D (fd4qd1_hd)   0.0000   0.1679   0.0000   0.9250   0.0000 *   1.3962 f (922.72,312.11)                   1.05
  data arrival time                                                                                                   1.3962                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0498     1.0398                                            
  data required time                                                                                                  1.0398                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0398                                            
  data arrival time                                                                                                  -1.3962                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3564                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_25_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_25_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_25_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (919.48,319.24)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_25_/Q (fd4qd1_hd)   0.1379             0.9250    0.4062     1.1562 f    (909.44,318.90)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[25] (net)     2   0.0072                   0.9250    0.0000     1.1562 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U87/B (scg5d1_hd)                0.0000    0.1379    0.0000     0.9250    0.0000 *   1.1563 f    (906.76,312.15)                       1.05
  khu_sensor_top/uart_controller/U87/Y (scg5d1_hd)                          0.1467               0.9250    0.2442     1.4005 f    (903.65,311.71)                       1.05
  khu_sensor_top/uart_controller/n140 (net)     1       0.0037                                   0.9250    0.0000     1.4005 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_25_/D (fd4qd1_hd)   0.0000   0.1467   0.0000   0.9250   0.0000 *   1.4005 f (917.88,319.31)                   1.05
  data arrival time                                                                                                   1.4005                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_25_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0541     1.0441                                            
  data required time                                                                                                  1.0441                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0441                                            
  data arrival time                                                                                                  -1.4005                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3565                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_30_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_30_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_30_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (891.48,326.45)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_30_/Q (fd4qd1_hd)   0.1496             0.9250    0.4144     1.1644 f    (901.52,326.11)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[30] (net)     2   0.0084                   0.9250    0.0000     1.1644 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U82/B (scg5d1_hd)                0.0000    0.1496    0.0000     0.9250    0.0000 *   1.1644 f    (897.96,322.29)                       1.05
  khu_sensor_top/uart_controller/U82/Y (scg5d1_hd)                          0.1320               0.9250    0.2393     1.4037 f    (894.85,322.73)                       1.05
  khu_sensor_top/uart_controller/n135 (net)     1       0.0028                                   0.9250    0.0000     1.4037 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_30_/D (fd4qd1_hd)   0.0000   0.1320   0.0000   0.9250   0.0000 *   1.4037 f (893.08,326.51)                   1.05
  data arrival time                                                                                                   1.4037                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_30_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0570     1.0470                                            
  data required time                                                                                                  1.0470                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0470                                            
  data arrival time                                                                                                  -1.4037                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3567                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_30_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_38_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_30_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (891.48,326.45)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_30_/Q (fd4qd1_hd)   0.1496             0.9250    0.4144     1.1644 f    (901.52,326.11)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[30] (net)     2   0.0084                   0.9250    0.0000     1.1644 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U74/E (scg5d1_hd)                0.0000    0.1496    0.0000     0.9250    0.0000 *   1.1644 f    (900.15,315.09)                       1.05
  khu_sensor_top/uart_controller/U74/Y (scg5d1_hd)                          0.1339               0.9250    0.2405     1.4049 f    (904.23,315.53)                       1.05
  khu_sensor_top/uart_controller/n127 (net)     1       0.0029                                   0.9250    0.0000     1.4049 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_38_/D (fd4qd1_hd)   0.0000   0.1339   0.0000   0.9250   0.0000 *   1.4049 f (908.64,322.33)                   1.05
  data arrival time                                                                                                   1.4049                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_38_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0567     1.0467                                            
  data required time                                                                                                  1.0467                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0467                                            
  data arrival time                                                                                                  -1.4049                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3583                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_9_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_9_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_9_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (995.60,312.05)      i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_9_/Q (fd4qd1_hd)   0.1497              0.9250    0.4145     1.1645 f    (985.56,311.70)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[9] (net)     2   0.0084                    0.9250    0.0000     1.1645 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U103/B (scg5d1_hd)               0.0000    0.1497    0.0000     0.9250    0.0000 *   1.1645 f    (981.64,315.09)                       1.05
  khu_sensor_top/uart_controller/U103/Y (scg5d1_hd)                         0.1345               0.9250    0.2408     1.4053 f    (984.75,315.53)                       1.05
  khu_sensor_top/uart_controller/n156 (net)     1       0.0030                                   0.9250    0.0000     1.4053 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_9_/D (fd4qd1_hd)   0.0000   0.1345   0.0000   0.9250   0.0000 *   1.4053 f (994.00,312.11)                    1.05
  data arrival time                                                                                                   1.4053                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_9_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0565     1.0465                                            
  data required time                                                                                                  1.0465                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0465                                            
  data arrival time                                                                                                  -1.4053                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3588                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_4_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (893.68,228.79)        i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_4_/Q (fd4qd1_hd)        0.1589               0.9250    0.4209     1.1709 f    (903.72,229.13)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx[4] (net)     2   0.0094                          0.9250    0.0000     1.1709 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U33/B (scg2d2_hd)                0.0000    0.1589    0.0000     0.9250    0.0000 *   1.1710 f    (903.67,232.73)                       1.05
  khu_sensor_top/uart_controller/U33/Y (scg2d2_hd)                          0.0934               0.9250    0.2427     1.4137 f    (901.52,232.79)                       1.05
  khu_sensor_top/uart_controller/n84 (net)      1       0.0039                                   0.9250    0.0000     1.4137 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_4_/D (fd4qd1_hd)   0.0000   0.0934   0.0000   0.9250   0.0000 *   1.4137 f    (895.28,228.73)                       1.05
  data arrival time                                                                                                   1.4137                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_4_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0649     1.0549                                            
  data required time                                                                                                  1.0549                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0549                                            
  data arrival time                                                                                                  -1.4137                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3588                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_2_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1007.92,286.39)       i              1.05
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_2_/Q (fd4qd1_hd)        0.2048               0.9250    0.4499     1.1999 f    (997.88,286.73)                       1.05
  khu_sensor_top/sensor_core/r_uart_clk_counter[2] (net)     4   0.0145                          0.9250    0.0000     1.1999 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U505/A (ao22d1_hd)                   0.0000    0.2048    0.0000     0.9250    0.0000 *   1.1999 f    (996.19,286.38)                       1.05
  khu_sensor_top/sensor_core/U505/Y (ao22d1_hd)                             0.2563               0.9250    0.1592     1.3592 r    (995.93,286.33)                       1.05
  khu_sensor_top/sensor_core/n636 (net)         1       0.0045                                   0.9250    0.0000     1.3592 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_2_/D (fd4qd1_hd)   0.0000   0.2563   0.0000   0.9250   0.0000 *   1.3592 r    (1006.32,286.33)                      1.05
  data arrival time                                                                                                   1.3592                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_2_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3592                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3592                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1007.92,293.60)       i              1.05
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_1_/Q (fd4qd1_hd)        0.1858               0.9250    0.4381     1.1881 f    (997.88,293.93)                       1.05
  khu_sensor_top/sensor_core/r_uart_clk_counter[1] (net)     4   0.0124                          0.9250    0.0000     1.1881 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U507/B (ao22ad1_hd)                  0.0000    0.1858    0.0000     0.9250    0.0001 *   1.1882 f    (994.81,290.39)                       1.05
  khu_sensor_top/sensor_core/U507/Y (ao22ad1_hd)                            0.2607               0.9250    0.1720     1.3602 r    (995.50,290.42)                       1.05
  khu_sensor_top/sensor_core/n637 (net)         1       0.0046                                   0.9250    0.0000     1.3602 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_1_/D (fd4qd1_hd)   0.0000   0.2607   0.0000   0.9250   0.0000 *   1.3602 r    (1006.32,293.53)                      1.05
  data arrival time                                                                                                   1.3602                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_1_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3602                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3602                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_7_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (826.80,264.80)        i              1.05
  khu_sensor_top/sensor_core/r_ads_second_param_reg_7_/Q (fd4qd1_hd)        0.1633               0.9250    0.4240     1.1740 f    (836.84,265.14)                       1.05
  khu_sensor_top/sensor_core/r_ads_second_param[7] (net)     2   0.0099                          0.9250    0.0000     1.1740 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U473/B (scg2d2_hd)                   0.0000    0.1633    0.0000     0.9250    0.0001 *   1.1741 f    (813.47,272.11)                       1.05
  khu_sensor_top/sensor_core/U473/Y (scg2d2_hd)                             0.0931               0.9250    0.2411     1.4152 f    (811.32,272.05)                       1.05
  khu_sensor_top/sensor_core/n422 (net)         1       0.0035                                   0.9250    0.0000     1.4152 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_7_/D (fd4qd1_hd)   0.0000   0.0931   0.0000   0.9250    0.0000 *   1.4152 f    (806.12,271.93)                       1.05
  data arrival time                                                                                                   1.4152                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_7_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0649     1.0549                                            
  data required time                                                                                                  1.0549                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0549                                            
  data arrival time                                                                                                  -1.4152                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3603                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_47_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_47_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_47_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000     0.7500 r    (873.00,271.99)        i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_47_/Q (fd4qd1_hd)           0.1501               0.9250    0.4147     1.1647 f    (883.04,272.33)                       1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[47] (net)     2   0.0085                             0.9250    0.0000     1.1647 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[47] (sensor_core)                                    0.9250    0.0000     1.1647 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[47] (net)               0.0085                                   0.9250    0.0000     1.1647 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[47] (uart_controller)                            0.9250    0.0000     1.1647 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[47] (net)   0.0085                               0.9250    0.0000     1.1647 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U65/D (scg5d1_hd)                0.0000    0.1501    0.0000     0.9250    0.0001 *   1.1648 f    (897.11,264.98)                       1.05
  khu_sensor_top/uart_controller/U65/Y (scg5d1_hd)                          0.1343               0.9250    0.2422     1.4070 f    (898.51,265.13)                       1.05
  khu_sensor_top/uart_controller/n118 (net)     1       0.0029                                   0.9250    0.0000     1.4070 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_47_/D (fd4qd1_hd)   0.0000   0.1343   0.0000   0.9250   0.0000 *   1.4070 f (880.76,268.91)                   1.05
  data arrival time                                                                                                   1.4070                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_47_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0566     1.0466                                            
  data required time                                                                                                  1.0466                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0466                                            
  data arrival time                                                                                                  -1.4070                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3604                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_29_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_37_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_29_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (882.68,300.80)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_29_/Q (fd4qd1_hd)   0.1515             0.9250    0.4157     1.1657 f    (892.72,301.14)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[29] (net)     2   0.0086                   0.9250    0.0000     1.1657 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U75/E (scg5d1_hd)                0.0000    0.1515    0.0000     0.9250    0.0000 *   1.1658 f    (896.29,304.95)                       1.05
  khu_sensor_top/uart_controller/U75/Y (scg5d1_hd)                          0.1346               0.9250    0.2414     1.4071 f    (892.21,304.51)                       1.05
  khu_sensor_top/uart_controller/n128 (net)     1       0.0030                                   0.9250    0.0000     1.4071 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_37_/D (fd4qd1_hd)   0.0000   0.1346   0.0000   0.9250   0.0000 *   1.4072 f (902.92,300.73)                   1.05
  data arrival time                                                                                                   1.4072                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_37_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0565     1.0465                                            
  data required time                                                                                                  1.0465                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0465                                            
  data arrival time                                                                                                  -1.4072                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3606                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (825.76,261.64)        i              1.05
  khu_sensor_top/sensor_core/r_ads_second_param_reg_1_/Q (fd4qd1_hd)        0.1624               0.9250    0.4234     1.1734 f    (815.72,261.30)                       1.05
  khu_sensor_top/sensor_core/r_ads_second_param[1] (net)     2   0.0098                          0.9250    0.0000     1.1734 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U234/B (scg2d2_hd)                   0.0000    0.1624    0.0000     0.9250    0.0001 *   1.1734 f    (826.67,254.33)                       1.05
  khu_sensor_top/sensor_core/U234/Y (scg2d2_hd)                             0.0924               0.9250    0.2426     1.4161 f    (824.52,254.39)                       1.05
  khu_sensor_top/sensor_core/n490 (net)         1       0.0038                                   0.9250    0.0000     1.4161 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_second_param_reg_1_/D (fd4qd1_hd)   0.0000   0.0924   0.0000   0.9250   0.0000 *   1.4161 f    (824.16,261.71)                       1.05
  data arrival time                                                                                                   1.4161                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_1_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0651     1.0551                                            
  data required time                                                                                                  1.0551                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0551                                            
  data arrival time                                                                                                  -1.4161                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3610                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (930.04,319.24)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_0_/Q (fd4qd1_hd)            0.2194               0.9250    0.4590     1.2090 f    (920.00,318.90)                       1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr[0] (net)     2   0.0162                              0.9250    0.0000     1.2090 f    [0.01,0.02]                           
  khu_sensor_top/sensor_core/U148/A (scg14d1_hd)                  0.0000    0.2194    0.0000     0.9250    0.0000 *   1.2091 f    (926.91,316.39)                       1.05
  khu_sensor_top/sensor_core/U148/Y (scg14d1_hd)                            0.0979               0.9250    0.2064     1.4155 f    (925.98,314.94)                       1.05
  khu_sensor_top/sensor_core/n472 (net)         1       0.0024                                   0.9250    0.0000     1.4155 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_0_/D (fd4qd1_hd)   0.0000   0.0979    0.0000     0.9250    0.0000 *   1.4155 f    (928.44,319.31)                       1.05
  data arrival time                                                                                                   1.4155                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_0_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0639     1.0539                                            
  data required time                                                                                                  1.0539                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0539                                            
  data arrival time                                                                                                  -1.4155                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3616                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_6_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_6_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1007.92,384.05)       i              1.05
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_6_/Q (fd4qd1_hd)        0.1626               0.9250    0.4235     1.1735 f    (997.88,383.70)                       1.05
  khu_sensor_top/sensor_core/r_mpr_second_param[6] (net)     2   0.0098                          0.9250    0.0000     1.1735 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U421/B (scg2d2_hd)                   0.0000    0.1626    0.0000     0.9250    0.0001 *   1.1735 f    (994.85,394.51)                       1.05
  khu_sensor_top/sensor_core/U421/Y (scg2d2_hd)                             0.0924               0.9250    0.2436     1.4172 f    (997.01,394.45)                       1.05
  khu_sensor_top/sensor_core/n436 (net)         1       0.0040                                   0.9250    0.0000     1.4172 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_/D (fd4qd1_hd)   0.0000   0.0924   0.0000    0.9250    0.0000 *   1.4172 f    (1006.32,394.33)                      1.05
  data arrival time                                                                                                   1.4172                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_/CK (fd4qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0651     1.0551                                            
  data required time                                                                                                  1.0551                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0551                                            
  data arrival time                                                                                                  -1.4172                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3621                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_25_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (825.04,355.24)        i              1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_1_/Q (fd4qd1_hd)        0.1827               0.9250    0.4361     1.1861 f    (835.08,354.90)                       1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out[1] (net)     2   0.0120                          0.9250    0.0000     1.1861 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U295/A (scg2d2_hd)                   0.0000    0.1827    0.0000     0.9250    0.0001 *   1.1862 f    (846.53,344.43)                       1.05
  khu_sensor_top/sensor_core/U295/Y (scg2d2_hd)                             0.0933               0.9250    0.2314     1.4176 f    (845.20,344.05)                       1.05
  khu_sensor_top/sensor_core/n518 (net)         1       0.0042                                   0.9250    0.0000     1.4176 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_25_/D (fd4qd1_hd)   0.0000   0.0933   0.0000     0.9250    0.0000 *   1.4176 f    (845.12,358.33)                       1.05
  data arrival time                                                                                                   1.4176                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_25_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0649     1.0549                                            
  data required time                                                                                                  1.0549                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0549                                            
  data arrival time                                                                                                  -1.4176                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3627                                            


  Startpoint: khu_sensor_top/uart_controller/uart_tx/r_Bit_Index_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_Bit_Index_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_tx/r_Bit_Index_reg_2_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (959.08,204.04)       i              1.05
  khu_sensor_top/uart_controller/uart_tx/r_Bit_Index_reg_2_/Q (fd4qd1_hd)   0.1881               0.9250    0.4395     1.1895 f    (949.04,203.71)                       1.05
  khu_sensor_top/uart_controller/uart_tx/N18 (net)     3   0.0126                                0.9250    0.0000     1.1895 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/U41/C (ao21d1_hd)        0.0000    0.1881    0.0000     0.9250    0.0001 *   1.1896 f    (944.65,204.24)                       1.05
  khu_sensor_top/uart_controller/uart_tx/U41/Y (ao21d1_hd)                  0.1960               0.9250    0.1388     1.3284 r    (944.96,203.96)                       1.05
  khu_sensor_top/uart_controller/uart_tx/n44 (net)     1   0.0038                                0.9250    0.0000     1.3284 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/U40/C (ao21d1_hd)        0.0000    0.1960    0.0000     0.9250    0.0000 *   1.3284 r    (948.59,204.24)                       1.05
  khu_sensor_top/uart_controller/uart_tx/U40/Y (ao21d1_hd)                  0.1056               0.9250    0.0867     1.4152 f    (948.28,203.96)                       1.05
  khu_sensor_top/uart_controller/uart_tx/n62 (net)     1   0.0039                                0.9250    0.0000     1.4152 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/r_Bit_Index_reg_2_/D (fd4qd1_hd)   0.0000   0.1056   0.0000   0.9250   0.0000 *   1.4152 f (957.48,204.11)                     1.05
  data arrival time                                                                                                   1.4152                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_tx/r_Bit_Index_reg_2_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0624     1.0524                                            
  data required time                                                                                                  1.0524                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0524                                            
  data arrival time                                                                                                  -1.4152                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3628                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_28_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_28_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_28_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (915.52,293.60)     i              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_28_/Q (fd4qd1_hd)   0.1420             0.9250    0.4091     1.1591 f    (905.48,293.93)                       1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[28] (net)     2   0.0076                   0.9250    0.0000     1.1591 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U84/B (scg5d1_hd)                0.0000    0.1420    0.0000     0.9250    0.0000 *   1.1591 f    (904.56,290.55)                       1.05
  khu_sensor_top/uart_controller/U84/Y (scg5d1_hd)                          0.1509               0.9250    0.2476     1.4067 f    (901.45,290.11)                       1.05
  khu_sensor_top/uart_controller/n137 (net)     1       0.0040                                   0.9250    0.0000     1.4067 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_28_/D (fd4qd1_hd)   0.0000   0.1509   0.0000   0.9250   0.0000 *   1.4068 f (913.92,293.53)                   1.05
  data arrival time                                                                                                   1.4068                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_28_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0532     1.0432                                            
  data required time                                                                                                  1.0432                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0432                                            
  data arrival time                                                                                                  -1.4068                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3635                                            


  Startpoint: khu_sensor_top/uart_controller/r_lstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_lstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_lstate_reg_0_/CK (fd4qd1_hd)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (945.88,225.65)        i              1.05
  khu_sensor_top/uart_controller/r_lstate_reg_0_/Q (fd4qd1_hd)              0.1734               0.9250    0.4304     1.1804 f    (935.84,225.30)                       1.05
  khu_sensor_top/uart_controller/r_lstate[0] (net)     2   0.0110                                0.9250    0.0000     1.1804 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U138/A (ivd1_hd)                 0.0000    0.1734    0.0000     0.9250    0.0000 *   1.1804 f    (937.16,232.81)                       1.05
  khu_sensor_top/uart_controller/U138/Y (ivd1_hd)                           0.2026               0.9250    0.1311     1.3115 r    (937.59,232.67)                       1.05
  khu_sensor_top/uart_controller/n19 (net)      2       0.0087                                   0.9250    0.0000     1.3115 r    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U20/B (oa21d1_hd)                0.0000    0.2026    0.0000     0.9250    0.0000 *   1.3115 r    (938.22,232.43)                       1.05
  khu_sensor_top/uart_controller/U20/Y (oa21d1_hd)                          0.1035               0.9250    0.1055     1.4170 f    (939.50,232.77)                       1.05
  khu_sensor_top/uart_controller/n93 (net)      1       0.0027                                   0.9250    0.0000     1.4170 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_lstate_reg_0_/D (fd4qd1_hd)    0.0000    0.1035    0.0000     0.9250    0.0000 *   1.4170 f    (944.28,225.71)                       1.05
  data arrival time                                                                                                   1.4170                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_lstate_reg_0_/CK (fd4qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0628     1.0528                                            
  data required time                                                                                                  1.0528                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0528                                            
  data arrival time                                                                                                  -1.4170                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3642                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_4_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (976.84,358.39)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_4_/Q (fd4qd1_hd)      0.1997               0.9250    0.4467     1.1967 f    (986.88,358.73)                       1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0[4] (net)     2   0.0140                        0.9250    0.0000     1.1967 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U240/A (scg2d2_hd)                   0.0000    0.1997    0.0000     0.9250    0.0001 *   1.1968 f    (994.79,340.41)                       1.05
  khu_sensor_top/sensor_core/U240/Y (scg2d2_hd)                             0.0823               0.9250    0.2247     1.4215 f    (996.12,340.79)                       1.05
  khu_sensor_top/sensor_core/n580 (net)         1       0.0022                                   0.9250    0.0000     1.4215 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_4_/D (fd4qd1_hd)   0.0000   0.0823   0.0000   0.9250   0.0000 *   1.4216 f    (1006.32,340.91)                      1.05
  data arrival time                                                                                                   1.4216                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_4_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0671     1.0571                                            
  data required time                                                                                                  1.0571                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0571                                            
  data arrival time                                                                                                  -1.4216                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3645                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_15_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_15_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_15_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000     0.7500 r    (997.96,250.40)        i              1.05
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_15_/Q (fd4qd1_hd)           0.1733               0.9250    0.4303     1.1803 f    (1008.00,250.74)                      1.05
  khu_sensor_top/sensor_core/r_uart_data_rx[15] (net)     3   0.0110                             0.9250    0.0000     1.1803 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U382/A (scg2d2_hd)                   0.0000    0.1733    0.0000     0.9250    0.0001 *   1.1804 f    (995.67,250.83)                       1.05
  khu_sensor_top/sensor_core/U382/Y (scg2d2_hd)                             0.1032               0.9250    0.2373     1.4177 f    (997.01,250.45)                       1.05
  khu_sensor_top/sensor_core/n620 (net)         1       0.0061                                   0.9250    0.0000     1.4177 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_15_/D (fd4qd1_hd)   0.0000   0.1032   0.0000     0.9250    0.0000 *   1.4177 f    (999.56,250.33)                       1.05
  data arrival time                                                                                                   1.4177                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_15_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0629     1.0529                                            
  data required time                                                                                                  1.0529                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0529                                            
  data arrival time                                                                                                  -1.4177                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3648                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_28_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_28_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_28_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000     0.7500 r    (846.60,336.80)        i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_28_/Q (fd4qd1_hd)           0.1500               0.9250    0.4147     1.1647 f    (856.64,337.14)                       1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[28] (net)     2   0.0085                             0.9250    0.0000     1.1647 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U313/C (scg2d2_hd)                   0.0000    0.1500    0.0000     0.9250    0.0001 *   1.1648 f    (845.87,334.11)                       1.05
  khu_sensor_top/sensor_core/U313/Y (scg2d2_hd)                             0.0887               0.9250    0.2560     1.4208 f    (843.88,333.59)                       1.05
  khu_sensor_top/sensor_core/n515 (net)         1       0.0033                                   0.9250    0.0000     1.4208 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_28_/D (fd4qd1_hd)   0.0000   0.0887   0.0000     0.9250    0.0000 *   1.4208 f    (848.20,336.73)                       1.05
  data arrival time                                                                                                   1.4208                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_28_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0658     1.0558                                            
  data required time                                                                                                  1.0558                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0558                                            
  data arrival time                                                                                                  -1.4208                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3650                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_9_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_9_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_9_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (997.96,264.80)        i              1.05
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_9_/Q (fd4qd1_hd)            0.1673               0.9250    0.4266     1.1766 f    (1008.00,265.14)                      1.05
  khu_sensor_top/sensor_core/r_uart_data_rx[9] (net)     3   0.0103                              0.9250    0.0000     1.1766 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U488/A (scg2d2_hd)                   0.0000    0.1673    0.0000     0.9250    0.0001 *   1.1767 f    (994.79,261.21)                       1.05
  khu_sensor_top/sensor_core/U488/Y (scg2d2_hd)                             0.1087               0.9250    0.2405     1.4172 f    (996.12,261.59)                       1.05
  khu_sensor_top/sensor_core/n626 (net)         1       0.0071                                   0.9250    0.0000     1.4172 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_9_/D (fd4qd1_hd)   0.0000   0.1087    0.0000     0.9250    0.0000 *   1.4172 f    (999.56,264.73)                       1.05
  data arrival time                                                                                                   1.4172                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_9_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0618     1.0518                                            
  data required time                                                                                                  1.0518                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0518                                            
  data arrival time                                                                                                  -1.4172                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3654                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_49_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_49_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_49_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000     0.7500 r    (895.00,257.60)        i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_49_/Q (fd4qd1_hd)           0.1427               0.9250    0.4096     1.1596 f    (905.04,257.93)                       1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[49] (net)     2   0.0077                             0.9250    0.0000     1.1596 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U288/A (scg6d1_hd)                   0.0000    0.1427    0.0000     0.9250    0.0000 *   1.1596 f    (896.78,254.49)                       1.05
  khu_sensor_top/sensor_core/U288/Y (scg6d1_hd)                             0.1075               0.9250    0.2582     1.4179 f    (895.36,254.22)                       1.05
  khu_sensor_top/sensor_core/n551 (net)         1       0.0032                                   0.9250    0.0000     1.4179 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_49_/D (fd4qd1_hd)   0.0000   0.1075   0.0000     0.9250    0.0000 *   1.4179 f    (896.60,257.53)                       1.05
  data arrival time                                                                                                   1.4179                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_49_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0620     1.0520                                            
  data required time                                                                                                  1.0520                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0520                                            
  data arrival time                                                                                                  -1.4179                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3659                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (942.52,394.39)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_/Q (fd4qd1_hd)        0.1752               0.9250    0.4315     1.1815 f    (952.56,394.73)                       1.05
  khu_sensor_top/sensor_core/r_mpr_second_param[2] (net)     2   0.0112                          0.9250    0.0000     1.1815 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U412/B (scg2d2_hd)                   0.0000    0.1752    0.0000     0.9250    0.0000 *   1.1815 f    (965.27,394.51)                       1.05
  khu_sensor_top/sensor_core/U412/Y (scg2d2_hd)                             0.0865               0.9250    0.2407     1.4222 f    (963.11,394.45)                       1.05
  khu_sensor_top/sensor_core/n443 (net)         1       0.0029                                   0.9250    0.0000     1.4222 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_/D (fd4qd1_hd)   0.0000   0.0865   0.0000    0.9250    0.0000 *   1.4222 f    (961.28,401.53)                       1.05
  data arrival time                                                                                                   1.4222                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_/CK (fd4qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0662     1.0562                                            
  data required time                                                                                                  1.0562                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0562                                            
  data arrival time                                                                                                  -1.4222                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3660                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_46_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_46_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_46_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000     0.7500 r    (869.04,307.99)        i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_46_/Q (fd4qd1_hd)           0.1419               0.9250    0.4090     1.1590 f    (879.08,308.33)                       1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[46] (net)     2   0.0076                             0.9250    0.0000     1.1590 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[46] (sensor_core)                                    0.9250    0.0000     1.1590 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[46] (net)               0.0076                                   0.9250    0.0000     1.1590 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[46] (uart_controller)                            0.9250    0.0000     1.1590 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[46] (net)   0.0076                               0.9250    0.0000     1.1590 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U66/D (scg5d1_hd)                0.0000    0.1419    0.0000     0.9250    0.0001 *   1.1591 f    (903.71,308.17)                       1.05
  khu_sensor_top/uart_controller/U66/Y (scg5d1_hd)                          0.1529               0.9250    0.2502     1.4093 f    (905.11,308.33)                       1.05
  khu_sensor_top/uart_controller/n119 (net)     1       0.0041                                   0.9250    0.0000     1.4093 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_46_/D (fd4qd1_hd)   0.0000   0.1529   0.0000   0.9250   0.0000 *   1.4093 f (906.28,297.71)                   1.05
  data arrival time                                                                                                   1.4093                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_46_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0528     1.0428                                            
  data required time                                                                                                  1.0428                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0428                                            
  data arrival time                                                                                                  -1.4093                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3665                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (997.96,358.39)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/Q (fd4qd1_hd)         0.2216               0.9250    0.4604     1.2104 f    (1008.00,358.73)                      1.05
  khu_sensor_top/sensor_core/r_mpr_clk_counter[1] (net)     4   0.0164                           0.9250    0.0000     1.2104 f    [0.01,0.02]                           
  khu_sensor_top/sensor_core/U425/A (ao22d1_hd)                   0.0000    0.2216    0.0000     0.9250    0.0001 *   1.2105 f    (1002.35,362.46)                      1.05
  khu_sensor_top/sensor_core/U425/Y (ao22d1_hd)                             0.2438               0.9250    0.1562     1.3667 r    (1002.09,362.51)                      1.05
  khu_sensor_top/sensor_core/n610 (net)         1       0.0039                                   0.9250    0.0000     1.3667 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/D (fd4qd1_hd)   0.0000   0.2438   0.0000   0.9250    0.0000 *   1.3667 r    (999.56,358.33)                       1.05
  data arrival time                                                                                                   1.3667                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3667                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3667                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_7_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (987.40,358.39)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_7_/Q (fd4qd1_hd)      0.1909               0.9250    0.4413     1.1913 f    (997.44,358.73)                       1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0[7] (net)     2   0.0130                        0.9250    0.0000     1.1913 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U243/A (scg2d2_hd)                   0.0000    0.1909    0.0000     0.9250    0.0000 *   1.1913 f    (992.15,347.61)                       1.05
  khu_sensor_top/sensor_core/U243/Y (scg2d2_hd)                             0.0911               0.9250    0.2313     1.4226 f    (993.48,347.99)                       1.05
  khu_sensor_top/sensor_core/n577 (net)         1       0.0038                                   0.9250    0.0000     1.4226 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_7_/D (fd4qd1_hd)   0.0000   0.0911   0.0000   0.9250   0.0000 *   1.4227 f    (1006.32,351.13)                      1.05
  data arrival time                                                                                                   1.4227                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_7_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0653     1.0553                                            
  data required time                                                                                                  1.0553                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0553                                            
  data arrival time                                                                                                  -1.4227                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3673                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (863.60,297.64)        i              1.05
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_0_/Q (fd4qd1_hd)            0.2163               0.9250    0.4570     1.2070 f    (853.56,297.30)                       1.05
  khu_sensor_top/sensor_core/r_ads_reg_addr[0] (net)     2   0.0158                              0.9250    0.0000     1.2070 f    [0.01,0.02]                           
  khu_sensor_top/sensor_core/U34/A (scg14d1_hd)                   0.0000    0.2163    0.0000     0.9250    0.0000 *   1.2071 f    (851.48,296.45)                       1.05
  khu_sensor_top/sensor_core/U34/Y (scg14d1_hd)                             0.1083               0.9250    0.2123     1.4194 f    (852.42,297.90)                       1.05
  khu_sensor_top/sensor_core/n406 (net)         1       0.0033                                   0.9250    0.0000     1.4194 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_0_/D (fd4qd1_hd)   0.0000   0.1083    0.0000     0.9250    0.0000 *   1.4194 f    (862.00,297.71)                       1.05
  data arrival time                                                                                                   1.4194                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_0_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0618     1.0518                                            
  data required time                                                                                                  1.0518                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0518                                            
  data arrival time                                                                                                  -1.4194                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3676                                            


  Startpoint: khu_sensor_top/uart_controller/r_lstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_pstate_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_lstate_reg_0_/CK (fd4qd1_hd)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (945.88,225.65)        i              1.05
  khu_sensor_top/uart_controller/r_lstate_reg_0_/Q (fd4qd1_hd)              0.1734               0.9250    0.4304     1.1804 f    (935.84,225.30)                       1.05
  khu_sensor_top/uart_controller/r_lstate[0] (net)     2   0.0110                                0.9250    0.0000     1.1804 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U138/A (ivd1_hd)                 0.0000    0.1734    0.0000     0.9250    0.0000 *   1.1804 f    (937.16,232.81)                       1.05
  khu_sensor_top/uart_controller/U138/Y (ivd1_hd)                           0.2026               0.9250    0.1311     1.3115 r    (937.59,232.67)                       1.05
  khu_sensor_top/uart_controller/n19 (net)      2       0.0087                                   0.9250    0.0000     1.3115 r    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U130/B (oa21d1_hd)               0.0000    0.2026    0.0000     0.9250    0.0000 *   1.3115 r    (933.90,236.40)                       1.05
  khu_sensor_top/uart_controller/U130/Y (oa21d1_hd)                         0.1094               0.9250    0.1089     1.4204 f    (932.62,236.07)                       1.05
  khu_sensor_top/uart_controller/n168 (net)     1       0.0033                                   0.9250    0.0000     1.4204 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_pstate_reg_2_/D (fd4qd1_hd)    0.0000    0.1094    0.0000     0.9250    0.0000 *   1.4204 f    (926.96,225.71)                       1.05
  data arrival time                                                                                                   1.4204                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_pstate_reg_2_/CK (fd4qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0616     1.0516                                            
  data required time                                                                                                  1.0516                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0516                                            
  data arrival time                                                                                                  -1.4204                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3688                                            


  Startpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (928.00,401.60)        i              1.05
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_/Q (fd4qd1_hd)         0.1756               0.9250    0.4318     1.1818 f    (938.04,401.93)                       1.05
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR[7] (net)     2   0.0112                           0.9250    0.0000     1.1818 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U259/B (scg2d2_hd)                   0.0000    0.1756    0.0000     0.9250    0.0000 *   1.1818 f    (929.19,398.33)                       1.05
  khu_sensor_top/sensor_core/U259/Y (scg2d2_hd)                             0.0889               0.9250    0.2434     1.4252 f    (927.03,398.39)                       1.05
  khu_sensor_top/sensor_core/n449 (net)         1       0.0034                                   0.9250    0.0000     1.4252 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_/D (fd4qd1_hd)   0.0000   0.0889   0.0000   0.9250    0.0000 *   1.4253 f    (929.60,401.53)                       1.05
  data arrival time                                                                                                   1.4253                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0658     1.0558                                            
  data required time                                                                                                  1.0558                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0558                                            
  data arrival time                                                                                                  -1.4253                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3695                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250    0.0000     0.7500 r    (942.80,297.64)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg/Q (fd4qd1_hd)          0.1354               0.9250    0.4045     1.1545 f    (932.76,297.30)                       1.05
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode (net)     2   0.0069                            0.9250    0.0000     1.1545 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U454/A (ivd1_hd)                     0.0000    0.1354    0.0000     0.9250    0.0001 *   1.1545 f    (928.80,308.03)                       1.05
  khu_sensor_top/sensor_core/U454/Y (ivd1_hd)                               0.1949               0.9250    0.1200     1.2745 r    (928.36,308.17)                       1.05
  khu_sensor_top/sensor_core/n166 (net)         2       0.0086                                   0.9250    0.0000     1.2745 r    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U278/D1 (mx2id1_hd)                  0.0000    0.1949    0.0000     0.9250    0.0001 *   1.2746 r    (940.29,286.32)                       1.05
  khu_sensor_top/sensor_core/U278/YN (mx2id1_hd)                            0.1482               0.9250    0.1390     1.4136 f    (940.21,286.48)                       1.05
  khu_sensor_top/sensor_core/n545 (net)         1       0.0071                                   0.9250    0.0000     1.4136 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg/D (fd4qd1_hd)   0.0000   0.1482   0.0000    0.9250    0.0000 *   1.4136 f    (941.20,297.71)                       1.05
  data arrival time                                                                                                   1.4136                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg/CK (fd4qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0538     1.0438                                            
  data required time                                                                                                  1.0438                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0438                                            
  data arrival time                                                                                                  -1.4136                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3699                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_12_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_4_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1007.92,340.85)       i              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_4_/Q (fd4qd1_hd)        0.1969               0.9250    0.4450     1.1950 f    (997.88,340.51)                       1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status[4] (net)     2   0.0136                          0.9250    0.0000     1.1950 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U264/A (scg2d2_hd)                   0.0000    0.1969    0.0000     0.9250    0.0001 *   1.1952 f    (996.99,304.41)                       1.05
  khu_sensor_top/sensor_core/U264/Y (scg2d2_hd)                             0.0892               0.9250    0.2308     1.4260 f    (998.33,304.79)                       1.05
  khu_sensor_top/sensor_core/n531 (net)         1       0.0034                                   0.9250    0.0000     1.4260 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_12_/D (fd4qd1_hd)   0.0000   0.0892   0.0000     0.9250    0.0000 *   1.4260 f    (1006.32,300.73)                      1.05
  data arrival time                                                                                                   1.4260                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_12_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0657     1.0557                                            
  data required time                                                                                                  1.0557                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0557                                            
  data arrival time                                                                                                  -1.4260                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3703                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_6_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_14_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_6_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (940.16,333.64)        i              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_6_/Q (fd4qd1_hd)        0.1957               0.9250    0.4443     1.1943 f    (930.12,333.30)                       1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status[6] (net)     2   0.0135                          0.9250    0.0000     1.1943 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U266/A (scg2d2_hd)                   0.0000    0.1957    0.0000     0.9250    0.0001 *   1.1943 f    (935.41,322.83)                       1.05
  khu_sensor_top/sensor_core/U266/Y (scg2d2_hd)                             0.0904               0.9250    0.2317     1.4261 f    (934.08,322.45)                       1.05
  khu_sensor_top/sensor_core/n529 (net)         1       0.0036                                   0.9250    0.0000     1.4261 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_14_/D (fd4qd1_hd)   0.0000   0.0904   0.0000     0.9250    0.0000 *   1.4261 f    (931.36,326.51)                       1.05
  data arrival time                                                                                                   1.4261                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_14_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0655     1.0555                                            
  data required time                                                                                                  1.0555                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0555                                            
  data arrival time                                                                                                  -1.4261                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3706                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_55_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_55_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_55_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000     0.7500 r    (879.16,254.45)        i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_55_/Q (fd4qd1_hd)           0.1490               0.9250    0.4140     1.1640 f    (889.20,254.10)                       1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[55] (net)     2   0.0084                             0.9250    0.0000     1.1640 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U285/A (scg6d1_hd)                   0.0000    0.1490    0.0000     0.9250    0.0000 *   1.1640 f    (890.18,261.70)                       1.05
  khu_sensor_top/sensor_core/U285/Y (scg6d1_hd)                             0.1066               0.9250    0.2588     1.4229 f    (888.76,261.42)                       1.05
  khu_sensor_top/sensor_core/n549 (net)         1       0.0031                                   0.9250    0.0000     1.4229 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_55_/D (fd4qd1_hd)   0.0000   0.1066   0.0000     0.9250    0.0000 *   1.4229 f    (880.76,254.51)                       1.05
  data arrival time                                                                                                   1.4229                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_55_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0622     1.0522                                            
  data required time                                                                                                  1.0522                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0522                                            
  data arrival time                                                                                                  -1.4229                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3707                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_27_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (815.80,340.85)        i              1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_3_/Q (fd4qd1_hd)        0.2008               0.9250    0.4474     1.1974 f    (825.84,340.51)                       1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out[3] (net)     2   0.0141                          0.9250    0.0000     1.1974 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U298/A (scg2d2_hd)                   0.0000    0.2008    0.0000     0.9250    0.0001 *   1.1975 f    (842.55,344.43)                       1.05
  khu_sensor_top/sensor_core/U298/Y (scg2d2_hd)                             0.0874               0.9250    0.2299     1.4274 f    (843.89,344.05)                       1.05
  khu_sensor_top/sensor_core/n516 (net)         1       0.0031                                   0.9250    0.0000     1.4274 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_27_/D (fd4qd1_hd)   0.0000   0.0874   0.0000     0.9250    0.0000 *   1.4274 f    (849.96,343.93)                       1.05
  data arrival time                                                                                                   1.4274                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_27_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0661     1.0561                                            
  data required time                                                                                                  1.0561                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0561                                            
  data arrival time                                                                                                  -1.4274                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3713                                            


1
