Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Mar 12 14:22:59 2024
| Host         : casper-VirtualBox running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file digilent_nexys4_control_sets.rpt
| Design       : digilent_nexys4
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   100 |
|    Minimum number of control sets                        |   100 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   191 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   100 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    22 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    53 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             180 |           96 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |             399 |          148 |
| Yes          | No                    | No                     |            1256 |          470 |
| Yes          | No                    | Yes                    |             129 |           39 |
| Yes          | Yes                   | No                     |             530 |          156 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                          Enable Signal                                         |                           Set/Reset Signal                           | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+--------------+
|  sys_clk     | my_uart_pads_tx_rs232phytx1_next_value_ce1                                                     | sys_rst                                                              |                1 |              1 |         1.00 |
|  sys_clk     | basesoc_basesoc_serial_tx_rs232phytx0_next_value_ce1                                           | sys_rst                                                              |                1 |              1 |         1.00 |
|  sys_clk     |                                                                                                | xilinxasyncresetsynchronizerimpl0                                    |                1 |              2 |         2.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/addCellularRAM_cellularram_cen_cellularram_next_value_ce2      | sys_rst                                                              |                1 |              3 |         3.00 |
|  sys_clk     | VexRiscv/_zz_iBus_rsp_valid                                                                    | VexRiscv/dataCache_1/basesoc_cpu_vexriscv_debug_reset_reg            |                1 |              3 |         3.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/seg_out0_storage[3]_i_3_0[0]                                   | sys_rst                                                              |                1 |              4 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/seg_out0_storage[3]_i_2_2[0]                                   | sys_rst                                                              |                1 |              4 |         4.00 |
|  sys_clk     | tx_tick                                                                                        | p_14_in                                                              |                1 |              4 |         4.00 |
|  sys_clk     | my_uart_rx_fifo_rdport_re                                                                      | sys_rst                                                              |                1 |              4 |         4.00 |
|  sys_clk     | my_uart_rx_fifo_wrport_we__0                                                                   | sys_rst                                                              |                1 |              4 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/my_uart_tx_fifo_level0_reg[1]                                  | sys_rst                                                              |                1 |              4 |         4.00 |
|  sys_clk     | rx_tick                                                                                        | p_18_in                                                              |                1 |              4 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/FSM_onehot_cellularram_state_reg[3][0]                         | sys_rst                                                              |                1 |              4 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/seg_out0_storage[3]_i_2_1[0]                                   | sys_rst                                                              |                1 |              4 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/my_uart_tx_fifo_readable_reg_0[0]                              | sys_rst                                                              |                1 |              4 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask_reg[3]_0[0] | sys_rst                                                              |                1 |              4 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_11[0]                                  | sys_rst                                                              |                1 |              4 |         4.00 |
|  sys_clk     |                                                                                                | VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_12[0]        |                2 |              4 |         2.00 |
|  sys_clk     | basesoc_basesoc_tx_tick                                                                        | p_35_in                                                              |                1 |              4 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_10[0]                                  | sys_rst                                                              |                1 |              4 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/E[0]                                                           | sys_rst                                                              |                1 |              4 |         4.00 |
|  sys_clk     | basesoc_basesoc_rx_tick                                                                        | p_40_in                                                              |                1 |              4 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/seg_out0_storage[3]_i_2_0[0]                                   | sys_rst                                                              |                1 |              4 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/FSM_onehot_cellularram_state_reg[1][0]                         | sys_rst                                                              |                2 |              5 |         2.50 |
|  sys_clk     | my_uart_rx_fifo_level0[4]_i_1_n_0                                                              | sys_rst                                                              |                2 |              5 |         2.50 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/my_uart_tx_fifo_readable_reg[0]                                | sys_rst                                                              |                1 |              5 |         5.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l1390                                           |                                                                      |                2 |              5 |         2.50 |
|  sys_clk     |                                                                                                | VexRiscv/dataCache_1/SR[0]                                           |                2 |              6 |         3.00 |
|  sys_clk     | basesoc_basesoc_length_uartbone_next_value_ce4                                                 | basesoc_basesoc_length[7]_i_1_n_0                                    |                2 |              7 |         3.50 |
|  sys_clk     |                                                                                                | seg_counter[15]_i_1_n_0                                              |                4 |              7 |         1.75 |
|  sys_clk     | basesoc_basesoc_tx_data1_in0                                                                   |                                                                      |                2 |              7 |         3.50 |
|  sys_clk     | tx_data1_in0                                                                                   |                                                                      |                1 |              7 |         7.00 |
|  sys_clk     | VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_1_n_0                                         | VexRiscv/dataCache_1/basesoc_cpu_vexriscv_debug_reset_reg            |                4 |              8 |         2.00 |
|  sys_clk     | basesoc_basesoc_cmd_uartbone_next_value_ce3                                                    |                                                                      |                2 |              8 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/basesoc_basesoc_rx_data_rs232phyrx0_next_value_ce1             |                                                                      |                3 |              8 |         2.67 |
|  sys_clk     | rx_data_rs232phyrx1_next_value_ce1                                                             |                                                                      |                3 |              8 |         2.67 |
|  sys_clk     |                                                                                                | VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_8[0]         |                2 |              8 |         4.00 |
|  crg_clkin   |                                                                                                |                                                                      |                1 |              8 |         8.00 |
|  sys_clk     |                                                                                                | VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_2            |                2 |              8 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/my_uart_tx_fifo_readable_reg_0[0]                              |                                                                      |                2 |              8 |         4.00 |
|  sys_clk     | adder/E[0]                                                                                     |                                                                      |                2 |              8 |         4.00 |
|  sys_clk     | seg_ce                                                                                         | sys_rst                                                              |                2 |              8 |         4.00 |
|  sys_clk     | my_uart_rx_fifo_rdport_re                                                                      |                                                                      |                2 |              8 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l338                                     | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l351           |                2 |              8 |         4.00 |
|  sys_clk     |                                                                                                | VexRiscv/p_5_in                                                      |                4 |              9 |         2.25 |
|  sys_clk     | my_uart_rx_fifo_wrport_we__0                                                                   |                                                                      |                2 |             12 |         6.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/my_uart_tx_fifo_level0_reg[1]                                  |                                                                      |                2 |             12 |         6.00 |
|  sys_clk     | leds_done                                                                                      | sys_rst                                                              |                4 |             16 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/addCellularRAM_bus_ack_reg_0[0]                                |                                                                      |                7 |             16 |         2.29 |
|  sys_clk     |                                                                                                | VexRiscv/IBusCachedPlugin_cache/SR[0]                                |                4 |             16 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/FSM_onehot_cellularram_state_reg[2][0]                         | sys_rst                                                              |                6 |             16 |         2.67 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/basesoc_basesoc_address_reg[9][0]                              | sys_rst                                                              |                4 |             16 |         4.00 |
|  sys_clk     | addCellularRAM_bus_dat_r_cellularram_next_value_ce13                                           |                                                                      |                4 |             16 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/count_reg_1_sn_1                                               | VexRiscv/IBusCachedPlugin_cache/FDPE_1_1                             |                5 |             20 |         4.00 |
|  sys_clk     |                                                                                                | leds_count[0]_i_1_n_0                                                |                6 |             22 |         3.67 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/basesoc_basesoc_count_reg_0_sn_1                               | basesoc_basesoc_count[0]_i_1_n_0                                     |                6 |             23 |         3.83 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/FSM_onehot_cellularram_state_reg[2]_0                          | sys_rst                                                              |               15 |             25 |         1.67 |
|  sys_clk     |                                                                                                | VexRiscv/dataCache_1/basesoc_cpu_vexriscv_debug_reset_reg            |               18 |             27 |         1.50 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_1_n_0                                 |                                                                      |                6 |             27 |         4.50 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg | VexRiscv/dataCache_1/basesoc_cpu_vexriscv_debug_reset_reg            |               15 |             30 |         2.00 |
|  sys_clk     | VexRiscv/dataCache_1/execute_CsrPlugin_csr_773_reg[0]                                          |                                                                      |               14 |             30 |         2.14 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/uartbone_state_reg[2]_0[0]                                     |                                                                      |               11 |             30 |         2.73 |
|  sys_clk     | VexRiscv/dataCache_1/E[0]                                                                      |                                                                      |               16 |             30 |         1.88 |
|  sys_clk     | VexRiscv/DebugPlugin_hardwareBreakpoints_1_valid50_out                                         |                                                                      |                6 |             31 |         5.17 |
|  sys_clk     | VexRiscv/dataCache_1/stageB_mmuRsp_isIoAccess_i_1_n_0                                          |                                                                      |               11 |             31 |         2.82 |
|  sys_clk     | VexRiscv/DebugPlugin_hardwareBreakpoints_0_valid49_out                                         |                                                                      |                6 |             31 |         5.17 |
|  sys_clk     | VexRiscv/dataCache_1/execute_CsrPlugin_csr_3008_reg[0]                                         | VexRiscv/dataCache_1/basesoc_cpu_vexriscv_debug_reset_reg            |               15 |             32 |         2.13 |
|  sys_clk     | VexRiscv/dataCache_1/decode_to_execute_IS_CSR_reg[0]                                           |                                                                      |               22 |             32 |         1.45 |
|  sys_clk     | VexRiscv/dataCache_1/memory_DivPlugin_div_done_reg_0[0]                                        |                                                                      |                8 |             32 |         4.00 |
|  sys_clk     | VexRiscv/DebugPlugin_busReadDataReg[31]_i_1_n_0                                                |                                                                      |               13 |             32 |         2.46 |
|  sys_clk     | basesoc_update_value_re                                                                        | sys_rst                                                              |                7 |             32 |         4.57 |
|  sys_clk     | adder/FSM_onehot_grant_reg[0][0]                                                               |                                                                      |               22 |             32 |         1.45 |
|  sys_clk     |                                                                                                | p_40_in                                                              |                9 |             32 |         3.56 |
|  sys_clk     |                                                                                                | p_35_in                                                              |                9 |             32 |         3.56 |
|  sys_clk     |                                                                                                | p_18_in                                                              |                9 |             32 |         3.56 |
|  sys_clk     |                                                                                                | VexRiscv/IBusCachedPlugin_cache/basesoc_scratch_storage[31]_i_3_0[0] |               14 |             32 |         2.29 |
|  sys_clk     |                                                                                                | p_14_in                                                              |                9 |             32 |         3.56 |
|  sys_clk     |                                                                                                | VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_9[0]         |               12 |             32 |         2.67 |
|  sys_clk     | VexRiscv/memory_DivPlugin_rs1[0]                                                               | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear          |                7 |             32 |         4.57 |
|  sys_clk     | VexRiscv/memory_DivPlugin_div_result                                                           |                                                                      |                8 |             32 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready         |                                                                      |               12 |             32 |         2.67 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr_reg_1[0]      | sys_rst                                                              |               12 |             32 |         2.67 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr_reg_3[0]      | sys_rst                                                              |               10 |             32 |         3.20 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr_reg_2[0]      | sys_rst                                                              |                8 |             32 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[31]_i_1_n_0                      |                                                                      |                9 |             32 |         3.56 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask_reg[3][0]   | sys_rst                                                              |                6 |             32 |         5.33 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask_reg[3]_1[0] | sys_rst                                                              |                8 |             32 |         4.00 |
|  sys_clk     | VexRiscv/CsrPlugin_hadException                                                                |                                                                      |               11 |             32 |         2.91 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr           |                                                                      |               18 |             32 |         1.78 |
|  sys_clk     | basesoc_bus_errors                                                                             | sys_rst                                                              |                8 |             32 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/basesoc_load_storage[31]_i_2_0[0]                              | sys_rst                                                              |                8 |             32 |         4.00 |
|  sys_clk     | adder/reg_dat_o                                                                                | sys_rst                                                              |                9 |             33 |         3.67 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/basesoc_cpu_vexriscv_transfer_wait_for_ack_reg                 | sys_rst                                                              |                6 |             38 |         6.33 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid_reg[0]          |                                                                      |               26 |             70 |         2.69 |
|  sys_clk     | VexRiscv/toplevel_dataCache_1_io_mem_cmd_rValidN                                               |                                                                      |               27 |             70 |         2.59 |
|  sys_clk     |                                                                                                | sys_rst                                                              |               43 |            101 |         2.35 |
|  sys_clk     | VexRiscv/dataCache_1/when_CsrPlugin_l1259_3                                                    |                                                                      |               51 |            140 |         2.75 |
|  sys_clk     | VexRiscv/dataCache_1/when_CsrPlugin_l1259_1                                                    |                                                                      |               67 |            163 |         2.43 |
|  sys_clk     |                                                                                                |                                                                      |               95 |            172 |         1.81 |
|  sys_clk     | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear                                    |                                                                      |               76 |            216 |         2.84 |
+--------------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+--------------+


