-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_data_AWVALID : OUT STD_LOGIC;
    m_axi_data_AWREADY : IN STD_LOGIC;
    m_axi_data_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_data_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_data_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_data_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_data_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_data_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_data_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_data_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_data_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_data_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_data_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_data_WVALID : OUT STD_LOGIC;
    m_axi_data_WREADY : IN STD_LOGIC;
    m_axi_data_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_data_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_data_WLAST : OUT STD_LOGIC;
    m_axi_data_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_data_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_data_ARVALID : OUT STD_LOGIC;
    m_axi_data_ARREADY : IN STD_LOGIC;
    m_axi_data_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_data_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_data_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_data_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_data_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_data_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_data_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_data_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_data_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_data_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_data_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_data_RVALID : IN STD_LOGIC;
    m_axi_data_RREADY : OUT STD_LOGIC;
    m_axi_data_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_data_RLAST : IN STD_LOGIC;
    m_axi_data_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_data_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_data_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_data_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_data_BVALID : IN STD_LOGIC;
    m_axi_data_BREADY : OUT STD_LOGIC;
    m_axi_data_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_data_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_data_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln85 : IN STD_LOGIC_VECTOR (60 downto 0);
    reg_file_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_0_0_ce0 : OUT STD_LOGIC;
    reg_file_0_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_0_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_0_0_ce1 : OUT STD_LOGIC;
    reg_file_0_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_0_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_0_1_ce0 : OUT STD_LOGIC;
    reg_file_0_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_0_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_0_1_ce1 : OUT STD_LOGIC;
    reg_file_0_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_1_0_ce0 : OUT STD_LOGIC;
    reg_file_1_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_1_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_1_0_ce1 : OUT STD_LOGIC;
    reg_file_1_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_1_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_1_1_ce0 : OUT STD_LOGIC;
    reg_file_1_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_1_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_1_1_ce1 : OUT STD_LOGIC;
    reg_file_1_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_2_0_ce0 : OUT STD_LOGIC;
    reg_file_2_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_2_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_2_0_ce1 : OUT STD_LOGIC;
    reg_file_2_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_2_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_2_1_ce0 : OUT STD_LOGIC;
    reg_file_2_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_2_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_2_1_ce1 : OUT STD_LOGIC;
    reg_file_2_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_3_0_ce0 : OUT STD_LOGIC;
    reg_file_3_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_3_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_3_0_ce1 : OUT STD_LOGIC;
    reg_file_3_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_3_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_3_1_ce0 : OUT STD_LOGIC;
    reg_file_3_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_3_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_3_1_ce1 : OUT STD_LOGIC;
    reg_file_3_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_4_0_ce0 : OUT STD_LOGIC;
    reg_file_4_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_4_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_4_0_ce1 : OUT STD_LOGIC;
    reg_file_4_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_4_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_4_1_ce0 : OUT STD_LOGIC;
    reg_file_4_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_4_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_4_1_ce1 : OUT STD_LOGIC;
    reg_file_4_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_5_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_5_0_ce0 : OUT STD_LOGIC;
    reg_file_5_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_5_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_5_0_ce1 : OUT STD_LOGIC;
    reg_file_5_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_5_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_5_1_ce0 : OUT STD_LOGIC;
    reg_file_5_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_5_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_5_1_ce1 : OUT STD_LOGIC;
    reg_file_5_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_6_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_6_0_ce0 : OUT STD_LOGIC;
    reg_file_6_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_6_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_6_0_ce1 : OUT STD_LOGIC;
    reg_file_6_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_6_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_6_1_ce0 : OUT STD_LOGIC;
    reg_file_6_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_6_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_6_1_ce1 : OUT STD_LOGIC;
    reg_file_6_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_7_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_7_0_ce0 : OUT STD_LOGIC;
    reg_file_7_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_7_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_7_0_ce1 : OUT STD_LOGIC;
    reg_file_7_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_7_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_7_1_ce0 : OUT STD_LOGIC;
    reg_file_7_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_7_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_7_1_ce1 : OUT STD_LOGIC;
    reg_file_7_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv14_2000 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_const_lv12_3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln85_fu_823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal data_blk_n_W : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln85_reg_1535 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_reg_1535_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln85_fu_844_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln85_reg_1539 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln11_fu_848_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln11_reg_1544 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln11_1_fu_852_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln11_1_reg_1549 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln11_1_reg_1549_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln98_fu_856_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln98_reg_1585 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln98_reg_1585_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_1177_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_reg_1918 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_fu_1270_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_1923 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_fu_1363_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_1928 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_fu_1456_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_1933 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_condition_exit_pp0_iter3_stage0 : STD_LOGIC;
    signal zext_ln98_fu_972_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_1_fu_1008_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln99_fu_1044_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln99_1_fu_1080_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal i_fu_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_3_fu_906_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal reg_id_fu_114 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_id_2_fu_914_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_fu_118 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_2_fu_922_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal idx_fu_122 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln85_fu_829_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal j_1_fu_860_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_1_fu_872_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln105_fu_878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln107_fu_884_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln102_fu_866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_2_fu_890_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_id_1_fu_898_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln_fu_950_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal addr_fu_957_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal lshr_ln_fu_962_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln98_fu_992_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal lshr_ln98_1_fu_998_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln99_fu_1028_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal lshr_ln1_fu_1034_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln99_1_fu_1064_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal lshr_ln99_1_fu_1070_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_fu_1105_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_1114_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_1123_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_fu_1132_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_fu_1141_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_fu_1150_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_fu_1159_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_fu_1168_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_fu_1198_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_1207_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_fu_1216_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_fu_1225_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_fu_1234_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_fu_1243_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_fu_1252_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_fu_1261_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_fu_1291_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_fu_1300_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_fu_1309_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_fu_1318_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_21_fu_1327_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_22_fu_1336_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_23_fu_1345_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_fu_1354_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_fu_1384_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_fu_1393_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_fu_1402_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_29_fu_1411_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_30_fu_1420_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_fu_1429_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_fu_1438_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_fu_1447_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln24_fu_1486_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln23_fu_1483_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln22_fu_1480_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln21_fu_1477_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_966 : BOOLEAN;
    signal ap_condition_970 : BOOLEAN;
    signal ap_condition_974 : BOOLEAN;
    signal ap_condition_978 : BOOLEAN;
    signal ap_condition_982 : BOOLEAN;
    signal ap_condition_986 : BOOLEAN;
    signal ap_condition_990 : BOOLEAN;
    signal ap_condition_994 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component corr_accel_mux_21_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component corr_accel_mux_83_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component corr_accel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_21_16_1_1_U61 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_0_0_q1,
        din1 => reg_file_0_1_q1,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_fu_1105_p4);

    mux_21_16_1_1_U62 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_1_0_q1,
        din1 => reg_file_1_1_q1,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_1_fu_1114_p4);

    mux_21_16_1_1_U63 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_2_0_q1,
        din1 => reg_file_2_1_q1,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_2_fu_1123_p4);

    mux_21_16_1_1_U64 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_3_0_q1,
        din1 => reg_file_3_1_q1,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_3_fu_1132_p4);

    mux_21_16_1_1_U65 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_4_0_q1,
        din1 => reg_file_4_1_q1,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_4_fu_1141_p4);

    mux_21_16_1_1_U66 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_5_0_q1,
        din1 => reg_file_5_1_q1,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_5_fu_1150_p4);

    mux_21_16_1_1_U67 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_6_0_q1,
        din1 => reg_file_6_1_q1,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_6_fu_1159_p4);

    mux_21_16_1_1_U68 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_7_0_q1,
        din1 => reg_file_7_1_q1,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_7_fu_1168_p4);

    mux_83_16_1_1_U69 : component corr_accel_mux_83_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_fu_1105_p4,
        din1 => tmp_1_fu_1114_p4,
        din2 => tmp_2_fu_1123_p4,
        din3 => tmp_3_fu_1132_p4,
        din4 => tmp_4_fu_1141_p4,
        din5 => tmp_5_fu_1150_p4,
        din6 => tmp_6_fu_1159_p4,
        din7 => tmp_7_fu_1168_p4,
        din8 => trunc_ln98_reg_1585_pp0_iter2_reg,
        dout => tmp_8_fu_1177_p10);

    mux_21_16_1_1_U70 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_0_1_q1,
        din1 => reg_file_0_0_q1,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_9_fu_1198_p4);

    mux_21_16_1_1_U71 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_1_1_q1,
        din1 => reg_file_1_0_q1,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_s_fu_1207_p4);

    mux_21_16_1_1_U72 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_2_1_q1,
        din1 => reg_file_2_0_q1,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_10_fu_1216_p4);

    mux_21_16_1_1_U73 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_3_1_q1,
        din1 => reg_file_3_0_q1,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_11_fu_1225_p4);

    mux_21_16_1_1_U74 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_4_1_q1,
        din1 => reg_file_4_0_q1,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_12_fu_1234_p4);

    mux_21_16_1_1_U75 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_5_1_q1,
        din1 => reg_file_5_0_q1,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_13_fu_1243_p4);

    mux_21_16_1_1_U76 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_6_1_q1,
        din1 => reg_file_6_0_q1,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_14_fu_1252_p4);

    mux_21_16_1_1_U77 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_7_1_q1,
        din1 => reg_file_7_0_q1,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_15_fu_1261_p4);

    mux_83_16_1_1_U78 : component corr_accel_mux_83_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_9_fu_1198_p4,
        din1 => tmp_s_fu_1207_p4,
        din2 => tmp_10_fu_1216_p4,
        din3 => tmp_11_fu_1225_p4,
        din4 => tmp_12_fu_1234_p4,
        din5 => tmp_13_fu_1243_p4,
        din6 => tmp_14_fu_1252_p4,
        din7 => tmp_15_fu_1261_p4,
        din8 => trunc_ln98_reg_1585_pp0_iter2_reg,
        dout => tmp_16_fu_1270_p10);

    mux_21_16_1_1_U79 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_0_0_q0,
        din1 => reg_file_0_1_q0,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_17_fu_1291_p4);

    mux_21_16_1_1_U80 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_1_0_q0,
        din1 => reg_file_1_1_q0,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_18_fu_1300_p4);

    mux_21_16_1_1_U81 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_2_0_q0,
        din1 => reg_file_2_1_q0,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_19_fu_1309_p4);

    mux_21_16_1_1_U82 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_3_0_q0,
        din1 => reg_file_3_1_q0,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_20_fu_1318_p4);

    mux_21_16_1_1_U83 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_4_0_q0,
        din1 => reg_file_4_1_q0,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_21_fu_1327_p4);

    mux_21_16_1_1_U84 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_5_0_q0,
        din1 => reg_file_5_1_q0,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_22_fu_1336_p4);

    mux_21_16_1_1_U85 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_6_0_q0,
        din1 => reg_file_6_1_q0,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_23_fu_1345_p4);

    mux_21_16_1_1_U86 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_7_0_q0,
        din1 => reg_file_7_1_q0,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_24_fu_1354_p4);

    mux_83_16_1_1_U87 : component corr_accel_mux_83_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_17_fu_1291_p4,
        din1 => tmp_18_fu_1300_p4,
        din2 => tmp_19_fu_1309_p4,
        din3 => tmp_20_fu_1318_p4,
        din4 => tmp_21_fu_1327_p4,
        din5 => tmp_22_fu_1336_p4,
        din6 => tmp_23_fu_1345_p4,
        din7 => tmp_24_fu_1354_p4,
        din8 => trunc_ln98_reg_1585_pp0_iter2_reg,
        dout => tmp_25_fu_1363_p10);

    mux_21_16_1_1_U88 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_0_1_q0,
        din1 => reg_file_0_0_q0,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_26_fu_1384_p4);

    mux_21_16_1_1_U89 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_1_1_q0,
        din1 => reg_file_1_0_q0,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_27_fu_1393_p4);

    mux_21_16_1_1_U90 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_2_1_q0,
        din1 => reg_file_2_0_q0,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_28_fu_1402_p4);

    mux_21_16_1_1_U91 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_3_1_q0,
        din1 => reg_file_3_0_q0,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_29_fu_1411_p4);

    mux_21_16_1_1_U92 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_4_1_q0,
        din1 => reg_file_4_0_q0,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_30_fu_1420_p4);

    mux_21_16_1_1_U93 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_5_1_q0,
        din1 => reg_file_5_0_q0,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_31_fu_1429_p4);

    mux_21_16_1_1_U94 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_6_1_q0,
        din1 => reg_file_6_0_q0,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_32_fu_1438_p4);

    mux_21_16_1_1_U95 : component corr_accel_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => reg_file_7_1_q0,
        din1 => reg_file_7_0_q0,
        din2 => trunc_ln11_1_reg_1549_pp0_iter2_reg,
        dout => tmp_33_fu_1447_p4);

    mux_83_16_1_1_U96 : component corr_accel_mux_83_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => tmp_26_fu_1384_p4,
        din1 => tmp_27_fu_1393_p4,
        din2 => tmp_28_fu_1402_p4,
        din3 => tmp_29_fu_1411_p4,
        din4 => tmp_30_fu_1420_p4,
        din5 => tmp_31_fu_1429_p4,
        din6 => tmp_32_fu_1438_p4,
        din7 => tmp_33_fu_1447_p4,
        din8 => trunc_ln98_reg_1585_pp0_iter2_reg,
        dout => tmp_34_fu_1456_p10);

    flow_control_loop_pipe_sequential_init_U : component corr_accel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter3_stage0)) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    i_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_110 <= ap_const_lv32_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln85_fu_823_p2 = ap_const_lv1_0))) then 
                    i_fu_110 <= i_3_fu_906_p3;
                end if;
            end if; 
        end if;
    end process;

    idx_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    idx_fu_122 <= ap_const_lv14_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln85_fu_823_p2 = ap_const_lv1_0))) then 
                    idx_fu_122 <= add_ln85_fu_829_p2;
                end if;
            end if; 
        end if;
    end process;

    j_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_118 <= ap_const_lv32_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln85_fu_823_p2 = ap_const_lv1_0))) then 
                    j_fu_118 <= j_2_fu_922_p3;
                end if;
            end if; 
        end if;
    end process;

    reg_id_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    reg_id_fu_114 <= ap_const_lv32_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln85_fu_823_p2 = ap_const_lv1_0))) then 
                    reg_id_fu_114 <= reg_id_2_fu_914_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
                icmp_ln85_reg_1535 <= icmp_ln85_fu_823_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                icmp_ln85_reg_1535_pp0_iter2_reg <= icmp_ln85_reg_1535;
                trunc_ln11_1_reg_1549_pp0_iter2_reg <= trunc_ln11_1_reg_1549;
                trunc_ln98_reg_1585_pp0_iter2_reg <= trunc_ln98_reg_1585;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln85_reg_1535_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_16_reg_1923 <= tmp_16_fu_1270_p10;
                tmp_25_reg_1928 <= tmp_25_fu_1363_p10;
                tmp_34_reg_1933 <= tmp_34_fu_1456_p10;
                tmp_8_reg_1918 <= tmp_8_fu_1177_p10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln85_fu_823_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                trunc_ln11_1_reg_1549 <= trunc_ln11_1_fu_852_p1;
                trunc_ln11_reg_1544 <= trunc_ln11_fu_848_p1;
                trunc_ln85_reg_1539 <= trunc_ln85_fu_844_p1;
                trunc_ln98_reg_1585 <= trunc_ln98_fu_856_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln107_fu_884_p2 <= std_logic_vector(unsigned(reg_id_fu_114) + unsigned(ap_const_lv32_1));
    add_ln85_fu_829_p2 <= std_logic_vector(unsigned(idx_fu_122) + unsigned(ap_const_lv14_1));
    add_ln98_fu_992_p2 <= std_logic_vector(unsigned(addr_fu_957_p2) + unsigned(ap_const_lv12_1));
    add_ln99_1_fu_1064_p2 <= std_logic_vector(unsigned(addr_fu_957_p2) + unsigned(ap_const_lv12_3));
    add_ln99_fu_1028_p2 <= std_logic_vector(unsigned(addr_fu_957_p2) + unsigned(ap_const_lv12_2));
    addr_fu_957_p2 <= std_logic_vector(unsigned(shl_ln_fu_950_p3) + unsigned(trunc_ln85_reg_1539));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter4, m_axi_data_WREADY)
    begin
                ap_block_pp0_stage0_11001 <= ((m_axi_data_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, m_axi_data_WREADY)
    begin
                ap_block_pp0_stage0_subdone <= ((m_axi_data_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_966_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, icmp_ln85_reg_1535, trunc_ln98_reg_1585)
    begin
                ap_condition_966 <= ((trunc_ln98_reg_1585 = ap_const_lv3_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_970_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, icmp_ln85_reg_1535, trunc_ln98_reg_1585)
    begin
                ap_condition_970 <= (not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_974_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, icmp_ln85_reg_1535, trunc_ln98_reg_1585)
    begin
                ap_condition_974 <= (not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_2) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_978_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, icmp_ln85_reg_1535, trunc_ln98_reg_1585)
    begin
                ap_condition_978 <= (not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_3) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_982_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, icmp_ln85_reg_1535, trunc_ln98_reg_1585)
    begin
                ap_condition_982 <= (not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_4) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_986_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, icmp_ln85_reg_1535, trunc_ln98_reg_1585)
    begin
                ap_condition_986 <= (not((trunc_ln98_reg_1585 = ap_const_lv3_4)) and not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_5) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_990_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, icmp_ln85_reg_1535, trunc_ln98_reg_1585)
    begin
                ap_condition_990 <= (not((trunc_ln98_reg_1585 = ap_const_lv3_5)) and not((trunc_ln98_reg_1585 = ap_const_lv3_4)) and not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_6) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_994_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, icmp_ln85_reg_1535, trunc_ln98_reg_1585)
    begin
                ap_condition_994 <= (not((trunc_ln98_reg_1585 = ap_const_lv3_6)) and not((trunc_ln98_reg_1585 = ap_const_lv3_5)) and not((trunc_ln98_reg_1585 = ap_const_lv3_4)) and not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_7) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln85_fu_823_p2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln85_fu_823_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter3_stage0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone, icmp_ln85_reg_1535_pp0_iter2_reg)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln85_reg_1535_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter3_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter3_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln21_fu_1477_p1 <= tmp_8_reg_1918;
    bitcast_ln22_fu_1480_p1 <= tmp_16_reg_1923;
    bitcast_ln23_fu_1483_p1 <= tmp_25_reg_1928;
    bitcast_ln24_fu_1486_p1 <= tmp_34_reg_1933;

    data_blk_n_W_assign_proc : process(ap_enable_reg_pp0_iter4, m_axi_data_WREADY, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            data_blk_n_W <= m_axi_data_WREADY;
        else 
            data_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    i_1_fu_872_p2 <= std_logic_vector(unsigned(i_fu_110) + unsigned(ap_const_lv32_1));
    i_2_fu_890_p3 <= 
        ap_const_lv32_0 when (icmp_ln105_fu_878_p2(0) = '1') else 
        i_1_fu_872_p2;
    i_3_fu_906_p3 <= 
        i_2_fu_890_p3 when (icmp_ln102_fu_866_p2(0) = '1') else 
        i_fu_110;
    icmp_ln102_fu_866_p2 <= "1" when (j_1_fu_860_p2 = ap_const_lv32_40) else "0";
    icmp_ln105_fu_878_p2 <= "1" when (i_1_fu_872_p2 = ap_const_lv32_40) else "0";
    icmp_ln85_fu_823_p2 <= "1" when (idx_fu_122 = ap_const_lv14_2000) else "0";
    j_1_fu_860_p2 <= std_logic_vector(unsigned(j_fu_118) + unsigned(ap_const_lv32_4));
    j_2_fu_922_p3 <= 
        ap_const_lv32_0 when (icmp_ln102_fu_866_p2(0) = '1') else 
        j_1_fu_860_p2;
    lshr_ln1_fu_1034_p4 <= add_ln99_fu_1028_p2(11 downto 1);
    lshr_ln98_1_fu_998_p4 <= add_ln98_fu_992_p2(11 downto 1);
    lshr_ln99_1_fu_1070_p4 <= add_ln99_1_fu_1064_p2(11 downto 1);
    lshr_ln_fu_962_p4 <= addr_fu_957_p2(11 downto 1);
    m_axi_data_ARADDR <= ap_const_lv64_0;
    m_axi_data_ARBURST <= ap_const_lv2_0;
    m_axi_data_ARCACHE <= ap_const_lv4_0;
    m_axi_data_ARID <= ap_const_lv1_0;
    m_axi_data_ARLEN <= ap_const_lv32_0;
    m_axi_data_ARLOCK <= ap_const_lv2_0;
    m_axi_data_ARPROT <= ap_const_lv3_0;
    m_axi_data_ARQOS <= ap_const_lv4_0;
    m_axi_data_ARREGION <= ap_const_lv4_0;
    m_axi_data_ARSIZE <= ap_const_lv3_0;
    m_axi_data_ARUSER <= ap_const_lv1_0;
    m_axi_data_ARVALID <= ap_const_logic_0;
    m_axi_data_AWADDR <= ap_const_lv64_0;
    m_axi_data_AWBURST <= ap_const_lv2_0;
    m_axi_data_AWCACHE <= ap_const_lv4_0;
    m_axi_data_AWID <= ap_const_lv1_0;
    m_axi_data_AWLEN <= ap_const_lv32_0;
    m_axi_data_AWLOCK <= ap_const_lv2_0;
    m_axi_data_AWPROT <= ap_const_lv3_0;
    m_axi_data_AWQOS <= ap_const_lv4_0;
    m_axi_data_AWREGION <= ap_const_lv4_0;
    m_axi_data_AWSIZE <= ap_const_lv3_0;
    m_axi_data_AWUSER <= ap_const_lv1_0;
    m_axi_data_AWVALID <= ap_const_logic_0;
    m_axi_data_BREADY <= ap_const_logic_0;
    m_axi_data_RREADY <= ap_const_logic_0;
    m_axi_data_WDATA <= (((bitcast_ln24_fu_1486_p1 & bitcast_ln23_fu_1483_p1) & bitcast_ln22_fu_1480_p1) & bitcast_ln21_fu_1477_p1);
    m_axi_data_WID <= ap_const_lv1_0;
    m_axi_data_WLAST <= ap_const_logic_0;
    m_axi_data_WSTRB <= ap_const_lv8_FF;
    m_axi_data_WUSER <= ap_const_lv1_0;

    m_axi_data_WVALID_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_data_WVALID <= ap_const_logic_1;
        else 
            m_axi_data_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_0_0_address0_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln99_fu_1044_p1, zext_ln99_1_fu_1080_p1, ap_condition_966)
    begin
        if ((ap_const_boolean_1 = ap_condition_966)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_0_0_address0 <= zext_ln99_1_fu_1080_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_0_0_address0 <= zext_ln99_fu_1044_p1(11 - 1 downto 0);
            else 
                reg_file_0_0_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_0_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_0_0_address1_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln98_fu_972_p1, zext_ln98_1_fu_1008_p1, ap_condition_966)
    begin
        if ((ap_const_boolean_1 = ap_condition_966)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_0_0_address1 <= zext_ln98_1_fu_1008_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_0_0_address1 <= zext_ln98_fu_972_p1(11 - 1 downto 0);
            else 
                reg_file_0_0_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_0_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_0_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if ((((trunc_ln98_reg_1585 = ap_const_lv3_0) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln98_reg_1585 = ap_const_lv3_0) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_0_0_ce0 <= ap_const_logic_1;
        else 
            reg_file_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if ((((trunc_ln98_reg_1585 = ap_const_lv3_0) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln98_reg_1585 = ap_const_lv3_0) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_0_0_ce1 <= ap_const_logic_1;
        else 
            reg_file_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_0_1_address0_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln99_fu_1044_p1, zext_ln99_1_fu_1080_p1, ap_condition_966)
    begin
        if ((ap_const_boolean_1 = ap_condition_966)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_0_1_address0 <= zext_ln99_1_fu_1080_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_0_1_address0 <= zext_ln99_fu_1044_p1(11 - 1 downto 0);
            else 
                reg_file_0_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_0_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_0_1_address1_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln98_fu_972_p1, zext_ln98_1_fu_1008_p1, ap_condition_966)
    begin
        if ((ap_const_boolean_1 = ap_condition_966)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_0_1_address1 <= zext_ln98_1_fu_1008_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_0_1_address1 <= zext_ln98_fu_972_p1(11 - 1 downto 0);
            else 
                reg_file_0_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_0_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_0_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if ((((trunc_ln98_reg_1585 = ap_const_lv3_0) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln98_reg_1585 = ap_const_lv3_0) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_0_1_ce0 <= ap_const_logic_1;
        else 
            reg_file_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if ((((trunc_ln98_reg_1585 = ap_const_lv3_0) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln98_reg_1585 = ap_const_lv3_0) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_0_1_ce1 <= ap_const_logic_1;
        else 
            reg_file_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_1_0_address0_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln99_fu_1044_p1, zext_ln99_1_fu_1080_p1, ap_condition_970)
    begin
        if ((ap_const_boolean_1 = ap_condition_970)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_1_0_address0 <= zext_ln99_1_fu_1080_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_1_0_address0 <= zext_ln99_fu_1044_p1(11 - 1 downto 0);
            else 
                reg_file_1_0_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_1_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_1_0_address1_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln98_fu_972_p1, zext_ln98_1_fu_1008_p1, ap_condition_970)
    begin
        if ((ap_const_boolean_1 = ap_condition_970)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_1_0_address1 <= zext_ln98_1_fu_1008_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_1_0_address1 <= zext_ln98_fu_972_p1(11 - 1 downto 0);
            else 
                reg_file_1_0_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_1_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_1_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_1) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_1) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_1_0_ce0 <= ap_const_logic_1;
        else 
            reg_file_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_1) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_1) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_1_0_ce1 <= ap_const_logic_1;
        else 
            reg_file_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_1_1_address0_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln99_fu_1044_p1, zext_ln99_1_fu_1080_p1, ap_condition_970)
    begin
        if ((ap_const_boolean_1 = ap_condition_970)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_1_1_address0 <= zext_ln99_1_fu_1080_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_1_1_address0 <= zext_ln99_fu_1044_p1(11 - 1 downto 0);
            else 
                reg_file_1_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_1_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_1_1_address1_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln98_fu_972_p1, zext_ln98_1_fu_1008_p1, ap_condition_970)
    begin
        if ((ap_const_boolean_1 = ap_condition_970)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_1_1_address1 <= zext_ln98_1_fu_1008_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_1_1_address1 <= zext_ln98_fu_972_p1(11 - 1 downto 0);
            else 
                reg_file_1_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_1_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_1_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_1) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_1) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_1_1_ce0 <= ap_const_logic_1;
        else 
            reg_file_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_1) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_1) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_1_1_ce1 <= ap_const_logic_1;
        else 
            reg_file_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_2_0_address0_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln99_fu_1044_p1, zext_ln99_1_fu_1080_p1, ap_condition_974)
    begin
        if ((ap_const_boolean_1 = ap_condition_974)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_2_0_address0 <= zext_ln99_1_fu_1080_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_2_0_address0 <= zext_ln99_fu_1044_p1(11 - 1 downto 0);
            else 
                reg_file_2_0_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_2_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_2_0_address1_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln98_fu_972_p1, zext_ln98_1_fu_1008_p1, ap_condition_974)
    begin
        if ((ap_const_boolean_1 = ap_condition_974)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_2_0_address1 <= zext_ln98_1_fu_1008_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_2_0_address1 <= zext_ln98_fu_972_p1(11 - 1 downto 0);
            else 
                reg_file_2_0_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_2_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_2_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_2) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_2) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_2_0_ce0 <= ap_const_logic_1;
        else 
            reg_file_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_2_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_2) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_2) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_2_0_ce1 <= ap_const_logic_1;
        else 
            reg_file_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_2_1_address0_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln99_fu_1044_p1, zext_ln99_1_fu_1080_p1, ap_condition_974)
    begin
        if ((ap_const_boolean_1 = ap_condition_974)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_2_1_address0 <= zext_ln99_1_fu_1080_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_2_1_address0 <= zext_ln99_fu_1044_p1(11 - 1 downto 0);
            else 
                reg_file_2_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_2_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_2_1_address1_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln98_fu_972_p1, zext_ln98_1_fu_1008_p1, ap_condition_974)
    begin
        if ((ap_const_boolean_1 = ap_condition_974)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_2_1_address1 <= zext_ln98_1_fu_1008_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_2_1_address1 <= zext_ln98_fu_972_p1(11 - 1 downto 0);
            else 
                reg_file_2_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_2_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_2_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_2) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_2) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_2_1_ce0 <= ap_const_logic_1;
        else 
            reg_file_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_2_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_2) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_2) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_2_1_ce1 <= ap_const_logic_1;
        else 
            reg_file_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_3_0_address0_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln99_fu_1044_p1, zext_ln99_1_fu_1080_p1, ap_condition_978)
    begin
        if ((ap_const_boolean_1 = ap_condition_978)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_3_0_address0 <= zext_ln99_1_fu_1080_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_3_0_address0 <= zext_ln99_fu_1044_p1(11 - 1 downto 0);
            else 
                reg_file_3_0_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_3_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_3_0_address1_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln98_fu_972_p1, zext_ln98_1_fu_1008_p1, ap_condition_978)
    begin
        if ((ap_const_boolean_1 = ap_condition_978)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_3_0_address1 <= zext_ln98_1_fu_1008_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_3_0_address1 <= zext_ln98_fu_972_p1(11 - 1 downto 0);
            else 
                reg_file_3_0_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_3_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_3_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_3) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_3) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_3_0_ce0 <= ap_const_logic_1;
        else 
            reg_file_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_3_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_3) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_3) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_3_0_ce1 <= ap_const_logic_1;
        else 
            reg_file_3_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_3_1_address0_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln99_fu_1044_p1, zext_ln99_1_fu_1080_p1, ap_condition_978)
    begin
        if ((ap_const_boolean_1 = ap_condition_978)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_3_1_address0 <= zext_ln99_1_fu_1080_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_3_1_address0 <= zext_ln99_fu_1044_p1(11 - 1 downto 0);
            else 
                reg_file_3_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_3_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_3_1_address1_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln98_fu_972_p1, zext_ln98_1_fu_1008_p1, ap_condition_978)
    begin
        if ((ap_const_boolean_1 = ap_condition_978)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_3_1_address1 <= zext_ln98_1_fu_1008_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_3_1_address1 <= zext_ln98_fu_972_p1(11 - 1 downto 0);
            else 
                reg_file_3_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_3_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_3_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_3) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_3) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_3_1_ce0 <= ap_const_logic_1;
        else 
            reg_file_3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_3_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_3) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_3) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_3_1_ce1 <= ap_const_logic_1;
        else 
            reg_file_3_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_4_0_address0_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln99_fu_1044_p1, zext_ln99_1_fu_1080_p1, ap_condition_982)
    begin
        if ((ap_const_boolean_1 = ap_condition_982)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_4_0_address0 <= zext_ln99_1_fu_1080_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_4_0_address0 <= zext_ln99_fu_1044_p1(11 - 1 downto 0);
            else 
                reg_file_4_0_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_4_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_4_0_address1_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln98_fu_972_p1, zext_ln98_1_fu_1008_p1, ap_condition_982)
    begin
        if ((ap_const_boolean_1 = ap_condition_982)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_4_0_address1 <= zext_ln98_1_fu_1008_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_4_0_address1 <= zext_ln98_fu_972_p1(11 - 1 downto 0);
            else 
                reg_file_4_0_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_4_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_4_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_4) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_4) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_4_0_ce0 <= ap_const_logic_1;
        else 
            reg_file_4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_4_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_4) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_4) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_4_0_ce1 <= ap_const_logic_1;
        else 
            reg_file_4_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_4_1_address0_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln99_fu_1044_p1, zext_ln99_1_fu_1080_p1, ap_condition_982)
    begin
        if ((ap_const_boolean_1 = ap_condition_982)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_4_1_address0 <= zext_ln99_1_fu_1080_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_4_1_address0 <= zext_ln99_fu_1044_p1(11 - 1 downto 0);
            else 
                reg_file_4_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_4_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_4_1_address1_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln98_fu_972_p1, zext_ln98_1_fu_1008_p1, ap_condition_982)
    begin
        if ((ap_const_boolean_1 = ap_condition_982)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_4_1_address1 <= zext_ln98_1_fu_1008_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_4_1_address1 <= zext_ln98_fu_972_p1(11 - 1 downto 0);
            else 
                reg_file_4_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_4_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_4_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_4) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_4) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_4_1_ce0 <= ap_const_logic_1;
        else 
            reg_file_4_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_4_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_4) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_4) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_4_1_ce1 <= ap_const_logic_1;
        else 
            reg_file_4_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_5_0_address0_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln99_fu_1044_p1, zext_ln99_1_fu_1080_p1, ap_condition_986)
    begin
        if ((ap_const_boolean_1 = ap_condition_986)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_5_0_address0 <= zext_ln99_1_fu_1080_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_5_0_address0 <= zext_ln99_fu_1044_p1(11 - 1 downto 0);
            else 
                reg_file_5_0_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_5_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_5_0_address1_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln98_fu_972_p1, zext_ln98_1_fu_1008_p1, ap_condition_986)
    begin
        if ((ap_const_boolean_1 = ap_condition_986)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_5_0_address1 <= zext_ln98_1_fu_1008_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_5_0_address1 <= zext_ln98_fu_972_p1(11 - 1 downto 0);
            else 
                reg_file_5_0_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_5_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_5_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_4)) and not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_5) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_4)) and not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_5) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_5_0_ce0 <= ap_const_logic_1;
        else 
            reg_file_5_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_5_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_4)) and not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_5) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_4)) and not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_5) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_5_0_ce1 <= ap_const_logic_1;
        else 
            reg_file_5_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_5_1_address0_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln99_fu_1044_p1, zext_ln99_1_fu_1080_p1, ap_condition_986)
    begin
        if ((ap_const_boolean_1 = ap_condition_986)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_5_1_address0 <= zext_ln99_1_fu_1080_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_5_1_address0 <= zext_ln99_fu_1044_p1(11 - 1 downto 0);
            else 
                reg_file_5_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_5_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_5_1_address1_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln98_fu_972_p1, zext_ln98_1_fu_1008_p1, ap_condition_986)
    begin
        if ((ap_const_boolean_1 = ap_condition_986)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_5_1_address1 <= zext_ln98_1_fu_1008_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_5_1_address1 <= zext_ln98_fu_972_p1(11 - 1 downto 0);
            else 
                reg_file_5_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_5_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_5_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_4)) and not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_5) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_4)) and not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_5) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_5_1_ce0 <= ap_const_logic_1;
        else 
            reg_file_5_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_5_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_4)) and not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_5) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_4)) and not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_5) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_5_1_ce1 <= ap_const_logic_1;
        else 
            reg_file_5_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_6_0_address0_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln99_fu_1044_p1, zext_ln99_1_fu_1080_p1, ap_condition_990)
    begin
        if ((ap_const_boolean_1 = ap_condition_990)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_6_0_address0 <= zext_ln99_1_fu_1080_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_6_0_address0 <= zext_ln99_fu_1044_p1(11 - 1 downto 0);
            else 
                reg_file_6_0_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_6_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_6_0_address1_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln98_fu_972_p1, zext_ln98_1_fu_1008_p1, ap_condition_990)
    begin
        if ((ap_const_boolean_1 = ap_condition_990)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_6_0_address1 <= zext_ln98_1_fu_1008_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_6_0_address1 <= zext_ln98_fu_972_p1(11 - 1 downto 0);
            else 
                reg_file_6_0_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_6_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_6_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_5)) and not((trunc_ln98_reg_1585 = ap_const_lv3_4)) and not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_6) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_5)) and not((trunc_ln98_reg_1585 = ap_const_lv3_4)) and not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_6) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_6_0_ce0 <= ap_const_logic_1;
        else 
            reg_file_6_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_6_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_5)) and not((trunc_ln98_reg_1585 = ap_const_lv3_4)) and not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_6) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_5)) and not((trunc_ln98_reg_1585 = ap_const_lv3_4)) and not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_6) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_6_0_ce1 <= ap_const_logic_1;
        else 
            reg_file_6_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_6_1_address0_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln99_fu_1044_p1, zext_ln99_1_fu_1080_p1, ap_condition_990)
    begin
        if ((ap_const_boolean_1 = ap_condition_990)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_6_1_address0 <= zext_ln99_1_fu_1080_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_6_1_address0 <= zext_ln99_fu_1044_p1(11 - 1 downto 0);
            else 
                reg_file_6_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_6_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_6_1_address1_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln98_fu_972_p1, zext_ln98_1_fu_1008_p1, ap_condition_990)
    begin
        if ((ap_const_boolean_1 = ap_condition_990)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_6_1_address1 <= zext_ln98_1_fu_1008_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_6_1_address1 <= zext_ln98_fu_972_p1(11 - 1 downto 0);
            else 
                reg_file_6_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_6_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_6_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_5)) and not((trunc_ln98_reg_1585 = ap_const_lv3_4)) and not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_6) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_5)) and not((trunc_ln98_reg_1585 = ap_const_lv3_4)) and not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_6) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_6_1_ce0 <= ap_const_logic_1;
        else 
            reg_file_6_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_6_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_5)) and not((trunc_ln98_reg_1585 = ap_const_lv3_4)) and not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_6) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_5)) and not((trunc_ln98_reg_1585 = ap_const_lv3_4)) and not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_6) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_6_1_ce1 <= ap_const_logic_1;
        else 
            reg_file_6_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_7_0_address0_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln99_fu_1044_p1, zext_ln99_1_fu_1080_p1, ap_condition_994)
    begin
        if ((ap_const_boolean_1 = ap_condition_994)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_7_0_address0 <= zext_ln99_1_fu_1080_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_7_0_address0 <= zext_ln99_fu_1044_p1(11 - 1 downto 0);
            else 
                reg_file_7_0_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_7_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_7_0_address1_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln98_fu_972_p1, zext_ln98_1_fu_1008_p1, ap_condition_994)
    begin
        if ((ap_const_boolean_1 = ap_condition_994)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_7_0_address1 <= zext_ln98_1_fu_1008_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_7_0_address1 <= zext_ln98_fu_972_p1(11 - 1 downto 0);
            else 
                reg_file_7_0_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_7_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_7_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_6)) and not((trunc_ln98_reg_1585 = ap_const_lv3_5)) and not((trunc_ln98_reg_1585 = ap_const_lv3_4)) and not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_7) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_6)) and not((trunc_ln98_reg_1585 = ap_const_lv3_5)) and not((trunc_ln98_reg_1585 = ap_const_lv3_4)) and not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_7) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_7_0_ce0 <= ap_const_logic_1;
        else 
            reg_file_7_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_7_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_6)) and not((trunc_ln98_reg_1585 = ap_const_lv3_5)) and not((trunc_ln98_reg_1585 = ap_const_lv3_4)) and not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_7) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_6)) and not((trunc_ln98_reg_1585 = ap_const_lv3_5)) and not((trunc_ln98_reg_1585 = ap_const_lv3_4)) and not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_7) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_7_0_ce1 <= ap_const_logic_1;
        else 
            reg_file_7_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_7_1_address0_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln99_fu_1044_p1, zext_ln99_1_fu_1080_p1, ap_condition_994)
    begin
        if ((ap_const_boolean_1 = ap_condition_994)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_7_1_address0 <= zext_ln99_1_fu_1080_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_7_1_address0 <= zext_ln99_fu_1044_p1(11 - 1 downto 0);
            else 
                reg_file_7_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_7_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_7_1_address1_assign_proc : process(trunc_ln11_1_reg_1549, zext_ln98_fu_972_p1, zext_ln98_1_fu_1008_p1, ap_condition_994)
    begin
        if ((ap_const_boolean_1 = ap_condition_994)) then
            if ((trunc_ln11_1_reg_1549 = ap_const_lv1_0)) then 
                reg_file_7_1_address1 <= zext_ln98_1_fu_1008_p1(11 - 1 downto 0);
            elsif ((trunc_ln11_1_reg_1549 = ap_const_lv1_1)) then 
                reg_file_7_1_address1 <= zext_ln98_fu_972_p1(11 - 1 downto 0);
            else 
                reg_file_7_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            reg_file_7_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_7_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_6)) and not((trunc_ln98_reg_1585 = ap_const_lv3_5)) and not((trunc_ln98_reg_1585 = ap_const_lv3_4)) and not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_7) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_6)) and not((trunc_ln98_reg_1585 = ap_const_lv3_5)) and not((trunc_ln98_reg_1585 = ap_const_lv3_4)) and not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_7) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_7_1_ce0 <= ap_const_logic_1;
        else 
            reg_file_7_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_7_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln85_reg_1535, trunc_ln11_1_reg_1549, trunc_ln98_reg_1585)
    begin
        if (((not((trunc_ln98_reg_1585 = ap_const_lv3_6)) and not((trunc_ln98_reg_1585 = ap_const_lv3_5)) and not((trunc_ln98_reg_1585 = ap_const_lv3_4)) and not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_7) and (trunc_ln11_1_reg_1549 = ap_const_lv1_1) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((trunc_ln98_reg_1585 = ap_const_lv3_6)) and not((trunc_ln98_reg_1585 = ap_const_lv3_5)) and not((trunc_ln98_reg_1585 = ap_const_lv3_4)) and not((trunc_ln98_reg_1585 = ap_const_lv3_3)) and not((trunc_ln98_reg_1585 = ap_const_lv3_2)) and not((trunc_ln98_reg_1585 = ap_const_lv3_1)) and not((trunc_ln98_reg_1585 = ap_const_lv3_0)) and (trunc_ln98_reg_1585 = ap_const_lv3_7) and (trunc_ln11_1_reg_1549 = ap_const_lv1_0) and (icmp_ln85_reg_1535 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            reg_file_7_1_ce1 <= ap_const_logic_1;
        else 
            reg_file_7_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    reg_id_1_fu_898_p3 <= 
        add_ln107_fu_884_p2 when (icmp_ln105_fu_878_p2(0) = '1') else 
        reg_id_fu_114;
    reg_id_2_fu_914_p3 <= 
        reg_id_1_fu_898_p3 when (icmp_ln102_fu_866_p2(0) = '1') else 
        reg_id_fu_114;
    shl_ln_fu_950_p3 <= (trunc_ln11_reg_1544 & ap_const_lv6_0);
    trunc_ln11_1_fu_852_p1 <= j_fu_118(1 - 1 downto 0);
    trunc_ln11_fu_848_p1 <= i_fu_110(6 - 1 downto 0);
    trunc_ln85_fu_844_p1 <= j_fu_118(12 - 1 downto 0);
    trunc_ln98_fu_856_p1 <= reg_id_fu_114(3 - 1 downto 0);
    zext_ln98_1_fu_1008_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln98_1_fu_998_p4),64));
    zext_ln98_fu_972_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_962_p4),64));
    zext_ln99_1_fu_1080_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln99_1_fu_1070_p4),64));
    zext_ln99_fu_1044_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_fu_1034_p4),64));
end behav;
