Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Nov 10 14:33:11 2015
| Host         : Austin-MBP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Divider_control_sets_placed.rpt
| Design       : Divider
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |    15 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              77 |           21 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------+--------------------------+------------------+----------------+
|       Clock Signal       | Enable Signal |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+--------------------------+---------------+--------------------------+------------------+----------------+
|  CLK_OUT_STATE_OBUF_BUFG |               |                          |                4 |              4 |
|  CLK_OUT_STATE_OBUF_BUFG |               | counter50Hz[0]_i_1_n_0   |                4 |             13 |
|  CLK_OUT_STATE_OBUF_BUFG |               | counter100KHz[0]_i_1_n_0 |                4 |             13 |
|  CLK_OUT_STATE_OBUF_BUFG |               | counter16Hz[0]_i_1_n_0   |                6 |             24 |
|  CLK_OUT_STATE_OBUF_BUFG |               | counter1Hz[0]_i_1_n_0    |                7 |             27 |
+--------------------------+---------------+--------------------------+------------------+----------------+


