// Seed: 3729828504
module module_0 (
    input supply1 id_0,
    output wire id_1
    , id_26,
    output wor id_2,
    input supply1 id_3,
    output wand id_4,
    input wor id_5,
    output tri id_6,
    input tri0 id_7,
    input supply1 id_8,
    output wand id_9,
    input wire id_10,
    input uwire id_11,
    output tri0 id_12,
    output tri0 id_13,
    input supply1 id_14,
    input wor id_15,
    input wire id_16,
    input wand id_17,
    input tri id_18,
    output wand id_19,
    output tri id_20,
    output tri0 id_21,
    input tri1 id_22,
    input wor id_23,
    input tri id_24
);
  wire id_27;
  wire id_28;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input tri id_2,
    output supply0 id_3
);
  wire id_5;
  not (id_3, id_0);
  int  id_6;
  wire id_7;
  module_0(
      id_0,
      id_3,
      id_3,
      id_2,
      id_3,
      id_0,
      id_3,
      id_1,
      id_2,
      id_3,
      id_0,
      id_2,
      id_3,
      id_3,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_3,
      id_3,
      id_3,
      id_2,
      id_2,
      id_2
  );
  assign id_5 = 1;
endmodule
