INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/minde/Ambiente de Trabalho/Proj SD/LAB/2/lab_2/lab_2.srcs/sim_1/imports/lab0Files2024/circuito_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circuito_tb'
