# Pipelined-MIPS-in-Logisim

![](https://i.imgur.com/GWfjP3Z.png)

basic academic cpu
- supports: R_TYPE, LW, SW, BEQ, ADDI, J
- 5-stage pipeline
- nothing actually useful like interrupts etc. 

## mipstest.asm
![](https://i.imgur.com/mxrvuBy.png)

## reference
created while following `"Digital Design and Computer Architecture 2nd Edition"`
