#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021984f94a60 .scope module, "alu4_tb" "alu4_tb" 2 5;
 .timescale -9 -12;
v0000021985014650_0 .var "A", 3 0;
v0000021985016340_0 .var "B", 3 0;
v00000219850160c0_0 .net "Y", 7 0, v0000021985013d90_0;  1 drivers
v0000021985015bc0_0 .var "clk", 0 0;
v00000219850154e0_0 .var "init", 0 0;
v00000219850163e0_0 .var "opcode", 2 0;
v0000021985016520_0 .net "overflow", 0 0, v0000021985014010_0;  1 drivers
v0000021985016660_0 .var "rst", 0 0;
v00000219850162a0_0 .net "zero", 0 0, v0000021985013a70_0;  1 drivers
S_0000021984f5be00 .scope module, "dut" "alu4" 2 24, 3 63 0, S_0000021984f94a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init";
    .port_info 3 /INPUT 4 "A";
    .port_info 4 /INPUT 4 "B";
    .port_info 5 /INPUT 3 "opcode";
    .port_info 6 /OUTPUT 8 "Y";
    .port_info 7 /OUTPUT 1 "overflow";
    .port_info 8 /OUTPUT 1 "zero";
P_0000021984ef8620 .param/l "M" 0 3 65, +C4<00000000000000000000000000001000>;
P_0000021984ef8658 .param/l "N" 0 3 64, +C4<00000000000000000000000000000100>;
L_0000021985064ca0 .functor AND 1, v00000219850154e0_0, L_0000021985015440, C4<1>, C4<1>;
L_00000219850640d0 .functor XNOR 1, L_00000219850156c0, L_0000021985016020, C4<0>, C4<0>;
L_0000021985064d10 .functor XOR 1, L_0000021985066b20, L_0000021985065900, C4<0>, C4<0>;
L_0000021985064a70 .functor AND 1, L_00000219850640d0, L_0000021985064d10, C4<1>, C4<1>;
v0000021985013cf0_0 .net "A", 3 0, v0000021985014650_0;  1 drivers
v00000219850145b0_0 .net "B", 3 0, v0000021985016340_0;  1 drivers
v0000021985013d90_0 .var "Y", 7 0;
v0000021985013f70_0 .net *"_ivl_11", 0 0, L_0000021985016020;  1 drivers
v0000021985013ed0_0 .net *"_ivl_12", 0 0, L_00000219850640d0;  1 drivers
v0000021985013430_0 .net *"_ivl_15", 0 0, L_0000021985066b20;  1 drivers
v0000021985013570_0 .net *"_ivl_17", 0 0, L_0000021985065900;  1 drivers
v0000021985013610_0 .net *"_ivl_18", 0 0, L_0000021985064d10;  1 drivers
L_000002198501a140 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000021985013750_0 .net/2u *"_ivl_2", 2 0, L_000002198501a140;  1 drivers
v0000021985014150_0 .net *"_ivl_23", 3 0, L_00000219850650e0;  1 drivers
v00000219850137f0_0 .net *"_ivl_4", 0 0, L_0000021985015440;  1 drivers
v00000219850140b0_0 .net *"_ivl_9", 0 0, L_00000219850156c0;  1 drivers
v0000021985014ab0_0 .net "clk", 0 0, v0000021985015bc0_0;  1 drivers
v00000219850146f0_0 .net "diff4", 3 0, L_0000021985016160;  1 drivers
v0000021985014790_0 .net "init", 0 0, v00000219850154e0_0;  1 drivers
v0000021985013e30_0 .net "init_mul", 0 0, L_0000021985064ca0;  1 drivers
v00000219850148d0_0 .net "mul_done", 0 0, v0000021984ffc090_0;  1 drivers
v0000021985013bb0_0 .net "opcode", 2 0, v00000219850163e0_0;  1 drivers
v0000021985014010_0 .var "overflow", 0 0;
v0000021985013890_0 .net "ovf_add", 0 0, L_0000021985064a70;  1 drivers
v0000021985013930_0 .net "ovf_mul", 0 0, L_00000219850659a0;  1 drivers
v0000021985014b50_0 .var "ovf_sel", 0 0;
v0000021985014bf0_0 .net "ovf_sub", 0 0, L_00000219850643e0;  1 drivers
v0000021985014d30_0 .net "prod8", 7 0, v0000021984ffba50_0;  1 drivers
v0000021985014e70_0 .net "rst", 0 0, v0000021985016660_0;  1 drivers
o0000021984fbc788 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000021985014470_0 .net "shl4", 3 0, o0000021984fbc788;  0 drivers
v0000021985014f10_0 .net "sum4", 3 0, L_00000219850165c0;  1 drivers
v00000219850139d0_0 .net "xor4", 3 0, L_0000021985015e40;  1 drivers
v0000021985014830_0 .var "y_sel", 7 0;
v0000021985013a70_0 .var "zero", 0 0;
E_0000021984fa5d70/0 .event anyedge, v0000021985013bb0_0, v0000021984ffaab0_0, v0000021985013890_0, v0000021984ffca20_0;
E_0000021984fa5d70/1 .event anyedge, v0000021984ffdba0_0, v0000021985014510_0, v0000021984ffb730_0, v0000021984ffba50_0;
E_0000021984fa5d70/2 .event anyedge, v0000021985013930_0;
E_0000021984fa5d70 .event/or E_0000021984fa5d70/0, E_0000021984fa5d70/1, E_0000021984fa5d70/2;
L_0000021985015800 .part v0000021985016340_0, 0, 2;
L_0000021985015440 .cmp/eq 3, v00000219850163e0_0, L_000002198501a140;
L_00000219850156c0 .part v0000021985014650_0, 3, 1;
L_0000021985016020 .part v0000021985016340_0, 3, 1;
L_0000021985066b20 .part L_00000219850165c0, 3, 1;
L_0000021985065900 .part v0000021985014650_0, 3, 1;
L_00000219850650e0 .part v0000021984ffba50_0, 4, 4;
L_00000219850659a0 .reduce/or L_00000219850650e0;
S_0000021984f5bf90 .scope module, "u_add" "adder4_if" 3 84, 3 7 0, S_0000021984f5be00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "S";
v0000021984ffbaf0_0 .net "A", 3 0, v0000021985014650_0;  alias, 1 drivers
v0000021984ffaa10_0 .net "B", 3 0, v0000021985016340_0;  alias, 1 drivers
v0000021984ffac90_0 .net "S", 3 0, L_00000219850165c0;  alias, 1 drivers
S_0000021984f5fe90 .scope module, "u_add" "suma4bits" 3 12, 4 3 0, S_0000021984f5bf90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 5 "ST";
    .port_info 5 /OUTPUT 1 "Cout";
v0000021984f9cf20_0 .net "A", 3 0, v0000021985014650_0;  alias, 1 drivers
v0000021984ffae70_0 .net "B", 3 0, v0000021985016340_0;  alias, 1 drivers
v0000021984ffb4b0_0 .net "C0", 0 0, L_0000021985017b80;  1 drivers
v0000021984ffabf0_0 .net "C1", 0 0, L_0000021985017e20;  1 drivers
v0000021984ffadd0_0 .net "C2", 0 0, L_00000219850173a0;  1 drivers
L_000002198501a068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021984ffb370_0 .net "Cin", 0 0, L_000002198501a068;  1 drivers
v0000021984ffa830_0 .net "Cout", 0 0, L_0000021985017410;  1 drivers
v0000021984ffaab0_0 .net "S", 3 0, L_00000219850165c0;  alias, 1 drivers
v0000021984ffb410_0 .net "ST", 4 0, L_0000021985016480;  1 drivers
L_0000021985016700 .part v0000021985014650_0, 0, 1;
L_00000219850168e0 .part v0000021985016340_0, 0, 1;
L_0000021985016e80 .part v0000021985014650_0, 1, 1;
L_0000021985015c60 .part v0000021985016340_0, 1, 1;
L_0000021985015260 .part v0000021985014650_0, 2, 1;
L_0000021985015580 .part v0000021985016340_0, 2, 1;
L_0000021985015d00 .part v0000021985014650_0, 3, 1;
L_0000021985015300 .part v0000021985016340_0, 3, 1;
L_00000219850165c0 .concat8 [ 1 1 1 1], L_0000021984f70fb0, L_00000219850174f0, L_0000021985017100, L_0000021985017480;
L_0000021985016480 .concat [ 4 1 0 0], L_00000219850165c0, L_0000021985017410;
S_0000021984f60020 .scope module, "bit0" "suma1bit" 4 16, 5 1 0, S_0000021984f5fe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000021984f92170 .functor XOR 1, L_0000021985016700, L_00000219850168e0, C4<0>, C4<0>;
L_0000021984f91e60 .functor AND 1, L_0000021985016700, L_00000219850168e0, C4<1>, C4<1>;
L_0000021984f70f40 .functor AND 1, L_000002198501a068, L_0000021984f92170, C4<1>, C4<1>;
L_0000021984f70fb0 .functor XOR 1, L_000002198501a068, L_0000021984f92170, C4<0>, C4<0>;
L_0000021985017b80 .functor OR 1, L_0000021984f91e60, L_0000021984f70f40, C4<0>, C4<0>;
v0000021984fb01c0_0 .net "A", 0 0, L_0000021985016700;  1 drivers
v0000021984fb0260_0 .net "B", 0 0, L_00000219850168e0;  1 drivers
v0000021984fb0d00_0 .net "Cin", 0 0, L_000002198501a068;  alias, 1 drivers
v0000021984fb04e0_0 .net "Cout", 0 0, L_0000021985017b80;  alias, 1 drivers
v0000021984fb0300_0 .net "S", 0 0, L_0000021984f70fb0;  1 drivers
v0000021984fb0e40_0 .net "and1", 0 0, L_0000021984f91e60;  1 drivers
v0000021984faf720_0 .net "and2", 0 0, L_0000021984f70f40;  1 drivers
v0000021984fb10c0_0 .net "xor1", 0 0, L_0000021984f92170;  1 drivers
S_0000021984efc8a0 .scope module, "bit1" "suma1bit" 4 17, 5 1 0, S_0000021984f5fe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000021985017f00 .functor XOR 1, L_0000021985016e80, L_0000021985015c60, C4<0>, C4<0>;
L_0000021985017330 .functor AND 1, L_0000021985016e80, L_0000021985015c60, C4<1>, C4<1>;
L_00000219850176b0 .functor AND 1, L_0000021985017b80, L_0000021985017f00, C4<1>, C4<1>;
L_00000219850174f0 .functor XOR 1, L_0000021985017b80, L_0000021985017f00, C4<0>, C4<0>;
L_0000021985017e20 .functor OR 1, L_0000021985017330, L_00000219850176b0, C4<0>, C4<0>;
v0000021984fafcc0_0 .net "A", 0 0, L_0000021985016e80;  1 drivers
v0000021984fb03a0_0 .net "B", 0 0, L_0000021985015c60;  1 drivers
v0000021984fb1160_0 .net "Cin", 0 0, L_0000021985017b80;  alias, 1 drivers
v0000021984faf680_0 .net "Cout", 0 0, L_0000021985017e20;  alias, 1 drivers
v0000021984fb1200_0 .net "S", 0 0, L_00000219850174f0;  1 drivers
v0000021984faf7c0_0 .net "and1", 0 0, L_0000021985017330;  1 drivers
v0000021984fb12a0_0 .net "and2", 0 0, L_00000219850176b0;  1 drivers
v0000021984faf860_0 .net "xor1", 0 0, L_0000021985017f00;  1 drivers
S_0000021984efca30 .scope module, "bit2" "suma1bit" 4 18, 5 1 0, S_0000021984f5fe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000021985017790 .functor XOR 1, L_0000021985015260, L_0000021985015580, C4<0>, C4<0>;
L_0000021985017f70 .functor AND 1, L_0000021985015260, L_0000021985015580, C4<1>, C4<1>;
L_0000021985017090 .functor AND 1, L_0000021985017e20, L_0000021985017790, C4<1>, C4<1>;
L_0000021985017100 .functor XOR 1, L_0000021985017e20, L_0000021985017790, C4<0>, C4<0>;
L_00000219850173a0 .functor OR 1, L_0000021985017f70, L_0000021985017090, C4<0>, C4<0>;
v0000021984fb0580_0 .net "A", 0 0, L_0000021985015260;  1 drivers
v0000021984fb1340_0 .net "B", 0 0, L_0000021985015580;  1 drivers
v0000021984faf900_0 .net "Cin", 0 0, L_0000021985017e20;  alias, 1 drivers
v0000021984fafd60_0 .net "Cout", 0 0, L_00000219850173a0;  alias, 1 drivers
v0000021984fb0440_0 .net "S", 0 0, L_0000021985017100;  1 drivers
v0000021984fafea0_0 .net "and1", 0 0, L_0000021985017f70;  1 drivers
v0000021984faff40_0 .net "and2", 0 0, L_0000021985017090;  1 drivers
v0000021984fb06c0_0 .net "xor1", 0 0, L_0000021985017790;  1 drivers
S_0000021984f5e8f0 .scope module, "bit3" "suma1bit" 4 19, 5 1 0, S_0000021984f5fe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000021985017bf0 .functor XOR 1, L_0000021985015d00, L_0000021985015300, C4<0>, C4<0>;
L_0000021985017640 .functor AND 1, L_0000021985015d00, L_0000021985015300, C4<1>, C4<1>;
L_0000021985017870 .functor AND 1, L_00000219850173a0, L_0000021985017bf0, C4<1>, C4<1>;
L_0000021985017480 .functor XOR 1, L_00000219850173a0, L_0000021985017bf0, C4<0>, C4<0>;
L_0000021985017410 .functor OR 1, L_0000021985017640, L_0000021985017870, C4<0>, C4<0>;
v0000021984fb0760_0 .net "A", 0 0, L_0000021985015d00;  1 drivers
v0000021984fb0800_0 .net "B", 0 0, L_0000021985015300;  1 drivers
v0000021984fb08a0_0 .net "Cin", 0 0, L_00000219850173a0;  alias, 1 drivers
v0000021984fb09e0_0 .net "Cout", 0 0, L_0000021985017410;  alias, 1 drivers
v0000021984fb0a80_0 .net "S", 0 0, L_0000021985017480;  1 drivers
v0000021984fb0b20_0 .net "and1", 0 0, L_0000021985017640;  1 drivers
v0000021984f9c660_0 .net "and2", 0 0, L_0000021985017870;  1 drivers
v0000021984f9cb60_0 .net "xor1", 0 0, L_0000021985017bf0;  1 drivers
S_0000021984f5ea80 .scope module, "u_mul" "mul4_if" 3 94, 3 44 0, S_0000021984f5be00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init";
    .port_info 3 /INPUT 4 "A";
    .port_info 4 /INPUT 4 "B";
    .port_info 5 /OUTPUT 8 "P";
    .port_info 6 /OUTPUT 1 "done";
v0000021984ffb190_0 .net "A", 3 0, v0000021985014650_0;  alias, 1 drivers
v0000021984ffc1d0_0 .net "B", 3 0, v0000021985016340_0;  alias, 1 drivers
v0000021984ffbcd0_0 .net "P", 7 0, v0000021984ffba50_0;  alias, 1 drivers
v0000021984ffb550_0 .net "clk", 0 0, v0000021985015bc0_0;  alias, 1 drivers
v0000021984ffb230_0 .net "done", 0 0, v0000021984ffc090_0;  alias, 1 drivers
v0000021984ffb2d0_0 .net "init", 0 0, L_0000021985064ca0;  alias, 1 drivers
v0000021984ffb870_0 .net "rst", 0 0, v0000021985016660_0;  alias, 1 drivers
S_0000021984f62780 .scope module, "u_mul" "Multiplicador4bits" 3 52, 6 1 0, S_0000021984f5ea80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "init";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 4 "MD";
    .port_info 4 /INPUT 4 "MR";
    .port_info 5 /OUTPUT 8 "PP";
    .port_info 6 /OUTPUT 1 "done";
P_0000021984fab5e0 .param/l "ADD" 1 6 14, C4<010>;
P_0000021984fab618 .param/l "CHECK" 1 6 13, C4<001>;
P_0000021984fab650 .param/l "END_STATE" 1 6 16, C4<100>;
P_0000021984fab688 .param/l "SHIFT" 1 6 15, C4<011>;
P_0000021984fab6c0 .param/l "START" 1 6 12, C4<000>;
v0000021984ffc450_0 .var "A", 7 0;
v0000021984ffad30_0 .var "B", 3 0;
v0000021984ffbb90_0 .net "LSB_B", 0 0, L_00000219850158a0;  1 drivers
v0000021984ffc130_0 .net "MD", 3 0, v0000021985014650_0;  alias, 1 drivers
v0000021984ffb050_0 .net "MR", 3 0, v0000021985016340_0;  alias, 1 drivers
v0000021984ffba50_0 .var "PP", 7 0;
v0000021984ffa790_0 .net "clk", 0 0, v0000021985015bc0_0;  alias, 1 drivers
v0000021984ffc090_0 .var "done", 0 0;
v0000021984ffa8d0_0 .var "fsm_state", 2 0;
v0000021984ffaf10_0 .net "init", 0 0, L_0000021985064ca0;  alias, 1 drivers
v0000021984ffa970_0 .var "iter", 1 0;
v0000021984ffafb0_0 .var "next_state", 2 0;
v0000021984ffb0f0_0 .net "rst", 0 0, v0000021985016660_0;  alias, 1 drivers
E_0000021984fa5f70 .event posedge, v0000021984ffa790_0;
E_0000021984fa5af0 .event anyedge, v0000021984ffa8d0_0, v0000021984ffbb90_0, v0000021984ffa970_0;
L_00000219850158a0 .part v0000021984ffad30_0, 0, 1;
S_0000021984f62910 .scope module, "u_shl" "shl4_if" 3 90, 3 36 0, S_0000021984f5be00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 2 "B";
    .port_info 2 /OUTPUT 4 "E";
v0000021984ffbd70_0 .net "A", 3 0, v0000021985014650_0;  alias, 1 drivers
v0000021984ffbe10_0 .net "B", 1 0, L_0000021985015800;  1 drivers
v0000021984ffbc30_0 .net "E", 3 0, o0000021984fbc788;  alias, 0 drivers
S_0000021984f62d10 .scope module, "u_sh" "Mover_Izquierda" 3 41, 7 2 0, S_0000021984f62910;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 2 "B";
    .port_info 2 /OUTPUT 4 "E";
v0000021984ffb690_0 .net "A", 3 0, v0000021985014650_0;  alias, 1 drivers
v0000021984ffb5f0_0 .net "B", 1 0, L_0000021985015800;  alias, 1 drivers
v0000021984ffc4f0_0 .net "C", 0 0, L_0000021985016de0;  1 drivers
v0000021984ffb730_0 .net "E", 3 0, o0000021984fbc788;  alias, 0 drivers
v0000021984ffc270_0 .net *"_ivl_0", 3 0, L_0000021985015620;  1 drivers
L_0000021985015620 .shift/l 4, v0000021985014650_0, L_0000021985015800;
L_0000021985016de0 .part L_0000021985015620, 0, 1;
S_0000021984f62ea0 .scope module, "u_sub" "sub4_if" 3 86, 3 16 0, S_0000021984f5be00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "D";
    .port_info 3 /OUTPUT 1 "Overflow";
v0000021984ffd6a0_0 .net "A", 3 0, v0000021985014650_0;  alias, 1 drivers
v0000021984ffcde0_0 .net "B", 3 0, v0000021985016340_0;  alias, 1 drivers
v0000021984ffd740_0 .net "D", 3 0, L_0000021985016160;  alias, 1 drivers
v0000021984ffda60_0 .net "Overflow", 0 0, L_00000219850643e0;  alias, 1 drivers
S_0000021984f77eb0 .scope module, "u_sub" "Resta4bits" 3 22, 8 4 0, S_0000021984f62ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "D";
    .port_info 3 /OUTPUT 1 "Overflow";
    .port_info 4 /OUTPUT 1 "Negative";
    .port_info 5 /OUTPUT 1 "Zero";
L_0000021985017c60 .functor NOT 4, v0000021985016340_0, C4<0000>, C4<0000>, C4<0000>;
L_0000021985064a00 .functor XOR 1, L_0000021985015940, L_0000021985016b60, C4<0>, C4<0>;
L_00000219850644c0 .functor XOR 1, L_0000021985015760, L_0000021985015da0, C4<0>, C4<0>;
L_00000219850643e0 .functor AND 1, L_0000021985064a00, L_00000219850644c0, C4<1>, C4<1>;
v0000021984ffd9c0_0 .net "A", 3 0, v0000021985014650_0;  alias, 1 drivers
v0000021984ffd100_0 .net "B", 3 0, v0000021985016340_0;  alias, 1 drivers
v0000021984ffc840_0 .net "Bx", 3 0, L_0000021985017c60;  1 drivers
v0000021984ffcf20_0 .net "Cout", 0 0, L_0000021985064e60;  1 drivers
v0000021984ffe0a0_0 .net "D", 3 0, L_0000021985016160;  alias, 1 drivers
v0000021984ffc980_0 .net "Negative", 0 0, L_00000219850153a0;  1 drivers
v0000021984ffdba0_0 .net "Overflow", 0 0, L_00000219850643e0;  alias, 1 drivers
v0000021984ffdce0_0 .net "Zero", 0 0, L_0000021985015a80;  1 drivers
v0000021984ffcb60_0 .net *"_ivl_11", 0 0, L_0000021985015760;  1 drivers
v0000021984ffe280_0 .net *"_ivl_13", 0 0, L_0000021985015da0;  1 drivers
v0000021984ffcd40_0 .net *"_ivl_14", 0 0, L_00000219850644c0;  1 drivers
L_000002198501a0f8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000021984ffd920_0 .net/2u *"_ivl_20", 3 0, L_000002198501a0f8;  1 drivers
v0000021984ffe460_0 .net *"_ivl_5", 0 0, L_0000021985015940;  1 drivers
v0000021984ffe000_0 .net *"_ivl_7", 0 0, L_0000021985016b60;  1 drivers
v0000021984ffe320_0 .net *"_ivl_8", 0 0, L_0000021985064a00;  1 drivers
L_0000021985015940 .part v0000021985014650_0, 3, 1;
L_0000021985016b60 .part v0000021985016340_0, 3, 1;
L_0000021985015760 .part v0000021985014650_0, 3, 1;
L_0000021985015da0 .part L_0000021985016160, 3, 1;
L_00000219850153a0 .part L_0000021985016160, 3, 1;
L_0000021985015a80 .cmp/eq 4, L_0000021985016160, L_000002198501a0f8;
S_0000021984f78040 .scope module, "u_add" "suma4bits" 8 16, 4 3 0, S_0000021984f77eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 5 "ST";
    .port_info 5 /OUTPUT 1 "Cout";
v0000021984ffdf60_0 .net "A", 3 0, v0000021985014650_0;  alias, 1 drivers
v0000021984ffdc40_0 .net "B", 3 0, L_0000021985017c60;  alias, 1 drivers
v0000021984ffe5a0_0 .net "C0", 0 0, L_0000021985017d40;  1 drivers
v0000021984ffdd80_0 .net "C1", 0 0, L_0000021985017e90;  1 drivers
v0000021984ffd240_0 .net "C2", 0 0, L_00000219850178e0;  1 drivers
L_000002198501a0b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021984ffe1e0_0 .net "Cin", 0 0, L_000002198501a0b0;  1 drivers
v0000021984ffd2e0_0 .net "Cout", 0 0, L_0000021985064e60;  alias, 1 drivers
v0000021984ffca20_0 .net "S", 3 0, L_0000021985016160;  alias, 1 drivers
v0000021984ffd4c0_0 .net "ST", 4 0, L_00000219850151c0;  1 drivers
L_00000219850167a0 .part v0000021985014650_0, 0, 1;
L_0000021985016200 .part L_0000021985017c60, 0, 1;
L_0000021985016840 .part v0000021985014650_0, 1, 1;
L_0000021985016f20 .part L_0000021985017c60, 1, 1;
L_0000021985016980 .part v0000021985014650_0, 2, 1;
L_0000021985015120 .part L_0000021985017c60, 2, 1;
L_00000219850159e0 .part v0000021985014650_0, 3, 1;
L_0000021985015ee0 .part L_0000021985017c60, 3, 1;
L_0000021985016160 .concat8 [ 1 1 1 1], L_0000021985017cd0, L_0000021985017720, L_0000021985017800, L_0000021985064df0;
L_00000219850151c0 .concat [ 4 1 0 0], L_0000021985016160, L_0000021985064e60;
S_0000021984f64b40 .scope module, "bit0" "suma1bit" 4 16, 5 1 0, S_0000021984f78040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000219850171e0 .functor XOR 1, L_00000219850167a0, L_0000021985016200, C4<0>, C4<0>;
L_0000021985017950 .functor AND 1, L_00000219850167a0, L_0000021985016200, C4<1>, C4<1>;
L_00000219850175d0 .functor AND 1, L_000002198501a0b0, L_00000219850171e0, C4<1>, C4<1>;
L_0000021985017cd0 .functor XOR 1, L_000002198501a0b0, L_00000219850171e0, C4<0>, C4<0>;
L_0000021985017d40 .functor OR 1, L_0000021985017950, L_00000219850175d0, C4<0>, C4<0>;
v0000021984ffab50_0 .net "A", 0 0, L_00000219850167a0;  1 drivers
v0000021984ffbeb0_0 .net "B", 0 0, L_0000021985016200;  1 drivers
v0000021984ffb7d0_0 .net "Cin", 0 0, L_000002198501a0b0;  alias, 1 drivers
v0000021984ffc310_0 .net "Cout", 0 0, L_0000021985017d40;  alias, 1 drivers
v0000021984ffb910_0 .net "S", 0 0, L_0000021985017cd0;  1 drivers
v0000021984ffb9b0_0 .net "and1", 0 0, L_0000021985017950;  1 drivers
v0000021984ffbf50_0 .net "and2", 0 0, L_00000219850175d0;  1 drivers
v0000021984ffbff0_0 .net "xor1", 0 0, L_00000219850171e0;  1 drivers
S_0000021984f64cd0 .scope module, "bit1" "suma1bit" 4 17, 5 1 0, S_0000021984f78040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000021985017170 .functor XOR 1, L_0000021985016840, L_0000021985016f20, C4<0>, C4<0>;
L_0000021985017b10 .functor AND 1, L_0000021985016840, L_0000021985016f20, C4<1>, C4<1>;
L_0000021985017db0 .functor AND 1, L_0000021985017d40, L_0000021985017170, C4<1>, C4<1>;
L_0000021985017720 .functor XOR 1, L_0000021985017d40, L_0000021985017170, C4<0>, C4<0>;
L_0000021985017e90 .functor OR 1, L_0000021985017b10, L_0000021985017db0, C4<0>, C4<0>;
v0000021984ffc3b0_0 .net "A", 0 0, L_0000021985016840;  1 drivers
v0000021984ffc590_0 .net "B", 0 0, L_0000021985016f20;  1 drivers
v0000021984ffc630_0 .net "Cin", 0 0, L_0000021985017d40;  alias, 1 drivers
v0000021984ffdec0_0 .net "Cout", 0 0, L_0000021985017e90;  alias, 1 drivers
v0000021984ffe140_0 .net "S", 0 0, L_0000021985017720;  1 drivers
v0000021984ffcac0_0 .net "and1", 0 0, L_0000021985017b10;  1 drivers
v0000021984ffe3c0_0 .net "and2", 0 0, L_0000021985017db0;  1 drivers
v0000021984ffe640_0 .net "xor1", 0 0, L_0000021985017170;  1 drivers
S_0000021985012ce0 .scope module, "bit2" "suma1bit" 4 18, 5 1 0, S_0000021984f78040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000021985017250 .functor XOR 1, L_0000021985016980, L_0000021985015120, C4<0>, C4<0>;
L_00000219850172c0 .functor AND 1, L_0000021985016980, L_0000021985015120, C4<1>, C4<1>;
L_0000021985017560 .functor AND 1, L_0000021985017e90, L_0000021985017250, C4<1>, C4<1>;
L_0000021985017800 .functor XOR 1, L_0000021985017e90, L_0000021985017250, C4<0>, C4<0>;
L_00000219850178e0 .functor OR 1, L_00000219850172c0, L_0000021985017560, C4<0>, C4<0>;
v0000021984ffe500_0 .net "A", 0 0, L_0000021985016980;  1 drivers
v0000021984ffd7e0_0 .net "B", 0 0, L_0000021985015120;  1 drivers
v0000021984ffcca0_0 .net "Cin", 0 0, L_0000021985017e90;  alias, 1 drivers
v0000021984ffd880_0 .net "Cout", 0 0, L_00000219850178e0;  alias, 1 drivers
v0000021984ffc8e0_0 .net "S", 0 0, L_0000021985017800;  1 drivers
v0000021984ffd600_0 .net "and1", 0 0, L_00000219850172c0;  1 drivers
v0000021984ffd1a0_0 .net "and2", 0 0, L_0000021985017560;  1 drivers
v0000021984ffdb00_0 .net "xor1", 0 0, L_0000021985017250;  1 drivers
S_0000021985012e70 .scope module, "bit3" "suma1bit" 4 19, 5 1 0, S_0000021984f78040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000219850179c0 .functor XOR 1, L_00000219850159e0, L_0000021985015ee0, C4<0>, C4<0>;
L_0000021985017a30 .functor AND 1, L_00000219850159e0, L_0000021985015ee0, C4<1>, C4<1>;
L_0000021985017aa0 .functor AND 1, L_00000219850178e0, L_00000219850179c0, C4<1>, C4<1>;
L_0000021985064df0 .functor XOR 1, L_00000219850178e0, L_00000219850179c0, C4<0>, C4<0>;
L_0000021985064e60 .functor OR 1, L_0000021985017a30, L_0000021985017aa0, C4<0>, C4<0>;
v0000021984ffce80_0 .net "A", 0 0, L_00000219850159e0;  1 drivers
v0000021984ffd380_0 .net "B", 0 0, L_0000021985015ee0;  1 drivers
v0000021984ffd060_0 .net "Cin", 0 0, L_00000219850178e0;  alias, 1 drivers
v0000021984ffd420_0 .net "Cout", 0 0, L_0000021985064e60;  alias, 1 drivers
v0000021984ffcc00_0 .net "S", 0 0, L_0000021985064df0;  1 drivers
v0000021984ffc7a0_0 .net "and1", 0 0, L_0000021985017a30;  1 drivers
v0000021984ffcfc0_0 .net "and2", 0 0, L_0000021985017aa0;  1 drivers
v0000021984ffd560_0 .net "xor1", 0 0, L_00000219850179c0;  1 drivers
S_0000021985012060 .scope module, "u_xor" "xor4_if" 3 88, 3 26 0, S_0000021984f5be00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "X";
v00000219850132f0_0 .net "A", 3 0, v0000021985014650_0;  alias, 1 drivers
v0000021985014a10_0 .net "B", 3 0, v0000021985016340_0;  alias, 1 drivers
v0000021985014510_0 .net "X", 3 0, L_0000021985015e40;  alias, 1 drivers
L_0000021985016d40 .part v0000021985014650_0, 0, 1;
L_0000021985016a20 .part v0000021985016340_0, 0, 1;
L_0000021985015f80 .part v0000021985014650_0, 1, 1;
L_0000021985015b20 .part v0000021985016340_0, 1, 1;
L_0000021985016ac0 .part v0000021985014650_0, 2, 1;
L_0000021985015080 .part v0000021985016340_0, 2, 1;
L_0000021985016c00 .part v0000021985014650_0, 3, 1;
L_0000021985016ca0 .part v0000021985016340_0, 3, 1;
L_0000021985015e40 .concat8 [ 1 1 1 1], L_0000021985064bc0, L_0000021985064c30, L_0000021985064450, L_0000021985064220;
S_00000219850121f0 .scope module, "b0" "xor_1" 3 30, 9 1 0, S_0000021985012060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0000021985064bc0 .functor XOR 1, L_0000021985016d40, L_0000021985016a20, C4<0>, C4<0>;
v0000021984ffde20_0 .net "a", 0 0, L_0000021985016d40;  1 drivers
v0000021985014c90_0 .net "b", 0 0, L_0000021985016a20;  1 drivers
v0000021985014dd0_0 .net "z", 0 0, L_0000021985064bc0;  1 drivers
S_0000021985012380 .scope module, "b1" "xor_1" 3 31, 9 1 0, S_0000021985012060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0000021985064c30 .functor XOR 1, L_0000021985015f80, L_0000021985015b20, C4<0>, C4<0>;
v0000021985013c50_0 .net "a", 0 0, L_0000021985015f80;  1 drivers
v0000021985014330_0 .net "b", 0 0, L_0000021985015b20;  1 drivers
v00000219850136b0_0 .net "z", 0 0, L_0000021985064c30;  1 drivers
S_0000021985012830 .scope module, "b2" "xor_1" 3 32, 9 1 0, S_0000021985012060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0000021985064450 .functor XOR 1, L_0000021985016ac0, L_0000021985015080, C4<0>, C4<0>;
v0000021985013390_0 .net "a", 0 0, L_0000021985016ac0;  1 drivers
v0000021985014970_0 .net "b", 0 0, L_0000021985015080;  1 drivers
v00000219850134d0_0 .net "z", 0 0, L_0000021985064450;  1 drivers
S_00000219850126a0 .scope module, "b3" "xor_1" 3 33, 9 1 0, S_0000021985012060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0000021985064220 .functor XOR 1, L_0000021985016c00, L_0000021985016ca0, C4<0>, C4<0>;
v0000021985013070_0 .net "a", 0 0, L_0000021985016c00;  1 drivers
v00000219850143d0_0 .net "b", 0 0, L_0000021985016ca0;  1 drivers
v0000021985013250_0 .net "z", 0 0, L_0000021985064220;  1 drivers
S_00000219850129c0 .scope task, "run_mul" "run_mul" 2 56, 2 56 0, S_0000021984f94a60;
 .timescale -9 -12;
v0000021985013b10_0 .var "a", 3 0;
v00000219850141f0_0 .var "b", 3 0;
E_0000021984fa63b0 .event anyedge, v0000021984ffc090_0;
TD_alu4_tb.run_mul ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000219850163e0_0, 0, 3;
    %load/vec4 v0000021985013b10_0;
    %store/vec4 v0000021985014650_0, 0, 4;
    %load/vec4 v00000219850141f0_0;
    %store/vec4 v0000021985016340_0, 0, 4;
    %wait E_0000021984fa5f70;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219850154e0_0, 0, 1;
    %wait E_0000021984fa5f70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219850154e0_0, 0, 1;
T_0.0 ;
    %load/vec4 v00000219850148d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0000021984fa63b0;
    %jmp T_0.0;
T_0.1 ;
    %wait E_0000021984fa5f70;
    %wait E_0000021984fa5f70;
    %end;
S_0000021985012b50 .scope task, "run_nonmul" "run_nonmul" 2 45, 2 45 0, S_0000021984f94a60;
 .timescale -9 -12;
v0000021985013110_0 .var "a", 3 0;
v00000219850131b0_0 .var "b", 3 0;
v0000021985014290_0 .var "opc", 2 0;
TD_alu4_tb.run_nonmul ;
    %load/vec4 v0000021985014290_0;
    %store/vec4 v00000219850163e0_0, 0, 3;
    %load/vec4 v0000021985013110_0;
    %store/vec4 v0000021985014650_0, 0, 4;
    %load/vec4 v00000219850131b0_0;
    %store/vec4 v0000021985016340_0, 0, 4;
    %wait E_0000021984fa5f70;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219850154e0_0, 0, 1;
    %wait E_0000021984fa5f70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219850154e0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021984fa5f70;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %end;
    .scope S_0000021984f62780;
T_2 ;
    %wait E_0000021984fa5af0;
    %load/vec4 v0000021984ffa8d0_0;
    %store/vec4 v0000021984ffafb0_0, 0, 3;
    %load/vec4 v0000021984ffa8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021984ffafb0_0, 0, 3;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021984ffafb0_0, 0, 3;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0000021984ffbb90_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %store/vec4 v0000021984ffafb0_0, 0, 3;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000021984ffafb0_0, 0, 3;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0000021984ffa970_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %store/vec4 v0000021984ffafb0_0, 0, 3;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000021984ffafb0_0, 0, 3;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000021984f62780;
T_3 ;
    %wait E_0000021984fa5f70;
    %load/vec4 v0000021984ffb0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021984ffa8d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021984ffba50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021984ffc450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021984ffad30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021984ffa970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021984ffc090_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000021984ffaf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021984ffa8d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021984ffba50_0, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000021984ffc130_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000021984ffc450_0, 0;
    %load/vec4 v0000021984ffb050_0;
    %assign/vec4 v0000021984ffad30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021984ffa970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021984ffc090_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000021984ffafb0_0;
    %assign/vec4 v0000021984ffa8d0_0, 0;
    %load/vec4 v0000021984ffa8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021984ffc090_0, 0;
    %jmp T_3.10;
T_3.5 ;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0000021984ffba50_0;
    %load/vec4 v0000021984ffc450_0;
    %add;
    %assign/vec4 v0000021984ffba50_0, 0;
    %jmp T_3.10;
T_3.7 ;
    %load/vec4 v0000021984ffc450_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000021984ffc450_0, 0;
    %load/vec4 v0000021984ffad30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000021984ffad30_0, 0;
    %load/vec4 v0000021984ffa970_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000021984ffa970_0, 0;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021984ffc090_0, 0;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021984f5be00;
T_4 ;
    %wait E_0000021984fa5d70;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021985014830_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021985014b50_0, 0, 1;
    %load/vec4 v0000021985013bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021985014830_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021985014b50_0, 0, 1;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000021985014f10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021985014830_0, 0, 8;
    %load/vec4 v0000021985013890_0;
    %store/vec4 v0000021985014b50_0, 0, 1;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v00000219850146f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021985014830_0, 0, 8;
    %load/vec4 v0000021985014bf0_0;
    %store/vec4 v0000021985014b50_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v00000219850139d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021985014830_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021985014b50_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000021985014470_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021985014830_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021985014b50_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0000021985014d30_0;
    %store/vec4 v0000021985014830_0, 0, 8;
    %load/vec4 v0000021985013930_0;
    %store/vec4 v0000021985014b50_0, 0, 1;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000021984f5be00;
T_5 ;
    %wait E_0000021984fa5f70;
    %load/vec4 v0000021985014e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021985013d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021985014010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021985013a70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000021985013bb0_0;
    %cmpi/ne 4, 0, 3;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0000021985014790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0000021985014830_0;
    %assign/vec4 v0000021985013d90_0, 0;
    %load/vec4 v0000021985014b50_0;
    %assign/vec4 v0000021985014010_0, 0;
    %load/vec4 v0000021985014830_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000021985013a70_0, 0;
T_5.4 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000219850148d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0000021985014d30_0;
    %assign/vec4 v0000021985013d90_0, 0;
    %load/vec4 v0000021985013930_0;
    %assign/vec4 v0000021985014010_0, 0;
    %load/vec4 v0000021985014d30_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000021985013a70_0, 0;
T_5.6 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021984f94a60;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021985015bc0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000021984f94a60;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0000021985015bc0_0;
    %inv;
    %store/vec4 v0000021985015bc0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000021984f94a60;
T_8 ;
    %vpi_call 2 38 "$dumpfile", "alu4_tb.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021984f94a60 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000021984f94a60;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021985016660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219850154e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000219850163e0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021985014650_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021985016340_0, 0, 4;
    %pushi/vec4 2, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021984fa5f70;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021985016660_0, 0, 1;
    %wait E_0000021984fa5f70;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021985014290_0, 0, 3;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000021985013110_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000219850131b0_0, 0, 4;
    %fork TD_alu4_tb.run_nonmul, S_0000021985012b50;
    %join;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021985014290_0, 0, 3;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000021985013110_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000219850131b0_0, 0, 4;
    %fork TD_alu4_tb.run_nonmul, S_0000021985012b50;
    %join;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000021985014290_0, 0, 3;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021985013110_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000219850131b0_0, 0, 4;
    %fork TD_alu4_tb.run_nonmul, S_0000021985012b50;
    %join;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000021985014290_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000021985013110_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000219850131b0_0, 0, 4;
    %fork TD_alu4_tb.run_nonmul, S_0000021985012b50;
    %join;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000021985014290_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000021985013110_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000219850131b0_0, 0, 4;
    %fork TD_alu4_tb.run_nonmul, S_0000021985012b50;
    %join;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000021985014290_0, 0, 3;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000021985013110_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000219850131b0_0, 0, 4;
    %fork TD_alu4_tb.run_nonmul, S_0000021985012b50;
    %join;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000021985014290_0, 0, 3;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021985013110_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000219850131b0_0, 0, 4;
    %fork TD_alu4_tb.run_nonmul, S_0000021985012b50;
    %join;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000021985014290_0, 0, 3;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000021985013110_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000219850131b0_0, 0, 4;
    %fork TD_alu4_tb.run_nonmul, S_0000021985012b50;
    %join;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000021985013b10_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000219850141f0_0, 0, 4;
    %fork TD_alu4_tb.run_mul, S_00000219850129c0;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000021985013b10_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000219850141f0_0, 0, 4;
    %fork TD_alu4_tb.run_mul, S_00000219850129c0;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021985013b10_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000219850141f0_0, 0, 4;
    %fork TD_alu4_tb.run_mul, S_00000219850129c0;
    %join;
    %delay 50000, 0;
    %vpi_call 2 98 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "scr\ALU_tb.v";
    "./scr\ALU.v";
    "./scr\suma4bits.v";
    "./scr\suma1bit.v";
    "./scr\Multiplicador4bits.v";
    "./scr\Mover_Izquierda.v";
    "./scr\Resta4bits.v";
    "./scr\ModuloXor.v";
