#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Nov  1 19:47:23 2022
# Process ID: 99044
# Current directory: C:/ece4743/Lab7/lab7_p2_files
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent91608 C:\ece4743\Lab7\lab7_p2_files\empty_template.xpr
# Log file: C:/ece4743/Lab7/lab7_p2_files/vivado.log
# Journal file: C:/ece4743/Lab7/lab7_p2_files\vivado.jou
# Running On: Lenovo-9i-Joe-Laptop, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 4, Host memory: 16901 MB
#-----------------------------------------------------------
start_gui
open_project C:/ece4743/Lab7/lab7_p2_files/empty_template.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1' since last save.
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/ece4743/Lab7/lab7_p2_files/empty_template.gen/sources_1', nor could it be found using path 'C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1/empty_template.gen/sources_1'.
WARNING: [Project 1-312] File not found as 'C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sources_1/new/p2.v'; using path 'C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1/empty_template.srcs/sources_1/new/p2.v' instead.
WARNING: [Project 1-312] File not found as 'C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sim_1/new/p2_tb.v'; using path 'C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1/empty_template.srcs/sim_1/new/p2_tb.v' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 1661.199 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1/empty_template.srcs/sim_1/new/p2_tb.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1/empty_template.srcs/sim_1/new/p2_tb.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1/empty_template.srcs/sources_1/new/p2.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1/empty_template.srcs/sources_1/new/p2.v}}
file mkdir C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sources_1/new
close [ open C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sources_1/new/timer32bus.v w ]
add_files C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sources_1/new/timer32bus.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/ece4743/Lab7/lab7_p2_files/tb_timer32bus.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
import_files -norecurse C:/ece4743/Lab7/lab7_p2_files/timer32.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Nov  1 20:03:33 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p2_files/empty_template.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_timer32bus'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer32bus' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_timer32bus_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sources_1/imports/lab7_p2_files/timer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sources_1/new/timer32bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer32bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sim_1/imports/lab7_p2_files/tb_timer32bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_timer32bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32bus_behav xil_defaultlib.tb_timer32bus xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32bus_behav xil_defaultlib.tb_timer32bus xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'dout' [C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sources_1/new/timer32bus.v:43]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'dout' [C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sources_1/new/timer32bus.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer32
Compiling module xil_defaultlib.timer32bus
Compiling module xil_defaultlib.tb_timer32bus
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_timer32bus_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_timer32bus_behav -key {Behavioral:sim_1:Functional:tb_timer32bus} -tclbatch {tb_timer32bus.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_timer32bus.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
(              220000)FAIL: Write/Read of T Period register failed, expected 8, got          1

(              260000)FAIL: Read of non-existent timer, expected 0, got          1

(              300000)FAIL: Read of Timer2 period regisgter failed, expected         15, got          1

(              340000)FAIL: Write/Read of Timer2 period regisgter failed, expected          20, got          1

(              460000)FAIL: Timer 1 read/count, Expected           2, got          1

(              500000)FAIL: Timer 1 read/count, Expected           3, got          1

(              540000)FAIL: Reading non-existent Timer, expected           0, got          1

(              660000)FAIL: Timer 2 read/count, Expected           2, got          1

(              700000)FAIL: Timer 2 read/count, Expected           3, got          1

(              700000)FAILED:           9 vectors failed

xsim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 1661.199 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_timer32bus_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1661.199 ; gain = 0.000
run 10 us
save_wave_config {C:/ece4743/Lab7/lab7_p2_files/tb_timer32bus_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/ece4743/Lab7/lab7_p2_files/tb_timer32bus_behav.wcfg
set_property xsim.view C:/ece4743/Lab7/lab7_p2_files/tb_timer32bus_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_timer32bus'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer32bus' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_timer32bus_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sources_1/imports/lab7_p2_files/timer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sources_1/new/timer32bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer32bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sim_1/imports/lab7_p2_files/tb_timer32bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_timer32bus
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32bus_behav xil_defaultlib.tb_timer32bus xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32bus_behav xil_defaultlib.tb_timer32bus xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer32
Compiling module xil_defaultlib.timer32bus
Compiling module xil_defaultlib.tb_timer32bus
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_timer32bus_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_timer32bus_behav -key {Behavioral:sim_1:Functional:tb_timer32bus} -tclbatch {tb_timer32bus.tcl} -view {C:/ece4743/Lab7/lab7_p2_files/tb_timer32bus_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/ece4743/Lab7/lab7_p2_files/tb_timer32bus_behav.wcfg
source tb_timer32bus.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
(              220000)FAIL: Write/Read of T Period register failed, expected 8, got          1

(              260000)FAIL: Read of non-existent timer, expected 0, got          1

(              300000)FAIL: Read of Timer2 period regisgter failed, expected         15, got          1

(              340000)FAIL: Write/Read of Timer2 period regisgter failed, expected          20, got          1

(              460000)FAIL: Timer 1 read/count, Expected           2, got          1

(              500000)FAIL: Timer 1 read/count, Expected           3, got          1

(              540000)FAIL: Reading non-existent Timer, expected           0, got          1

(              660000)FAIL: Timer 2 read/count, Expected           2, got          1

(              700000)FAIL: Timer 2 read/count, Expected           3, got          1

(              700000)FAILED:           9 vectors failed

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_timer32bus_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1661.199 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/ece4743/Lab7/lab7_p2_files/empty_template.runs/synth_1/timer32bus.dcp to C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1/empty_template.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/Lab7/lab7_p2_files/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Nov  1 20:11:27 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p2_files/empty_template.runs/synth_1/runme.log
import_files -fileset utils_1 {{C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1/empty_template.srcs/utils_1/imports/synth_1/timer32bus.dcp}}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/Lab7/lab7_p2_files/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Nov  1 20:11:59 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p2_files/empty_template.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_timer32bus'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer32bus' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_timer32bus_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32bus_behav xil_defaultlib.tb_timer32bus xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32bus_behav xil_defaultlib.tb_timer32bus xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_timer32bus_behav -key {Behavioral:sim_1:Functional:tb_timer32bus} -tclbatch {tb_timer32bus.tcl} -view {C:/ece4743/Lab7/lab7_p2_files/tb_timer32bus_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/ece4743/Lab7/lab7_p2_files/tb_timer32bus_behav.wcfg
source tb_timer32bus.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
(              220000)FAIL: Write/Read of T Period register failed, expected 8, got          1

(              260000)FAIL: Read of non-existent timer, expected 0, got          1

(              300000)FAIL: Read of Timer2 period regisgter failed, expected         15, got          1

(              340000)FAIL: Write/Read of Timer2 period regisgter failed, expected          20, got          1

(              460000)FAIL: Timer 1 read/count, Expected           2, got          1

(              500000)FAIL: Timer 1 read/count, Expected           3, got          1

(              540000)FAIL: Reading non-existent Timer, expected           0, got          1

(              660000)FAIL: Timer 2 read/count, Expected           2, got          1

(              700000)FAIL: Timer 2 read/count, Expected           3, got          1

(              700000)FAILED:           9 vectors failed

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_timer32bus_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/utils_1/imports/synth_1/timer32bus.dcp with file C:/ece4743/Lab7/lab7_p2_files/empty_template.runs/synth_1/timer32bus.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/Lab7/lab7_p2_files/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Nov  1 20:17:58 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p2_files/empty_template.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_timer32bus'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer32bus' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_timer32bus_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sources_1/imports/lab7_p2_files/timer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sources_1/new/timer32bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer32bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sim_1/imports/lab7_p2_files/tb_timer32bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_timer32bus
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32bus_behav xil_defaultlib.tb_timer32bus xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32bus_behav xil_defaultlib.tb_timer32bus xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer32
Compiling module xil_defaultlib.timer32bus
Compiling module xil_defaultlib.tb_timer32bus
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_timer32bus_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_timer32bus_behav -key {Behavioral:sim_1:Functional:tb_timer32bus} -tclbatch {tb_timer32bus.tcl} -view {C:/ece4743/Lab7/lab7_p2_files/tb_timer32bus_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/ece4743/Lab7/lab7_p2_files/tb_timer32bus_behav.wcfg
source tb_timer32bus.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
(              220000)FAIL: Write/Read of T Period register failed, expected 8, got          1

(              260000)FAIL: Read of non-existent timer, expected 0, got          1

(              300000)FAIL: Read of Timer2 period regisgter failed, expected         15, got          1

(              340000)FAIL: Write/Read of Timer2 period regisgter failed, expected          20, got          1

(              460000)FAIL: Timer 1 read/count, Expected           2, got          1

(              500000)FAIL: Timer 1 read/count, Expected           3, got          1

(              540000)FAIL: Reading non-existent Timer, expected           0, got          1

(              660000)FAIL: Timer 2 read/count, Expected           2, got          1

(              700000)FAIL: Timer 2 read/count, Expected           3, got          1

(              700000)FAILED:           9 vectors failed

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_timer32bus_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/utils_1/imports/synth_1/timer32bus.dcp with file C:/ece4743/Lab7/lab7_p2_files/empty_template.runs/synth_1/timer32bus.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/Lab7/lab7_p2_files/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Nov  1 20:21:47 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p2_files/empty_template.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_timer32bus'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer32bus' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_timer32bus_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sources_1/imports/lab7_p2_files/timer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sources_1/new/timer32bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer32bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sim_1/imports/lab7_p2_files/tb_timer32bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_timer32bus
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32bus_behav xil_defaultlib.tb_timer32bus xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32bus_behav xil_defaultlib.tb_timer32bus xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer32
Compiling module xil_defaultlib.timer32bus
Compiling module xil_defaultlib.tb_timer32bus
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_timer32bus_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_timer32bus_behav -key {Behavioral:sim_1:Functional:tb_timer32bus} -tclbatch {tb_timer32bus.tcl} -view {C:/ece4743/Lab7/lab7_p2_files/tb_timer32bus_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/ece4743/Lab7/lab7_p2_files/tb_timer32bus_behav.wcfg
source tb_timer32bus.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
(              220000)FAIL: Write/Read of T Period register failed, expected 8, got          1

(              260000)FAIL: Read of non-existent timer, expected 0, got          1

(              300000)FAIL: Read of Timer2 period regisgter failed, expected         15, got          1

(              340000)FAIL: Write/Read of Timer2 period regisgter failed, expected          20, got          1

(              460000)FAIL: Timer 1 read/count, Expected           2, got          1

(              500000)FAIL: Timer 1 read/count, Expected           3, got          1

(              540000)FAIL: Reading non-existent Timer, expected           0, got          1

(              660000)FAIL: Timer 2 read/count, Expected           2, got          1

(              700000)FAIL: Timer 2 read/count, Expected           3, got          1

(              700000)FAILED:           9 vectors failed

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_timer32bus_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/utils_1/imports/synth_1/timer32bus.dcp with file C:/ece4743/Lab7/lab7_p2_files/empty_template.runs/synth_1/timer32bus.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/Lab7/lab7_p2_files/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Nov  1 20:29:35 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p2_files/empty_template.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/utils_1/imports/synth_1/timer32bus.dcp with file C:/ece4743/Lab7/lab7_p2_files/empty_template.runs/synth_1/timer32bus.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/Lab7/lab7_p2_files/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Nov  1 20:34:19 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p2_files/empty_template.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_timer32bus'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer32bus' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_timer32bus_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sources_1/imports/lab7_p2_files/timer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sources_1/new/timer32bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer32bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sim_1/imports/lab7_p2_files/tb_timer32bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_timer32bus
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32bus_behav xil_defaultlib.tb_timer32bus xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32bus_behav xil_defaultlib.tb_timer32bus xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer32
Compiling module xil_defaultlib.timer32bus
Compiling module xil_defaultlib.tb_timer32bus
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_timer32bus_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_timer32bus_behav -key {Behavioral:sim_1:Functional:tb_timer32bus} -tclbatch {tb_timer32bus.tcl} -view {C:/ece4743/Lab7/lab7_p2_files/tb_timer32bus_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/ece4743/Lab7/lab7_p2_files/tb_timer32bus_behav.wcfg
source tb_timer32bus.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
(              260000)FAIL: Read of non-existent timer, expected 0, got          X

(              340000)FAIL: Write/Read of Timer2 period regisgter failed, expected          20, got         28

(              420000)FAIL: Timer 1 read/count, Expected           1, got         21

(              460000)FAIL: Timer 1 read/count, Expected           2, got         22

(              500000)FAIL: Timer 1 read/count, Expected           3, got         23

(              540000)FAIL: Reading non-existent Timer, expected           0, got         23

(              620000)FAIL: Timer 2 read/count, Expected           1, got          3

(              660000)FAIL: Timer 2 read/count, Expected           2, got          3

(              700000)FAILED:           8 vectors failed

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_timer32bus_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1661.199 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/utils_1/imports/synth_1/timer32bus.dcp with file C:/ece4743/Lab7/lab7_p2_files/empty_template.runs/synth_1/timer32bus.dcp
launch_runs synth_1 -jobs 4
[Tue Nov  1 20:44:17 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p2_files/empty_template.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_timer32bus'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer32bus' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_timer32bus_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sources_1/imports/lab7_p2_files/timer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sources_1/new/timer32bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer32bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sim_1/imports/lab7_p2_files/tb_timer32bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_timer32bus
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32bus_behav xil_defaultlib.tb_timer32bus xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32bus_behav xil_defaultlib.tb_timer32bus xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer32
Compiling module xil_defaultlib.timer32bus
Compiling module xil_defaultlib.tb_timer32bus
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_timer32bus_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_timer32bus_behav -key {Behavioral:sim_1:Functional:tb_timer32bus} -tclbatch {tb_timer32bus.tcl} -view {C:/ece4743/Lab7/lab7_p2_files/tb_timer32bus_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/ece4743/Lab7/lab7_p2_files/tb_timer32bus_behav.wcfg
source tb_timer32bus.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
(              260000)FAIL: Read of non-existent timer, expected 0, got          X

(              340000)FAIL: Write/Read of Timer2 period regisgter failed, expected          20, got         28

(              420000)FAIL: Timer 1 read/count, Expected           1, got         21

(              460000)FAIL: Timer 1 read/count, Expected           2, got         22

(              500000)FAIL: Timer 1 read/count, Expected           3, got         23

(              540000)FAIL: Reading non-existent Timer, expected           0, got         23

(              620000)FAIL: Timer 2 read/count, Expected           1, got          3

(              660000)FAIL: Timer 2 read/count, Expected           2, got          3

(              700000)FAILED:           8 vectors failed

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_timer32bus_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1661.199 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/utils_1/imports/synth_1/timer32bus.dcp with file C:/ece4743/Lab7/lab7_p2_files/empty_template.runs/synth_1/timer32bus.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/Lab7/lab7_p2_files/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Nov  1 20:50:29 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p2_files/empty_template.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_timer32bus'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer32bus' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_timer32bus_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sources_1/imports/lab7_p2_files/timer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sources_1/new/timer32bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer32bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p2_files/empty_template.srcs/sim_1/imports/lab7_p2_files/tb_timer32bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_timer32bus
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32bus_behav xil_defaultlib.tb_timer32bus xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32bus_behav xil_defaultlib.tb_timer32bus xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer32
Compiling module xil_defaultlib.timer32bus
Compiling module xil_defaultlib.tb_timer32bus
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_timer32bus_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/Lab7/lab7_p2_files/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_timer32bus_behav -key {Behavioral:sim_1:Functional:tb_timer32bus} -tclbatch {tb_timer32bus.tcl} -view {C:/ece4743/Lab7/lab7_p2_files/tb_timer32bus_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/ece4743/Lab7/lab7_p2_files/tb_timer32bus_behav.wcfg
source tb_timer32bus.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
(              700000)PASSED: All vectors passed

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_timer32bus_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {C:/ece4743/Lab7/lab7_p2_files/tb_timer32bus_behav.wcfg}
save_wave_config {C:/ece4743/Lab7/lab7_p2_files/tb_timer32bus_behav.wcfg}
save_wave_config {C:/ece4743/Lab7/lab7_p2_files/tb_timer32bus_behav.wcfg}
save_wave_config {C:/ece4743/Lab7/lab7_p2_files/tb_timer32bus_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  1 20:51:55 2022...
