# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do four_bit_serial_sub_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/ex_6_1_usr {C:/Users/home/Documents/Fpga_proj/ex_6_1_usr/ex_6_1_usr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:33 on Nov 05,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/ex_6_1_usr" C:/Users/home/Documents/Fpga_proj/ex_6_1_usr/ex_6_1_usr.v 
# -- Compiling module ex_6_1_usr
# 
# Top level modules:
# 	ex_6_1_usr
# End time: 22:44:33 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/four_bit_serial_sub {C:/Users/home/Documents/Fpga_proj/four_bit_serial_sub/four_bit_serial_sub.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:33 on Nov 05,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/four_bit_serial_sub" C:/Users/home/Documents/Fpga_proj/four_bit_serial_sub/four_bit_serial_sub.v 
# -- Compiling module four_bit_serial_sub
# 
# Top level modules:
# 	four_bit_serial_sub
# End time: 22:44:33 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/four_bit_serial_sub/four_bit_serial_sub_tb2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:39 on Nov 05,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/four_bit_serial_sub/four_bit_serial_sub_tb2.v 
# -- Compiling module four_bit_serial_sub_tb
# 
# Top level modules:
# 	four_bit_serial_sub_tb
# End time: 22:44:39 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.four_bit_serial_sub_tb
# vsim work.four_bit_serial_sub_tb 
# Start time: 22:44:42 on Nov 05,2019
# Loading work.four_bit_serial_sub_tb
# Loading work.four_bit_serial_sub
# Loading work.ex_6_1_usr
add wave -position insertpoint  \
sim:/four_bit_serial_sub_tb/rstn \
sim:/four_bit_serial_sub_tb/clk \
sim:/four_bit_serial_sub_tb/SI \
sim:/four_bit_serial_sub_tb/sel \
sim:/four_bit_serial_sub_tb/shift_reg_A_out \
sim:/four_bit_serial_sub_tb/shift_reg_B_out \
sim:/four_bit_serial_sub_tb/Q \
sim:/four_bit_serial_sub_tb/Sum \
sim:/four_bit_serial_sub_tb/J \
sim:/four_bit_serial_sub_tb/K
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/four_bit_serial_sub/four_bit_serial_sub_tb2.v(23)
#    Time: 60 ps  Iteration: 0  Instance: /four_bit_serial_sub_tb
# 1
# Break in Module four_bit_serial_sub_tb at C:/Users/home/Documents/Fpga_proj/four_bit_serial_sub/four_bit_serial_sub_tb2.v line 23
vlog -O0 -work work C:/Users/home/Documents/Fpga_proj/four_bit_serial_sub/four_bit_serial_sub_tb2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:20 on Nov 05,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Documents/Fpga_proj/four_bit_serial_sub/four_bit_serial_sub_tb2.v 
# -- Compiling module four_bit_serial_sub_tb
# 
# Top level modules:
# 	four_bit_serial_sub_tb
# End time: 22:45:20 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.four_bit_serial_sub_tb
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/four_bit_serial_sub/four_bit_serial_sub_tb2.v(24)
#    Time: 60 ps  Iteration: 0  Instance: /four_bit_serial_sub_tb
# 1
# Break in Module four_bit_serial_sub_tb at C:/Users/home/Documents/Fpga_proj/four_bit_serial_sub/four_bit_serial_sub_tb2.v line 24
# End time: 23:22:23 on Nov 05,2019, Elapsed time: 0:37:41
# Errors: 0, Warnings: 0
