[06/03 23:50:20      0s] 
[06/03 23:50:20      0s] Cadence Innovus(TM) Implementation System.
[06/03 23:50:20      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/03 23:50:20      0s] 
[06/03 23:50:20      0s] Version:	v21.13-s100_1, built Fri Mar 4 14:32:31 PST 2022
[06/03 23:50:20      0s] Options:	
[06/03 23:50:20      0s] Date:		Mon Jun  3 23:50:20 2024
[06/03 23:50:20      0s] Host:		cad16 (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (6cores*24cpus*Intel(R) Xeon(R) CPU E5-2620 0 @ 2.00GHz 15360KB)
[06/03 23:50:20      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[06/03 23:50:20      0s] 
[06/03 23:50:20      0s] License:
[06/03 23:50:20      0s] 		[23:50:20.136036] Configured Lic search path (20.02-s004): /usr/cad/cadence/IC/cur/share/license/license.dat:1717@lstc:26585@lstc:5280@lshc

[06/03 23:50:20      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[06/03 23:50:20      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/03 23:50:51     22s] Reset Parastics called with the command setExtractRCMode -reset**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[06/03 23:50:56     27s] @(#)CDS: Innovus v21.13-s100_1 (64bit) 03/04/2022 14:32 (Linux 3.10.0-693.el7.x86_64)
[06/03 23:50:56     27s] @(#)CDS: NanoRoute 21.13-s100_1 NR220220-0140/21_13-UB (database version 18.20.572) {superthreading v2.17}
[06/03 23:50:56     27s] @(#)CDS: AAE 21.13-s034 (64bit) 03/04/2022 (Linux 3.10.0-693.el7.x86_64)
[06/03 23:50:56     27s] @(#)CDS: CTE 21.13-s042_1 () Mar  4 2022 08:38:36 ( )
[06/03 23:50:56     27s] @(#)CDS: SYNTECH 21.13-s014_1 () Feb 17 2022 23:50:03 ( )
[06/03 23:50:56     27s] @(#)CDS: CPE v21.13-s074
[06/03 23:50:56     27s] @(#)CDS: IQuantus/TQuantus 20.1.2-s656 (64bit) Tue Nov 9 23:11:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/03 23:50:56     27s] @(#)CDS: OA 22.60-p067 Fri Jan 14 12:14:46 2022
[06/03 23:50:56     27s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[06/03 23:50:56     27s] @(#)CDS: RCDB 11.15.0
[06/03 23:50:56     27s] @(#)CDS: STYLUS 21.11-s013_1 (12/14/2021 07:38 PST)
[06/03 23:50:56     27s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_31065_cad16_r2945050_pefYA5.

[06/03 23:50:56     27s] Change the soft stacksize limit to 0.2%RAM (80 mbytes). Set global soft_stack_size_limit to change the value.
[06/03 23:51:02     31s] 
[06/03 23:51:02     31s] **INFO:  MMMC transition support version v31-84 
[06/03 23:51:02     31s] 
[06/03 23:51:02     31s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/03 23:51:02     31s] <CMD> suppressMessage ENCEXT-2799
[06/03 23:51:02     31s] <CMD> win
[06/03 23:51:19     32s] <CMD> setMultiCpuUsage 8
[06/03 23:51:19     32s] 
[06/03 23:51:19     32s] Usage: setMultiCpuUsage [-help] [-acquireLicense <integer>] [-autoPageFaultMonitor {0 1 2 3}] [-cpuPerRemoteHost <integer>]
[06/03 23:51:19     32s]                         [-keepLicense {true false}] [-licenseList <string>] [-localCpu <string>] [-releaseLicense]
[06/03 23:51:19     32s]                         [-remoteHost <integer>] [-reset] [-threadInfo {0 1 2}] [-verbose]
[06/03 23:51:19     32s] 
[06/03 23:51:19     32s] **ERROR: (IMPTCM-48):	"8" is not a legal option for command "setMultiCpuUsage". Either the current option or an option prior to it is not specified correctly.

[06/03 23:51:56     35s] <CMD> setMultiCpuUsage -acquireLicense 8
[06/03 23:52:46     40s] <CMD> set init_gnd_net GND
[06/03 23:52:46     40s] <CMD> set init_lef_file {lef/header6_V55_20ka_cic.lef lef/fsa0m_a_generic_core.lef lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef lef/fsa0m_a_t33_generic_io.lef lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef lef/BONDPAD.lef}
[06/03 23:52:46     40s] <CMD> set init_verilog design/CHIP_syn.v
[06/03 23:52:46     40s] <CMD> set init_mmmc_file mmmc.view
[06/03 23:52:46     40s] <CMD> set init_io_file design/CHIP.ioc
[06/03 23:52:46     40s] <CMD> set init_top_cell CHIP
[06/03 23:52:46     40s] <CMD> set init_pwr_net VCC
[06/03 23:52:46     40s] <CMD> init_design
[06/03 23:52:46     40s] #% Begin Load MMMC data ... (date=06/03 23:52:46, mem=740.9M)
[06/03 23:52:46     40s] #% End Load MMMC data ... (date=06/03 23:52:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=741.6M, current mem=741.6M)
[06/03 23:52:46     40s] 
[06/03 23:52:46     40s] Loading LEF file lef/header6_V55_20ka_cic.lef ...
[06/03 23:52:46     40s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[06/03 23:52:46     40s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[06/03 23:52:46     40s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/header6_V55_20ka_cic.lef at line 1290.
[06/03 23:52:46     40s] 
[06/03 23:52:46     40s] Loading LEF file lef/fsa0m_a_generic_core.lef ...
[06/03 23:52:46     40s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[06/03 23:52:46     40s] The LEF parser will ignore this statement.
[06/03 23:52:46     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file lef/fsa0m_a_generic_core.lef at line 1.
[06/03 23:52:46     40s] Set DBUPerIGU to M2 pitch 620.
[06/03 23:52:46     40s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file lef/fsa0m_a_generic_core.lef at line 40071.
[06/03 23:52:46     40s] 
[06/03 23:52:46     40s] Loading LEF file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef ...
[06/03 23:52:46     40s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-119' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-119' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-119' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-119' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-119' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-119' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-58' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-58' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-58' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-58' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-58' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-58' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-58' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-58' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-58' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-58' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-58' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-58' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-58' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-58' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-58' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-58' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-58' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-58' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-58' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-58' for more detail.
[06/03 23:52:46     40s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[06/03 23:52:46     40s] To increase the message display limit, refer to the product command reference manual.
[06/03 23:52:46     40s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[06/03 23:52:46     40s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[06/03 23:52:46     40s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
[06/03 23:52:46     40s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[06/03 23:52:46     40s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[06/03 23:52:46     40s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
[06/03 23:52:46     40s] 
[06/03 23:52:46     40s] Loading LEF file lef/fsa0m_a_t33_generic_io.lef ...
[06/03 23:52:46     40s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[06/03 23:52:46     40s] The LEF parser will ignore this statement.
[06/03 23:52:46     40s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file lef/fsa0m_a_t33_generic_io.lef at line 1.
[06/03 23:52:46     40s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file lef/fsa0m_a_t33_generic_io.lef at line 2034.
[06/03 23:52:46     40s] 
[06/03 23:52:46     40s] Loading LEF file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef ...
[06/03 23:52:46     40s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-119' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-119' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-119' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-119' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-119' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-119' for more detail.
[06/03 23:52:46     40s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[06/03 23:52:46     40s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[06/03 23:52:46     40s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.
[06/03 23:52:46     40s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[06/03 23:52:46     40s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[06/03 23:52:46     40s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.
[06/03 23:52:46     40s] 
[06/03 23:52:46     40s] Loading LEF file lef/BONDPAD.lef ...
[06/03 23:52:46     40s] WARNING (LEFPARS-2002): NAMESCASESENSITIVE is a required statement on LEF file with version 5.5 and earlier.
[06/03 23:52:46     40s] Without NAMESCASESENSITIVE defined, the LEF file is technically incorrect.
[06/03 23:52:46     40s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
[06/03 23:52:46     40s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[06/03 23:52:46     40s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[06/03 23:52:46     40s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
[06/03 23:52:46     40s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[06/03 23:52:46     40s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[06/03 23:52:46     40s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
[06/03 23:52:46     40s] **WARN: (IMPLF-61):	392 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[06/03 23:52:46     40s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[06/03 23:52:46     40s] Type 'man IMPLF-61' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/03 23:52:46     40s] Type 'man IMPLF-200' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/03 23:52:46     40s] Type 'man IMPLF-200' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/03 23:52:46     40s] Type 'man IMPLF-200' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/03 23:52:46     40s] Type 'man IMPLF-200' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/03 23:52:46     40s] Type 'man IMPLF-200' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/03 23:52:46     40s] Type 'man IMPLF-200' for more detail.
[06/03 23:52:46     40s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/03 23:52:46     40s] Type 'man IMPLF-200' for more detail.
[06/03 23:52:46     40s] 
[06/03 23:52:46     40s] viaInitial starts at Mon Jun  3 23:52:46 2024
viaInitial ends at Mon Jun  3 23:52:46 2024

##  Check design process and node:  
##  Both design process and tech node are not set.

[06/03 23:52:46     40s] Loading view definition file from mmmc.view
[06/03 23:52:46     40s] Reading lib_max timing library '/home/raid7_2/user12/r2945050/ICDLab/APR/lib/fsa0m_a_generic_core_ss1p62v125c.lib' ...
[06/03 23:52:47     41s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/raid7_2/user12/r2945050/ICDLab/APR/lib/fsa0m_a_generic_core_ss1p62v125c.lib)
[06/03 23:52:47     41s] Read 382 cells in library 'fsa0m_a_generic_core_ss1p62v125c' 
[06/03 23:52:47     41s] Reading lib_max timing library '/home/raid7_2/user12/r2945050/ICDLab/APR/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib' ...
[06/03 23:52:47     42s] Read 6 cells in library 'fsa0m_a_t33_generic_io_ss1p62v125c' 
[06/03 23:52:47     42s] Reading lib_min timing library '/home/raid7_2/user12/r2945050/ICDLab/APR/lib/fsa0m_a_generic_core_ff1p98vm40c.lib' ...
[06/03 23:52:49     43s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/raid7_2/user12/r2945050/ICDLab/APR/lib/fsa0m_a_generic_core_ff1p98vm40c.lib)
[06/03 23:52:49     43s] Read 382 cells in library 'fsa0m_a_generic_core_ff1p98vm40c' 
[06/03 23:52:49     43s] Reading lib_min timing library '/home/raid7_2/user12/r2945050/ICDLab/APR/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib' ...
[06/03 23:52:49     43s] Read 6 cells in library 'fsa0m_a_t33_generic_io_ff1p98vm40c' 
[06/03 23:52:49     43s] Ending "PreSetAnalysisView" (total cpu=0:00:03.0, real=0:00:03.0, peak res=837.6M, current mem=761.1M)
[06/03 23:52:49     43s] *** End library_loading (cpu=0.05min, real=0.05min, mem=17.9M, fe_cpu=0.72min, fe_real=2.48min, fe_mem=1055.6M) ***
[06/03 23:52:49     43s] #% Begin Load netlist data ... (date=06/03 23:52:49, mem=760.6M)
[06/03 23:52:49     43s] *** Begin netlist parsing (mem=1055.6M) ***
[06/03 23:52:49     43s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
[06/03 23:52:49     43s] Type 'man IMPVL-159' for more detail.
[06/03 23:52:49     43s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
[06/03 23:52:49     43s] Type 'man IMPVL-159' for more detail.
[06/03 23:52:49     43s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
[06/03 23:52:49     43s] Type 'man IMPVL-159' for more detail.
[06/03 23:52:49     43s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
[06/03 23:52:49     43s] Type 'man IMPVL-159' for more detail.
[06/03 23:52:49     43s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
[06/03 23:52:49     43s] Type 'man IMPVL-159' for more detail.
[06/03 23:52:49     43s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
[06/03 23:52:49     43s] Type 'man IMPVL-159' for more detail.
[06/03 23:52:49     43s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
[06/03 23:52:49     43s] Type 'man IMPVL-159' for more detail.
[06/03 23:52:49     43s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
[06/03 23:52:49     43s] Type 'man IMPVL-159' for more detail.
[06/03 23:52:49     43s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
[06/03 23:52:49     43s] Type 'man IMPVL-159' for more detail.
[06/03 23:52:49     43s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
[06/03 23:52:49     43s] Type 'man IMPVL-159' for more detail.
[06/03 23:52:49     43s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
[06/03 23:52:49     43s] Type 'man IMPVL-159' for more detail.
[06/03 23:52:49     43s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
[06/03 23:52:49     43s] Type 'man IMPVL-159' for more detail.
[06/03 23:52:49     43s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
[06/03 23:52:49     43s] Type 'man IMPVL-159' for more detail.
[06/03 23:52:49     43s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
[06/03 23:52:49     43s] Type 'man IMPVL-159' for more detail.
[06/03 23:52:49     43s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
[06/03 23:52:49     43s] Type 'man IMPVL-159' for more detail.
[06/03 23:52:49     43s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
[06/03 23:52:49     43s] Type 'man IMPVL-159' for more detail.
[06/03 23:52:49     43s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[06/03 23:52:49     43s] Type 'man IMPVL-159' for more detail.
[06/03 23:52:49     43s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[06/03 23:52:49     43s] Type 'man IMPVL-159' for more detail.
[06/03 23:52:49     43s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[06/03 23:52:49     43s] Type 'man IMPVL-159' for more detail.
[06/03 23:52:49     43s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[06/03 23:52:49     43s] Type 'man IMPVL-159' for more detail.
[06/03 23:52:49     43s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/03 23:52:49     43s] To increase the message display limit, refer to the product command reference manual.
[06/03 23:52:49     43s] Created 388 new cells from 4 timing libraries.
[06/03 23:52:49     43s] Reading netlist ...
[06/03 23:52:49     43s] Backslashed names will retain backslash and a trailing blank character.
[06/03 23:52:49     43s] Reading verilog netlist 'design/CHIP_syn.v'
[06/03 23:52:49     43s] 
[06/03 23:52:49     43s] *** Memory Usage v#1 (Current mem = 1055.566M, initial mem = 387.363M) ***
[06/03 23:52:49     43s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=1055.6M) ***
[06/03 23:52:49     43s] #% End Load netlist data ... (date=06/03 23:52:49, total cpu=0:00:00.2, real=0:00:00.0, peak res=772.9M, current mem=772.9M)
[06/03 23:52:49     43s] Set top cell to CHIP.
[06/03 23:52:49     44s] Hooked 776 DB cells to tlib cells.
[06/03 23:52:49     44s] Ending "BindLib:" (total cpu=0:00:00.3, real=0:00:00.0, peak res=795.8M, current mem=795.8M)
[06/03 23:52:49     44s] Starting recursive module instantiation check.
[06/03 23:52:49     44s] No recursion found.
[06/03 23:52:49     44s] Building hierarchical netlist for Cell CHIP ...
[06/03 23:52:49     44s] *** Netlist is unique.
[06/03 23:52:49     44s] Setting Std. cell height to 5040 DBU (smallest netlist inst).
[06/03 23:52:49     44s] ** info: there are 820 modules.
[06/03 23:52:49     44s] ** info: there are 13692 stdCell insts.
[06/03 23:52:49     44s] ** info: there are 27 Pad insts.
[06/03 23:52:50     44s] 
[06/03 23:52:50     44s] *** Memory Usage v#1 (Current mem = 1118.992M, initial mem = 387.363M) ***
[06/03 23:52:50     44s] Reading IO assignment file "design/CHIP.ioc" ...
[06/03 23:52:50     44s] Adjusting Core to Bottom to: 0.4400.
[06/03 23:52:50     44s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:52:50     44s] Type 'man IMPFP-3961' for more detail.
[06/03 23:52:50     44s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:52:50     44s] Type 'man IMPFP-3961' for more detail.
[06/03 23:52:50     44s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:52:50     44s] Type 'man IMPFP-3961' for more detail.
[06/03 23:52:50     44s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:52:50     44s] Type 'man IMPFP-3961' for more detail.
[06/03 23:52:50     44s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:52:50     44s] Type 'man IMPFP-3961' for more detail.
[06/03 23:52:50     44s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:52:50     44s] Type 'man IMPFP-3961' for more detail.
[06/03 23:52:50     44s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:52:50     44s] Type 'man IMPFP-3961' for more detail.
[06/03 23:52:50     44s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:52:50     44s] Type 'man IMPFP-3961' for more detail.
[06/03 23:52:50     44s] Start create_tracks
[06/03 23:52:50     44s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[06/03 23:52:50     44s] Extraction setup Started 
[06/03 23:52:50     44s] 
[06/03 23:52:50     44s] Trim Metal Layers:
[06/03 23:52:50     44s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[06/03 23:52:50     44s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[06/03 23:52:50     44s] Type 'man IMPEXT-6202' for more detail.
[06/03 23:52:50     44s] Reading Capacitance Table File u18_Faraday.CapTbl ...
[06/03 23:52:50     44s] Cap table was created using Encounter 13.13-s017_1.
[06/03 23:52:50     44s] Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
[06/03 23:52:50     44s] Reading Capacitance Table File u18_Faraday.CapTbl ...
[06/03 23:52:50     44s] Cap table was created using Encounter 13.13-s017_1.
[06/03 23:52:50     44s] Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
[06/03 23:52:50     44s] Importing multi-corner RC tables ... 
[06/03 23:52:50     44s] Summary of Active RC-Corners : 
[06/03 23:52:50     44s]  
[06/03 23:52:50     44s]  Analysis View: av_func_mode_max
[06/03 23:52:50     44s]     RC-Corner Name        : RC_worst
[06/03 23:52:50     44s]     RC-Corner Index       : 0
[06/03 23:52:50     44s]     RC-Corner Temperature : 25 Celsius
[06/03 23:52:50     44s]     RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
[06/03 23:52:50     44s]     RC-Corner PreRoute Res Factor         : 1
[06/03 23:52:50     44s]     RC-Corner PreRoute Cap Factor         : 1
[06/03 23:52:50     44s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/03 23:52:50     44s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/03 23:52:50     44s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/03 23:52:50     44s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/03 23:52:50     44s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/03 23:52:50     44s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/03 23:52:50     44s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/03 23:52:50     44s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[06/03 23:52:50     44s]     RC-Corner Technology file: 'FireIce/icecaps.tch'
[06/03 23:52:50     44s]  
[06/03 23:52:50     44s]  Analysis View: av_scan_mode_max
[06/03 23:52:50     44s]     RC-Corner Name        : RC_worst
[06/03 23:52:50     44s]     RC-Corner Index       : 0
[06/03 23:52:50     44s]     RC-Corner Temperature : 25 Celsius
[06/03 23:52:50     44s]     RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
[06/03 23:52:50     44s]     RC-Corner PreRoute Res Factor         : 1
[06/03 23:52:50     44s]     RC-Corner PreRoute Cap Factor         : 1
[06/03 23:52:50     44s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/03 23:52:50     44s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/03 23:52:50     44s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/03 23:52:50     44s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/03 23:52:50     44s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/03 23:52:50     44s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/03 23:52:50     44s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/03 23:52:50     44s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[06/03 23:52:50     44s]     RC-Corner Technology file: 'FireIce/icecaps.tch'
[06/03 23:52:50     44s]  
[06/03 23:52:50     44s]  Analysis View: av_func_mode_min
[06/03 23:52:50     44s]     RC-Corner Name        : RC_best
[06/03 23:52:50     44s]     RC-Corner Index       : 1
[06/03 23:52:50     44s]     RC-Corner Temperature : 25 Celsius
[06/03 23:52:50     44s]     RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
[06/03 23:52:50     44s]     RC-Corner PreRoute Res Factor         : 1
[06/03 23:52:50     44s]     RC-Corner PreRoute Cap Factor         : 1
[06/03 23:52:50     44s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/03 23:52:50     44s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/03 23:52:50     44s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/03 23:52:50     44s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/03 23:52:50     44s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/03 23:52:50     44s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/03 23:52:50     44s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/03 23:52:50     44s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[06/03 23:52:50     44s]     RC-Corner Technology file: 'FireIce/icecaps.tch'
[06/03 23:52:50     44s]  
[06/03 23:52:50     44s]  Analysis View: av_scan_mode_min
[06/03 23:52:50     44s]     RC-Corner Name        : RC_best
[06/03 23:52:50     44s]     RC-Corner Index       : 1
[06/03 23:52:50     44s]     RC-Corner Temperature : 25 Celsius
[06/03 23:52:50     44s]     RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
[06/03 23:52:50     44s]     RC-Corner PreRoute Res Factor         : 1
[06/03 23:52:50     44s]     RC-Corner PreRoute Cap Factor         : 1
[06/03 23:52:50     44s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/03 23:52:50     44s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/03 23:52:50     44s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/03 23:52:50     44s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/03 23:52:50     44s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/03 23:52:50     44s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/03 23:52:50     44s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/03 23:52:50     44s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[06/03 23:52:50     44s]     RC-Corner Technology file: 'FireIce/icecaps.tch'
[06/03 23:52:50     44s] Technology file 'FireIce/icecaps.tch' associated with first view 'av_func_mode_max' will be used as the primary corner for the multi-corner extraction.
[06/03 23:52:50     44s] 
[06/03 23:52:50     44s] Trim Metal Layers:
[06/03 23:52:50     44s] LayerId::1 widthSet size::4
[06/03 23:52:50     44s] LayerId::2 widthSet size::4
[06/03 23:52:50     44s] LayerId::3 widthSet size::4
[06/03 23:52:50     44s] LayerId::4 widthSet size::4
[06/03 23:52:50     44s] LayerId::5 widthSet size::4
[06/03 23:52:50     44s] LayerId::6 widthSet size::2
[06/03 23:52:50     44s] Updating RC grid for preRoute extraction ...
[06/03 23:52:50     44s] eee: pegSigSF::1.070000
[06/03 23:52:50     44s] Initializing multi-corner capacitance tables ... 
[06/03 23:52:50     44s] Initializing multi-corner resistance tables ...
[06/03 23:52:50     44s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/03 23:52:50     44s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/03 23:52:50     44s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/03 23:52:50     44s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/03 23:52:50     44s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/03 23:52:50     44s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/03 23:52:50     44s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:52:50     44s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.528000 ; newSi: 0.000000 ; pMod: 82 ; wHLS: 1.320000 ;
[06/03 23:52:50     44s] *Info: initialize multi-corner CTS.
[06/03 23:52:50     45s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1059.0M, current mem=821.3M)
[06/03 23:52:51     45s] Reading timing constraints file 'design/CHIP.sdc' ...
[06/03 23:52:51     45s] Current (total cpu=0:00:45.3, real=0:02:31, peak res=1072.3M, current mem=1072.3M)
[06/03 23:52:51     45s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File design/CHIP.sdc, Line 8).
[06/03 23:52:51     45s] 
[06/03 23:52:51     45s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File design/CHIP.sdc, Line 12).
[06/03 23:52:51     45s] 
[06/03 23:52:51     45s] **ERROR: (TCLCMD-290):	Could not find technology library 'fsa0m_a_generic_core_tt1p8v25c' (File design/CHIP.sdc, Line 13).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File design/CHIP.sdc, Line 33).
[06/03 23:52:51     45s] 
[06/03 23:52:51     45s] INFO (CTE): Reading of timing constraints file design/CHIP.sdc completed, with 3 Warnings and 1 Errors.
[06/03 23:52:51     45s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1091.7M, current mem=1091.7M)
[06/03 23:52:51     45s] Current (total cpu=0:00:45.5, real=0:02:31, peak res=1091.7M, current mem=1091.7M)
[06/03 23:52:51     45s] Reading timing constraints file 'design/CHIP.sdc' ...
[06/03 23:52:51     45s] Current (total cpu=0:00:45.5, real=0:02:31, peak res=1091.7M, current mem=1091.7M)
[06/03 23:52:51     45s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File design/CHIP.sdc, Line 8).
[06/03 23:52:51     45s] 
[06/03 23:52:51     45s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File design/CHIP.sdc, Line 12).
[06/03 23:52:51     45s] 
[06/03 23:52:51     45s] **ERROR: (TCLCMD-290):	Could not find technology library 'fsa0m_a_generic_core_tt1p8v25c' (File design/CHIP.sdc, Line 13).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File design/CHIP.sdc, Line 33).
[06/03 23:52:51     45s] 
[06/03 23:52:51     45s] INFO (CTE): Reading of timing constraints file design/CHIP.sdc completed, with 3 Warnings and 1 Errors.
[06/03 23:52:51     45s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1092.0M, current mem=1092.0M)
[06/03 23:52:51     45s] Current (total cpu=0:00:45.6, real=0:02:31, peak res=1092.0M, current mem=1092.0M)
[06/03 23:52:51     45s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/03 23:52:51     45s] 
[06/03 23:52:51     45s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[06/03 23:52:51     45s] Summary for sequential cells identification: 
[06/03 23:52:51     45s]   Identified SBFF number: 42
[06/03 23:52:51     45s]   Identified MBFF number: 0
[06/03 23:52:51     45s]   Identified SB Latch number: 0
[06/03 23:52:51     45s]   Identified MB Latch number: 0
[06/03 23:52:51     45s]   Not identified SBFF number: 10
[06/03 23:52:51     45s]   Not identified MBFF number: 0
[06/03 23:52:51     45s]   Not identified SB Latch number: 0
[06/03 23:52:51     45s]   Not identified MB Latch number: 0
[06/03 23:52:51     45s]   Number of sequential cells which are not FFs: 27
[06/03 23:52:51     45s] Total number of combinational cells: 290
[06/03 23:52:51     45s] Total number of sequential cells: 79
[06/03 23:52:51     45s] Total number of tristate cells: 13
[06/03 23:52:51     45s] Total number of level shifter cells: 0
[06/03 23:52:51     45s] Total number of power gating cells: 0
[06/03 23:52:51     45s] Total number of isolation cells: 0
[06/03 23:52:51     45s] Total number of power switch cells: 0
[06/03 23:52:51     45s] Total number of pulse generator cells: 0
[06/03 23:52:51     45s] Total number of always on buffers: 0
[06/03 23:52:51     45s] Total number of retention cells: 0
[06/03 23:52:51     45s] List of usable buffers: BUF1 BUF12CK BUF1S BUF1CK BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK
[06/03 23:52:51     45s] Total number of usable buffers: 14
[06/03 23:52:51     45s] List of unusable buffers:
[06/03 23:52:51     45s] Total number of unusable buffers: 0
[06/03 23:52:51     45s] List of usable inverters: INV1 INV12 INV12CK INV1CK INV1S INV2 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK
[06/03 23:52:51     45s] Total number of usable inverters: 15
[06/03 23:52:51     45s] List of unusable inverters:
[06/03 23:52:51     45s] Total number of unusable inverters: 0
[06/03 23:52:51     45s] List of identified usable delay cells: DELA DELC DELB
[06/03 23:52:51     45s] Total number of identified usable delay cells: 3
[06/03 23:52:51     45s] List of identified unusable delay cells:
[06/03 23:52:51     45s] Total number of identified unusable delay cells: 0
[06/03 23:52:51     45s] 
[06/03 23:52:51     45s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[06/03 23:52:51     45s] 
[06/03 23:52:51     45s] TimeStamp Deleting Cell Server Begin ...
[06/03 23:52:51     45s] 
[06/03 23:52:51     45s] TimeStamp Deleting Cell Server End ...
[06/03 23:52:51     45s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1113.8M, current mem=1113.7M)
[06/03 23:52:51     45s] 
[06/03 23:52:51     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/03 23:52:51     45s] Summary for sequential cells identification: 
[06/03 23:52:51     45s]   Identified SBFF number: 42
[06/03 23:52:51     45s]   Identified MBFF number: 0
[06/03 23:52:51     45s]   Identified SB Latch number: 0
[06/03 23:52:51     45s]   Identified MB Latch number: 0
[06/03 23:52:51     45s]   Not identified SBFF number: 10
[06/03 23:52:51     45s]   Not identified MBFF number: 0
[06/03 23:52:51     45s]   Not identified SB Latch number: 0
[06/03 23:52:51     45s]   Not identified MB Latch number: 0
[06/03 23:52:51     45s]   Number of sequential cells which are not FFs: 27
[06/03 23:52:51     45s]  Visiting view : av_func_mode_max
[06/03 23:52:51     45s]    : PowerDomain = none : Weighted F : unweighted  = 53.90 (1.000) with rcCorner = 0
[06/03 23:52:51     45s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = -1
[06/03 23:52:51     45s]  Visiting view : av_scan_mode_max
[06/03 23:52:51     45s]    : PowerDomain = none : Weighted F : unweighted  = 53.90 (1.000) with rcCorner = 0
[06/03 23:52:51     45s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = -1
[06/03 23:52:51     45s]  Visiting view : av_func_mode_min
[06/03 23:52:51     45s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = 1
[06/03 23:52:51     45s]    : PowerDomain = none : Weighted F : unweighted  = 21.40 (1.000) with rcCorner = -1
[06/03 23:52:51     45s]  Visiting view : av_scan_mode_min
[06/03 23:52:51     45s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = 1
[06/03 23:52:51     45s]    : PowerDomain = none : Weighted F : unweighted  = 21.40 (1.000) with rcCorner = -1
[06/03 23:52:51     45s] TLC MultiMap info (StdDelay):
[06/03 23:52:51     45s]   : DC_min + lib_min + 1 + no RcCorner := 21.4ps
[06/03 23:52:51     45s]   : DC_min + lib_min + 1 + RC_best := 22.6ps
[06/03 23:52:51     45s]   : DC_max + lib_max + 1 + no RcCorner := 51.3ps
[06/03 23:52:51     45s]   : DC_max + lib_max + 1 + RC_worst := 53.9ps
[06/03 23:52:51     45s]  Setting StdDelay to: 53.9ps
[06/03 23:52:51     45s] 
[06/03 23:52:51     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/03 23:52:51     45s] 
[06/03 23:52:51     45s] *** Summary of all messages that are not suppressed in this session:
[06/03 23:52:51     45s] Severity  ID               Count  Summary                                  
[06/03 23:52:51     45s] WARNING   IMPLF-58           392  MACRO '%s' has been found in the databas...
[06/03 23:52:51     45s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[06/03 23:52:51     45s] WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/03 23:52:51     45s] WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
[06/03 23:52:51     45s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[06/03 23:52:51     45s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[06/03 23:52:51     45s] WARNING   IMPVL-159          764  Pin '%s' of cell '%s' is defined in LEF ...
[06/03 23:52:51     45s] ERROR     TCLCMD-290           2  Could not find technology library '%s'   
[06/03 23:52:51     45s] WARNING   TCLCMD-1014          2  The SDC set_operating_conditions asserti...
[06/03 23:52:51     45s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[06/03 23:52:51     45s] WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
[06/03 23:52:51     45s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[06/03 23:52:51     45s] *** Message Summary: 1193 warning(s), 2 error(s)
[06/03 23:52:51     45s] 
[06/03 23:53:13     47s] <CMD> clearGlobalNets
[06/03 23:53:13     47s] <CMD> globalNetConnect VCC -type pgpin -pin VCC -instanceBasename *
[06/03 23:53:13     47s] <CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename *
[06/03 23:53:19     48s] <CMD> getIoFlowFlag
[06/03 23:53:38     49s] <CMD> setIoFlowFlag 0
[06/03 23:53:38     49s] <CMD> floorPlan -site core_5040 -d 1350 1350 80 80 80 80
[06/03 23:53:38     49s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 79.980000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/03 23:53:38     49s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/03 23:53:38     49s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 79.980000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/03 23:53:38     49s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/03 23:53:38     49s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:53:38     49s] Type 'man IMPFP-3961' for more detail.
[06/03 23:53:38     49s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:53:38     49s] Type 'man IMPFP-3961' for more detail.
[06/03 23:53:38     49s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:53:38     49s] Type 'man IMPFP-3961' for more detail.
[06/03 23:53:38     49s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:53:38     49s] Type 'man IMPFP-3961' for more detail.
[06/03 23:53:38     49s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:53:38     49s] Type 'man IMPFP-3961' for more detail.
[06/03 23:53:38     49s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:53:38     49s] Type 'man IMPFP-3961' for more detail.
[06/03 23:53:38     49s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:53:38     49s] Type 'man IMPFP-3961' for more detail.
[06/03 23:53:38     49s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/03 23:53:38     49s] Type 'man IMPFP-3961' for more detail.
[06/03 23:53:38     49s] Start create_tracks
[06/03 23:53:38     49s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[06/03 23:53:38     49s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[06/03 23:53:38     49s] <CMD> uiSetTool select
[06/03 23:53:38     49s] <CMD> getIoFlowFlag
[06/03 23:53:38     49s] <CMD> fit
[06/03 23:53:47     50s] <CMD> set sprCreateIeRingOffset 1.0
[06/03 23:53:47     50s] <CMD> set sprCreateIeRingThreshold 1.0
[06/03 23:53:47     50s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/03 23:53:47     50s] <CMD> set sprCreateIeRingLayers {}
[06/03 23:53:47     50s] <CMD> set sprCreateIeRingOffset 1.0
[06/03 23:53:47     50s] <CMD> set sprCreateIeRingThreshold 1.0
[06/03 23:53:47     50s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/03 23:53:47     50s] <CMD> set sprCreateIeRingLayers {}
[06/03 23:53:47     50s] <CMD> set sprCreateIeStripeWidth 10.0
[06/03 23:53:47     50s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/03 23:53:47     50s] <CMD> set sprCreateIeStripeWidth 10.0
[06/03 23:53:47     50s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/03 23:53:47     50s] <CMD> set sprCreateIeRingOffset 1.0
[06/03 23:53:47     50s] <CMD> set sprCreateIeRingThreshold 1.0
[06/03 23:53:47     50s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/03 23:53:47     50s] <CMD> set sprCreateIeRingLayers {}
[06/03 23:53:47     50s] <CMD> set sprCreateIeStripeWidth 10.0
[06/03 23:53:47     50s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/03 23:54:10     52s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[06/03 23:54:10     52s] The ring targets are set to core/block ring wires.
[06/03 23:54:10     52s] addRing command will consider rows while creating rings.
[06/03 23:54:10     52s] addRing command will disallow rings to go over rows.
[06/03 23:54:10     52s] addRing command will ignore shorts while creating rings.
[06/03 23:54:10     52s] <CMD> addRing -nets {VCC GND} -type core_rings -follow core -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 2 bottom 2 left 2 right 2} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 15 -use_interleaving_wire_group 1
[06/03 23:54:10     52s] 
[06/03 23:54:10     52s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1669.8M)
[06/03 23:54:10     52s] Ring generation is complete.
[06/03 23:54:10     52s] vias are now being generated.
[06/03 23:54:11     52s] addRing created 120 wires.
[06/03 23:54:11     52s] ViaGen created 1800 vias, deleted 0 via to avoid violation.
[06/03 23:54:11     52s] +--------+----------------+----------------+
[06/03 23:54:11     52s] |  Layer |     Created    |     Deleted    |
[06/03 23:54:11     52s] +--------+----------------+----------------+
[06/03 23:54:11     52s] | metal4 |       60       |       NA       |
[06/03 23:54:11     52s] |  via4  |      1800      |        0       |
[06/03 23:54:11     52s] | metal5 |       60       |       NA       |
[06/03 23:54:11     52s] +--------+----------------+----------------+
[06/03 23:54:30     54s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[06/03 23:54:31     54s] <CMD> sroute -connect { padPin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { VCC GND } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
[06/03 23:54:31     54s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[06/03 23:54:31     54s] *** Begin SPECIAL ROUTE on Mon Jun  3 23:54:31 2024 ***
[06/03 23:54:31     54s] SPECIAL ROUTE ran on directory: /home/raid7_2/user12/r2945050/ICDLab/APR
[06/03 23:54:31     54s] SPECIAL ROUTE ran on machine: cad16 (Linux 3.10.0-1160.88.1.el7.x86_64 Xeon 2.30Ghz)
[06/03 23:54:31     54s] 
[06/03 23:54:31     54s] Begin option processing ...
[06/03 23:54:31     54s] srouteConnectPowerBump set to false
[06/03 23:54:31     54s] routeSelectNet set to "VCC GND"
[06/03 23:54:31     54s] routeSpecial set to true
[06/03 23:54:31     54s] srouteBottomLayerLimit set to 1
[06/03 23:54:31     54s] srouteBottomTargetLayerLimit set to 1
[06/03 23:54:31     54s] srouteConnectBlockPin set to false
[06/03 23:54:31     54s] srouteConnectConverterPin set to false
[06/03 23:54:31     54s] srouteConnectCorePin set to false
[06/03 23:54:31     54s] srouteConnectStripe set to false
[06/03 23:54:31     54s] srouteCrossoverViaBottomLayer set to 1
[06/03 23:54:31     54s] srouteCrossoverViaTopLayer set to 6
[06/03 23:54:31     54s] srouteFollowCorePinEnd set to 3
[06/03 23:54:31     54s] srouteFollowPadPin set to false
[06/03 23:54:31     54s] srouteJogControl set to "preferWithChanges differentLayer"
[06/03 23:54:31     54s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[06/03 23:54:31     54s] sroutePadPinAllPorts set to true
[06/03 23:54:31     54s] sroutePreserveExistingRoutes set to true
[06/03 23:54:31     54s] srouteRoutePowerBarPortOnBothDir set to true
[06/03 23:54:31     54s] srouteStopBlockPin set to "nearestTarget"
[06/03 23:54:31     54s] srouteTopLayerLimit set to 6
[06/03 23:54:31     54s] srouteTopTargetLayerLimit set to 6
[06/03 23:54:31     54s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3048.00 megs.
[06/03 23:54:31     54s] 
[06/03 23:54:31     54s] Reading DB technology information...
[06/03 23:54:31     54s] Finished reading DB technology information.
[06/03 23:54:31     54s] Reading floorplan and netlist information...
[06/03 23:54:31     54s] Finished reading floorplan and netlist information.
[06/03 23:54:31     54s] Read in 12 layers, 6 routing layers, 1 overlap layer
[06/03 23:54:31     54s] Read in 125 macros, 125 used
[06/03 23:54:31     54s] Read in 157 components
[06/03 23:54:31     54s]   118 core components: 118 unplaced, 0 placed, 0 fixed
[06/03 23:54:31     54s]   39 pad components: 0 unplaced, 0 placed, 39 fixed
[06/03 23:54:31     54s] Read in 27 logical pins
[06/03 23:54:31     54s] Read in 27 nets
[06/03 23:54:31     54s] Read in 2 special nets, 2 routed
[06/03 23:54:31     54s] Read in 240 terminals
[06/03 23:54:31     54s] 2 nets selected.
[06/03 23:54:31     54s] 
[06/03 23:54:31     54s] Begin power routing ...
[06/03 23:54:31     54s]   Number of IO ports routed: 12
[06/03 23:54:31     54s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3063.00 megs.
[06/03 23:54:31     54s] 
[06/03 23:54:31     54s] 
[06/03 23:54:31     54s] 
[06/03 23:54:31     54s]  Begin updating DB with routing results ...
[06/03 23:54:31     54s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[06/03 23:54:31     54s] Pin and blockage extraction finished
[06/03 23:54:31     54s] 
[06/03 23:54:31     54s] sroute created 12 wires.
[06/03 23:54:31     54s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[06/03 23:54:31     54s] +--------+----------------+----------------+
[06/03 23:54:31     54s] |  Layer |     Created    |     Deleted    |
[06/03 23:54:31     54s] +--------+----------------+----------------+
[06/03 23:54:31     54s] | metal4 |       12       |       NA       |
[06/03 23:54:31     54s] |  via4  |       12       |        0       |
[06/03 23:54:31     54s] +--------+----------------+----------------+
[06/03 23:54:40     54s] <CMD> set sprCreateIeRingOffset 1.0
[06/03 23:54:40     54s] <CMD> set sprCreateIeRingThreshold 1.0
[06/03 23:54:40     54s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/03 23:54:40     54s] <CMD> set sprCreateIeRingLayers {}
[06/03 23:54:40     54s] <CMD> set sprCreateIeRingOffset 1.0
[06/03 23:54:40     54s] <CMD> set sprCreateIeRingThreshold 1.0
[06/03 23:54:40     54s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/03 23:54:40     54s] <CMD> set sprCreateIeRingLayers {}
[06/03 23:54:40     54s] <CMD> set sprCreateIeStripeWidth 10.0
[06/03 23:54:40     54s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/03 23:54:40     54s] <CMD> set sprCreateIeStripeWidth 10.0
[06/03 23:54:40     54s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/03 23:54:40     54s] <CMD> set sprCreateIeRingOffset 1.0
[06/03 23:54:40     54s] <CMD> set sprCreateIeRingThreshold 1.0
[06/03 23:54:40     54s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/03 23:54:40     54s] <CMD> set sprCreateIeRingLayers {}
[06/03 23:54:40     54s] <CMD> set sprCreateIeStripeWidth 10.0
[06/03 23:54:40     54s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/03 23:55:05     57s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[06/03 23:55:05     57s] addStripe will allow jog to connect padcore ring and block ring.
[06/03 23:55:05     57s] 
[06/03 23:55:05     57s] Stripes will stop at the boundary of the specified area.
[06/03 23:55:05     57s] When breaking rings, the power planner will consider the existence of blocks.
[06/03 23:55:05     57s] Stripes will not extend to closest target.
[06/03 23:55:05     57s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/03 23:55:05     57s] Stripes will not be created over regions without power planning wires.
[06/03 23:55:05     57s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/03 23:55:05     57s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/03 23:55:05     57s] Offset for stripe breaking is set to 0.
[06/03 23:55:05     57s] <CMD> addStripe -nets {VCC GND} -layer metal4 -direction vertical -width 1 -spacing 0.28 -set_to_set_distance 400 -start_from left -start_offset 250 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/03 23:55:05     57s] 
[06/03 23:55:05     57s] Initialize fgc environment(mem: 1695.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1695.4M)
[06/03 23:55:05     57s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1695.4M)
[06/03 23:55:05     57s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1695.4M)
[06/03 23:55:05     57s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1695.4M)
[06/03 23:55:05     57s] Starting stripe generation ...
[06/03 23:55:05     57s] Non-Default Mode Option Settings :
[06/03 23:55:05     57s]   NONE
[06/03 23:55:05     57s] Stripe generation is complete.
[06/03 23:55:05     57s] vias are now being generated.
[06/03 23:55:05     57s] addStripe created 6 wires.
[06/03 23:55:05     57s] ViaGen created 121 vias, deleted 0 via to avoid violation.
[06/03 23:55:05     57s] +--------+----------------+----------------+
[06/03 23:55:05     57s] |  Layer |     Created    |     Deleted    |
[06/03 23:55:05     57s] +--------+----------------+----------------+
[06/03 23:55:05     57s] | metal4 |        5       |       NA       |
[06/03 23:55:05     57s] |  via4  |       121      |        0       |
[06/03 23:55:05     57s] | metal5 |        1       |       NA       |
[06/03 23:55:05     57s] +--------+----------------+----------------+
[06/03 23:55:35     59s] <CMD> setSrouteMode -viaConnectToShape { ring stripe }
[06/03 23:55:35     59s] <CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
[06/03 23:55:35     59s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[06/03 23:55:35     59s] *** Begin SPECIAL ROUTE on Mon Jun  3 23:55:35 2024 ***
[06/03 23:55:35     59s] SPECIAL ROUTE ran on directory: /home/raid7_2/user12/r2945050/ICDLab/APR
[06/03 23:55:35     59s] SPECIAL ROUTE ran on machine: cad16 (Linux 3.10.0-1160.88.1.el7.x86_64 Xeon 2.40Ghz)
[06/03 23:55:35     59s] 
[06/03 23:55:35     59s] Begin option processing ...
[06/03 23:55:35     59s] srouteConnectPowerBump set to false
[06/03 23:55:35     59s] routeSelectNet set to "GND VCC"
[06/03 23:55:35     59s] routeSpecial set to true
[06/03 23:55:35     59s] srouteBottomLayerLimit set to 1
[06/03 23:55:35     59s] srouteBottomTargetLayerLimit set to 1
[06/03 23:55:35     59s] srouteConnectBlockPin set to false
[06/03 23:55:35     59s] srouteConnectConverterPin set to false
[06/03 23:55:35     59s] srouteConnectPadPin set to false
[06/03 23:55:35     59s] srouteConnectStripe set to false
[06/03 23:55:35     59s] srouteCrossoverViaBottomLayer set to 1
[06/03 23:55:35     59s] srouteCrossoverViaTopLayer set to 6
[06/03 23:55:35     59s] srouteFollowCorePinEnd set to 3
[06/03 23:55:35     59s] srouteFollowPadPin set to false
[06/03 23:55:35     59s] srouteJogControl set to "preferWithChanges differentLayer"
[06/03 23:55:35     59s] srouteNoViaOnWireShape set to "padring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[06/03 23:55:35     59s] sroutePadPinAllPorts set to true
[06/03 23:55:35     59s] sroutePreserveExistingRoutes set to true
[06/03 23:55:35     59s] srouteRoutePowerBarPortOnBothDir set to true
[06/03 23:55:35     59s] srouteStopBlockPin set to "nearestTarget"
[06/03 23:55:35     59s] srouteTopLayerLimit set to 6
[06/03 23:55:35     59s] srouteTopTargetLayerLimit set to 6
[06/03 23:55:35     59s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3067.00 megs.
[06/03 23:55:35     59s] 
[06/03 23:55:35     59s] Reading DB technology information...
[06/03 23:55:35     59s] Finished reading DB technology information.
[06/03 23:55:35     59s] Reading floorplan and netlist information...
[06/03 23:55:35     59s] Finished reading floorplan and netlist information.
[06/03 23:55:35     59s] Read in 12 layers, 6 routing layers, 1 overlap layer
[06/03 23:55:35     59s] Read in 402 macros, 126 used
[06/03 23:55:35     59s] Read in 157 components
[06/03 23:55:35     59s]   118 core components: 118 unplaced, 0 placed, 0 fixed
[06/03 23:55:35     59s]   39 pad components: 0 unplaced, 0 placed, 39 fixed
[06/03 23:55:35     59s] Read in 27 logical pins
[06/03 23:55:35     59s] Read in 27 nets
[06/03 23:55:35     59s] Read in 2 special nets, 2 routed
[06/03 23:55:35     59s] Read in 240 terminals
[06/03 23:55:35     59s] 2 nets selected.
[06/03 23:55:35     59s] 
[06/03 23:55:35     59s] Begin power routing ...
[06/03 23:55:35     60s] CPU time for VCC FollowPin 0 seconds
[06/03 23:55:35     60s] CPU time for GND FollowPin 0 seconds
[06/03 23:55:36     61s]   Number of Core ports routed: 362
[06/03 23:55:36     61s]   Number of Followpin connections: 181
[06/03 23:55:36     61s] End power routing: cpu: 0:00:02, real: 0:00:01, peak: 3074.00 megs.
[06/03 23:55:36     61s] 
[06/03 23:55:36     61s] 
[06/03 23:55:36     61s] 
[06/03 23:55:36     61s]  Begin updating DB with routing results ...
[06/03 23:55:36     61s]  Updating DB with 0 via definition ...
[06/03 23:55:36     61s] sroute created 543 wires.
[06/03 23:55:36     61s] ViaGen created 17376 vias, deleted 0 via to avoid violation.
[06/03 23:55:36     61s] +--------+----------------+----------------+
[06/03 23:55:36     61s] |  Layer |     Created    |     Deleted    |
[06/03 23:55:36     61s] +--------+----------------+----------------+
[06/03 23:55:36     61s] | metal1 |       543      |       NA       |
[06/03 23:55:36     61s] |   via  |      5792      |        0       |
[06/03 23:55:36     61s] |  via2  |      5792      |        0       |
[06/03 23:55:36     61s] |  via3  |      5792      |        0       |
[06/03 23:55:36     61s] +--------+----------------+----------------+
[06/03 23:56:02     63s] <CMD> addIoFiller -cell EMPTY16D -prefix IOFILLER
[06/03 23:56:02     63s] Added 50 of filler cell 'EMPTY16D' on top side.
[06/03 23:56:02     63s] Added 54 of filler cell 'EMPTY16D' on left side.
[06/03 23:56:02     63s] Added 50 of filler cell 'EMPTY16D' on bottom side.
[06/03 23:56:02     63s] Added 50 of filler cell 'EMPTY16D' on right side.
[06/03 23:56:02     63s] <CMD> addIoFiller -cell EMPTY8D -prefix IOFILLER
[06/03 23:56:02     63s] Added 0 of filler cell 'EMPTY8D' on top side.
[06/03 23:56:02     63s] Added 0 of filler cell 'EMPTY8D' on left side.
[06/03 23:56:02     63s] Added 0 of filler cell 'EMPTY8D' on bottom side.
[06/03 23:56:02     63s] Added 0 of filler cell 'EMPTY8D' on right side.
[06/03 23:56:02     63s] <CMD> addIoFiller -cell EMPTY4D -prefix IOFILLER
[06/03 23:56:02     63s] Added 0 of filler cell 'EMPTY4D' on top side.
[06/03 23:56:02     63s] Added 9 of filler cell 'EMPTY4D' on left side.
[06/03 23:56:02     63s] Added 0 of filler cell 'EMPTY4D' on bottom side.
[06/03 23:56:02     63s] Added 0 of filler cell 'EMPTY4D' on right side.
[06/03 23:56:02     63s] <CMD> addIoFiller -cell EMPTY2D -prefix IOFILLER
[06/03 23:56:02     63s] Added 0 of filler cell 'EMPTY2D' on top side.
[06/03 23:56:02     63s] Added 0 of filler cell 'EMPTY2D' on left side.
[06/03 23:56:02     63s] Added 0 of filler cell 'EMPTY2D' on bottom side.
[06/03 23:56:02     63s] Added 0 of filler cell 'EMPTY2D' on right side.
[06/03 23:56:02     63s] <CMD> addIoFiller -cell EMPTY1D -prefix IOFILLER -fillAnyGap
[06/03 23:56:02     63s] Added 20 of filler cell 'EMPTY1D' on top side.
[06/03 23:56:02     63s] Added 18 of filler cell 'EMPTY1D' on left side.
[06/03 23:56:02     63s] Added 20 of filler cell 'EMPTY1D' on bottom side.
[06/03 23:56:02     63s] Added 20 of filler cell 'EMPTY1D' on right side.
[06/03 23:56:11     64s] <CMD> getMultiCpuUsage -localCpu
[06/03 23:56:11     64s] <CMD> get_verify_drc_mode -disable_rules -quiet
[06/03 23:56:11     64s] <CMD> get_verify_drc_mode -quiet -area
[06/03 23:56:11     64s] <CMD> get_verify_drc_mode -quiet -layer_range
[06/03 23:56:11     64s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[06/03 23:56:11     64s] <CMD> get_verify_drc_mode -check_only -quiet
[06/03 23:56:11     64s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[06/03 23:56:11     64s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[06/03 23:56:11     64s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[06/03 23:56:11     64s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[06/03 23:56:11     64s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[06/03 23:56:11     64s] <CMD> get_verify_drc_mode -limit -quiet
[06/03 23:56:15     64s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
[06/03 23:56:15     64s] <CMD> verify_drc
[06/03 23:56:15     64s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[06/03 23:56:15     64s] #-check_same_via_cell true               # bool, default=false, user setting
[06/03 23:56:15     64s] #-report CHIP.drc.rpt                    # string, default="", user setting
[06/03 23:56:15     64s]  *** Starting Verify DRC (MEM: 1700.8) ***
[06/03 23:56:15     64s] 
[06/03 23:56:15     64s] #create default rule from bind_ndr_rule rule=0x7f860d982270 0x7f860f149558
[06/03 23:56:15     64s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[06/03 23:56:15     64s]   VERIFY DRC ...... Starting Verification
[06/03 23:56:15     64s]   VERIFY DRC ...... Initializing
[06/03 23:56:15     64s]   VERIFY DRC ...... Deleting Existing Violations
[06/03 23:56:15     64s]   VERIFY DRC ...... Creating Sub-Areas
[06/03 23:56:15     64s]   VERIFY DRC ...... Using new threading
[06/03 23:56:15     64s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 272.640 272.640} 1 of 25
[06/03 23:56:15     64s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[06/03 23:56:15     64s]   VERIFY DRC ...... Sub-Area: {272.640 0.000 545.280 272.640} 2 of 25
[06/03 23:56:15     64s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[06/03 23:56:15     64s]   VERIFY DRC ...... Sub-Area: {545.280 0.000 817.920 272.640} 3 of 25
[06/03 23:56:15     64s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[06/03 23:56:15     64s]   VERIFY DRC ...... Sub-Area: {817.920 0.000 1090.560 272.640} 4 of 25
[06/03 23:56:15     64s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[06/03 23:56:15     64s]   VERIFY DRC ...... Sub-Area: {1090.560 0.000 1349.740 272.640} 5 of 25
[06/03 23:56:15     64s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[06/03 23:56:15     64s]   VERIFY DRC ...... Sub-Area: {0.000 272.640 272.640 545.280} 6 of 25
[06/03 23:56:15     64s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[06/03 23:56:15     64s]   VERIFY DRC ...... Sub-Area: {272.640 272.640 545.280 545.280} 7 of 25
[06/03 23:56:15     64s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[06/03 23:56:15     64s]   VERIFY DRC ...... Sub-Area: {545.280 272.640 817.920 545.280} 8 of 25
[06/03 23:56:15     64s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[06/03 23:56:15     64s]   VERIFY DRC ...... Sub-Area: {817.920 272.640 1090.560 545.280} 9 of 25
[06/03 23:56:15     64s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[06/03 23:56:15     64s]   VERIFY DRC ...... Sub-Area: {1090.560 272.640 1349.740 545.280} 10 of 25
[06/03 23:56:15     64s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[06/03 23:56:15     64s]   VERIFY DRC ...... Sub-Area: {0.000 545.280 272.640 817.920} 11 of 25
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area: {272.640 545.280 545.280 817.920} 12 of 25
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area: {545.280 545.280 817.920 817.920} 13 of 25
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area: {817.920 545.280 1090.560 817.920} 14 of 25
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area: {1090.560 545.280 1349.740 817.920} 15 of 25
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area: {0.000 817.920 272.640 1090.560} 16 of 25
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area: {272.640 817.920 545.280 1090.560} 17 of 25
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area: {545.280 817.920 817.920 1090.560} 18 of 25
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area: {817.920 817.920 1090.560 1090.560} 19 of 25
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area: {1090.560 817.920 1349.740 1090.560} 20 of 25
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area: {0.000 1090.560 272.640 1350.160} 21 of 25
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area: {272.640 1090.560 545.280 1350.160} 22 of 25
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area: {545.280 1090.560 817.920 1350.160} 23 of 25
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area: {817.920 1090.560 1090.560 1350.160} 24 of 25
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area: {1090.560 1090.560 1349.740 1350.160} 25 of 25
[06/03 23:56:15     65s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[06/03 23:56:15     65s] 
[06/03 23:56:15     65s]   Verification Complete : 0 Viols.
[06/03 23:56:15     65s] 
[06/03 23:56:15     65s]  *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 0.00  MEM: 258.1M) ***
[06/03 23:56:15     65s] 
[06/03 23:56:15     65s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[06/03 23:56:37     66s] <CMD> verifyConnectivity -net {VCC GND} -type special -noUnroutedNet -error 1000 -warning 50
[06/03 23:56:37     66s] VERIFY_CONNECTIVITY use new engine.
[06/03 23:56:37     66s] 
[06/03 23:56:37     66s] ******** Start: VERIFY CONNECTIVITY ********
[06/03 23:56:37     66s] Start Time: Mon Jun  3 23:56:37 2024
[06/03 23:56:37     66s] 
[06/03 23:56:37     66s] Design Name: CHIP
[06/03 23:56:37     66s] Database Units: 1000
[06/03 23:56:37     66s] Design Boundary: (0.0000, 0.0000) (1349.7400, 1350.1600)
[06/03 23:56:37     66s] Error Limit = 1000; Warning Limit = 50
[06/03 23:56:37     66s] Check specified nets
[06/03 23:56:37     66s] *** Checking Net VCC
[06/03 23:56:37     66s] *** Checking Net GND
[06/03 23:56:37     66s] 
[06/03 23:56:37     66s] Begin Summary 
[06/03 23:56:37     66s]   Found no problems or warnings.
[06/03 23:56:37     66s] End Summary
[06/03 23:56:37     66s] 
[06/03 23:56:37     66s] End Time: Mon Jun  3 23:56:37 2024
[06/03 23:56:37     66s] Time Elapsed: 0:00:00.0
[06/03 23:56:37     66s] 
[06/03 23:56:37     66s] ******** End: VERIFY CONNECTIVITY ********
[06/03 23:56:37     66s]   Verification Complete : 0 Viols.  0 Wrngs.
[06/03 23:56:37     66s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[06/03 23:56:37     66s] 
[06/03 23:57:02     68s] <CMD> saveDesign DBS/PowerRoute
[06/03 23:57:03     68s] #% Begin save design ... (date=06/03 23:57:03, mem=1269.6M)
[06/03 23:57:03     68s] % Begin Save ccopt configuration ... (date=06/03 23:57:03, mem=1269.6M)
[06/03 23:57:03     68s] % End Save ccopt configuration ... (date=06/03 23:57:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1270.6M, current mem=1270.6M)
[06/03 23:57:03     68s] % Begin Save netlist data ... (date=06/03 23:57:03, mem=1270.6M)
[06/03 23:57:03     68s] Writing Binary DB to DBS/PowerRoute.dat/CHIP.v.bin in single-threaded mode...
[06/03 23:57:03     68s] % End Save netlist data ... (date=06/03 23:57:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=1270.7M, current mem=1270.7M)
[06/03 23:57:03     68s] Saving symbol-table file ...
[06/03 23:57:03     68s] Saving congestion map file DBS/PowerRoute.dat/CHIP.route.congmap.gz ...
[06/03 23:57:03     68s] % Begin Save AAE data ... (date=06/03 23:57:03, mem=1270.9M)
[06/03 23:57:03     68s] Saving AAE Data ...
[06/03 23:57:03     68s] % End Save AAE data ... (date=06/03 23:57:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1271.0M, current mem=1271.0M)
[06/03 23:57:04     68s] Saving preference file DBS/PowerRoute.dat/gui.pref.tcl ...
[06/03 23:57:04     68s] Saving mode setting ...
[06/03 23:57:04     68s] Saving global file ...
[06/03 23:57:04     69s] % Begin Save floorplan data ... (date=06/03 23:57:04, mem=1274.4M)
[06/03 23:57:04     69s] Saving floorplan file ...
[06/03 23:57:04     69s] % End Save floorplan data ... (date=06/03 23:57:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1274.4M, current mem=1274.4M)
[06/03 23:57:04     69s] Saving PG file DBS/PowerRoute.dat/CHIP.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Mon Jun  3 23:57:04 2024)
[06/03 23:57:05     69s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1721.4M) ***
[06/03 23:57:05     69s] Saving Drc markers ...
[06/03 23:57:05     69s] ... No Drc file written since there is no markers found.
[06/03 23:57:05     69s] % Begin Save placement data ... (date=06/03 23:57:05, mem=1274.9M)
[06/03 23:57:05     69s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/03 23:57:05     69s] Save Adaptive View Pruning View Names to Binary file
[06/03 23:57:05     69s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1725.4M) ***
[06/03 23:57:05     69s] % End Save placement data ... (date=06/03 23:57:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1275.0M, current mem=1275.0M)
[06/03 23:57:05     69s] % Begin Save routing data ... (date=06/03 23:57:05, mem=1275.0M)
[06/03 23:57:05     69s] Saving route file ...
[06/03 23:57:05     69s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1722.4M) ***
[06/03 23:57:05     69s] % End Save routing data ... (date=06/03 23:57:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1275.1M, current mem=1275.1M)
[06/03 23:57:05     69s] Saving property file DBS/PowerRoute.dat/CHIP.prop
[06/03 23:57:05     69s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1725.4M) ***
[06/03 23:57:05     69s] % Begin Save power constraints data ... (date=06/03 23:57:05, mem=1275.7M)
[06/03 23:57:05     69s] % End Save power constraints data ... (date=06/03 23:57:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1275.8M, current mem=1275.8M)
[06/03 23:57:06     69s] Generated self-contained design PowerRoute.dat
[06/03 23:57:06     69s] #% End save design ... (date=06/03 23:57:06, total cpu=0:00:01.1, real=0:00:03.0, peak res=1305.2M, current mem=1277.4M)
[06/03 23:57:06     69s] *** Message Summary: 0 warning(s), 0 error(s)
[06/03 23:57:06     69s] 
[06/03 23:57:21     70s] <CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 8 -remoteHost 1 -keepLicense true
[06/03 23:57:21     70s] Setting releaseMultiCpuLicenseMode to false.
[06/03 23:57:21     70s] <CMD> setDistributeHost -local
[06/03 23:57:21     70s] The timeout for a remote job to respond is 3600 seconds.
[06/03 23:57:21     70s] Submit command for task runs will be: local
[06/03 23:57:31     72s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[06/03 23:57:31     72s] <CMD> setEndCapMode -reset
[06/03 23:57:31     72s] <CMD> setEndCapMode -boundary_tap false
[06/03 23:57:31     72s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[06/03 23:57:31     72s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[06/03 23:57:31     72s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[06/03 23:57:31     72s] <CMD> setPlaceMode -reset
[06/03 23:57:31     72s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxDensity 0.7 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[06/03 23:57:33     72s] <CMD> setPlaceMode -fp false
[06/03 23:57:33     72s] <CMD> place_design
[06/03 23:57:33     72s] *** placeDesign #1 [begin] : totSession cpu/real = 0:01:12.2/0:07:04.0 (0.2), mem = 1766.9M
[06/03 23:57:33     72s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 2903, percentage of missing scan cell = 0.00% (0 / 2903)
[06/03 23:57:33     72s] #Start colorize_geometry on Mon Jun  3 23:57:33 2024
[06/03 23:57:33     72s] #
[06/03 23:57:33     72s] ### Time Record (colorize_geometry) is installed.
[06/03 23:57:33     72s] ### Time Record (Pre Callback) is installed.
[06/03 23:57:33     72s] ### Time Record (Pre Callback) is uninstalled.
[06/03 23:57:33     72s] ### Time Record (DB Import) is installed.
[06/03 23:57:33     72s] ### info: trigger incremental cell import ( 417 new cells ).
[06/03 23:57:33     72s] ### info: trigger incremental reloading library data ( #cell = 417 ).
[06/03 23:57:33     72s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1967670701 placement=831553620 pin_access=1 inst_pattern=1
[06/03 23:57:33     72s] ### Time Record (DB Import) is uninstalled.
[06/03 23:57:33     72s] ### Time Record (DB Export) is installed.
[06/03 23:57:33     72s] Extracting standard cell pins and blockage ...... 
[06/03 23:57:33     72s] Pin and blockage extraction finished
[06/03 23:57:33     72s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1967670701 placement=831553620 pin_access=1 inst_pattern=1
[06/03 23:57:33     72s] ### Time Record (DB Export) is uninstalled.
[06/03 23:57:33     72s] ### Time Record (Post Callback) is installed.
[06/03 23:57:33     72s] ### Time Record (Post Callback) is uninstalled.
[06/03 23:57:33     72s] #
[06/03 23:57:33     72s] #colorize_geometry statistics:
[06/03 23:57:33     72s] #Cpu time = 00:00:00
[06/03 23:57:33     72s] #Elapsed time = 00:00:00
[06/03 23:57:33     72s] #Increased memory = 22.80 (MB)
[06/03 23:57:33     72s] #Total memory = 1310.76 (MB)
[06/03 23:57:33     72s] #Peak memory = 1312.50 (MB)
[06/03 23:57:33     72s] #Number of warnings = 0
[06/03 23:57:33     72s] #Total number of warnings = 0
[06/03 23:57:33     72s] #Number of fails = 0
[06/03 23:57:33     72s] #Total number of fails = 0
[06/03 23:57:33     72s] #Complete colorize_geometry on Mon Jun  3 23:57:33 2024
[06/03 23:57:33     72s] #
[06/03 23:57:33     72s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[06/03 23:57:33     72s] ### Time Record (colorize_geometry) is uninstalled.
[06/03 23:57:33     72s] ### 
[06/03 23:57:33     72s] ###   Scalability Statistics
[06/03 23:57:33     72s] ### 
[06/03 23:57:33     72s] ### ------------------------+----------------+----------------+----------------+
[06/03 23:57:33     72s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[06/03 23:57:33     72s] ### ------------------------+----------------+----------------+----------------+
[06/03 23:57:33     72s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[06/03 23:57:33     72s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[06/03 23:57:33     72s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[06/03 23:57:33     72s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[06/03 23:57:33     72s] ###   Entire Command        |        00:00:00|        00:00:00|             1.1|
[06/03 23:57:33     72s] ### ------------------------+----------------+----------------+----------------+
[06/03 23:57:33     72s] ### 
[06/03 23:57:33     72s] *** Starting placeDesign default flow ***
[06/03 23:57:33     72s] ### Creating LA Mngr. totSessionCpu=0:01:13 mem=1818.9M
[06/03 23:57:33     72s] ### Creating LA Mngr, finished. totSessionCpu=0:01:13 mem=1818.9M
[06/03 23:57:33     72s] *** Start deleteBufferTree ***
[06/03 23:57:34     73s] Multithreaded Timing Analysis is initialized with 8 threads
[06/03 23:57:34     73s] 
[06/03 23:57:34     74s] Info: Detect buffers to remove automatically.
[06/03 23:57:34     74s] Analyzing netlist ...
[06/03 23:57:35     74s] Updating netlist
[06/03 23:57:35     74s] 
[06/03 23:57:35     74s] *summary: 1668 instances (buffers/inverters) removed
[06/03 23:57:35     74s] *** Finish deleteBufferTree (0:00:01.9) ***
[06/03 23:57:35     74s] 
[06/03 23:57:35     74s] TimeStamp Deleting Cell Server Begin ...
[06/03 23:57:35     74s] 
[06/03 23:57:35     74s] TimeStamp Deleting Cell Server End ...
[06/03 23:57:35     74s] **INFO: Enable pre-place timing setting for timing analysis
[06/03 23:57:35     74s] Set Using Default Delay Limit as 101.
[06/03 23:57:35     74s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[06/03 23:57:35     74s] Set Default Net Delay as 0 ps.
[06/03 23:57:35     74s] Set Default Net Load as 0 pF. 
[06/03 23:57:35     74s] Set Default Input Pin Transition as 1 ps.
[06/03 23:57:35     74s] **INFO: Analyzing IO path groups for slack adjustment
[06/03 23:57:36     75s] Effort level <high> specified for reg2reg_tmp.31065 path_group
[06/03 23:57:36     75s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/03 23:57:37     76s] AAE DB initialization (MEM=2019.73 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/03 23:57:37     76s] #################################################################################
[06/03 23:57:37     76s] # Design Stage: PreRoute
[06/03 23:57:37     76s] # Design Name: CHIP
[06/03 23:57:37     76s] # Design Mode: 90nm
[06/03 23:57:37     76s] # Analysis Mode: MMMC Non-OCV 
[06/03 23:57:37     76s] # Parasitics Mode: No SPEF/RCDB 
[06/03 23:57:37     76s] # Signoff Settings: SI Off 
[06/03 23:57:37     76s] #################################################################################
[06/03 23:57:37     76s] Topological Sorting (REAL = 0:00:00.0, MEM = 2032.7M, InitMEM = 2028.7M)
[06/03 23:57:37     76s] Calculate delays in BcWc mode...
[06/03 23:57:37     76s] Calculate delays in BcWc mode...
[06/03 23:57:37     76s] Start delay calculation (fullDC) (8 T). (MEM=2032.74)
[06/03 23:57:37     77s] AAE_INFO: Cdb files are: 
[06/03 23:57:37     77s]  	celtic/u18_ss.cdb
[06/03 23:57:37     77s] 	celtic/u18_ff.cdb
[06/03 23:57:37     77s]  
[06/03 23:57:37     77s] Start AAE Lib Loading. (MEM=2044.35)
[06/03 23:57:39     78s] End AAE Lib Loading. (MEM=2175.55 CPU=0:00:01.5 Real=0:00:02.0)
[06/03 23:57:39     78s] End AAE Lib Interpolated Model. (MEM=2175.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 23:57:40     79s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:57:40     79s] Type 'man IMPESI-3086' for more detail.
[06/03 23:57:40     79s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:57:40     79s] Type 'man IMPESI-3086' for more detail.
[06/03 23:57:40     79s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:57:40     79s] Type 'man IMPESI-3086' for more detail.
[06/03 23:57:40     79s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:57:40     79s] Type 'man IMPESI-3086' for more detail.
[06/03 23:57:40     79s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:57:40     79s] Type 'man IMPESI-3086' for more detail.
[06/03 23:57:40     79s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:57:40     79s] Type 'man IMPESI-3086' for more detail.
[06/03 23:57:40     79s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:57:40     79s] Type 'man IMPESI-3086' for more detail.
[06/03 23:57:40     79s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:57:40     79s] Type 'man IMPESI-3086' for more detail.
[06/03 23:57:40     79s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:57:40     79s] Type 'man IMPESI-3086' for more detail.
[06/03 23:57:40     79s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:57:40     79s] Type 'man IMPESI-3086' for more detail.
[06/03 23:57:40     84s] Total number of fetched objects 12396
[06/03 23:57:41     84s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[06/03 23:57:41     84s] End delay calculation. (MEM=2673.33 CPU=0:00:05.0 REAL=0:00:01.0)
[06/03 23:57:42     84s] End delay calculation (fullDC). (MEM=2513.94 CPU=0:00:07.6 REAL=0:00:05.0)
[06/03 23:57:42     84s] *** CDM Built up (cpu=0:00:07.8  real=0:00:05.0  mem= 2513.9M) ***
[06/03 23:57:44     86s] **INFO: Disable pre-place timing setting for timing analysis
[06/03 23:57:44     86s] Set Using Default Delay Limit as 1000.
[06/03 23:57:44     86s] Set Default Net Delay as 1000 ps.
[06/03 23:57:44     86s] Set Default Input Pin Transition as 0.1 ps.
[06/03 23:57:44     86s] Set Default Net Load as 0.5 pF. 
[06/03 23:57:44     86s] **INFO: Pre-place timing setting for timing analysis already disabled
[06/03 23:57:44     86s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2504.3M, EPOCH TIME: 1717430264.708392
[06/03 23:57:44     86s] Deleted 0 physical inst  (cell - / prefix -).
[06/03 23:57:44     86s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:2504.3M, EPOCH TIME: 1717430264.709073
[06/03 23:57:44     86s] INFO: #ExclusiveGroups=0
[06/03 23:57:44     86s] INFO: There are no Exclusive Groups.
[06/03 23:57:44     86s] *** Starting "NanoPlace(TM) placement v#6 (mem=2504.3M)" ...
[06/03 23:57:44     86s] Wait...
[06/03 23:57:51     93s] *** Build Buffered Sizing Timing Model
[06/03 23:57:51     93s] (cpu=0:00:06.8 mem=2568.4M) ***
[06/03 23:57:51     93s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[06/03 23:57:51     93s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[06/03 23:57:51     93s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[06/03 23:57:51     93s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[06/03 23:57:51     94s] *** Build Virtual Sizing Timing Model
[06/03 23:57:51     94s] (cpu=0:00:07.3 mem=2568.4M) ***
[06/03 23:57:51     94s] No user-set net weight.
[06/03 23:57:51     94s] Net fanout histogram:
[06/03 23:57:51     94s] 2		: 7340 (59.5%) nets
[06/03 23:57:51     94s] 3		: 3306 (26.8%) nets
[06/03 23:57:51     94s] 4     -	14	: 1587 (12.9%) nets
[06/03 23:57:51     94s] 15    -	39	: 86 (0.7%) nets
[06/03 23:57:51     94s] 40    -	79	: 0 (0.0%) nets
[06/03 23:57:51     94s] 80    -	159	: 4 (0.0%) nets
[06/03 23:57:51     94s] 160   -	319	: 0 (0.0%) nets
[06/03 23:57:51     94s] 320   -	639	: 0 (0.0%) nets
[06/03 23:57:51     94s] 640   -	1279	: 0 (0.0%) nets
[06/03 23:57:51     94s] 1280  -	2559	: 1 (0.0%) nets
[06/03 23:57:51     94s] 2560  -	5119	: 2 (0.0%) nets
[06/03 23:57:51     94s] 5120+		: 0 (0.0%) nets
[06/03 23:57:51     94s] no activity file in design. spp won't run.
[06/03 23:57:51     94s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[06/03 23:57:51     94s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[06/03 23:57:51     94s] Define the scan chains before using this option.
[06/03 23:57:51     94s] Type 'man IMPSP-9042' for more detail.
[06/03 23:57:51     94s] z: 2, totalTracks: 1
[06/03 23:57:51     94s] z: 4, totalTracks: 1
[06/03 23:57:51     94s] z: 6, totalTracks: 1
[06/03 23:57:52     94s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:57:52     94s] All LLGs are deleted
[06/03 23:57:52     94s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2568.4M, EPOCH TIME: 1717430272.050201
[06/03 23:57:52     94s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2568.4M, EPOCH TIME: 1717430272.050678
[06/03 23:57:52     94s] # Building CHIP llgBox search-tree.
[06/03 23:57:52     94s] #std cell=12078 (0 fixed + 12078 movable) #buf cell=0 #inv cell=2580 #block=0 (0 floating + 0 preplaced)
[06/03 23:57:52     94s] #ioInst=330 #net=12326 #term=41171 #term/net=3.34, #fixedIo=330, #floatIo=0, #fixedPin=27, #floatPin=0
[06/03 23:57:52     94s] stdCell: 12078 single + 0 double + 0 multi
[06/03 23:57:52     94s] Total standard cell length = 78.2595 (mm), area = 0.3944 (mm^2)
[06/03 23:57:52     94s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2568.4M, EPOCH TIME: 1717430272.056701
[06/03 23:57:52     94s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2696.4M, EPOCH TIME: 1717430272.061572
[06/03 23:57:52     94s] Core basic site is core_5040
[06/03 23:57:52     94s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2696.4M, EPOCH TIME: 1717430272.074037
[06/03 23:57:52     94s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.009, MEM:2728.4M, EPOCH TIME: 1717430272.082964
[06/03 23:57:52     94s] Use non-trimmed site array because memory saving is not enough.
[06/03 23:57:52     94s] SiteArray: non-trimmed site array dimensions = 180 x 1467
[06/03 23:57:52     94s] SiteArray: use 1,105,920 bytes
[06/03 23:57:52     94s] SiteArray: current memory after site array memory allocation 2729.5M
[06/03 23:57:52     94s] SiteArray: FP blocked sites are writable
[06/03 23:57:52     94s] Estimated cell power/ground rail width = 0.866 um
[06/03 23:57:52     94s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/03 23:57:52     94s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2697.4M, EPOCH TIME: 1717430272.092234
[06/03 23:57:52     94s] Process 1633 wires and vias for routing blockage analysis
[06/03 23:57:52     94s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.008, MEM:2729.5M, EPOCH TIME: 1717430272.100166
[06/03 23:57:52     94s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.042, MEM:2729.5M, EPOCH TIME: 1717430272.103097
[06/03 23:57:52     94s] 
[06/03 23:57:52     94s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:57:52     94s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.053, MEM:2601.4M, EPOCH TIME: 1717430272.109815
[06/03 23:57:52     94s] 
[06/03 23:57:52     94s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:57:52     94s] Average module density = 0.478.
[06/03 23:57:52     94s] Density for the design = 0.478.
[06/03 23:57:52     94s]        = stdcell_area 126225 sites (394428 um^2) / alloc_area 264060 sites (825135 um^2).
[06/03 23:57:52     94s] Pin Density = 0.1559.
[06/03 23:57:52     94s]             = total # of pins 41171 / total area 264060.
[06/03 23:57:52     94s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2601.4M, EPOCH TIME: 1717430272.120453
[06/03 23:57:52     94s] Identified 1 spare or floating instance, with no clusters.
[06/03 23:57:52     94s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.010, REAL:0.003, MEM:2601.4M, EPOCH TIME: 1717430272.123545
[06/03 23:57:52     94s] OPERPROF: Starting pre-place ADS at level 1, MEM:2601.4M, EPOCH TIME: 1717430272.127811
[06/03 23:57:52     94s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2601.4M, EPOCH TIME: 1717430272.142385
[06/03 23:57:52     94s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2601.4M, EPOCH TIME: 1717430272.142521
[06/03 23:57:52     94s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2601.4M, EPOCH TIME: 1717430272.142730
[06/03 23:57:52     94s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2601.4M, EPOCH TIME: 1717430272.142842
[06/03 23:57:52     94s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2601.4M, EPOCH TIME: 1717430272.142945
[06/03 23:57:52     94s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.001, MEM:2601.4M, EPOCH TIME: 1717430272.143884
[06/03 23:57:52     94s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2601.4M, EPOCH TIME: 1717430272.143997
[06/03 23:57:52     94s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2601.4M, EPOCH TIME: 1717430272.144239
[06/03 23:57:52     94s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.002, MEM:2601.4M, EPOCH TIME: 1717430272.144346
[06/03 23:57:52     94s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.002, MEM:2601.4M, EPOCH TIME: 1717430272.144801
[06/03 23:57:52     94s] ADSU 0.478 -> 0.482. site 264060.000 -> 261632.000. GS 40.320
[06/03 23:57:52     94s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.040, REAL:0.037, MEM:2601.4M, EPOCH TIME: 1717430272.164347
[06/03 23:57:52     94s] OPERPROF: Starting spMPad at level 1, MEM:2357.4M, EPOCH TIME: 1717430272.171970
[06/03 23:57:52     94s] OPERPROF:   Starting spContextMPad at level 2, MEM:2357.4M, EPOCH TIME: 1717430272.173132
[06/03 23:57:52     94s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2357.4M, EPOCH TIME: 1717430272.173256
[06/03 23:57:52     94s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:2357.4M, EPOCH TIME: 1717430272.173364
[06/03 23:57:52     94s] Initial padding reaches pin density 0.472 for top
[06/03 23:57:52     94s] InitPadU 0.482 -> 0.636 for top
[06/03 23:57:52     94s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[06/03 23:57:52     94s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2357.4M, EPOCH TIME: 1717430272.224278
[06/03 23:57:52     94s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.004, MEM:2357.4M, EPOCH TIME: 1717430272.228469
[06/03 23:57:52     94s] === lastAutoLevel = 9 
[06/03 23:57:52     94s] OPERPROF: Starting spInitNetWt at level 1, MEM:2357.4M, EPOCH TIME: 1717430272.240433
[06/03 23:57:52     94s] no activity file in design. spp won't run.
[06/03 23:57:52     94s] [spp] 0
[06/03 23:57:52     94s] [adp] 0:1:1:3
[06/03 23:57:55    100s] OPERPROF: Finished spInitNetWt at level 1, CPU:5.560, REAL:3.508, MEM:2487.8M, EPOCH TIME: 1717430275.748521
[06/03 23:57:55    100s] Clock gating cells determined by native netlist tracing.
[06/03 23:57:55    100s] no activity file in design. spp won't run.
[06/03 23:57:55    100s] no activity file in design. spp won't run.
[06/03 23:57:56    102s] OPERPROF: Starting npMain at level 1, MEM:2499.8M, EPOCH TIME: 1717430276.177958
[06/03 23:57:57    102s] OPERPROF:   Starting npPlace at level 2, MEM:2700.5M, EPOCH TIME: 1717430277.228487
[06/03 23:57:57    102s] Iteration  1: Total net bbox = 4.370e+04 (2.34e+04 2.03e+04)
[06/03 23:57:57    102s]               Est.  stn bbox = 5.712e+04 (2.94e+04 2.77e+04)
[06/03 23:57:57    102s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2633.5M
[06/03 23:57:57    102s] Iteration  2: Total net bbox = 4.370e+04 (2.34e+04 2.03e+04)
[06/03 23:57:57    102s]               Est.  stn bbox = 5.712e+04 (2.94e+04 2.77e+04)
[06/03 23:57:57    102s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2633.5M
[06/03 23:57:57    102s] exp_mt_sequential is set from setPlaceMode option to 1
[06/03 23:57:57    102s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[06/03 23:57:57    102s] place_exp_mt_interval set to default 32
[06/03 23:57:57    102s] place_exp_mt_interval_bias (first half) set to default 0.750000
[06/03 23:57:57    105s] Iteration  3: Total net bbox = 7.511e+04 (4.37e+04 3.14e+04)
[06/03 23:57:57    105s]               Est.  stn bbox = 9.748e+04 (5.40e+04 4.35e+04)
[06/03 23:57:57    105s]               cpu = 0:00:03.2 real = 0:00:00.0 mem = 2881.6M
[06/03 23:57:57    105s] Total number of setup views is 2.
[06/03 23:57:58    108s] Total number of active setup views is 1.
[06/03 23:57:58    108s] Active setup views:
[06/03 23:57:58    108s]     av_scan_mode_max
[06/03 23:58:00    115s] Iteration  4: Total net bbox = 2.183e+05 (1.17e+05 1.01e+05)
[06/03 23:58:00    115s]               Est.  stn bbox = 2.529e+05 (1.34e+05 1.19e+05)
[06/03 23:58:00    115s]               cpu = 0:00:09.8 real = 0:00:03.0 mem = 2881.8M
[06/03 23:58:00    115s] Total number of setup views is 1.
[06/03 23:58:00    115s] Total number of active setup views is 1.
[06/03 23:58:00    115s] Active setup views:
[06/03 23:58:00    115s]     av_scan_mode_max
[06/03 23:58:01    122s] Iteration  5: Total net bbox = 2.716e+05 (1.28e+05 1.43e+05)
[06/03 23:58:01    122s]               Est.  stn bbox = 3.087e+05 (1.46e+05 1.63e+05)
[06/03 23:58:01    122s]               cpu = 0:00:06.8 real = 0:00:01.0 mem = 2882.8M
[06/03 23:58:01    122s] OPERPROF:   Finished npPlace at level 2, CPU:20.010, REAL:4.007, MEM:2786.8M, EPOCH TIME: 1717430281.235326
[06/03 23:58:01    122s] OPERPROF: Finished npMain at level 1, CPU:20.180, REAL:5.081, MEM:2786.8M, EPOCH TIME: 1717430281.258706
[06/03 23:58:01    122s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2786.8M, EPOCH TIME: 1717430281.267373
[06/03 23:58:01    122s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/03 23:58:01    122s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.006, MEM:2786.8M, EPOCH TIME: 1717430281.273202
[06/03 23:58:01    122s] OPERPROF: Starting npMain at level 1, MEM:2786.8M, EPOCH TIME: 1717430281.275690
[06/03 23:58:01    122s] OPERPROF:   Starting npPlace at level 2, MEM:2882.8M, EPOCH TIME: 1717430281.344908
[06/03 23:58:01    122s] Total number of setup views is 1.
[06/03 23:58:01    122s] Total number of active setup views is 1.
[06/03 23:58:01    122s] Active setup views:
[06/03 23:58:01    122s]     av_scan_mode_max
[06/03 23:58:02    130s] Iteration  6: Total net bbox = 3.050e+05 (1.50e+05 1.55e+05)
[06/03 23:58:02    130s]               Est.  stn bbox = 3.472e+05 (1.70e+05 1.77e+05)
[06/03 23:58:02    130s]               cpu = 0:00:07.5 real = 0:00:01.0 mem = 3014.5M
[06/03 23:58:02    130s] OPERPROF:   Finished npPlace at level 2, CPU:7.550, REAL:1.327, MEM:2918.5M, EPOCH TIME: 1717430282.672148
[06/03 23:58:02    130s] OPERPROF: Finished npMain at level 1, CPU:7.790, REAL:1.421, MEM:2790.4M, EPOCH TIME: 1717430282.697024
[06/03 23:58:02    130s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2790.4M, EPOCH TIME: 1717430282.698947
[06/03 23:58:02    130s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/03 23:58:02    130s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:2790.4M, EPOCH TIME: 1717430282.700734
[06/03 23:58:02    130s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2790.4M, EPOCH TIME: 1717430282.701215
[06/03 23:58:02    130s] Starting Early Global Route rough congestion estimation: mem = 2790.4M
[06/03 23:58:02    130s] (I)      ==================== Layers =====================
[06/03 23:58:02    130s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:58:02    130s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/03 23:58:02    130s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:58:02    130s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/03 23:58:02    130s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/03 23:58:02    130s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/03 23:58:02    130s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/03 23:58:02    130s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/03 23:58:02    130s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/03 23:58:02    130s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/03 23:58:02    130s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/03 23:58:02    130s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/03 23:58:02    130s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/03 23:58:02    130s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/03 23:58:02    130s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:58:02    130s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/03 23:58:02    130s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:58:02    130s] (I)      Started Import and model ( Curr Mem: 2790.45 MB )
[06/03 23:58:02    130s] (I)      Default pattern map key = CHIP_default.
[06/03 23:58:02    130s] (I)      == Non-default Options ==
[06/03 23:58:02    130s] (I)      Print mode                                         : 2
[06/03 23:58:02    130s] (I)      Stop if highly congested                           : false
[06/03 23:58:02    130s] (I)      Maximum routing layer                              : 6
[06/03 23:58:02    130s] (I)      Assign partition pins                              : false
[06/03 23:58:02    130s] (I)      Support large GCell                                : true
[06/03 23:58:02    130s] (I)      Number of threads                                  : 8
[06/03 23:58:02    130s] (I)      Number of rows per GCell                           : 12
[06/03 23:58:02    130s] (I)      Max num rows per GCell                             : 32
[06/03 23:58:02    130s] (I)      Method to set GCell size                           : row
[06/03 23:58:02    130s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/03 23:58:02    130s] (I)      Use row-based GCell size
[06/03 23:58:02    130s] (I)      Use row-based GCell align
[06/03 23:58:02    130s] (I)      layer 0 area = 176400
[06/03 23:58:02    130s] (I)      layer 1 area = 194000
[06/03 23:58:02    130s] (I)      layer 2 area = 194000
[06/03 23:58:02    130s] (I)      layer 3 area = 194000
[06/03 23:58:02    130s] (I)      layer 4 area = 194000
[06/03 23:58:02    130s] (I)      layer 5 area = 9000000
[06/03 23:58:02    130s] (I)      GCell unit size   : 5040
[06/03 23:58:02    130s] (I)      GCell multiplier  : 12
[06/03 23:58:02    130s] (I)      GCell row height  : 5040
[06/03 23:58:02    130s] (I)      Actual row height : 5040
[06/03 23:58:02    130s] (I)      GCell align ref   : 220100 220200
[06/03 23:58:02    130s] [NR-eGR] Track table information for default rule: 
[06/03 23:58:02    130s] [NR-eGR] metal1 has single uniform track structure
[06/03 23:58:02    130s] [NR-eGR] metal2 has single uniform track structure
[06/03 23:58:02    130s] [NR-eGR] metal3 has single uniform track structure
[06/03 23:58:02    130s] [NR-eGR] metal4 has single uniform track structure
[06/03 23:58:02    130s] [NR-eGR] metal5 has single uniform track structure
[06/03 23:58:02    130s] [NR-eGR] metal6 has single uniform track structure
[06/03 23:58:02    130s] (I)      =================== Default via ====================
[06/03 23:58:02    130s] (I)      +---+------------------+---------------------------+
[06/03 23:58:02    130s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut           |
[06/03 23:58:02    130s] (I)      +---+------------------+---------------------------+
[06/03 23:58:02    130s] (I)      | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[06/03 23:58:02    130s] (I)      | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[06/03 23:58:02    130s] (I)      | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[06/03 23:58:02    130s] (I)      | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[06/03 23:58:02    130s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[06/03 23:58:02    130s] (I)      +---+------------------+---------------------------+
[06/03 23:58:02    130s] [NR-eGR] Read 32964 PG shapes
[06/03 23:58:02    130s] [NR-eGR] Read 0 clock shapes
[06/03 23:58:02    130s] [NR-eGR] Read 0 other shapes
[06/03 23:58:02    130s] [NR-eGR] #Routing Blockages  : 0
[06/03 23:58:02    130s] [NR-eGR] #Instance Blockages : 3163
[06/03 23:58:02    130s] [NR-eGR] #PG Blockages       : 32964
[06/03 23:58:02    130s] [NR-eGR] #Halo Blockages     : 0
[06/03 23:58:02    130s] [NR-eGR] #Boundary Blockages : 0
[06/03 23:58:02    130s] [NR-eGR] #Clock Blockages    : 0
[06/03 23:58:02    130s] [NR-eGR] #Other Blockages    : 0
[06/03 23:58:02    130s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/03 23:58:02    130s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/03 23:58:02    130s] [NR-eGR] Read 12326 nets ( ignored 0 )
[06/03 23:58:02    130s] (I)      early_global_route_priority property id does not exist.
[06/03 23:58:02    130s] (I)      Read Num Blocks=36127  Num Prerouted Wires=0  Num CS=0
[06/03 23:58:02    130s] (I)      Layer 1 (V) : #blockages 12465 : #preroutes 0
[06/03 23:58:02    130s] (I)      Layer 2 (H) : #blockages 12465 : #preroutes 0
[06/03 23:58:02    130s] (I)      Layer 3 (V) : #blockages 8269 : #preroutes 0
[06/03 23:58:02    130s] (I)      Layer 4 (H) : #blockages 2461 : #preroutes 0
[06/03 23:58:02    130s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/03 23:58:02    130s] (I)      Number of ignored nets                =      0
[06/03 23:58:02    130s] (I)      Number of connected nets              =      0
[06/03 23:58:02    130s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/03 23:58:02    130s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/03 23:58:02    130s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/03 23:58:02    130s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/03 23:58:02    130s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/03 23:58:02    130s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/03 23:58:02    130s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/03 23:58:02    130s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/03 23:58:02    130s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/03 23:58:02    130s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/03 23:58:02    130s] (I)      Ndr track 0 does not exist
[06/03 23:58:02    130s] (I)      ---------------------Grid Graph Info--------------------
[06/03 23:58:02    130s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/03 23:58:02    130s] (I)      Core area           : (220100, 220200) - (1129640, 1129960)
[06/03 23:58:02    130s] (I)      Site width          :   620  (dbu)
[06/03 23:58:02    130s] (I)      Row height          :  5040  (dbu)
[06/03 23:58:02    130s] (I)      GCell row height    :  5040  (dbu)
[06/03 23:58:02    130s] (I)      GCell width         : 60480  (dbu)
[06/03 23:58:02    130s] (I)      GCell height        : 60480  (dbu)
[06/03 23:58:02    130s] (I)      Grid                :    23    23     6
[06/03 23:58:02    130s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/03 23:58:02    130s] (I)      Vertical capacity   :     0 60480     0 60480     0 60480
[06/03 23:58:02    130s] (I)      Horizontal capacity :     0     0 60480     0 60480     0
[06/03 23:58:02    130s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/03 23:58:02    130s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/03 23:58:02    130s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/03 23:58:02    130s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/03 23:58:02    130s] (I)      First track coord   :   400   310   400   310   400  2170
[06/03 23:58:02    130s] (I)      Num tracks per GCell: 126.00 97.55 108.00 97.55 108.00 24.39
[06/03 23:58:02    130s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/03 23:58:02    130s] (I)      Num of masks        :     1     1     1     1     1     1
[06/03 23:58:02    130s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/03 23:58:02    130s] (I)      --------------------------------------------------------
[06/03 23:58:02    130s] 
[06/03 23:58:02    130s] [NR-eGR] ============ Routing rule table ============
[06/03 23:58:02    130s] [NR-eGR] Rule id: 0  Nets: 12299
[06/03 23:58:02    130s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/03 23:58:02    130s] (I)                    Layer    2    3    4    5     6 
[06/03 23:58:02    130s] (I)                    Pitch  620  560  620  560  2480 
[06/03 23:58:02    130s] (I)             #Used tracks    1    1    1    1     1 
[06/03 23:58:02    130s] (I)       #Fully used tracks    1    1    1    1     1 
[06/03 23:58:02    130s] [NR-eGR] ========================================
[06/03 23:58:02    130s] [NR-eGR] 
[06/03 23:58:02    130s] (I)      =============== Blocked Tracks ===============
[06/03 23:58:02    130s] (I)      +-------+---------+----------+---------------+
[06/03 23:58:02    130s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/03 23:58:02    130s] (I)      +-------+---------+----------+---------------+
[06/03 23:58:02    130s] (I)      |     1 |       0 |        0 |         0.00% |
[06/03 23:58:02    130s] (I)      |     2 |   50071 |    26186 |        52.30% |
[06/03 23:58:02    130s] (I)      |     3 |   55453 |    26324 |        47.47% |
[06/03 23:58:02    130s] (I)      |     4 |   50071 |    26542 |        53.01% |
[06/03 23:58:02    130s] (I)      |     5 |   55453 |    28816 |        51.96% |
[06/03 23:58:02    130s] (I)      |     6 |   12512 |     5632 |        45.01% |
[06/03 23:58:02    130s] (I)      +-------+---------+----------+---------------+
[06/03 23:58:02    130s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2790.45 MB )
[06/03 23:58:02    130s] (I)      Reset routing kernel
[06/03 23:58:02    130s] (I)      numLocalWires=48073  numGlobalNetBranches=12012  numLocalNetBranches=12078
[06/03 23:58:02    130s] (I)      totalPins=41117  totalGlobalPin=8484 (20.63%)
[06/03 23:58:02    130s] (I)      total 2D Cap : 130717 = (65079 H, 65638 V)
[06/03 23:58:02    130s] (I)      
[06/03 23:58:02    130s] (I)      ============  Phase 1a Route ============
[06/03 23:58:02    130s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/03 23:58:02    130s] (I)      Usage: 5657 = (2946 H, 2711 V) = (4.53% H, 4.13% V) = (1.782e+05um H, 1.640e+05um V)
[06/03 23:58:02    130s] (I)      
[06/03 23:58:02    130s] (I)      ============  Phase 1b Route ============
[06/03 23:58:02    130s] (I)      Usage: 5657 = (2946 H, 2711 V) = (4.53% H, 4.13% V) = (1.782e+05um H, 1.640e+05um V)
[06/03 23:58:02    130s] (I)      eGR overflow: 0.00% H + 0.00% V
[06/03 23:58:02    130s] 
[06/03 23:58:02    130s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/03 23:58:02    130s] Finished Early Global Route rough congestion estimation: mem = 2790.5M
[06/03 23:58:02    130s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.130, REAL:0.123, MEM:2790.5M, EPOCH TIME: 1717430282.824204
[06/03 23:58:02    130s] earlyGlobalRoute rough estimation gcell size 12 row height
[06/03 23:58:02    130s] OPERPROF: Starting CDPad at level 1, MEM:2790.5M, EPOCH TIME: 1717430282.824689
[06/03 23:58:02    130s] CDPadU 0.547 -> 0.548. R=0.482, N=12078, GS=60.480
[06/03 23:58:02    130s] OPERPROF: Finished CDPad at level 1, CPU:0.120, REAL:0.050, MEM:2790.4M, EPOCH TIME: 1717430282.874399
[06/03 23:58:02    130s] OPERPROF: Starting npMain at level 1, MEM:2790.4M, EPOCH TIME: 1717430282.877422
[06/03 23:58:02    130s] OPERPROF:   Starting npPlace at level 2, MEM:2886.5M, EPOCH TIME: 1717430282.941228
[06/03 23:58:02    130s] Total number of setup views is 1.
[06/03 23:58:02    130s] Total number of active setup views is 1.
[06/03 23:58:02    130s] Active setup views:
[06/03 23:58:02    130s]     av_scan_mode_max
[06/03 23:58:02    130s] OPERPROF:   Finished npPlace at level 2, CPU:0.120, REAL:0.037, MEM:2886.5M, EPOCH TIME: 1717430282.978617
[06/03 23:58:02    130s] OPERPROF: Finished npMain at level 1, CPU:0.330, REAL:0.121, MEM:2790.4M, EPOCH TIME: 1717430282.998608
[06/03 23:58:02    130s] Global placement CDP skipped at cutLevel 7.
[06/03 23:58:03    130s] Iteration  7: Total net bbox = 3.222e+05 (1.68e+05 1.54e+05)
[06/03 23:58:03    130s]               Est.  stn bbox = 3.646e+05 (1.89e+05 1.75e+05)
[06/03 23:58:03    130s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 2790.4M
[06/03 23:58:05    135s] 
[06/03 23:58:05    135s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/03 23:58:05    135s] TLC MultiMap info (StdDelay):
[06/03 23:58:05    135s]   : DC_min + lib_min + 1 + no RcCorner := 21.4ps
[06/03 23:58:05    135s]   : DC_min + lib_min + 1 + RC_best := 22.6ps
[06/03 23:58:05    135s]   : DC_max + lib_max + 1 + no RcCorner := 51.3ps
[06/03 23:58:05    135s]   : DC_max + lib_max + 1 + RC_worst := 53.9ps
[06/03 23:58:05    135s]  Setting StdDelay to: 53.9ps
[06/03 23:58:05    135s] 
[06/03 23:58:05    135s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/03 23:58:06    135s] nrCritNet: 0.00% ( 0 / 12326 ) cutoffSlk: 214748364.7ps stdDelay: 53.9ps
[06/03 23:58:06    135s] nrCritNet: 0.00% ( 0 / 12326 ) cutoffSlk: 214748364.7ps stdDelay: 53.9ps
[06/03 23:58:06    135s] Iteration  8: Total net bbox = 3.222e+05 (1.68e+05 1.54e+05)
[06/03 23:58:06    135s]               Est.  stn bbox = 3.646e+05 (1.89e+05 1.75e+05)
[06/03 23:58:06    135s]               cpu = 0:00:05.0 real = 0:00:03.0 mem = 2758.4M
[06/03 23:58:06    135s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2758.4M, EPOCH TIME: 1717430286.027953
[06/03 23:58:06    135s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/03 23:58:06    135s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.003, MEM:2758.4M, EPOCH TIME: 1717430286.031248
[06/03 23:58:06    135s] OPERPROF: Starting npMain at level 1, MEM:2758.4M, EPOCH TIME: 1717430286.034179
[06/03 23:58:06    136s] OPERPROF:   Starting npPlace at level 2, MEM:2886.5M, EPOCH TIME: 1717430286.118098
[06/03 23:58:06    136s] Total number of setup views is 1.
[06/03 23:58:06    136s] Total number of active setup views is 1.
[06/03 23:58:06    136s] Active setup views:
[06/03 23:58:06    136s]     av_scan_mode_max
[06/03 23:58:07    145s] OPERPROF:   Finished npPlace at level 2, CPU:9.310, REAL:1.675, MEM:2918.5M, EPOCH TIME: 1717430287.793149
[06/03 23:58:07    145s] OPERPROF: Finished npMain at level 1, CPU:9.550, REAL:1.787, MEM:2790.4M, EPOCH TIME: 1717430287.820808
[06/03 23:58:07    145s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2790.4M, EPOCH TIME: 1717430287.822822
[06/03 23:58:07    145s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/03 23:58:07    145s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:2790.4M, EPOCH TIME: 1717430287.825185
[06/03 23:58:07    145s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2790.4M, EPOCH TIME: 1717430287.825632
[06/03 23:58:07    145s] Starting Early Global Route rough congestion estimation: mem = 2790.4M
[06/03 23:58:07    145s] (I)      ==================== Layers =====================
[06/03 23:58:07    145s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:58:07    145s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/03 23:58:07    145s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:58:07    145s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/03 23:58:07    145s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/03 23:58:07    145s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/03 23:58:07    145s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/03 23:58:07    145s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/03 23:58:07    145s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/03 23:58:07    145s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/03 23:58:07    145s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/03 23:58:07    145s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/03 23:58:07    145s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/03 23:58:07    145s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/03 23:58:07    145s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:58:07    145s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/03 23:58:07    145s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:58:07    145s] (I)      Started Import and model ( Curr Mem: 2790.45 MB )
[06/03 23:58:07    145s] (I)      Default pattern map key = CHIP_default.
[06/03 23:58:07    145s] (I)      == Non-default Options ==
[06/03 23:58:07    145s] (I)      Print mode                                         : 2
[06/03 23:58:07    145s] (I)      Stop if highly congested                           : false
[06/03 23:58:07    145s] (I)      Maximum routing layer                              : 6
[06/03 23:58:07    145s] (I)      Assign partition pins                              : false
[06/03 23:58:07    145s] (I)      Support large GCell                                : true
[06/03 23:58:07    145s] (I)      Number of threads                                  : 8
[06/03 23:58:07    145s] (I)      Number of rows per GCell                           : 6
[06/03 23:58:07    145s] (I)      Max num rows per GCell                             : 32
[06/03 23:58:07    145s] (I)      Method to set GCell size                           : row
[06/03 23:58:07    145s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/03 23:58:07    145s] (I)      Use row-based GCell size
[06/03 23:58:07    145s] (I)      Use row-based GCell align
[06/03 23:58:07    145s] (I)      layer 0 area = 176400
[06/03 23:58:07    145s] (I)      layer 1 area = 194000
[06/03 23:58:07    145s] (I)      layer 2 area = 194000
[06/03 23:58:07    145s] (I)      layer 3 area = 194000
[06/03 23:58:07    145s] (I)      layer 4 area = 194000
[06/03 23:58:07    145s] (I)      layer 5 area = 9000000
[06/03 23:58:07    145s] (I)      GCell unit size   : 5040
[06/03 23:58:07    145s] (I)      GCell multiplier  : 6
[06/03 23:58:07    145s] (I)      GCell row height  : 5040
[06/03 23:58:07    145s] (I)      Actual row height : 5040
[06/03 23:58:07    145s] (I)      GCell align ref   : 220100 220200
[06/03 23:58:07    145s] [NR-eGR] Track table information for default rule: 
[06/03 23:58:07    145s] [NR-eGR] metal1 has single uniform track structure
[06/03 23:58:07    145s] [NR-eGR] metal2 has single uniform track structure
[06/03 23:58:07    145s] [NR-eGR] metal3 has single uniform track structure
[06/03 23:58:07    145s] [NR-eGR] metal4 has single uniform track structure
[06/03 23:58:07    145s] [NR-eGR] metal5 has single uniform track structure
[06/03 23:58:07    145s] [NR-eGR] metal6 has single uniform track structure
[06/03 23:58:07    145s] (I)      =================== Default via ====================
[06/03 23:58:07    145s] (I)      +---+------------------+---------------------------+
[06/03 23:58:07    145s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut           |
[06/03 23:58:07    145s] (I)      +---+------------------+---------------------------+
[06/03 23:58:07    145s] (I)      | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[06/03 23:58:07    145s] (I)      | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[06/03 23:58:07    145s] (I)      | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[06/03 23:58:07    145s] (I)      | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[06/03 23:58:07    145s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[06/03 23:58:07    145s] (I)      +---+------------------+---------------------------+
[06/03 23:58:07    145s] [NR-eGR] Read 32964 PG shapes
[06/03 23:58:07    145s] [NR-eGR] Read 0 clock shapes
[06/03 23:58:07    145s] [NR-eGR] Read 0 other shapes
[06/03 23:58:07    145s] [NR-eGR] #Routing Blockages  : 0
[06/03 23:58:07    145s] [NR-eGR] #Instance Blockages : 3163
[06/03 23:58:07    145s] [NR-eGR] #PG Blockages       : 32964
[06/03 23:58:07    145s] [NR-eGR] #Halo Blockages     : 0
[06/03 23:58:07    145s] [NR-eGR] #Boundary Blockages : 0
[06/03 23:58:07    145s] [NR-eGR] #Clock Blockages    : 0
[06/03 23:58:07    145s] [NR-eGR] #Other Blockages    : 0
[06/03 23:58:07    145s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/03 23:58:07    145s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/03 23:58:07    145s] [NR-eGR] Read 12326 nets ( ignored 0 )
[06/03 23:58:07    145s] (I)      early_global_route_priority property id does not exist.
[06/03 23:58:07    145s] (I)      Read Num Blocks=36127  Num Prerouted Wires=0  Num CS=0
[06/03 23:58:07    145s] (I)      Layer 1 (V) : #blockages 12465 : #preroutes 0
[06/03 23:58:07    145s] (I)      Layer 2 (H) : #blockages 12465 : #preroutes 0
[06/03 23:58:07    145s] (I)      Layer 3 (V) : #blockages 8269 : #preroutes 0
[06/03 23:58:07    145s] (I)      Layer 4 (H) : #blockages 2461 : #preroutes 0
[06/03 23:58:07    145s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/03 23:58:07    145s] (I)      Number of ignored nets                =      0
[06/03 23:58:07    145s] (I)      Number of connected nets              =      0
[06/03 23:58:07    145s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/03 23:58:07    145s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/03 23:58:07    145s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/03 23:58:07    145s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/03 23:58:07    145s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/03 23:58:07    145s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/03 23:58:07    145s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/03 23:58:07    145s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/03 23:58:07    145s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/03 23:58:07    145s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/03 23:58:07    145s] (I)      Ndr track 0 does not exist
[06/03 23:58:07    145s] (I)      ---------------------Grid Graph Info--------------------
[06/03 23:58:07    145s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/03 23:58:07    145s] (I)      Core area           : (220100, 220200) - (1129640, 1129960)
[06/03 23:58:07    145s] (I)      Site width          :   620  (dbu)
[06/03 23:58:07    145s] (I)      Row height          :  5040  (dbu)
[06/03 23:58:07    145s] (I)      GCell row height    :  5040  (dbu)
[06/03 23:58:07    145s] (I)      GCell width         : 30240  (dbu)
[06/03 23:58:07    145s] (I)      GCell height        : 30240  (dbu)
[06/03 23:58:07    145s] (I)      Grid                :    45    45     6
[06/03 23:58:07    145s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/03 23:58:07    145s] (I)      Vertical capacity   :     0 30240     0 30240     0 30240
[06/03 23:58:07    145s] (I)      Horizontal capacity :     0     0 30240     0 30240     0
[06/03 23:58:07    145s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/03 23:58:07    145s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/03 23:58:07    145s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/03 23:58:07    145s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/03 23:58:07    145s] (I)      First track coord   :   400   310   400   310   400  2170
[06/03 23:58:07    145s] (I)      Num tracks per GCell: 63.00 48.77 54.00 48.77 54.00 12.19
[06/03 23:58:07    145s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/03 23:58:07    145s] (I)      Num of masks        :     1     1     1     1     1     1
[06/03 23:58:07    145s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/03 23:58:07    145s] (I)      --------------------------------------------------------
[06/03 23:58:07    145s] 
[06/03 23:58:07    145s] [NR-eGR] ============ Routing rule table ============
[06/03 23:58:07    145s] [NR-eGR] Rule id: 0  Nets: 12299
[06/03 23:58:07    145s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/03 23:58:07    145s] (I)                    Layer    2    3    4    5     6 
[06/03 23:58:07    145s] (I)                    Pitch  620  560  620  560  2480 
[06/03 23:58:07    145s] (I)             #Used tracks    1    1    1    1     1 
[06/03 23:58:07    145s] (I)       #Fully used tracks    1    1    1    1     1 
[06/03 23:58:07    145s] [NR-eGR] ========================================
[06/03 23:58:07    145s] [NR-eGR] 
[06/03 23:58:07    145s] (I)      =============== Blocked Tracks ===============
[06/03 23:58:07    145s] (I)      +-------+---------+----------+---------------+
[06/03 23:58:07    145s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/03 23:58:07    145s] (I)      +-------+---------+----------+---------------+
[06/03 23:58:07    145s] (I)      |     1 |       0 |        0 |         0.00% |
[06/03 23:58:07    145s] (I)      |     2 |   97965 |    46496 |        47.46% |
[06/03 23:58:07    145s] (I)      |     3 |  108495 |    45685 |        42.11% |
[06/03 23:58:07    145s] (I)      |     4 |   97965 |    47904 |        48.90% |
[06/03 23:58:07    145s] (I)      |     5 |  108495 |    51881 |        47.82% |
[06/03 23:58:07    145s] (I)      |     6 |   24480 |     9852 |        40.25% |
[06/03 23:58:07    145s] (I)      +-------+---------+----------+---------------+
[06/03 23:58:07    145s] (I)      Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2790.45 MB )
[06/03 23:58:07    145s] (I)      Reset routing kernel
[06/03 23:58:07    145s] (I)      numLocalWires=38772  numGlobalNetBranches=11289  numLocalNetBranches=8157
[06/03 23:58:07    145s] (I)      totalPins=41117  totalGlobalPin=15432 (37.53%)
[06/03 23:58:07    145s] (I)      total 2D Cap : 252285 = (125635 H, 126650 V)
[06/03 23:58:07    145s] (I)      
[06/03 23:58:07    145s] (I)      ============  Phase 1a Route ============
[06/03 23:58:07    145s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/03 23:58:07    145s] (I)      Usage: 12642 = (6658 H, 5984 V) = (5.30% H, 4.72% V) = (2.013e+05um H, 1.810e+05um V)
[06/03 23:58:07    145s] (I)      
[06/03 23:58:07    145s] (I)      ============  Phase 1b Route ============
[06/03 23:58:07    145s] (I)      Usage: 12642 = (6658 H, 5984 V) = (5.30% H, 4.72% V) = (2.013e+05um H, 1.810e+05um V)
[06/03 23:58:07    145s] (I)      eGR overflow: 0.00% H + 0.00% V
[06/03 23:58:07    145s] 
[06/03 23:58:07    145s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/03 23:58:07    145s] Finished Early Global Route rough congestion estimation: mem = 2790.5M
[06/03 23:58:07    145s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.150, REAL:0.139, MEM:2790.5M, EPOCH TIME: 1717430287.964632
[06/03 23:58:07    145s] earlyGlobalRoute rough estimation gcell size 6 row height
[06/03 23:58:07    145s] OPERPROF: Starting CDPad at level 1, MEM:2790.5M, EPOCH TIME: 1717430287.965134
[06/03 23:58:08    145s] CDPadU 0.548 -> 0.549. R=0.482, N=12078, GS=30.240
[06/03 23:58:08    145s] OPERPROF: Finished CDPad at level 1, CPU:0.130, REAL:0.049, MEM:2790.4M, EPOCH TIME: 1717430288.014395
[06/03 23:58:08    145s] OPERPROF: Starting npMain at level 1, MEM:2790.4M, EPOCH TIME: 1717430288.019826
[06/03 23:58:08    145s] OPERPROF:   Starting npPlace at level 2, MEM:2886.5M, EPOCH TIME: 1717430288.090371
[06/03 23:58:08    146s] Total number of setup views is 1.
[06/03 23:58:08    146s] Total number of active setup views is 1.
[06/03 23:58:08    146s] Active setup views:
[06/03 23:58:08    146s]     av_scan_mode_max
[06/03 23:58:08    146s] OPERPROF:   Finished npPlace at level 2, CPU:0.120, REAL:0.045, MEM:2886.5M, EPOCH TIME: 1717430288.135505
[06/03 23:58:08    146s] OPERPROF: Finished npMain at level 1, CPU:0.320, REAL:0.136, MEM:2790.4M, EPOCH TIME: 1717430288.156283
[06/03 23:58:08    146s] Global placement CDP skipped at cutLevel 9.
[06/03 23:58:08    146s] Iteration  9: Total net bbox = 3.272e+05 (1.71e+05 1.57e+05)
[06/03 23:58:08    146s]               Est.  stn bbox = 3.719e+05 (1.92e+05 1.80e+05)
[06/03 23:58:08    146s]               cpu = 0:00:10.2 real = 0:00:02.0 mem = 2790.4M
[06/03 23:58:11    151s] nrCritNet: 0.00% ( 0 / 12326 ) cutoffSlk: 214748364.7ps stdDelay: 53.9ps
[06/03 23:58:11    151s] nrCritNet: 0.00% ( 0 / 12326 ) cutoffSlk: 214748364.7ps stdDelay: 53.9ps
[06/03 23:58:11    151s] Iteration 10: Total net bbox = 3.272e+05 (1.71e+05 1.57e+05)
[06/03 23:58:11    151s]               Est.  stn bbox = 3.719e+05 (1.92e+05 1.80e+05)
[06/03 23:58:11    151s]               cpu = 0:00:05.4 real = 0:00:03.0 mem = 2758.4M
[06/03 23:58:11    151s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2758.4M, EPOCH TIME: 1717430291.230260
[06/03 23:58:11    151s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/03 23:58:11    151s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.003, MEM:2758.4M, EPOCH TIME: 1717430291.233119
[06/03 23:58:11    151s] Legalizing MH Cells... 0 / 0 (level 9)
[06/03 23:58:11    151s] No instances found in the vector
[06/03 23:58:11    151s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2758.4M, DRC: 0)
[06/03 23:58:11    151s] 0 (out of 0) MH cells were successfully legalized.
[06/03 23:58:11    151s] OPERPROF: Starting npMain at level 1, MEM:2758.4M, EPOCH TIME: 1717430291.234807
[06/03 23:58:11    151s] OPERPROF:   Starting npPlace at level 2, MEM:2886.5M, EPOCH TIME: 1717430291.317483
[06/03 23:58:11    151s] Total number of setup views is 1.
[06/03 23:58:11    151s] Total number of active setup views is 1.
[06/03 23:58:11    151s] Active setup views:
[06/03 23:58:11    151s]     av_scan_mode_max
[06/03 23:58:12    158s] Total number of setup views is 1.
[06/03 23:58:12    158s] Total number of active setup views is 1.
[06/03 23:58:12    158s] Active setup views:
[06/03 23:58:12    158s]     av_scan_mode_max
[06/03 23:58:15    175s] Total number of setup views is 1.
[06/03 23:58:15    175s] Total number of active setup views is 1.
[06/03 23:58:15    175s] Active setup views:
[06/03 23:58:15    175s]     av_scan_mode_max
[06/03 23:58:16    182s] GP RA stats: MHOnly 0 nrInst 12078 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[06/03 23:58:16    182s] Total number of setup views is 1.
[06/03 23:58:16    182s] Total number of active setup views is 1.
[06/03 23:58:16    182s] Active setup views:
[06/03 23:58:16    182s]     av_scan_mode_max
[06/03 23:58:17    187s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:3144.5M, EPOCH TIME: 1717430297.268063
[06/03 23:58:17    187s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:3145.5M, EPOCH TIME: 1717430297.268364
[06/03 23:58:17    187s] Iteration 11: Total net bbox = 3.269e+05 (1.57e+05 1.70e+05)
[06/03 23:58:17    187s]               Est.  stn bbox = 3.705e+05 (1.78e+05 1.93e+05)
[06/03 23:58:17    187s]               cpu = 0:00:04.3 real = 0:00:01.0 mem = 3046.5M
[06/03 23:58:17    187s] OPERPROF:   Finished npPlace at level 2, CPU:35.310, REAL:5.958, MEM:2918.5M, EPOCH TIME: 1717430297.275053
[06/03 23:58:17    187s] OPERPROF: Finished npMain at level 1, CPU:35.550, REAL:6.067, MEM:2790.4M, EPOCH TIME: 1717430297.301413
[06/03 23:58:17    187s] Iteration 12: Total net bbox = 3.483e+05 (1.77e+05 1.71e+05)
[06/03 23:58:17    187s]               Est.  stn bbox = 3.923e+05 (1.99e+05 1.94e+05)
[06/03 23:58:17    187s]               cpu = 0:00:35.6 real = 0:00:06.0 mem = 2790.4M
[06/03 23:58:17    187s] Iteration 13: Total net bbox = 3.483e+05 (1.77e+05 1.71e+05)
[06/03 23:58:17    187s]               Est.  stn bbox = 3.923e+05 (1.99e+05 1.94e+05)
[06/03 23:58:17    187s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2790.4M
[06/03 23:58:17    187s] [adp] clock
[06/03 23:58:17    187s] [adp] weight, nr nets, wire length
[06/03 23:58:17    187s] [adp]      0        2  1885.205000
[06/03 23:58:17    187s] [adp] data
[06/03 23:58:17    187s] [adp] weight, nr nets, wire length
[06/03 23:58:17    187s] [adp]      0    12324  346452.306000
[06/03 23:58:17    187s] [adp] 0.000000|0.000000|0.000000
[06/03 23:58:17    187s] Iteration 14: Total net bbox = 3.483e+05 (1.77e+05 1.71e+05)
[06/03 23:58:17    187s]               Est.  stn bbox = 3.923e+05 (1.99e+05 1.94e+05)
[06/03 23:58:17    187s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2790.4M
[06/03 23:58:17    187s] *** cost = 3.483e+05 (1.77e+05 1.71e+05) (cpu for global=0:01:27) real=0:00:22.0***
[06/03 23:58:17    187s] Placement multithread real runtime: 0:00:22.0 with 8 threads.
[06/03 23:58:17    187s] Info: 1 clock gating cells identified, 0 (on average) moved 0/5
[06/03 23:58:17    187s] Saved padding area to DB
[06/03 23:58:17    187s] All LLGs are deleted
[06/03 23:58:17    187s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2790.4M, EPOCH TIME: 1717430297.462920
[06/03 23:58:17    187s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2790.4M, EPOCH TIME: 1717430297.463443
[06/03 23:58:17    187s] Solver runtime cpu: 0:01:07 real: 0:00:11.3
[06/03 23:58:17    187s] Core Placement runtime cpu: 0:01:14 real: 0:00:13.0
[06/03 23:58:17    187s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/03 23:58:17    187s] Type 'man IMPSP-9025' for more detail.
[06/03 23:58:17    187s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2790.4M, EPOCH TIME: 1717430297.468430
[06/03 23:58:17    187s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2790.4M, EPOCH TIME: 1717430297.468657
[06/03 23:58:17    187s] z: 2, totalTracks: 1
[06/03 23:58:17    187s] z: 4, totalTracks: 1
[06/03 23:58:17    187s] z: 6, totalTracks: 1
[06/03 23:58:17    187s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:58:17    187s] All LLGs are deleted
[06/03 23:58:17    187s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2790.4M, EPOCH TIME: 1717430297.480320
[06/03 23:58:17    187s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2790.4M, EPOCH TIME: 1717430297.480701
[06/03 23:58:17    187s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2790.4M, EPOCH TIME: 1717430297.485152
[06/03 23:58:17    187s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2886.5M, EPOCH TIME: 1717430297.489358
[06/03 23:58:17    187s] Core basic site is core_5040
[06/03 23:58:17    187s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2886.5M, EPOCH TIME: 1717430297.503168
[06/03 23:58:17    187s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.020, REAL:0.008, MEM:2918.5M, EPOCH TIME: 1717430297.511012
[06/03 23:58:17    187s] Fast DP-INIT is on for default
[06/03 23:58:17    187s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/03 23:58:17    187s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.040, REAL:0.027, MEM:2918.5M, EPOCH TIME: 1717430297.515960
[06/03 23:58:17    187s] 
[06/03 23:58:17    187s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:58:17    187s] OPERPROF:       Starting CMU at level 4, MEM:2918.5M, EPOCH TIME: 1717430297.519979
[06/03 23:58:17    187s] OPERPROF:       Finished CMU at level 4, CPU:0.020, REAL:0.007, MEM:2918.5M, EPOCH TIME: 1717430297.526967
[06/03 23:58:17    187s] 
[06/03 23:58:17    187s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:58:17    187s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.045, MEM:2790.4M, EPOCH TIME: 1717430297.530019
[06/03 23:58:17    187s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2790.4M, EPOCH TIME: 1717430297.530169
[06/03 23:58:17    187s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.004, MEM:2790.4M, EPOCH TIME: 1717430297.534017
[06/03 23:58:17    187s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2790.4MB).
[06/03 23:58:17    187s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.077, MEM:2790.4M, EPOCH TIME: 1717430297.545241
[06/03 23:58:17    187s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.077, MEM:2790.4M, EPOCH TIME: 1717430297.545386
[06/03 23:58:17    187s] TDRefine: refinePlace mode is spiral
[06/03 23:58:17    187s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31065.1
[06/03 23:58:17    187s] OPERPROF: Starting RefinePlace at level 1, MEM:2790.4M, EPOCH TIME: 1717430297.545559
[06/03 23:58:17    187s] *** Starting refinePlace (0:03:07 mem=2790.4M) ***
[06/03 23:58:17    187s] Total net bbox length = 3.483e+05 (1.775e+05 1.709e+05) (ext = 1.422e+04)
[06/03 23:58:17    187s] 
[06/03 23:58:17    187s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:58:17    187s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/03 23:58:17    187s] (I)      Default pattern map key = CHIP_default.
[06/03 23:58:17    187s] (I)      Default pattern map key = CHIP_default.
[06/03 23:58:17    187s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2790.4M, EPOCH TIME: 1717430297.574615
[06/03 23:58:17    187s] Starting refinePlace ...
[06/03 23:58:17    187s] (I)      Default pattern map key = CHIP_default.
[06/03 23:58:17    187s] (I)      Default pattern map key = CHIP_default.
[06/03 23:58:17    187s] ** Cut row section cpu time 0:00:00.0.
[06/03 23:58:17    187s]    Spread Effort: high, standalone mode, useDDP on.
[06/03 23:58:17    187s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=2790.4MB) @(0:03:07 - 0:03:08).
[06/03 23:58:17    187s] Move report: preRPlace moves 12078 insts, mean move: 0.32 um, max move: 5.53 um 
[06/03 23:58:17    187s] 	Max move on inst (Top_in/U4460): (326.97, 740.74) --> (331.08, 739.32)
[06/03 23:58:17    187s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: INV2
[06/03 23:58:17    187s] wireLenOptFixPriorityInst 0 inst fixed
[06/03 23:58:17    187s] tweakage running in 8 threads.
[06/03 23:58:17    187s] Placement tweakage begins.
[06/03 23:58:17    187s] wire length = 4.522e+05
[06/03 23:58:18    189s] wire length = 4.222e+05
[06/03 23:58:18    189s] Placement tweakage ends.
[06/03 23:58:18    189s] Move report: tweak moves 1585 insts, mean move: 7.02 um, max move: 25.42 um 
[06/03 23:58:18    189s] 	Max move on inst (Top_in/U2052): (799.80, 643.56) --> (825.22, 643.56)
[06/03 23:58:18    189s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.9, real=0:00:01.0, mem=2790.4MB) @(0:03:08 - 0:03:10).
[06/03 23:58:18    189s] 
[06/03 23:58:18    189s] Running Spiral MT with 8 threads  fetchWidth=81 
[06/03 23:58:18    190s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/03 23:58:18    190s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[06/03 23:58:18    190s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/03 23:58:18    190s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=2790.4MB) @(0:03:10 - 0:03:10).
[06/03 23:58:18    190s] Move report: Detail placement moves 12078 insts, mean move: 1.21 um, max move: 25.27 um 
[06/03 23:58:18    190s] 	Max move on inst (Top_in/U2052): (799.98, 643.54) --> (825.22, 643.56)
[06/03 23:58:18    190s] 	Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 2790.4MB
[06/03 23:58:18    190s] Statistics of distance of Instance movement in refine placement:
[06/03 23:58:18    190s]   maximum (X+Y) =        25.27 um
[06/03 23:58:18    190s]   inst (Top_in/U2052) with max move: (799.975, 643.539) -> (825.22, 643.56)
[06/03 23:58:18    190s]   mean    (X+Y) =         1.21 um
[06/03 23:58:18    190s] Summary Report:
[06/03 23:58:18    190s] Instances move: 12078 (out of 12078 movable)
[06/03 23:58:18    190s] Instances flipped: 0
[06/03 23:58:18    190s] Mean displacement: 1.21 um
[06/03 23:58:18    190s] Max displacement: 25.27 um (Instance: Top_in/U2052) (799.975, 643.539) -> (825.22, 643.56)
[06/03 23:58:18    190s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[06/03 23:58:18    190s] Total instances moved : 12078
[06/03 23:58:18    190s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.790, REAL:1.120, MEM:2790.4M, EPOCH TIME: 1717430298.694318
[06/03 23:58:18    190s] Total net bbox length = 3.215e+05 (1.494e+05 1.721e+05) (ext = 1.423e+04)
[06/03 23:58:18    190s] Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 2790.4MB
[06/03 23:58:18    190s] [CPU] RefinePlace/total (cpu=0:00:02.8, real=0:00:01.0, mem=2790.4MB) @(0:03:07 - 0:03:10).
[06/03 23:58:18    190s] *** Finished refinePlace (0:03:10 mem=2790.4M) ***
[06/03 23:58:18    190s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31065.1
[06/03 23:58:18    190s] OPERPROF: Finished RefinePlace at level 1, CPU:2.820, REAL:1.155, MEM:2790.4M, EPOCH TIME: 1717430298.700844
[06/03 23:58:18    190s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2790.4M, EPOCH TIME: 1717430298.700964
[06/03 23:58:18    190s] All LLGs are deleted
[06/03 23:58:18    190s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2790.4M, EPOCH TIME: 1717430298.711595
[06/03 23:58:18    190s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.005, MEM:2790.4M, EPOCH TIME: 1717430298.716666
[06/03 23:58:18    190s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.026, MEM:2759.4M, EPOCH TIME: 1717430298.726575
[06/03 23:58:18    190s] *** End of Placement (cpu=0:01:43, real=0:00:34.0, mem=2759.4M) ***
[06/03 23:58:18    190s] z: 2, totalTracks: 1
[06/03 23:58:18    190s] z: 4, totalTracks: 1
[06/03 23:58:18    190s] z: 6, totalTracks: 1
[06/03 23:58:18    190s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:58:18    190s] All LLGs are deleted
[06/03 23:58:18    190s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2759.4M, EPOCH TIME: 1717430298.737259
[06/03 23:58:18    190s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2759.4M, EPOCH TIME: 1717430298.737722
[06/03 23:58:18    190s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2759.4M, EPOCH TIME: 1717430298.741262
[06/03 23:58:18    190s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2855.5M, EPOCH TIME: 1717430298.744975
[06/03 23:58:18    190s] Core basic site is core_5040
[06/03 23:58:18    190s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2855.5M, EPOCH TIME: 1717430298.758307
[06/03 23:58:18    190s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.009, MEM:2887.5M, EPOCH TIME: 1717430298.767012
[06/03 23:58:18    190s] Fast DP-INIT is on for default
[06/03 23:58:18    190s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/03 23:58:18    190s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.027, MEM:2887.5M, EPOCH TIME: 1717430298.772004
[06/03 23:58:18    190s] 
[06/03 23:58:18    190s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:58:18    190s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.037, MEM:2759.4M, EPOCH TIME: 1717430298.778327
[06/03 23:58:18    190s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2759.4M, EPOCH TIME: 1717430298.785739
[06/03 23:58:18    190s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2759.4M, EPOCH TIME: 1717430298.788514
[06/03 23:58:18    190s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.030, REAL:0.010, MEM:2759.4M, EPOCH TIME: 1717430298.798203
[06/03 23:58:18    190s] default core: bins with density > 0.750 =  6.43 % ( 22 / 342 )
[06/03 23:58:18    190s] Density distribution unevenness ratio = 24.606%
[06/03 23:58:18    190s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.030, REAL:0.013, MEM:2759.4M, EPOCH TIME: 1717430298.798448
[06/03 23:58:18    190s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2759.4M, EPOCH TIME: 1717430298.798562
[06/03 23:58:18    190s] All LLGs are deleted
[06/03 23:58:18    190s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2759.4M, EPOCH TIME: 1717430298.808670
[06/03 23:58:18    190s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2759.4M, EPOCH TIME: 1717430298.809063
[06/03 23:58:18    190s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.012, MEM:2759.4M, EPOCH TIME: 1717430298.810217
[06/03 23:58:18    190s] *** Free Virtual Timing Model ...(mem=2759.4M)
[06/03 23:58:19    190s] **INFO: Enable pre-place timing setting for timing analysis
[06/03 23:58:19    190s] Set Using Default Delay Limit as 101.
[06/03 23:58:19    190s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[06/03 23:58:19    190s] Set Default Net Delay as 0 ps.
[06/03 23:58:19    190s] Set Default Net Load as 0 pF. 
[06/03 23:58:19    190s] **INFO: Analyzing IO path groups for slack adjustment
[06/03 23:58:20    191s] Effort level <high> specified for reg2reg_tmp.31065 path_group
[06/03 23:58:20    191s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/03 23:58:20    191s] #################################################################################
[06/03 23:58:20    191s] # Design Stage: PreRoute
[06/03 23:58:20    191s] # Design Name: CHIP
[06/03 23:58:20    191s] # Design Mode: 90nm
[06/03 23:58:20    191s] # Analysis Mode: MMMC Non-OCV 
[06/03 23:58:20    191s] # Parasitics Mode: No SPEF/RCDB 
[06/03 23:58:20    191s] # Signoff Settings: SI Off 
[06/03 23:58:20    191s] #################################################################################
[06/03 23:58:20    191s] Topological Sorting (REAL = 0:00:00.0, MEM = 2747.8M, InitMEM = 2747.8M)
[06/03 23:58:20    191s] Calculate delays in BcWc mode...
[06/03 23:58:20    191s] Start delay calculation (fullDC) (8 T). (MEM=2747.84)
[06/03 23:58:20    192s] End AAE Lib Interpolated Model. (MEM=2759.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 23:58:20    196s] Total number of fetched objects 12396
[06/03 23:58:21    196s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[06/03 23:58:21    196s] End delay calculation. (MEM=3078.38 CPU=0:00:04.1 REAL=0:00:01.0)
[06/03 23:58:21    196s] End delay calculation (fullDC). (MEM=3078.38 CPU=0:00:04.7 REAL=0:00:01.0)
[06/03 23:58:21    196s] *** CDM Built up (cpu=0:00:04.8  real=0:00:01.0  mem= 3078.4M) ***
[06/03 23:58:22    198s] **INFO: Disable pre-place timing setting for timing analysis
[06/03 23:58:23    198s] Set Using Default Delay Limit as 1000.
[06/03 23:58:23    198s] Set Default Net Delay as 1000 ps.
[06/03 23:58:23    198s] Set Default Net Load as 0.5 pF. 
[06/03 23:58:23    198s] Info: Disable timing driven in postCTS congRepair.
[06/03 23:58:23    198s] 
[06/03 23:58:23    198s] Starting congRepair ...
[06/03 23:58:23    198s] User Input Parameters:
[06/03 23:58:23    198s] - Congestion Driven    : On
[06/03 23:58:23    198s] - Timing Driven        : Off
[06/03 23:58:23    198s] - Area-Violation Based : On
[06/03 23:58:23    198s] - Start Rollback Level : -5
[06/03 23:58:23    198s] - Legalized            : On
[06/03 23:58:23    198s] - Window Based         : Off
[06/03 23:58:23    198s] - eDen incr mode       : Off
[06/03 23:58:23    198s] - Small incr mode      : Off
[06/03 23:58:23    198s] 
[06/03 23:58:23    198s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3068.8M, EPOCH TIME: 1717430303.056947
[06/03 23:58:23    198s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.017, MEM:3068.8M, EPOCH TIME: 1717430303.074382
[06/03 23:58:23    198s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3068.8M, EPOCH TIME: 1717430303.074530
[06/03 23:58:23    198s] Starting Early Global Route congestion estimation: mem = 3068.8M
[06/03 23:58:23    198s] (I)      ==================== Layers =====================
[06/03 23:58:23    198s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:58:23    198s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/03 23:58:23    198s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:58:23    198s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/03 23:58:23    198s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/03 23:58:23    198s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/03 23:58:23    198s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/03 23:58:23    198s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/03 23:58:23    198s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/03 23:58:23    198s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/03 23:58:23    198s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/03 23:58:23    198s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/03 23:58:23    198s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/03 23:58:23    198s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/03 23:58:23    198s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:58:23    198s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/03 23:58:23    198s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:58:23    198s] (I)      Started Import and model ( Curr Mem: 3068.77 MB )
[06/03 23:58:23    198s] (I)      Default pattern map key = CHIP_default.
[06/03 23:58:23    198s] (I)      == Non-default Options ==
[06/03 23:58:23    198s] (I)      Maximum routing layer                              : 6
[06/03 23:58:23    198s] (I)      Number of threads                                  : 8
[06/03 23:58:23    198s] (I)      Use non-blocking free Dbs wires                    : false
[06/03 23:58:23    198s] (I)      Method to set GCell size                           : row
[06/03 23:58:23    198s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/03 23:58:23    198s] (I)      Use row-based GCell size
[06/03 23:58:23    198s] (I)      Use row-based GCell align
[06/03 23:58:23    198s] (I)      layer 0 area = 176400
[06/03 23:58:23    198s] (I)      layer 1 area = 194000
[06/03 23:58:23    198s] (I)      layer 2 area = 194000
[06/03 23:58:23    198s] (I)      layer 3 area = 194000
[06/03 23:58:23    198s] (I)      layer 4 area = 194000
[06/03 23:58:23    198s] (I)      layer 5 area = 9000000
[06/03 23:58:23    198s] (I)      GCell unit size   : 5040
[06/03 23:58:23    198s] (I)      GCell multiplier  : 1
[06/03 23:58:23    198s] (I)      GCell row height  : 5040
[06/03 23:58:23    198s] (I)      Actual row height : 5040
[06/03 23:58:23    198s] (I)      GCell align ref   : 220100 220200
[06/03 23:58:23    198s] [NR-eGR] Track table information for default rule: 
[06/03 23:58:23    198s] [NR-eGR] metal1 has single uniform track structure
[06/03 23:58:23    198s] [NR-eGR] metal2 has single uniform track structure
[06/03 23:58:23    198s] [NR-eGR] metal3 has single uniform track structure
[06/03 23:58:23    198s] [NR-eGR] metal4 has single uniform track structure
[06/03 23:58:23    198s] [NR-eGR] metal5 has single uniform track structure
[06/03 23:58:23    198s] [NR-eGR] metal6 has single uniform track structure
[06/03 23:58:23    198s] (I)      =================== Default via ====================
[06/03 23:58:23    198s] (I)      +---+------------------+---------------------------+
[06/03 23:58:23    198s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut           |
[06/03 23:58:23    198s] (I)      +---+------------------+---------------------------+
[06/03 23:58:23    198s] (I)      | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[06/03 23:58:23    198s] (I)      | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[06/03 23:58:23    198s] (I)      | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[06/03 23:58:23    198s] (I)      | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[06/03 23:58:23    198s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[06/03 23:58:23    198s] (I)      +---+------------------+---------------------------+
[06/03 23:58:23    198s] [NR-eGR] Read 32964 PG shapes
[06/03 23:58:23    198s] [NR-eGR] Read 0 clock shapes
[06/03 23:58:23    198s] [NR-eGR] Read 0 other shapes
[06/03 23:58:23    198s] [NR-eGR] #Routing Blockages  : 0
[06/03 23:58:23    198s] [NR-eGR] #Instance Blockages : 3163
[06/03 23:58:23    198s] [NR-eGR] #PG Blockages       : 32964
[06/03 23:58:23    198s] [NR-eGR] #Halo Blockages     : 0
[06/03 23:58:23    198s] [NR-eGR] #Boundary Blockages : 0
[06/03 23:58:23    198s] [NR-eGR] #Clock Blockages    : 0
[06/03 23:58:23    198s] [NR-eGR] #Other Blockages    : 0
[06/03 23:58:23    198s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/03 23:58:23    198s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/03 23:58:23    198s] [NR-eGR] Read 12326 nets ( ignored 0 )
[06/03 23:58:23    198s] (I)      early_global_route_priority property id does not exist.
[06/03 23:58:23    198s] (I)      Read Num Blocks=36127  Num Prerouted Wires=0  Num CS=0
[06/03 23:58:23    198s] (I)      Layer 1 (V) : #blockages 12465 : #preroutes 0
[06/03 23:58:23    198s] (I)      Layer 2 (H) : #blockages 12465 : #preroutes 0
[06/03 23:58:23    198s] (I)      Layer 3 (V) : #blockages 8269 : #preroutes 0
[06/03 23:58:23    198s] (I)      Layer 4 (H) : #blockages 2461 : #preroutes 0
[06/03 23:58:23    198s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/03 23:58:23    198s] (I)      Number of ignored nets                =      0
[06/03 23:58:23    198s] (I)      Number of connected nets              =      0
[06/03 23:58:23    198s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/03 23:58:23    198s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/03 23:58:23    198s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/03 23:58:23    198s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/03 23:58:23    198s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/03 23:58:23    198s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/03 23:58:23    198s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/03 23:58:23    198s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/03 23:58:23    198s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/03 23:58:23    198s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/03 23:58:23    198s] (I)      Ndr track 0 does not exist
[06/03 23:58:23    198s] (I)      ---------------------Grid Graph Info--------------------
[06/03 23:58:23    198s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/03 23:58:23    198s] (I)      Core area           : (220100, 220200) - (1129640, 1129960)
[06/03 23:58:23    198s] (I)      Site width          :   620  (dbu)
[06/03 23:58:23    198s] (I)      Row height          :  5040  (dbu)
[06/03 23:58:23    198s] (I)      GCell row height    :  5040  (dbu)
[06/03 23:58:23    198s] (I)      GCell width         :  5040  (dbu)
[06/03 23:58:23    198s] (I)      GCell height        :  5040  (dbu)
[06/03 23:58:23    198s] (I)      Grid                :   268   268     6
[06/03 23:58:23    198s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/03 23:58:23    198s] (I)      Vertical capacity   :     0  5040     0  5040     0  5040
[06/03 23:58:23    198s] (I)      Horizontal capacity :     0     0  5040     0  5040     0
[06/03 23:58:23    198s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/03 23:58:23    198s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/03 23:58:23    198s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/03 23:58:23    198s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/03 23:58:23    198s] (I)      First track coord   :   400   310   400   310   400  2170
[06/03 23:58:23    198s] (I)      Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[06/03 23:58:23    198s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/03 23:58:23    198s] (I)      Num of masks        :     1     1     1     1     1     1
[06/03 23:58:23    198s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/03 23:58:23    198s] (I)      --------------------------------------------------------
[06/03 23:58:23    198s] 
[06/03 23:58:23    198s] [NR-eGR] ============ Routing rule table ============
[06/03 23:58:23    198s] [NR-eGR] Rule id: 0  Nets: 12299
[06/03 23:58:23    198s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/03 23:58:23    198s] (I)                    Layer    2    3    4    5     6 
[06/03 23:58:23    198s] (I)                    Pitch  620  560  620  560  2480 
[06/03 23:58:23    198s] (I)             #Used tracks    1    1    1    1     1 
[06/03 23:58:23    198s] (I)       #Fully used tracks    1    1    1    1     1 
[06/03 23:58:23    198s] [NR-eGR] ========================================
[06/03 23:58:23    198s] [NR-eGR] 
[06/03 23:58:23    198s] (I)      =============== Blocked Tracks ===============
[06/03 23:58:23    198s] (I)      +-------+---------+----------+---------------+
[06/03 23:58:23    198s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/03 23:58:23    198s] (I)      +-------+---------+----------+---------------+
[06/03 23:58:23    198s] (I)      |     1 |       0 |        0 |         0.00% |
[06/03 23:58:23    198s] (I)      |     2 |  583436 |   262257 |        44.95% |
[06/03 23:58:23    198s] (I)      |     3 |  646148 |   255775 |        39.58% |
[06/03 23:58:23    198s] (I)      |     4 |  583436 |   274012 |        46.97% |
[06/03 23:58:23    198s] (I)      |     5 |  646148 |   296409 |        45.87% |
[06/03 23:58:23    198s] (I)      |     6 |  145792 |    55402 |        38.00% |
[06/03 23:58:23    198s] (I)      +-------+---------+----------+---------------+
[06/03 23:58:23    198s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 3068.77 MB )
[06/03 23:58:23    198s] (I)      Reset routing kernel
[06/03 23:58:23    198s] (I)      Started Global Routing ( Curr Mem: 3068.77 MB )
[06/03 23:58:23    198s] (I)      totalPins=41117  totalGlobalPin=39987 (97.25%)
[06/03 23:58:23    198s] (I)      total 2D Cap : 1495484 = (746789 H, 748695 V)
[06/03 23:58:23    198s] [NR-eGR] Layer group 1: route 12299 net(s) in layer range [2, 6]
[06/03 23:58:23    198s] (I)      
[06/03 23:58:23    198s] (I)      ============  Phase 1a Route ============
[06/03 23:58:23    199s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 17
[06/03 23:58:23    199s] (I)      Usage: 80690 = (38527 H, 42163 V) = (5.16% H, 5.63% V) = (1.942e+05um H, 2.125e+05um V)
[06/03 23:58:23    199s] (I)      
[06/03 23:58:23    199s] (I)      ============  Phase 1b Route ============
[06/03 23:58:23    199s] (I)      Usage: 80690 = (38527 H, 42163 V) = (5.16% H, 5.63% V) = (1.942e+05um H, 2.125e+05um V)
[06/03 23:58:23    199s] (I)      Overflow of layer group 1: 0.04% H + 0.05% V. EstWL: 4.066776e+05um
[06/03 23:58:23    199s] (I)      Congestion metric : 0.04%H 0.05%V, 0.09%HV
[06/03 23:58:23    199s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/03 23:58:23    199s] (I)      
[06/03 23:58:23    199s] (I)      ============  Phase 1c Route ============
[06/03 23:58:23    199s] (I)      Level2 Grid: 54 x 54
[06/03 23:58:23    199s] (I)      Usage: 80690 = (38527 H, 42163 V) = (5.16% H, 5.63% V) = (1.942e+05um H, 2.125e+05um V)
[06/03 23:58:23    199s] (I)      
[06/03 23:58:23    199s] (I)      ============  Phase 1d Route ============
[06/03 23:58:23    199s] (I)      Usage: 80690 = (38527 H, 42163 V) = (5.16% H, 5.63% V) = (1.942e+05um H, 2.125e+05um V)
[06/03 23:58:23    199s] (I)      
[06/03 23:58:23    199s] (I)      ============  Phase 1e Route ============
[06/03 23:58:23    199s] (I)      Usage: 80690 = (38527 H, 42163 V) = (5.16% H, 5.63% V) = (1.942e+05um H, 2.125e+05um V)
[06/03 23:58:23    199s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.05% V. EstWL: 4.066776e+05um
[06/03 23:58:23    199s] (I)      
[06/03 23:58:23    199s] (I)      ============  Phase 1l Route ============
[06/03 23:58:23    199s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/03 23:58:23    199s] (I)      Layer  2:     348453     52186         0      214167      367514    (36.82%) 
[06/03 23:58:23    199s] (I)      Layer  3:     393045     38144         0      237114      406890    (36.82%) 
[06/03 23:58:23    199s] (I)      Layer  4:     310785      4826         0      260999      320682    (44.87%) 
[06/03 23:58:23    199s] (I)      Layer  5:     351804       649         0      284139      359865    (44.12%) 
[06/03 23:58:23    199s] (I)      Layer  6:      90776        11         0       54123       91297    (37.22%) 
[06/03 23:58:23    199s] (I)      Total:       1494863     95816         0     1050541     1546247    (40.46%) 
[06/03 23:58:23    199s] (I)      
[06/03 23:58:23    199s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/03 23:58:23    199s] [NR-eGR]                        OverCon            
[06/03 23:58:23    199s] [NR-eGR]                         #Gcell     %Gcell
[06/03 23:58:23    199s] [NR-eGR]        Layer             (1-2)    OverCon
[06/03 23:58:23    199s] [NR-eGR] ----------------------------------------------
[06/03 23:58:23    199s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/03 23:58:23    199s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/03 23:58:23    199s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[06/03 23:58:23    199s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[06/03 23:58:23    199s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[06/03 23:58:23    199s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[06/03 23:58:23    199s] [NR-eGR] ----------------------------------------------
[06/03 23:58:23    199s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[06/03 23:58:23    199s] [NR-eGR] 
[06/03 23:58:23    199s] (I)      Finished Global Routing ( CPU: 0.61 sec, Real: 0.23 sec, Curr Mem: 3100.79 MB )
[06/03 23:58:23    199s] (I)      total 2D Cap : 1501919 = (748184 H, 753735 V)
[06/03 23:58:23    199s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/03 23:58:23    199s] Early Global Route congestion estimation runtime: 0.39 seconds, mem = 3100.8M
[06/03 23:58:23    199s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.770, REAL:0.388, MEM:3100.8M, EPOCH TIME: 1717430303.462585
[06/03 23:58:23    199s] OPERPROF: Starting HotSpotCal at level 1, MEM:3100.8M, EPOCH TIME: 1717430303.462704
[06/03 23:58:23    199s] [hotspot] +------------+---------------+---------------+
[06/03 23:58:23    199s] [hotspot] |            |   max hotspot | total hotspot |
[06/03 23:58:23    199s] [hotspot] +------------+---------------+---------------+
[06/03 23:58:23    199s] [hotspot] | normalized |          0.00 |          0.00 |
[06/03 23:58:23    199s] [hotspot] +------------+---------------+---------------+
[06/03 23:58:23    199s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/03 23:58:23    199s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/03 23:58:23    199s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.010, MEM:3100.8M, EPOCH TIME: 1717430303.472945
[06/03 23:58:23    199s] Skipped repairing congestion.
[06/03 23:58:23    199s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3100.8M, EPOCH TIME: 1717430303.473206
[06/03 23:58:23    199s] Starting Early Global Route wiring: mem = 3100.8M
[06/03 23:58:23    199s] (I)      ============= Track Assignment ============
[06/03 23:58:23    199s] (I)      Started Track Assignment (8T) ( Curr Mem: 3100.78 MB )
[06/03 23:58:23    199s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[06/03 23:58:23    199s] (I)      Run Multi-thread track assignment
[06/03 23:58:23    199s] (I)      Finished Track Assignment (8T) ( CPU: 0.44 sec, Real: 0.08 sec, Curr Mem: 3100.79 MB )
[06/03 23:58:23    199s] (I)      Started Export ( Curr Mem: 3100.79 MB )
[06/03 23:58:23    200s] [NR-eGR]                 Length (um)    Vias 
[06/03 23:58:23    200s] [NR-eGR] ------------------------------------
[06/03 23:58:23    200s] [NR-eGR]  metal1  (1H)             0   41117 
[06/03 23:58:23    200s] [NR-eGR]  metal2  (2V)        197763   58238 
[06/03 23:58:23    200s] [NR-eGR]  metal3  (3H)        197455    1116 
[06/03 23:58:23    200s] [NR-eGR]  metal4  (4V)         24421      27 
[06/03 23:58:23    200s] [NR-eGR]  metal5  (5H)          3269       4 
[06/03 23:58:23    200s] [NR-eGR]  metal6  (6V)            57       0 
[06/03 23:58:23    200s] [NR-eGR] ------------------------------------
[06/03 23:58:23    200s] [NR-eGR]          Total       422964  100502 
[06/03 23:58:23    200s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:58:23    200s] [NR-eGR] Total half perimeter of net bounding box: 321483um
[06/03 23:58:23    200s] [NR-eGR] Total length: 422964um, number of vias: 100502
[06/03 23:58:23    200s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:58:23    200s] [NR-eGR] Total eGR-routed clock nets wire length: 30325um, number of vias: 8306
[06/03 23:58:23    200s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:58:23    200s] (I)      Finished Export ( CPU: 0.17 sec, Real: 0.06 sec, Curr Mem: 3100.79 MB )
[06/03 23:58:23    200s] Early Global Route wiring runtime: 0.17 seconds, mem = 2673.8M
[06/03 23:58:23    200s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.650, REAL:0.175, MEM:2673.8M, EPOCH TIME: 1717430303.647793
[06/03 23:58:23    200s] Tdgp not successfully inited but do clear! skip clearing
[06/03 23:58:23    200s] End of congRepair (cpu=0:00:01.5, real=0:00:00.0)
[06/03 23:58:23    200s] *** Finishing placeDesign default flow ***
[06/03 23:58:23    200s] **placeDesign ... cpu = 0: 2: 8, real = 0: 0:50, mem = 2651.8M **
[06/03 23:58:23    200s] 
[06/03 23:58:23    200s] Optimization is working on the following views:
[06/03 23:58:23    200s]   Setup views: av_func_mode_max av_scan_mode_max 
[06/03 23:58:23    200s]   Hold  views: av_func_mode_min av_scan_mode_min 
[06/03 23:58:23    200s] Tdgp not successfully inited but do clear! skip clearing
[06/03 23:58:23    200s] 
[06/03 23:58:23    200s] *** Summary of all messages that are not suppressed in this session:
[06/03 23:58:23    200s] Severity  ID               Count  Summary                                  
[06/03 23:58:23    200s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[06/03 23:58:23    200s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[06/03 23:58:23    200s] WARNING   IMPESI-3086         10  The cell '%s' does not have characterize...
[06/03 23:58:23    200s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[06/03 23:58:23    200s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[06/03 23:58:23    200s] *** Message Summary: 18 warning(s), 0 error(s)
[06/03 23:58:23    200s] 
[06/03 23:58:23    200s] *** placeDesign #1 [finish] : cpu/real = 0:02:08.0/0:00:50.7 (2.5), totSession cpu/real = 0:03:20.3/0:07:54.7 (0.4), mem = 2651.8M
[06/03 23:58:23    200s] 
[06/03 23:58:23    200s] =============================================================================================
[06/03 23:58:23    200s]  Final TAT Report for placeDesign #1                                            21.13-s100_1
[06/03 23:58:23    200s] =============================================================================================
[06/03 23:58:23    200s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:58:23    200s] ---------------------------------------------------------------------------------------------
[06/03 23:58:23    200s] [ ViewPruning            ]      1   0:00:00.8  (   1.6 % )     0:00:00.8 /  0:00:02.8    3.4
[06/03 23:58:23    200s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[06/03 23:58:23    200s] [ FullDelayCalc          ]      6   0:00:11.9  (  23.4 % )     0:00:11.9 /  0:00:18.5    1.6
[06/03 23:58:23    200s] [ MISC                   ]          0:00:37.9  (  74.9 % )     0:00:37.9 /  0:01:46.8    2.8
[06/03 23:58:23    200s] ---------------------------------------------------------------------------------------------
[06/03 23:58:23    200s]  placeDesign #1 TOTAL               0:00:50.7  ( 100.0 % )     0:00:50.7 /  0:02:08.0    2.5
[06/03 23:58:23    200s] ---------------------------------------------------------------------------------------------
[06/03 23:58:23    200s] 
[06/03 23:58:44    201s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[06/03 23:58:44    201s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
[06/03 23:58:44    202s] AAE DB initialization (MEM=2654.37 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/03 23:58:44    202s] #optDebug: fT-S <1 1 0 0 0>
[06/03 23:58:44    202s] Setting timing_disable_library_data_to_data_checks to 'true'.
[06/03 23:58:44    202s] Setting timing_disable_user_data_to_data_checks to 'true'.
[06/03 23:58:44    202s] *** timeDesign #1 [begin] : totSession cpu/real = 0:03:22.2/0:08:15.5 (0.4), mem = 2654.4M
[06/03 23:58:44    202s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2641.4M, EPOCH TIME: 1717430324.777160
[06/03 23:58:44    202s] All LLGs are deleted
[06/03 23:58:44    202s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2641.4M, EPOCH TIME: 1717430324.777341
[06/03 23:58:44    202s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2641.4M, EPOCH TIME: 1717430324.777483
[06/03 23:58:44    202s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2641.4M, EPOCH TIME: 1717430324.777640
[06/03 23:58:44    202s] Start to check current routing status for nets...
[06/03 23:58:44    202s] **WARN: (IMPTR-2325):	There are 27 nets connecting a pad term to a fterm without geometry and these nets will not be routed. A pad term is a pin of a pad logically connected to a top level module port (fterm). 
[06/03 23:58:44    202s] Type 'set trPrintIgnoredPadNets <limit>' prior to trialRoute to have it report each net up to <limit>. 
[06/03 23:58:44    202s] Review the list of nets and verify they do not require a physical route between the pad pin and fterm. Top level fterms connecting to pad pins typically do not require a physical route because the pad pin will connect to signals external to the design.
[06/03 23:58:44    202s] Type 'man IMPTR-2325' for more detail.
[06/03 23:58:44    202s] All nets are already routed correctly.
[06/03 23:58:44    202s] End to check current routing status for nets (mem=2641.4M)
[06/03 23:58:44    202s] Extraction called for design 'CHIP' of instances=12408 and nets=12508 using extraction engine 'preRoute' .
[06/03 23:58:44    202s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/03 23:58:44    202s] Type 'man IMPEXT-3530' for more detail.
[06/03 23:58:44    202s] PreRoute RC Extraction called for design CHIP.
[06/03 23:58:44    202s] RC Extraction called in multi-corner(2) mode.
[06/03 23:58:44    202s] RCMode: PreRoute
[06/03 23:58:44    202s]       RC Corner Indexes            0       1   
[06/03 23:58:44    202s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/03 23:58:44    202s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/03 23:58:44    202s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/03 23:58:44    202s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/03 23:58:44    202s] Shrink Factor                : 1.00000
[06/03 23:58:44    202s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/03 23:58:44    202s] Using capacitance table file ...
[06/03 23:58:44    202s] 
[06/03 23:58:44    202s] Trim Metal Layers:
[06/03 23:58:44    202s] LayerId::1 widthSet size::4
[06/03 23:58:44    202s] LayerId::2 widthSet size::4
[06/03 23:58:44    202s] LayerId::3 widthSet size::4
[06/03 23:58:44    202s] LayerId::4 widthSet size::4
[06/03 23:58:44    202s] LayerId::5 widthSet size::4
[06/03 23:58:44    202s] LayerId::6 widthSet size::2
[06/03 23:58:44    202s] Updating RC grid for preRoute extraction ...
[06/03 23:58:44    202s] eee: pegSigSF::1.070000
[06/03 23:58:44    202s] Initializing multi-corner capacitance tables ... 
[06/03 23:58:44    202s] Initializing multi-corner resistance tables ...
[06/03 23:58:44    202s] eee: l::1 avDens::0.104380 usedTrk::3790.037303 availTrk::36310.005502 sigTrk::3790.037303
[06/03 23:58:44    202s] eee: l::2 avDens::0.139360 usedTrk::3923.875989 availTrk::28156.467861 sigTrk::3923.875989
[06/03 23:58:44    202s] eee: l::3 avDens::0.120961 usedTrk::3917.760319 availTrk::32388.542038 sigTrk::3917.760319
[06/03 23:58:44    202s] eee: l::4 avDens::0.070415 usedTrk::1910.445240 availTrk::27131.148819 sigTrk::1910.445240
[06/03 23:58:44    202s] eee: l::5 avDens::0.122016 usedTrk::1384.385515 availTrk::11345.920810 sigTrk::1384.385515
[06/03 23:58:44    202s] eee: l::6 avDens::0.018407 usedTrk::1.122222 availTrk::60.967742 sigTrk::1.122222
[06/03 23:58:44    202s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:58:44    202s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.249096 ; uaWl: 1.000000 ; uaWlH: 0.065599 ; aWlH: 0.000000 ; Pmax: 0.814900 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.320000 ;
[06/03 23:58:45    202s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2641.367M)
[06/03 23:58:45    202s] Effort level <high> specified for reg2reg path_group
[06/03 23:58:45    204s] All LLGs are deleted
[06/03 23:58:45    204s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2732.5M, EPOCH TIME: 1717430325.478784
[06/03 23:58:45    204s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:2732.5M, EPOCH TIME: 1717430325.479253
[06/03 23:58:45    204s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2732.5M, EPOCH TIME: 1717430325.484183
[06/03 23:58:45    204s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2860.6M, EPOCH TIME: 1717430325.488732
[06/03 23:58:45    204s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2860.6M, EPOCH TIME: 1717430325.502763
[06/03 23:58:45    204s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.008, MEM:2860.6M, EPOCH TIME: 1717430325.510985
[06/03 23:58:45    204s] Fast DP-INIT is on for default
[06/03 23:58:45    204s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.027, MEM:2860.6M, EPOCH TIME: 1717430325.516170
[06/03 23:58:45    204s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:2732.5M, EPOCH TIME: 1717430325.522388
[06/03 23:58:45    204s] All LLGs are deleted
[06/03 23:58:45    204s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2732.5M, EPOCH TIME: 1717430325.536618
[06/03 23:58:45    204s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2732.5M, EPOCH TIME: 1717430325.537015
[06/03 23:58:45    204s] Starting delay calculation for Setup views
[06/03 23:58:45    204s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/03 23:58:45    204s] #################################################################################
[06/03 23:58:45    204s] # Design Stage: PreRoute
[06/03 23:58:45    204s] # Design Name: CHIP
[06/03 23:58:45    204s] # Design Mode: 90nm
[06/03 23:58:45    204s] # Analysis Mode: MMMC Non-OCV 
[06/03 23:58:45    204s] # Parasitics Mode: No SPEF/RCDB 
[06/03 23:58:45    204s] # Signoff Settings: SI Off 
[06/03 23:58:45    204s] #################################################################################
[06/03 23:58:45    204s] Topological Sorting (REAL = 0:00:00.0, MEM = 2730.5M, InitMEM = 2730.5M)
[06/03 23:58:45    204s] Calculate delays in BcWc mode...
[06/03 23:58:45    204s] Calculate delays in BcWc mode...
[06/03 23:58:45    204s] Start delay calculation (fullDC) (8 T). (MEM=2730.53)
[06/03 23:58:45    204s] AAE_INFO: Cdb files are: 
[06/03 23:58:45    204s]  	celtic/u18_ss.cdb
[06/03 23:58:45    204s] 	celtic/u18_ff.cdb
[06/03 23:58:45    204s]  
[06/03 23:58:45    204s] Start AAE Lib Loading. (MEM=2742.14)
[06/03 23:58:47    206s] End AAE Lib Loading. (MEM=2821.84 CPU=0:00:01.5 Real=0:00:02.0)
[06/03 23:58:47    206s] End AAE Lib Interpolated Model. (MEM=2821.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 23:58:48    207s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:58:48    207s] Type 'man IMPESI-3086' for more detail.
[06/03 23:58:48    207s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:58:48    207s] Type 'man IMPESI-3086' for more detail.
[06/03 23:58:48    207s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:58:48    207s] Type 'man IMPESI-3086' for more detail.
[06/03 23:58:48    207s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:58:48    207s] Type 'man IMPESI-3086' for more detail.
[06/03 23:58:48    207s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:58:48    207s] Type 'man IMPESI-3086' for more detail.
[06/03 23:58:48    207s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:58:48    207s] Type 'man IMPESI-3086' for more detail.
[06/03 23:58:48    207s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:58:48    207s] Type 'man IMPESI-3086' for more detail.
[06/03 23:58:48    207s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/03 23:58:48    207s] Type 'man IMPESI-3086' for more detail.
[06/03 23:58:48    212s] Total number of fetched objects 12396
[06/03 23:58:49    212s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[06/03 23:58:49    212s] End delay calculation. (MEM=3267.48 CPU=0:00:05.5 REAL=0:00:01.0)
[06/03 23:58:50    213s] End delay calculation (fullDC). (MEM=3108.09 CPU=0:00:08.5 REAL=0:00:05.0)
[06/03 23:58:50    213s] *** CDM Built up (cpu=0:00:08.8  real=0:00:05.0  mem= 3108.1M) ***
[06/03 23:58:50    214s] *** Done Building Timing Graph (cpu=0:00:10.5 real=0:00:05.0 totSessionCpu=0:03:35 mem=3108.1M)
[06/03 23:58:54    217s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.424  | -0.414  | -2.424  |
|           TNS (ns):|-282.156 | -8.515  |-273.641 |
|    Violating Paths:|   192   |   38    |   154   |
|          All Paths:|  5806   |  2903   |  3073   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |  -25.616   |      8 (8)       |
|   max_tran     |     4 (340)      |   -1.621   |     19 (355)     |
|   max_fanout   |    176 (176)     |   -2897    |    177 (177)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/03 23:58:54    217s] Density: 47.802%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
[06/03 23:58:54    217s] Total CPU time: 15.27 sec
[06/03 23:58:54    217s] Total Real time: 10.0 sec
[06/03 23:58:54    217s] Total Memory Usage: 2855.3125 Mbytes
[06/03 23:58:54    217s] Info: pop threads available for lower-level modules during optimization.
[06/03 23:58:54    217s] *** timeDesign #1 [finish] : cpu/real = 0:00:15.1/0:00:09.6 (1.6), totSession cpu/real = 0:03:37.3/0:08:25.1 (0.4), mem = 2855.3M
[06/03 23:58:54    217s] 
[06/03 23:58:54    217s] =============================================================================================
[06/03 23:58:54    217s]  Final TAT Report for timeDesign #1                                             21.13-s100_1
[06/03 23:58:54    217s] =============================================================================================
[06/03 23:58:54    217s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:58:54    217s] ---------------------------------------------------------------------------------------------
[06/03 23:58:54    217s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:58:54    217s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.9 % )     0:00:08.6 /  0:00:13.0    1.5
[06/03 23:58:54    217s] [ DrvReport              ]      1   0:00:02.8  (  29.6 % )     0:00:02.8 /  0:00:01.3    0.5
[06/03 23:58:54    217s] [ ExtractRC              ]      1   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.2    1.0
[06/03 23:58:54    217s] [ TimingUpdate           ]      1   0:00:00.2  (   2.4 % )     0:00:05.0 /  0:00:10.5    2.1
[06/03 23:58:54    217s] [ FullDelayCalc          ]      1   0:00:04.8  (  49.6 % )     0:00:04.8 /  0:00:09.0    1.9
[06/03 23:58:54    217s] [ TimingReport           ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.6    4.1
[06/03 23:58:54    217s] [ GenerateReports        ]      1   0:00:00.6  (   5.8 % )     0:00:00.6 /  0:00:00.5    1.0
[06/03 23:58:54    217s] [ MISC                   ]          0:00:00.8  (   8.1 % )     0:00:00.8 /  0:00:01.9    2.5
[06/03 23:58:54    217s] ---------------------------------------------------------------------------------------------
[06/03 23:58:54    217s]  timeDesign #1 TOTAL                0:00:09.6  ( 100.0 % )     0:00:09.6 /  0:00:15.1    1.6
[06/03 23:58:54    217s] ---------------------------------------------------------------------------------------------
[06/03 23:58:54    217s] 
[06/03 23:59:09    218s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[06/03 23:59:09    218s] <CMD> optDesign -preCTS
[06/03 23:59:09    218s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1913.5M, totSessionCpu=0:03:38 **
[06/03 23:59:09    218s] Executing: place_opt_design -opt
[06/03 23:59:09    218s] **INFO: User settings:
[06/03 23:59:09    218s] setExtractRCMode -engine                            preRoute
[06/03 23:59:09    218s] setUsefulSkewMode -maxAllowedDelay                  1
[06/03 23:59:09    218s] setUsefulSkewMode -noBoundary                       false
[06/03 23:59:09    218s] setDelayCalMode -enable_high_fanout                 true
[06/03 23:59:09    218s] setDelayCalMode -engine                             aae
[06/03 23:59:09    218s] setDelayCalMode -ignoreNetLoad                      false
[06/03 23:59:09    218s] setDelayCalMode -socv_accuracy_mode                 low
[06/03 23:59:09    218s] setOptMode -fixCap                                  true
[06/03 23:59:09    218s] setOptMode -fixFanoutLoad                           true
[06/03 23:59:09    218s] setOptMode -fixTran                                 true
[06/03 23:59:09    218s] setPlaceMode -place_design_floorplan_mode           false
[06/03 23:59:09    218s] setPlaceMode -place_detail_check_route              false
[06/03 23:59:09    218s] setPlaceMode -place_detail_preserve_routing         true
[06/03 23:59:09    218s] setPlaceMode -place_detail_remove_affected_routing  false
[06/03 23:59:09    218s] setPlaceMode -place_detail_swap_eeq_cells           false
[06/03 23:59:09    218s] setPlaceMode -place_global_clock_gate_aware         true
[06/03 23:59:09    218s] setPlaceMode -place_global_cong_effort              auto
[06/03 23:59:09    218s] setPlaceMode -place_global_ignore_scan              true
[06/03 23:59:09    218s] setPlaceMode -place_global_ignore_spare             false
[06/03 23:59:09    218s] setPlaceMode -place_global_max_density              0.7
[06/03 23:59:09    218s] setPlaceMode -place_global_module_aware_spare       false
[06/03 23:59:09    218s] setPlaceMode -place_global_place_io_pins            false
[06/03 23:59:09    218s] setPlaceMode -place_global_reorder_scan             true
[06/03 23:59:09    218s] setPlaceMode -powerDriven                           false
[06/03 23:59:09    218s] setPlaceMode -timingDriven                          true
[06/03 23:59:09    218s] setAnalysisMode -analysisType                       bcwc
[06/03 23:59:09    218s] setAnalysisMode -checkType                          setup
[06/03 23:59:09    218s] setAnalysisMode -clkSrcPath                         true
[06/03 23:59:09    218s] setAnalysisMode -clockPropagation                   forcedIdeal
[06/03 23:59:09    218s] setAnalysisMode -virtualIPO                         false
[06/03 23:59:09    218s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[06/03 23:59:09    218s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[06/03 23:59:09    218s] 
[06/03 23:59:09    218s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:03:38.3/0:08:40.0 (0.4), mem = 2856.4M
[06/03 23:59:09    218s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[06/03 23:59:09    218s] *** Starting GigaPlace ***
[06/03 23:59:09    218s] #optDebug: fT-E <X 2 3 1 0>
[06/03 23:59:09    218s] OPERPROF: Starting DPlace-Init at level 1, MEM:2856.4M, EPOCH TIME: 1717430349.145994
[06/03 23:59:09    218s] z: 2, totalTracks: 1
[06/03 23:59:09    218s] z: 4, totalTracks: 1
[06/03 23:59:09    218s] z: 6, totalTracks: 1
[06/03 23:59:09    218s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:59:09    218s] All LLGs are deleted
[06/03 23:59:09    218s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2859.4M, EPOCH TIME: 1717430349.161567
[06/03 23:59:09    218s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2858.4M, EPOCH TIME: 1717430349.162175
[06/03 23:59:09    218s] # Building CHIP llgBox search-tree.
[06/03 23:59:09    218s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2859.4M, EPOCH TIME: 1717430349.166960
[06/03 23:59:09    218s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2987.4M, EPOCH TIME: 1717430349.174375
[06/03 23:59:09    218s] Core basic site is core_5040
[06/03 23:59:09    218s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2987.4M, EPOCH TIME: 1717430349.188562
[06/03 23:59:09    218s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.030, REAL:0.012, MEM:2989.9M, EPOCH TIME: 1717430349.200507
[06/03 23:59:09    218s] SiteArray: non-trimmed site array dimensions = 180 x 1467
[06/03 23:59:09    218s] SiteArray: use 1,105,920 bytes
[06/03 23:59:09    218s] SiteArray: current memory after site array memory allocation 2990.9M
[06/03 23:59:09    218s] SiteArray: FP blocked sites are writable
[06/03 23:59:09    218s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/03 23:59:09    218s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2958.9M, EPOCH TIME: 1717430349.209126
[06/03 23:59:09    218s] Process 1633 wires and vias for routing blockage analysis
[06/03 23:59:09    218s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.008, MEM:2990.9M, EPOCH TIME: 1717430349.217559
[06/03 23:59:09    218s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.045, MEM:2990.9M, EPOCH TIME: 1717430349.219583
[06/03 23:59:09    218s] 
[06/03 23:59:09    218s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:59:09    218s] OPERPROF:     Starting CMU at level 3, MEM:2990.9M, EPOCH TIME: 1717430349.224099
[06/03 23:59:09    218s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:2994.9M, EPOCH TIME: 1717430349.231457
[06/03 23:59:09    218s] 
[06/03 23:59:09    218s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:59:09    218s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.068, MEM:2866.9M, EPOCH TIME: 1717430349.234629
[06/03 23:59:09    218s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2866.9M, EPOCH TIME: 1717430349.234757
[06/03 23:59:09    218s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:2866.9M, EPOCH TIME: 1717430349.238654
[06/03 23:59:09    218s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2866.9MB).
[06/03 23:59:09    218s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.104, MEM:2866.9M, EPOCH TIME: 1717430349.249907
[06/03 23:59:09    218s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2866.9M, EPOCH TIME: 1717430349.250018
[06/03 23:59:09    218s] All LLGs are deleted
[06/03 23:59:09    218s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2866.9M, EPOCH TIME: 1717430349.266533
[06/03 23:59:09    218s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2866.9M, EPOCH TIME: 1717430349.268940
[06/03 23:59:09    218s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.022, MEM:2863.9M, EPOCH TIME: 1717430349.271578
[06/03 23:59:09    218s] *** GlobalPlace #1 [begin] : totSession cpu/real = 0:03:38.5/0:08:40.1 (0.4), mem = 2863.9M
[06/03 23:59:09    218s] VSMManager cleared!
[06/03 23:59:09    218s] *** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:38.5/0:08:40.2 (0.4), mem = 2863.9M
[06/03 23:59:09    218s] 
[06/03 23:59:09    218s] =============================================================================================
[06/03 23:59:09    218s]  Step TAT Report for GlobalPlace #1                                             21.13-s100_1
[06/03 23:59:09    218s] =============================================================================================
[06/03 23:59:09    218s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:59:09    218s] ---------------------------------------------------------------------------------------------
[06/03 23:59:09    218s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:59:09    218s] ---------------------------------------------------------------------------------------------
[06/03 23:59:09    218s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:59:09    218s] ---------------------------------------------------------------------------------------------
[06/03 23:59:09    218s] 
[06/03 23:59:09    218s] Enable CTE adjustment.
[06/03 23:59:09    218s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1917.0M, totSessionCpu=0:03:38 **
[06/03 23:59:09    218s] Info: 8 threads available for lower-level modules during optimization.
[06/03 23:59:09    218s] GigaOpt running with 8 threads.
[06/03 23:59:09    218s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/03 23:59:09    218s] *** InitOpt #1 [begin] : totSession cpu/real = 0:03:38.5/0:08:40.2 (0.4), mem = 2863.9M
[06/03 23:59:09    218s] OPERPROF: Starting DPlace-Init at level 1, MEM:2863.9M, EPOCH TIME: 1717430349.320166
[06/03 23:59:09    218s] z: 2, totalTracks: 1
[06/03 23:59:09    218s] z: 4, totalTracks: 1
[06/03 23:59:09    218s] z: 6, totalTracks: 1
[06/03 23:59:09    218s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:59:09    218s] All LLGs are deleted
[06/03 23:59:09    218s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2863.9M, EPOCH TIME: 1717430349.330012
[06/03 23:59:09    218s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2863.9M, EPOCH TIME: 1717430349.330457
[06/03 23:59:09    218s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2863.9M, EPOCH TIME: 1717430349.334871
[06/03 23:59:09    218s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2959.9M, EPOCH TIME: 1717430349.339157
[06/03 23:59:09    218s] Core basic site is core_5040
[06/03 23:59:09    218s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2959.9M, EPOCH TIME: 1717430349.351933
[06/03 23:59:09    218s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.010, MEM:2991.9M, EPOCH TIME: 1717430349.361462
[06/03 23:59:09    218s] Fast DP-INIT is on for default
[06/03 23:59:09    218s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/03 23:59:09    218s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.028, MEM:2991.9M, EPOCH TIME: 1717430349.366820
[06/03 23:59:09    218s] 
[06/03 23:59:09    218s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:59:09    218s] OPERPROF:     Starting CMU at level 3, MEM:2991.9M, EPOCH TIME: 1717430349.370761
[06/03 23:59:09    218s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2991.9M, EPOCH TIME: 1717430349.372368
[06/03 23:59:09    218s] 
[06/03 23:59:09    218s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:59:09    218s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.041, MEM:2863.9M, EPOCH TIME: 1717430349.375657
[06/03 23:59:09    218s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2863.9M, EPOCH TIME: 1717430349.375785
[06/03 23:59:09    218s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:2863.9M, EPOCH TIME: 1717430349.380219
[06/03 23:59:09    218s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2863.9MB).
[06/03 23:59:09    218s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.071, MEM:2863.9M, EPOCH TIME: 1717430349.391558
[06/03 23:59:09    218s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2863.9M, EPOCH TIME: 1717430349.391832
[06/03 23:59:09    218s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.018, MEM:2863.9M, EPOCH TIME: 1717430349.409427
[06/03 23:59:09    218s] 
[06/03 23:59:09    218s] Creating Lib Analyzer ...
[06/03 23:59:09    218s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[06/03 23:59:09    218s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/03 23:59:09    218s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[06/03 23:59:09    218s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[06/03 23:59:09    218s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[06/03 23:59:09    218s] 
[06/03 23:59:09    218s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:59:14    223s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:44 mem=2869.9M
[06/03 23:59:14    224s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:44 mem=2869.9M
[06/03 23:59:14    224s] Creating Lib Analyzer, finished. 
[06/03 23:59:14    224s] #optDebug: fT-S <1 2 3 1 0>
[06/03 23:59:14    224s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[06/03 23:59:14    224s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[06/03 23:59:14    224s] 			Cell ZMA2GSD is dont_touch but not dont_use
[06/03 23:59:14    224s] 			Cell ZMA2GSD is dont_touch but not dont_use
[06/03 23:59:14    224s] 			Cell ZMA2GSC is dont_touch but not dont_use
[06/03 23:59:14    224s] 			Cell ZMA2GSC is dont_touch but not dont_use
[06/03 23:59:14    224s] 			Cell YA2GSD is dont_touch but not dont_use
[06/03 23:59:14    224s] 			Cell YA2GSD is dont_touch but not dont_use
[06/03 23:59:14    224s] 			Cell YA2GSC is dont_touch but not dont_use
[06/03 23:59:14    224s] 			Cell YA2GSC is dont_touch but not dont_use
[06/03 23:59:14    224s] 			Cell XMD is dont_touch but not dont_use
[06/03 23:59:14    224s] 			Cell XMD is dont_touch but not dont_use
[06/03 23:59:14    224s] 			Cell XMC is dont_touch but not dont_use
[06/03 23:59:14    224s] 			Cell XMC is dont_touch but not dont_use
[06/03 23:59:14    224s] 			Cell PUI is dont_touch but not dont_use
[06/03 23:59:14    224s] 			Cell PUI is dont_touch but not dont_use
[06/03 23:59:14    224s] 			Cell PDIX is dont_touch but not dont_use
[06/03 23:59:14    224s] 			Cell PDIX is dont_touch but not dont_use
[06/03 23:59:14    224s] 			Cell PDI is dont_touch but not dont_use
[06/03 23:59:14    224s] 			Cell PDI is dont_touch but not dont_use
[06/03 23:59:14    224s] 			Cell BHD1 is dont_touch but not dont_use
[06/03 23:59:14    224s] 			Cell BHD1 is dont_touch but not dont_use
[06/03 23:59:14    224s] 	...
[06/03 23:59:14    224s] 	Reporting only the 20 first cells found...
[06/03 23:59:14    224s] 
[06/03 23:59:14    224s] **optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 1924.3M, totSessionCpu=0:03:44 **
[06/03 23:59:14    224s] *** optDesign -preCTS ***
[06/03 23:59:14    224s] DRC Margin: user margin 0.0; extra margin 0.2
[06/03 23:59:14    224s] Setup Target Slack: user slack 0; extra slack 0.0
[06/03 23:59:14    224s] Hold Target Slack: user slack 0
[06/03 23:59:14    224s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2873.9M, EPOCH TIME: 1717430354.862208
[06/03 23:59:14    224s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.036, MEM:2874.9M, EPOCH TIME: 1717430354.898481
[06/03 23:59:14    224s] 
[06/03 23:59:14    224s] TimeStamp Deleting Cell Server Begin ...
[06/03 23:59:14    224s] Deleting Lib Analyzer.
[06/03 23:59:14    224s] 
[06/03 23:59:14    224s] TimeStamp Deleting Cell Server End ...
[06/03 23:59:14    224s] Multi-VT timing optimization disabled based on library information.
[06/03 23:59:14    224s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/03 23:59:14    224s] 
[06/03 23:59:14    224s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/03 23:59:14    224s] Summary for sequential cells identification: 
[06/03 23:59:14    224s]   Identified SBFF number: 42
[06/03 23:59:14    224s]   Identified MBFF number: 0
[06/03 23:59:14    224s]   Identified SB Latch number: 0
[06/03 23:59:14    224s]   Identified MB Latch number: 0
[06/03 23:59:14    224s]   Not identified SBFF number: 10
[06/03 23:59:14    224s]   Not identified MBFF number: 0
[06/03 23:59:14    224s]   Not identified SB Latch number: 0
[06/03 23:59:14    224s]   Not identified MB Latch number: 0
[06/03 23:59:14    224s]   Number of sequential cells which are not FFs: 27
[06/03 23:59:14    224s]  Visiting view : av_func_mode_max
[06/03 23:59:14    224s]    : PowerDomain = none : Weighted F : unweighted  = 53.90 (1.000) with rcCorner = 0
[06/03 23:59:14    224s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = -1
[06/03 23:59:14    224s]  Visiting view : av_scan_mode_max
[06/03 23:59:14    224s]    : PowerDomain = none : Weighted F : unweighted  = 53.90 (1.000) with rcCorner = 0
[06/03 23:59:14    224s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = -1
[06/03 23:59:14    224s]  Visiting view : av_func_mode_min
[06/03 23:59:14    224s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = 1
[06/03 23:59:14    224s]    : PowerDomain = none : Weighted F : unweighted  = 21.40 (1.000) with rcCorner = -1
[06/03 23:59:14    224s]  Visiting view : av_scan_mode_min
[06/03 23:59:14    224s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = 1
[06/03 23:59:14    224s]    : PowerDomain = none : Weighted F : unweighted  = 21.40 (1.000) with rcCorner = -1
[06/03 23:59:14    224s] TLC MultiMap info (StdDelay):
[06/03 23:59:14    224s]   : DC_min + lib_min + 1 + no RcCorner := 21.4ps
[06/03 23:59:14    224s]   : DC_min + lib_min + 1 + RC_best := 22.6ps
[06/03 23:59:14    224s]   : DC_max + lib_max + 1 + no RcCorner := 51.3ps
[06/03 23:59:14    224s]   : DC_max + lib_max + 1 + RC_worst := 53.9ps
[06/03 23:59:14    224s]  Setting StdDelay to: 53.9ps
[06/03 23:59:14    224s] 
[06/03 23:59:14    224s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/03 23:59:15    224s] 
[06/03 23:59:15    224s] TimeStamp Deleting Cell Server Begin ...
[06/03 23:59:15    224s] 
[06/03 23:59:15    224s] TimeStamp Deleting Cell Server End ...
[06/03 23:59:15    224s] 
[06/03 23:59:15    224s] Creating Lib Analyzer ...
[06/03 23:59:15    224s] 
[06/03 23:59:15    224s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/03 23:59:15    224s] Summary for sequential cells identification: 
[06/03 23:59:15    224s]   Identified SBFF number: 42
[06/03 23:59:15    224s]   Identified MBFF number: 0
[06/03 23:59:15    224s]   Identified SB Latch number: 0
[06/03 23:59:15    224s]   Identified MB Latch number: 0
[06/03 23:59:15    224s]   Not identified SBFF number: 10
[06/03 23:59:15    224s]   Not identified MBFF number: 0
[06/03 23:59:15    224s]   Not identified SB Latch number: 0
[06/03 23:59:15    224s]   Not identified MB Latch number: 0
[06/03 23:59:15    224s]   Number of sequential cells which are not FFs: 27
[06/03 23:59:15    224s]  Visiting view : av_func_mode_max
[06/03 23:59:15    224s]    : PowerDomain = none : Weighted F : unweighted  = 53.90 (1.000) with rcCorner = 0
[06/03 23:59:15    224s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = -1
[06/03 23:59:15    224s]  Visiting view : av_scan_mode_max
[06/03 23:59:15    224s]    : PowerDomain = none : Weighted F : unweighted  = 53.90 (1.000) with rcCorner = 0
[06/03 23:59:15    224s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = -1
[06/03 23:59:15    224s]  Visiting view : av_func_mode_min
[06/03 23:59:15    224s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = 1
[06/03 23:59:15    224s]    : PowerDomain = none : Weighted F : unweighted  = 21.40 (1.000) with rcCorner = -1
[06/03 23:59:15    224s]  Visiting view : av_scan_mode_min
[06/03 23:59:15    224s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = 1
[06/03 23:59:15    224s]    : PowerDomain = none : Weighted F : unweighted  = 21.40 (1.000) with rcCorner = -1
[06/03 23:59:15    224s] TLC MultiMap info (StdDelay):
[06/03 23:59:15    224s]   : DC_min + lib_min + 1 + no RcCorner := 21.4ps
[06/03 23:59:15    224s]   : DC_min + lib_min + 1 + RC_best := 22.6ps
[06/03 23:59:15    224s]   : DC_max + lib_max + 1 + no RcCorner := 51.3ps
[06/03 23:59:15    224s]   : DC_max + lib_max + 1 + RC_worst := 53.9ps
[06/03 23:59:15    224s]  Setting StdDelay to: 53.9ps
[06/03 23:59:15    224s] 
[06/03 23:59:15    224s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/03 23:59:15    224s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[06/03 23:59:15    224s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/03 23:59:15    224s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[06/03 23:59:15    224s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[06/03 23:59:15    224s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[06/03 23:59:15    224s] 
[06/03 23:59:15    224s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:59:19    228s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:49 mem=2874.9M
[06/03 23:59:19    228s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:49 mem=2874.9M
[06/03 23:59:19    228s] Creating Lib Analyzer, finished. 
[06/03 23:59:19    228s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2874.9M, EPOCH TIME: 1717430359.502908
[06/03 23:59:19    228s] All LLGs are deleted
[06/03 23:59:19    228s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2874.9M, EPOCH TIME: 1717430359.503052
[06/03 23:59:19    228s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2874.9M, EPOCH TIME: 1717430359.503231
[06/03 23:59:19    228s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2874.9M, EPOCH TIME: 1717430359.504553
[06/03 23:59:19    228s] ### Creating LA Mngr. totSessionCpu=0:03:49 mem=2874.9M
[06/03 23:59:19    228s] ### Creating LA Mngr, finished. totSessionCpu=0:03:49 mem=2874.9M
[06/03 23:59:19    228s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2874.91 MB )
[06/03 23:59:19    228s] (I)      ==================== Layers =====================
[06/03 23:59:19    228s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:59:19    228s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/03 23:59:19    228s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:59:19    228s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/03 23:59:19    228s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/03 23:59:19    228s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/03 23:59:19    228s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/03 23:59:19    228s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/03 23:59:19    228s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/03 23:59:19    228s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/03 23:59:19    228s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/03 23:59:19    228s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/03 23:59:19    228s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/03 23:59:19    228s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/03 23:59:19    228s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:59:19    228s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/03 23:59:19    228s] (I)      +-----+----+---------+---------+--------+-------+
[06/03 23:59:19    228s] (I)      Started Import and model ( Curr Mem: 2874.91 MB )
[06/03 23:59:19    228s] (I)      Default pattern map key = CHIP_default.
[06/03 23:59:19    228s] (I)      Number of ignored instance 0
[06/03 23:59:19    228s] (I)      Number of inbound cells 39
[06/03 23:59:19    228s] (I)      Number of opened ILM blockages 0
[06/03 23:59:19    228s] (I)      Number of instances temporarily fixed by detailed placement 39
[06/03 23:59:19    228s] (I)      numMoveCells=12078, numMacros=330  numPads=27  numMultiRowHeightInsts=0
[06/03 23:59:19    228s] (I)      cell height: 5040, count: 12078
[06/03 23:59:19    228s] (I)      Number of nets = 12326 ( 1 ignored )
[06/03 23:59:19    228s] (I)      Read rows... (mem=2882.3M)
[06/03 23:59:19    228s] (I)      rowRegion is not equal to core box, resetting core box
[06/03 23:59:19    228s] (I)      rowRegion : (220100, 220200) - (1129640, 1127400)
[06/03 23:59:19    228s] (I)      coreBox   : (220100, 220200) - (1129640, 1129960)
[06/03 23:59:19    228s] (I)      Done Read rows (cpu=0.000s, mem=2882.3M)
[06/03 23:59:19    228s] (I)      Identified Clock instances: Flop 2903, Clock buffer/inverter 0, Gate 0, Logic 1
[06/03 23:59:19    228s] (I)      Read module constraints... (mem=2882.3M)
[06/03 23:59:19    228s] (I)      Done Read module constraints (cpu=0.000s, mem=2882.3M)
[06/03 23:59:19    228s] (I)      == Non-default Options ==
[06/03 23:59:19    228s] (I)      Maximum routing layer                              : 6
[06/03 23:59:19    228s] (I)      Buffering-aware routing                            : true
[06/03 23:59:19    228s] (I)      Spread congestion away from blockages              : true
[06/03 23:59:19    228s] (I)      Number of threads                                  : 8
[06/03 23:59:19    228s] (I)      Overflow penalty cost                              : 10
[06/03 23:59:19    228s] (I)      Punch through distance                             : 4642.740000
[06/03 23:59:19    228s] (I)      Source-to-sink ratio                               : 0.300000
[06/03 23:59:19    228s] (I)      Method to set GCell size                           : row
[06/03 23:59:19    228s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/03 23:59:19    228s] (I)      Use row-based GCell size
[06/03 23:59:19    228s] (I)      Use row-based GCell align
[06/03 23:59:19    228s] (I)      layer 0 area = 176400
[06/03 23:59:19    228s] (I)      layer 1 area = 194000
[06/03 23:59:19    228s] (I)      layer 2 area = 194000
[06/03 23:59:19    228s] (I)      layer 3 area = 194000
[06/03 23:59:19    228s] (I)      layer 4 area = 194000
[06/03 23:59:19    228s] (I)      layer 5 area = 9000000
[06/03 23:59:19    228s] (I)      GCell unit size   : 5040
[06/03 23:59:19    228s] (I)      GCell multiplier  : 1
[06/03 23:59:19    228s] (I)      GCell row height  : 5040
[06/03 23:59:19    228s] (I)      Actual row height : 5040
[06/03 23:59:19    228s] (I)      GCell align ref   : 220100 220200
[06/03 23:59:19    228s] [NR-eGR] Track table information for default rule: 
[06/03 23:59:19    228s] [NR-eGR] metal1 has single uniform track structure
[06/03 23:59:19    228s] [NR-eGR] metal2 has single uniform track structure
[06/03 23:59:19    228s] [NR-eGR] metal3 has single uniform track structure
[06/03 23:59:19    228s] [NR-eGR] metal4 has single uniform track structure
[06/03 23:59:19    228s] [NR-eGR] metal5 has single uniform track structure
[06/03 23:59:19    228s] [NR-eGR] metal6 has single uniform track structure
[06/03 23:59:19    228s] (I)      =================== Default via ====================
[06/03 23:59:19    228s] (I)      +---+------------------+---------------------------+
[06/03 23:59:19    228s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut           |
[06/03 23:59:19    228s] (I)      +---+------------------+---------------------------+
[06/03 23:59:19    228s] (I)      | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[06/03 23:59:19    228s] (I)      | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[06/03 23:59:19    228s] (I)      | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[06/03 23:59:19    228s] (I)      | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[06/03 23:59:19    228s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[06/03 23:59:19    228s] (I)      +---+------------------+---------------------------+
[06/03 23:59:19    228s] [NR-eGR] Read 32964 PG shapes
[06/03 23:59:19    228s] [NR-eGR] Read 0 clock shapes
[06/03 23:59:19    228s] [NR-eGR] Read 0 other shapes
[06/03 23:59:19    228s] [NR-eGR] #Routing Blockages  : 0
[06/03 23:59:19    228s] [NR-eGR] #Instance Blockages : 3163
[06/03 23:59:19    228s] [NR-eGR] #PG Blockages       : 32964
[06/03 23:59:19    228s] [NR-eGR] #Halo Blockages     : 0
[06/03 23:59:19    228s] [NR-eGR] #Boundary Blockages : 0
[06/03 23:59:19    228s] [NR-eGR] #Clock Blockages    : 0
[06/03 23:59:19    228s] [NR-eGR] #Other Blockages    : 0
[06/03 23:59:19    228s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/03 23:59:19    228s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/03 23:59:19    228s] [NR-eGR] Read 12326 nets ( ignored 0 )
[06/03 23:59:19    228s] (I)      early_global_route_priority property id does not exist.
[06/03 23:59:19    228s] (I)      Read Num Blocks=36127  Num Prerouted Wires=0  Num CS=0
[06/03 23:59:19    228s] (I)      Layer 1 (V) : #blockages 12465 : #preroutes 0
[06/03 23:59:19    229s] (I)      Layer 2 (H) : #blockages 12465 : #preroutes 0
[06/03 23:59:19    229s] (I)      Layer 3 (V) : #blockages 8269 : #preroutes 0
[06/03 23:59:19    229s] (I)      Layer 4 (H) : #blockages 2461 : #preroutes 0
[06/03 23:59:19    229s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/03 23:59:19    229s] (I)      Number of ignored nets                =      0
[06/03 23:59:19    229s] (I)      Number of connected nets              =      0
[06/03 23:59:19    229s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/03 23:59:19    229s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/03 23:59:19    229s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/03 23:59:19    229s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/03 23:59:19    229s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/03 23:59:19    229s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/03 23:59:19    229s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/03 23:59:19    229s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/03 23:59:19    229s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/03 23:59:19    229s] (I)      Constructing bin map
[06/03 23:59:19    229s] (I)      Initialize bin information with width=10080 height=10080
[06/03 23:59:19    229s] (I)      Done constructing bin map
[06/03 23:59:19    229s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/03 23:59:19    229s] (I)      Ndr track 0 does not exist
[06/03 23:59:19    229s] (I)      ---------------------Grid Graph Info--------------------
[06/03 23:59:19    229s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/03 23:59:19    229s] (I)      Core area           : (220100, 220200) - (1129640, 1127400)
[06/03 23:59:19    229s] (I)      Site width          :   620  (dbu)
[06/03 23:59:19    229s] (I)      Row height          :  5040  (dbu)
[06/03 23:59:19    229s] (I)      GCell row height    :  5040  (dbu)
[06/03 23:59:19    229s] (I)      GCell width         :  5040  (dbu)
[06/03 23:59:19    229s] (I)      GCell height        :  5040  (dbu)
[06/03 23:59:19    229s] (I)      Grid                :   268   268     6
[06/03 23:59:19    229s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/03 23:59:19    229s] (I)      Vertical capacity   :     0  5040     0  5040     0  5040
[06/03 23:59:19    229s] (I)      Horizontal capacity :     0     0  5040     0  5040     0
[06/03 23:59:19    229s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/03 23:59:19    229s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/03 23:59:19    229s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/03 23:59:19    229s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/03 23:59:19    229s] (I)      First track coord   :   400   310   400   310   400  2170
[06/03 23:59:19    229s] (I)      Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[06/03 23:59:19    229s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/03 23:59:19    229s] (I)      Num of masks        :     1     1     1     1     1     1
[06/03 23:59:19    229s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/03 23:59:19    229s] (I)      --------------------------------------------------------
[06/03 23:59:19    229s] 
[06/03 23:59:19    229s] [NR-eGR] ============ Routing rule table ============
[06/03 23:59:19    229s] [NR-eGR] Rule id: 0  Nets: 12299
[06/03 23:59:19    229s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/03 23:59:19    229s] (I)                    Layer    2    3    4    5     6 
[06/03 23:59:19    229s] (I)                    Pitch  620  560  620  560  2480 
[06/03 23:59:19    229s] (I)             #Used tracks    1    1    1    1     1 
[06/03 23:59:19    229s] (I)       #Fully used tracks    1    1    1    1     1 
[06/03 23:59:19    229s] [NR-eGR] ========================================
[06/03 23:59:19    229s] [NR-eGR] 
[06/03 23:59:19    229s] (I)      =============== Blocked Tracks ===============
[06/03 23:59:19    229s] (I)      +-------+---------+----------+---------------+
[06/03 23:59:19    229s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/03 23:59:19    229s] (I)      +-------+---------+----------+---------------+
[06/03 23:59:19    229s] (I)      |     1 |       0 |        0 |         0.00% |
[06/03 23:59:19    229s] (I)      |     2 |  583436 |   262257 |        44.95% |
[06/03 23:59:19    229s] (I)      |     3 |  646148 |   255775 |        39.58% |
[06/03 23:59:19    229s] (I)      |     4 |  583436 |   274012 |        46.97% |
[06/03 23:59:19    229s] (I)      |     5 |  646148 |   296409 |        45.87% |
[06/03 23:59:19    229s] (I)      |     6 |  145792 |    55402 |        38.00% |
[06/03 23:59:19    229s] (I)      +-------+---------+----------+---------------+
[06/03 23:59:19    229s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 2893.15 MB )
[06/03 23:59:19    229s] (I)      Reset routing kernel
[06/03 23:59:19    229s] (I)      Started Global Routing ( Curr Mem: 2893.15 MB )
[06/03 23:59:19    229s] (I)      totalPins=41117  totalGlobalPin=39987 (97.25%)
[06/03 23:59:19    229s] (I)      total 2D Cap : 1495484 = (746789 H, 748695 V)
[06/03 23:59:19    229s] (I)      #blocked areas for congestion spreading : 21
[06/03 23:59:19    229s] [NR-eGR] Layer group 1: route 12299 net(s) in layer range [2, 6]
[06/03 23:59:19    229s] (I)      
[06/03 23:59:19    229s] (I)      ============  Phase 1a Route ============
[06/03 23:59:19    229s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 17
[06/03 23:59:19    229s] (I)      Usage: 81732 = (38648 H, 43084 V) = (5.18% H, 5.75% V) = (1.948e+05um H, 2.171e+05um V)
[06/03 23:59:19    229s] (I)      
[06/03 23:59:19    229s] (I)      ============  Phase 1b Route ============
[06/03 23:59:19    229s] (I)      Usage: 81731 = (38647 H, 43084 V) = (5.18% H, 5.75% V) = (1.948e+05um H, 2.171e+05um V)
[06/03 23:59:19    229s] (I)      Overflow of layer group 1: 0.04% H + 0.05% V. EstWL: 4.119242e+05um
[06/03 23:59:19    229s] (I)      Congestion metric : 0.04%H 0.05%V, 0.08%HV
[06/03 23:59:19    229s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/03 23:59:19    229s] (I)      
[06/03 23:59:19    229s] (I)      ============  Phase 1c Route ============
[06/03 23:59:19    229s] (I)      Level2 Grid: 54 x 54
[06/03 23:59:19    229s] (I)      Usage: 81731 = (38647 H, 43084 V) = (5.18% H, 5.75% V) = (1.948e+05um H, 2.171e+05um V)
[06/03 23:59:19    229s] (I)      
[06/03 23:59:19    229s] (I)      ============  Phase 1d Route ============
[06/03 23:59:19    229s] (I)      Usage: 81731 = (38647 H, 43084 V) = (5.18% H, 5.75% V) = (1.948e+05um H, 2.171e+05um V)
[06/03 23:59:19    229s] (I)      
[06/03 23:59:19    229s] (I)      ============  Phase 1e Route ============
[06/03 23:59:19    229s] (I)      Usage: 81731 = (38647 H, 43084 V) = (5.18% H, 5.75% V) = (1.948e+05um H, 2.171e+05um V)
[06/03 23:59:19    229s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.05% V. EstWL: 4.119242e+05um
[06/03 23:59:19    229s] (I)      
[06/03 23:59:19    229s] (I)      ============  Phase 1l Route ============
[06/03 23:59:19    229s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/03 23:59:19    229s] (I)      Layer  2:     348453     52812         0      214167      367514    (36.82%) 
[06/03 23:59:19    229s] (I)      Layer  3:     393045     38247         0      237114      406890    (36.82%) 
[06/03 23:59:19    229s] (I)      Layer  4:     310785      5028         0      260999      320682    (44.87%) 
[06/03 23:59:19    229s] (I)      Layer  5:     351804       669         0      284139      359865    (44.12%) 
[06/03 23:59:19    229s] (I)      Layer  6:      90776        11         0       54123       91297    (37.22%) 
[06/03 23:59:19    229s] (I)      Total:       1494863     96767         0     1050541     1546247    (40.46%) 
[06/03 23:59:19    229s] (I)      
[06/03 23:59:19    229s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/03 23:59:19    229s] [NR-eGR]                        OverCon            
[06/03 23:59:19    229s] [NR-eGR]                         #Gcell     %Gcell
[06/03 23:59:19    229s] [NR-eGR]        Layer             (1-2)    OverCon
[06/03 23:59:19    229s] [NR-eGR] ----------------------------------------------
[06/03 23:59:19    229s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/03 23:59:19    229s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/03 23:59:19    229s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[06/03 23:59:19    229s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[06/03 23:59:19    229s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[06/03 23:59:19    229s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[06/03 23:59:19    229s] [NR-eGR] ----------------------------------------------
[06/03 23:59:19    229s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[06/03 23:59:19    229s] [NR-eGR] 
[06/03 23:59:19    229s] (I)      Finished Global Routing ( CPU: 0.57 sec, Real: 0.23 sec, Curr Mem: 2905.65 MB )
[06/03 23:59:19    229s] (I)      total 2D Cap : 1501919 = (748184 H, 753735 V)
[06/03 23:59:19    229s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/03 23:59:19    229s] (I)      ============= Track Assignment ============
[06/03 23:59:19    229s] (I)      Started Track Assignment (8T) ( Curr Mem: 2905.65 MB )
[06/03 23:59:19    229s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[06/03 23:59:19    229s] (I)      Run Multi-thread track assignment
[06/03 23:59:20    230s] (I)      Finished Track Assignment (8T) ( CPU: 0.46 sec, Real: 0.08 sec, Curr Mem: 2927.00 MB )
[06/03 23:59:20    230s] (I)      Started Export ( Curr Mem: 2927.00 MB )
[06/03 23:59:20    230s] [NR-eGR]                 Length (um)    Vias 
[06/03 23:59:20    230s] [NR-eGR] ------------------------------------
[06/03 23:59:20    230s] [NR-eGR]  metal1  (1H)             0   41117 
[06/03 23:59:20    230s] [NR-eGR]  metal2  (2V)        201569   58201 
[06/03 23:59:20    230s] [NR-eGR]  metal3  (3H)        197738    1162 
[06/03 23:59:20    230s] [NR-eGR]  metal4  (4V)         25410      29 
[06/03 23:59:20    230s] [NR-eGR]  metal5  (5H)          3377       4 
[06/03 23:59:20    230s] [NR-eGR]  metal6  (6V)            57       0 
[06/03 23:59:20    230s] [NR-eGR] ------------------------------------
[06/03 23:59:20    230s] [NR-eGR]          Total       428150  100513 
[06/03 23:59:20    230s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:59:20    230s] [NR-eGR] Total half perimeter of net bounding box: 321457um
[06/03 23:59:20    230s] [NR-eGR] Total length: 428150um, number of vias: 100513
[06/03 23:59:20    230s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:59:20    230s] [NR-eGR] Total eGR-routed clock nets wire length: 31895um, number of vias: 8326
[06/03 23:59:20    230s] [NR-eGR] --------------------------------------------------------------------------
[06/03 23:59:20    230s] (I)      Finished Export ( CPU: 0.35 sec, Real: 0.26 sec, Curr Mem: 2912.38 MB )
[06/03 23:59:20    230s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.58 sec, Real: 0.78 sec, Curr Mem: 2826.38 MB )
[06/03 23:59:20    230s] (I)      ========================================== Runtime Summary ===========================================
[06/03 23:59:20    230s] (I)       Step                                                     %      Start     Finish      Real       CPU 
[06/03 23:59:20    230s] (I)      ------------------------------------------------------------------------------------------------------
[06/03 23:59:20    230s] (I)       Early Global Route kernel                          100.00%  76.83 sec  77.61 sec  0.78 sec  1.58 sec 
[06/03 23:59:20    230s] (I)       +-Import and model                                  18.84%  76.83 sec  76.98 sec  0.15 sec  0.14 sec 
[06/03 23:59:20    230s] (I)       | +-Create place DB                                  7.08%  76.84 sec  76.89 sec  0.05 sec  0.05 sec 
[06/03 23:59:20    230s] (I)       | | +-Import place data                              7.05%  76.84 sec  76.89 sec  0.05 sec  0.05 sec 
[06/03 23:59:20    230s] (I)       | | | +-Read instances and placement                 2.27%  76.84 sec  76.85 sec  0.02 sec  0.02 sec 
[06/03 23:59:20    230s] (I)       | | | +-Read nets                                    4.06%  76.85 sec  76.88 sec  0.03 sec  0.02 sec 
[06/03 23:59:20    230s] (I)       | +-Create route DB                                  9.06%  76.89 sec  76.96 sec  0.07 sec  0.07 sec 
[06/03 23:59:20    230s] (I)       | | +-Import route data (8T)                         8.95%  76.89 sec  76.96 sec  0.07 sec  0.07 sec 
[06/03 23:59:20    230s] (I)       | | | +-Read blockages ( Layer 2-6 )                 1.49%  76.90 sec  76.91 sec  0.01 sec  0.02 sec 
[06/03 23:59:20    230s] (I)       | | | | +-Read routing blockages                     0.00%  76.90 sec  76.90 sec  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)       | | | | +-Read instance blockages                    0.54%  76.90 sec  76.90 sec  0.00 sec  0.02 sec 
[06/03 23:59:20    230s] (I)       | | | | +-Read PG blockages                          0.70%  76.90 sec  76.91 sec  0.01 sec  0.00 sec 
[06/03 23:59:20    230s] (I)       | | | | +-Read clock blockages                       0.01%  76.91 sec  76.91 sec  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)       | | | | +-Read other blockages                       0.01%  76.91 sec  76.91 sec  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)       | | | | +-Read halo blockages                        0.02%  76.91 sec  76.91 sec  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)       | | | | +-Read boundary cut boxes                    0.00%  76.91 sec  76.91 sec  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)       | | | +-Read blackboxes                              0.01%  76.91 sec  76.91 sec  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)       | | | +-Read prerouted                               0.10%  76.91 sec  76.91 sec  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)       | | | +-Read unlegalized nets                        0.16%  76.91 sec  76.91 sec  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)       | | | +-Read nets                                    0.80%  76.91 sec  76.92 sec  0.01 sec  0.01 sec 
[06/03 23:59:20    230s] (I)       | | | +-Set up via pillars                           0.01%  76.92 sec  76.92 sec  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)       | | | +-Initialize 3D grid graph                     0.19%  76.92 sec  76.92 sec  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)       | | | +-Model blockage capacity                      4.79%  76.92 sec  76.96 sec  0.04 sec  0.04 sec 
[06/03 23:59:20    230s] (I)       | | | | +-Initialize 3D capacity                     4.34%  76.92 sec  76.95 sec  0.03 sec  0.03 sec 
[06/03 23:59:20    230s] (I)       | +-Read aux data                                    0.56%  76.96 sec  76.97 sec  0.00 sec  0.01 sec 
[06/03 23:59:20    230s] (I)       | +-Others data preparation                          0.20%  76.97 sec  76.97 sec  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)       | +-Create route kernel                              1.43%  76.97 sec  76.98 sec  0.01 sec  0.01 sec 
[06/03 23:59:20    230s] (I)       +-Global Routing                                    29.84%  76.98 sec  77.21 sec  0.23 sec  0.57 sec 
[06/03 23:59:20    230s] (I)       | +-Initialization                                   0.89%  76.98 sec  76.99 sec  0.01 sec  0.00 sec 
[06/03 23:59:20    230s] (I)       | +-Net group 1                                     26.70%  76.99 sec  77.20 sec  0.21 sec  0.56 sec 
[06/03 23:59:20    230s] (I)       | | +-Generate topology (8T)                         2.66%  76.99 sec  77.01 sec  0.02 sec  0.05 sec 
[06/03 23:59:20    230s] (I)       | | +-Phase 1a                                       6.74%  77.03 sec  77.08 sec  0.05 sec  0.15 sec 
[06/03 23:59:20    230s] (I)       | | | +-Pattern routing (8T)                         4.93%  77.03 sec  77.07 sec  0.04 sec  0.14 sec 
[06/03 23:59:20    230s] (I)       | | | +-Pattern Routing Avoiding Blockages           0.89%  77.07 sec  77.08 sec  0.01 sec  0.01 sec 
[06/03 23:59:20    230s] (I)       | | | +-Add via demand to 2D                         0.75%  77.08 sec  77.08 sec  0.01 sec  0.00 sec 
[06/03 23:59:20    230s] (I)       | | +-Phase 1b                                       1.58%  77.08 sec  77.09 sec  0.01 sec  0.02 sec 
[06/03 23:59:20    230s] (I)       | | | +-Monotonic routing (8T)                       1.47%  77.08 sec  77.09 sec  0.01 sec  0.02 sec 
[06/03 23:59:20    230s] (I)       | | +-Phase 1c                                       1.81%  77.10 sec  77.11 sec  0.01 sec  0.01 sec 
[06/03 23:59:20    230s] (I)       | | | +-Two level Routing                            1.77%  77.10 sec  77.11 sec  0.01 sec  0.01 sec 
[06/03 23:59:20    230s] (I)       | | | | +-Two Level Routing (Regular)                0.93%  77.10 sec  77.10 sec  0.01 sec  0.01 sec 
[06/03 23:59:20    230s] (I)       | | | | +-Two Level Routing (Strong)                 0.44%  77.10 sec  77.11 sec  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.11%  77.11 sec  77.11 sec  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)       | | +-Phase 1d                                       1.57%  77.11 sec  77.12 sec  0.01 sec  0.03 sec 
[06/03 23:59:20    230s] (I)       | | | +-Detoured routing (8T)                        1.52%  77.11 sec  77.12 sec  0.01 sec  0.02 sec 
[06/03 23:59:20    230s] (I)       | | +-Phase 1e                                       0.56%  77.12 sec  77.13 sec  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)       | | | +-Route legalization                           0.47%  77.12 sec  77.13 sec  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)       | | | | +-Legalize Blockage Violations               0.36%  77.12 sec  77.13 sec  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)       | | | | +-Legalize Reach Aware Violations            0.05%  77.13 sec  77.13 sec  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)       | | +-Phase 1l                                       9.12%  77.13 sec  77.20 sec  0.07 sec  0.28 sec 
[06/03 23:59:20    230s] (I)       | | | +-Layer assignment (8T)                        8.16%  77.13 sec  77.20 sec  0.06 sec  0.27 sec 
[06/03 23:59:20    230s] (I)       | +-Clean cong LA                                    0.00%  77.20 sec  77.20 sec  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)       +-Export 3D cong map                                 2.19%  77.21 sec  77.23 sec  0.02 sec  0.02 sec 
[06/03 23:59:20    230s] (I)       | +-Export 2D cong map                               0.29%  77.23 sec  77.23 sec  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)       +-Extract Global 3D Wires                            0.41%  77.23 sec  77.23 sec  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)       +-Track Assignment (8T)                             10.67%  77.24 sec  77.32 sec  0.08 sec  0.46 sec 
[06/03 23:59:20    230s] (I)       | +-Initialization                                   0.16%  77.24 sec  77.24 sec  0.00 sec  0.01 sec 
[06/03 23:59:20    230s] (I)       | +-Track Assignment Kernel                         10.39%  77.24 sec  77.32 sec  0.08 sec  0.45 sec 
[06/03 23:59:20    230s] (I)       | +-Free Memory                                      0.01%  77.32 sec  77.32 sec  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)       +-Export                                            33.62%  77.32 sec  77.58 sec  0.26 sec  0.35 sec 
[06/03 23:59:20    230s] (I)       | +-Export DB wires                                  3.92%  77.32 sec  77.35 sec  0.03 sec  0.09 sec 
[06/03 23:59:20    230s] (I)       | | +-Export all nets (8T)                           2.76%  77.32 sec  77.34 sec  0.02 sec  0.08 sec 
[06/03 23:59:20    230s] (I)       | | +-Set wire vias (8T)                             0.56%  77.34 sec  77.35 sec  0.00 sec  0.01 sec 
[06/03 23:59:20    230s] (I)       | +-Report wirelength                                2.91%  77.35 sec  77.37 sec  0.02 sec  0.02 sec 
[06/03 23:59:20    230s] (I)       | +-Update net boxes                                 0.96%  77.37 sec  77.38 sec  0.01 sec  0.04 sec 
[06/03 23:59:20    230s] (I)       | +-Update timing                                   25.65%  77.38 sec  77.58 sec  0.20 sec  0.20 sec 
[06/03 23:59:20    230s] (I)       +-Postprocess design                                 2.10%  77.58 sec  77.60 sec  0.02 sec  0.01 sec 
[06/03 23:59:20    230s] (I)      ========================== Summary by functions ==========================
[06/03 23:59:20    230s] (I)       Lv  Step                                           %      Real       CPU 
[06/03 23:59:20    230s] (I)      --------------------------------------------------------------------------
[06/03 23:59:20    230s] (I)        0  Early Global Route kernel                100.00%  0.78 sec  1.58 sec 
[06/03 23:59:20    230s] (I)        1  Export                                    33.62%  0.26 sec  0.35 sec 
[06/03 23:59:20    230s] (I)        1  Global Routing                            29.84%  0.23 sec  0.57 sec 
[06/03 23:59:20    230s] (I)        1  Import and model                          18.84%  0.15 sec  0.14 sec 
[06/03 23:59:20    230s] (I)        1  Track Assignment (8T)                     10.67%  0.08 sec  0.46 sec 
[06/03 23:59:20    230s] (I)        1  Export 3D cong map                         2.19%  0.02 sec  0.02 sec 
[06/03 23:59:20    230s] (I)        1  Postprocess design                         2.10%  0.02 sec  0.01 sec 
[06/03 23:59:20    230s] (I)        1  Extract Global 3D Wires                    0.41%  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)        2  Net group 1                               26.70%  0.21 sec  0.56 sec 
[06/03 23:59:20    230s] (I)        2  Update timing                             25.65%  0.20 sec  0.20 sec 
[06/03 23:59:20    230s] (I)        2  Track Assignment Kernel                   10.39%  0.08 sec  0.45 sec 
[06/03 23:59:20    230s] (I)        2  Create route DB                            9.06%  0.07 sec  0.07 sec 
[06/03 23:59:20    230s] (I)        2  Create place DB                            7.08%  0.05 sec  0.05 sec 
[06/03 23:59:20    230s] (I)        2  Export DB wires                            3.92%  0.03 sec  0.09 sec 
[06/03 23:59:20    230s] (I)        2  Report wirelength                          2.91%  0.02 sec  0.02 sec 
[06/03 23:59:20    230s] (I)        2  Create route kernel                        1.43%  0.01 sec  0.01 sec 
[06/03 23:59:20    230s] (I)        2  Initialization                             1.05%  0.01 sec  0.01 sec 
[06/03 23:59:20    230s] (I)        2  Update net boxes                           0.96%  0.01 sec  0.04 sec 
[06/03 23:59:20    230s] (I)        2  Read aux data                              0.56%  0.00 sec  0.01 sec 
[06/03 23:59:20    230s] (I)        2  Export 2D cong map                         0.29%  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)        2  Others data preparation                    0.20%  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)        2  Free Memory                                0.01%  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)        2  Clean cong LA                              0.00%  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)        3  Phase 1l                                   9.12%  0.07 sec  0.28 sec 
[06/03 23:59:20    230s] (I)        3  Import route data (8T)                     8.95%  0.07 sec  0.07 sec 
[06/03 23:59:20    230s] (I)        3  Import place data                          7.05%  0.05 sec  0.05 sec 
[06/03 23:59:20    230s] (I)        3  Phase 1a                                   6.74%  0.05 sec  0.15 sec 
[06/03 23:59:20    230s] (I)        3  Export all nets (8T)                       2.76%  0.02 sec  0.08 sec 
[06/03 23:59:20    230s] (I)        3  Generate topology (8T)                     2.66%  0.02 sec  0.05 sec 
[06/03 23:59:20    230s] (I)        3  Phase 1c                                   1.81%  0.01 sec  0.01 sec 
[06/03 23:59:20    230s] (I)        3  Phase 1b                                   1.58%  0.01 sec  0.02 sec 
[06/03 23:59:20    230s] (I)        3  Phase 1d                                   1.57%  0.01 sec  0.03 sec 
[06/03 23:59:20    230s] (I)        3  Set wire vias (8T)                         0.56%  0.00 sec  0.01 sec 
[06/03 23:59:20    230s] (I)        3  Phase 1e                                   0.56%  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)        4  Layer assignment (8T)                      8.16%  0.06 sec  0.27 sec 
[06/03 23:59:20    230s] (I)        4  Pattern routing (8T)                       4.93%  0.04 sec  0.14 sec 
[06/03 23:59:20    230s] (I)        4  Read nets                                  4.87%  0.04 sec  0.03 sec 
[06/03 23:59:20    230s] (I)        4  Model blockage capacity                    4.79%  0.04 sec  0.04 sec 
[06/03 23:59:20    230s] (I)        4  Read instances and placement               2.27%  0.02 sec  0.02 sec 
[06/03 23:59:20    230s] (I)        4  Two level Routing                          1.77%  0.01 sec  0.01 sec 
[06/03 23:59:20    230s] (I)        4  Detoured routing (8T)                      1.52%  0.01 sec  0.02 sec 
[06/03 23:59:20    230s] (I)        4  Read blockages ( Layer 2-6 )               1.49%  0.01 sec  0.02 sec 
[06/03 23:59:20    230s] (I)        4  Monotonic routing (8T)                     1.47%  0.01 sec  0.02 sec 
[06/03 23:59:20    230s] (I)        4  Pattern Routing Avoiding Blockages         0.89%  0.01 sec  0.01 sec 
[06/03 23:59:20    230s] (I)        4  Add via demand to 2D                       0.75%  0.01 sec  0.00 sec 
[06/03 23:59:20    230s] (I)        4  Route legalization                         0.47%  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)        4  Initialize 3D grid graph                   0.19%  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)        4  Read unlegalized nets                      0.16%  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)        4  Read prerouted                             0.10%  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)        4  Set up via pillars                         0.01%  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)        4  Read blackboxes                            0.01%  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)        5  Initialize 3D capacity                     4.34%  0.03 sec  0.03 sec 
[06/03 23:59:20    230s] (I)        5  Two Level Routing (Regular)                0.93%  0.01 sec  0.01 sec 
[06/03 23:59:20    230s] (I)        5  Read PG blockages                          0.70%  0.01 sec  0.00 sec 
[06/03 23:59:20    230s] (I)        5  Read instance blockages                    0.54%  0.00 sec  0.02 sec 
[06/03 23:59:20    230s] (I)        5  Two Level Routing (Strong)                 0.44%  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)        5  Legalize Blockage Violations               0.36%  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.11%  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)        5  Legalize Reach Aware Violations            0.05%  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)        5  Read halo blockages                        0.02%  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)        5  Read clock blockages                       0.01%  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)        5  Read other blockages                       0.01%  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[06/03 23:59:20    230s] Extraction called for design 'CHIP' of instances=12408 and nets=12508 using extraction engine 'preRoute' .
[06/03 23:59:20    230s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/03 23:59:20    230s] Type 'man IMPEXT-3530' for more detail.
[06/03 23:59:20    230s] PreRoute RC Extraction called for design CHIP.
[06/03 23:59:20    230s] RC Extraction called in multi-corner(2) mode.
[06/03 23:59:20    230s] RCMode: PreRoute
[06/03 23:59:20    230s]       RC Corner Indexes            0       1   
[06/03 23:59:20    230s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/03 23:59:20    230s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/03 23:59:20    230s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/03 23:59:20    230s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/03 23:59:20    230s] Shrink Factor                : 1.00000
[06/03 23:59:20    230s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/03 23:59:20    230s] Using capacitance table file ...
[06/03 23:59:20    230s] 
[06/03 23:59:20    230s] Trim Metal Layers:
[06/03 23:59:20    230s] LayerId::1 widthSet size::4
[06/03 23:59:20    230s] LayerId::2 widthSet size::4
[06/03 23:59:20    230s] LayerId::3 widthSet size::4
[06/03 23:59:20    230s] LayerId::4 widthSet size::4
[06/03 23:59:20    230s] LayerId::5 widthSet size::4
[06/03 23:59:20    230s] LayerId::6 widthSet size::2
[06/03 23:59:20    230s] Updating RC grid for preRoute extraction ...
[06/03 23:59:20    230s] eee: pegSigSF::1.070000
[06/03 23:59:20    230s] Initializing multi-corner capacitance tables ... 
[06/03 23:59:20    230s] Initializing multi-corner resistance tables ...
[06/03 23:59:20    230s] eee: l::1 avDens::0.104380 usedTrk::3790.037303 availTrk::36310.005502 sigTrk::3790.037303
[06/03 23:59:20    230s] eee: l::2 avDens::0.142856 usedTrk::3999.383724 availTrk::27995.854913 sigTrk::3999.383724
[06/03 23:59:20    230s] eee: l::3 avDens::0.122833 usedTrk::3923.369838 availTrk::31940.694832 sigTrk::3923.369838
[06/03 23:59:20    230s] eee: l::4 avDens::0.068828 usedTrk::1930.073016 availTrk::28041.943239 sigTrk::1930.073016
[06/03 23:59:20    230s] eee: l::5 avDens::0.123183 usedTrk::1386.538293 availTrk::11255.920810 sigTrk::1386.538293
[06/03 23:59:20    230s] eee: l::6 avDens::0.018407 usedTrk::1.122222 availTrk::60.967742 sigTrk::1.122222
[06/03 23:59:20    230s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:59:20    230s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.248851 ; uaWl: 1.000000 ; uaWlH: 0.067368 ; aWlH: 0.000000 ; Pmax: 0.815100 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.320000 ;
[06/03 23:59:20    230s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2810.383M)
[06/03 23:59:20    230s] All LLGs are deleted
[06/03 23:59:20    230s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2810.4M, EPOCH TIME: 1717430360.565131
[06/03 23:59:20    230s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2810.4M, EPOCH TIME: 1717430360.565515
[06/03 23:59:20    230s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2810.4M, EPOCH TIME: 1717430360.569845
[06/03 23:59:20    230s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2938.4M, EPOCH TIME: 1717430360.575011
[06/03 23:59:20    230s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2938.4M, EPOCH TIME: 1717430360.588298
[06/03 23:59:20    230s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.007, MEM:2938.4M, EPOCH TIME: 1717430360.594877
[06/03 23:59:20    230s] Fast DP-INIT is on for default
[06/03 23:59:20    230s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:2938.4M, EPOCH TIME: 1717430360.599881
[06/03 23:59:20    230s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.037, MEM:2810.4M, EPOCH TIME: 1717430360.606869
[06/03 23:59:20    230s] Starting delay calculation for Setup views
[06/03 23:59:20    230s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/03 23:59:20    230s] #################################################################################
[06/03 23:59:20    230s] # Design Stage: PreRoute
[06/03 23:59:20    230s] # Design Name: CHIP
[06/03 23:59:20    230s] # Design Mode: 90nm
[06/03 23:59:20    230s] # Analysis Mode: MMMC Non-OCV 
[06/03 23:59:20    230s] # Parasitics Mode: No SPEF/RCDB 
[06/03 23:59:20    230s] # Signoff Settings: SI Off 
[06/03 23:59:20    230s] #################################################################################
[06/03 23:59:21    232s] Topological Sorting (REAL = 0:00:00.0, MEM = 2870.4M, InitMEM = 2868.4M)
[06/03 23:59:21    232s] Calculate delays in BcWc mode...
[06/03 23:59:21    232s] Calculate delays in BcWc mode...
[06/03 23:59:21    232s] Start delay calculation (fullDC) (8 T). (MEM=2870.42)
[06/03 23:59:21    232s] End AAE Lib Interpolated Model. (MEM=2882.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 23:59:22    238s] Total number of fetched objects 12396
[06/03 23:59:22    239s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[06/03 23:59:22    239s] End delay calculation. (MEM=3159.35 CPU=0:00:05.3 REAL=0:00:01.0)
[06/03 23:59:22    239s] End delay calculation (fullDC). (MEM=3159.35 CPU=0:00:06.7 REAL=0:00:01.0)
[06/03 23:59:22    239s] *** CDM Built up (cpu=0:00:08.3  real=0:00:02.0  mem= 3159.4M) ***
[06/03 23:59:22    240s] *** Done Building Timing Graph (cpu=0:00:09.8 real=0:00:02.0 totSessionCpu=0:04:01 mem=3159.4M)
[06/03 23:59:22    241s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.426  |
|           TNS (ns):|-288.423 |
|    Violating Paths:|   193   |
|          All Paths:|  5806   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |  -25.750   |      8 (8)       |
|   max_tran     |     4 (340)      |   -1.606   |     19 (355)     |
|   max_fanout   |    176 (176)     |   -2897    |    177 (177)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.802%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:13, mem = 1962.9M, totSessionCpu=0:04:02 **
[06/03 23:59:23    241s] *** InitOpt #1 [finish] : cpu/real = 0:00:23.1/0:00:13.7 (1.7), totSession cpu/real = 0:04:01.6/0:08:53.9 (0.5), mem = 2904.9M
[06/03 23:59:23    241s] 
[06/03 23:59:23    241s] =============================================================================================
[06/03 23:59:23    241s]  Step TAT Report for InitOpt #1                                                 21.13-s100_1
[06/03 23:59:23    241s] =============================================================================================
[06/03 23:59:23    241s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:59:23    241s] ---------------------------------------------------------------------------------------------
[06/03 23:59:23    241s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:59:23    241s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.6 % )     0:00:02.4 /  0:00:10.9    4.4
[06/03 23:59:23    241s] [ DrvReport              ]      1   0:00:00.3  (   2.0 % )     0:00:00.3 /  0:00:00.8    2.7
[06/03 23:59:23    241s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[06/03 23:59:23    241s] [ LibAnalyzerInit        ]      2   0:00:09.8  (  71.3 % )     0:00:09.8 /  0:00:09.9    1.0
[06/03 23:59:23    241s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:59:23    241s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:59:23    241s] [ EarlyGlobalRoute       ]      1   0:00:00.8  (   5.8 % )     0:00:00.8 /  0:00:01.6    2.0
[06/03 23:59:23    241s] [ ExtractRC              ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[06/03 23:59:23    241s] [ TimingUpdate           ]      1   0:00:00.2  (   1.4 % )     0:00:02.0 /  0:00:09.8    4.8
[06/03 23:59:23    241s] [ FullDelayCalc          ]      1   0:00:01.8  (  13.4 % )     0:00:01.8 /  0:00:08.5    4.6
[06/03 23:59:23    241s] [ TimingReport           ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    4.1
[06/03 23:59:23    241s] [ MISC                   ]          0:00:00.5  (   3.3 % )     0:00:00.5 /  0:00:00.5    1.1
[06/03 23:59:23    241s] ---------------------------------------------------------------------------------------------
[06/03 23:59:23    241s]  InitOpt #1 TOTAL                   0:00:13.7  ( 100.0 % )     0:00:13.7 /  0:00:23.1    1.7
[06/03 23:59:23    241s] ---------------------------------------------------------------------------------------------
[06/03 23:59:23    241s] 
[06/03 23:59:23    241s] ** INFO : this run is activating medium effort placeOptDesign flow
[06/03 23:59:23    241s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/03 23:59:23    241s] ### Creating PhyDesignMc. totSessionCpu=0:04:02 mem=2904.9M
[06/03 23:59:23    241s] OPERPROF: Starting DPlace-Init at level 1, MEM:2904.9M, EPOCH TIME: 1717430363.014215
[06/03 23:59:23    241s] z: 2, totalTracks: 1
[06/03 23:59:23    241s] z: 4, totalTracks: 1
[06/03 23:59:23    241s] z: 6, totalTracks: 1
[06/03 23:59:23    241s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:59:23    241s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2904.9M, EPOCH TIME: 1717430363.031317
[06/03 23:59:23    241s] 
[06/03 23:59:23    241s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:59:23    241s] OPERPROF:     Starting CMU at level 3, MEM:3002.4M, EPOCH TIME: 1717430363.060058
[06/03 23:59:23    241s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:3002.4M, EPOCH TIME: 1717430363.061640
[06/03 23:59:23    241s] 
[06/03 23:59:23    241s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:59:23    241s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.033, MEM:2906.4M, EPOCH TIME: 1717430363.064397
[06/03 23:59:23    241s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2906.4M, EPOCH TIME: 1717430363.064516
[06/03 23:59:23    241s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:2906.4M, EPOCH TIME: 1717430363.068054
[06/03 23:59:23    241s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2906.4MB).
[06/03 23:59:23    241s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.057, MEM:2906.4M, EPOCH TIME: 1717430363.071103
[06/03 23:59:23    241s] TotalInstCnt at PhyDesignMc Initialization: 12,078
[06/03 23:59:23    241s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:02 mem=2906.4M
[06/03 23:59:23    241s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2906.4M, EPOCH TIME: 1717430363.109004
[06/03 23:59:23    241s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.018, MEM:2906.4M, EPOCH TIME: 1717430363.126639
[06/03 23:59:23    241s] TotalInstCnt at PhyDesignMc Destruction: 12,078
[06/03 23:59:23    241s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/03 23:59:23    241s] ### Creating PhyDesignMc. totSessionCpu=0:04:02 mem=2906.4M
[06/03 23:59:23    241s] OPERPROF: Starting DPlace-Init at level 1, MEM:2906.4M, EPOCH TIME: 1717430363.127818
[06/03 23:59:23    241s] z: 2, totalTracks: 1
[06/03 23:59:23    241s] z: 4, totalTracks: 1
[06/03 23:59:23    241s] z: 6, totalTracks: 1
[06/03 23:59:23    241s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:59:23    241s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2906.4M, EPOCH TIME: 1717430363.142127
[06/03 23:59:23    241s] 
[06/03 23:59:23    241s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:59:23    241s] OPERPROF:     Starting CMU at level 3, MEM:3002.4M, EPOCH TIME: 1717430363.169190
[06/03 23:59:23    241s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3002.4M, EPOCH TIME: 1717430363.170784
[06/03 23:59:23    241s] 
[06/03 23:59:23    241s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:59:23    241s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.031, MEM:2906.4M, EPOCH TIME: 1717430363.173593
[06/03 23:59:23    241s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2906.4M, EPOCH TIME: 1717430363.173722
[06/03 23:59:23    241s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:2906.4M, EPOCH TIME: 1717430363.177258
[06/03 23:59:23    241s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2906.4MB).
[06/03 23:59:23    241s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:2906.4M, EPOCH TIME: 1717430363.180270
[06/03 23:59:23    241s] TotalInstCnt at PhyDesignMc Initialization: 12,078
[06/03 23:59:23    241s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:02 mem=2906.4M
[06/03 23:59:23    241s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2906.4M, EPOCH TIME: 1717430363.218143
[06/03 23:59:23    241s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.017, MEM:2906.4M, EPOCH TIME: 1717430363.235314
[06/03 23:59:23    241s] TotalInstCnt at PhyDesignMc Destruction: 12,078
[06/03 23:59:23    241s] *** Starting optimizing excluded clock nets MEM= 2906.4M) ***
[06/03 23:59:23    241s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2906.4M) ***
[06/03 23:59:23    241s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[06/03 23:59:23    241s] Begin: GigaOpt Route Type Constraints Refinement
[06/03 23:59:23    241s] *** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:04:01.9/0:08:54.1 (0.5), mem = 2906.4M
[06/03 23:59:23    241s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31065.1
[06/03 23:59:23    241s] ### Creating RouteCongInterface, started
[06/03 23:59:23    241s] ### Creating TopoMgr, started
[06/03 23:59:23    241s] ### Creating TopoMgr, finished
[06/03 23:59:23    241s] #optDebug: Start CG creation (mem=2906.4M)
[06/03 23:59:23    241s]  ...initializing CG  maxDriveDist 3062.834000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 306.283000 
[06/03 23:59:24    242s] (cpu=0:00:00.8, mem=3023.5M)
[06/03 23:59:24    242s]  ...processing cgPrt (cpu=0:00:00.8, mem=3023.5M)
[06/03 23:59:24    242s]  ...processing cgEgp (cpu=0:00:00.8, mem=3023.5M)
[06/03 23:59:24    242s]  ...processing cgPbk (cpu=0:00:00.8, mem=3023.5M)
[06/03 23:59:24    242s]  ...processing cgNrb(cpu=0:00:00.8, mem=3023.5M)
[06/03 23:59:24    242s]  ...processing cgObs (cpu=0:00:00.8, mem=3023.5M)
[06/03 23:59:24    242s]  ...processing cgCon (cpu=0:00:00.8, mem=3023.5M)
[06/03 23:59:24    242s]  ...processing cgPdm (cpu=0:00:00.8, mem=3023.5M)
[06/03 23:59:24    242s] #optDebug: Finish CG creation (cpu=0:00:00.8, mem=3023.5M)
[06/03 23:59:24    242s] 
[06/03 23:59:24    242s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[06/03 23:59:24    242s] 
[06/03 23:59:24    242s] #optDebug: {0, 1.000}
[06/03 23:59:24    242s] ### Creating RouteCongInterface, finished
[06/03 23:59:24    242s] Updated routing constraints on 0 nets.
[06/03 23:59:24    242s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31065.1
[06/03 23:59:24    242s] Bottom Preferred Layer:
[06/03 23:59:24    242s]     None
[06/03 23:59:24    242s] Via Pillar Rule:
[06/03 23:59:24    242s]     None
[06/03 23:59:24    242s] *** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.1), totSession cpu/real = 0:04:02.8/0:08:55.0 (0.5), mem = 3023.6M
[06/03 23:59:24    242s] 
[06/03 23:59:24    242s] =============================================================================================
[06/03 23:59:24    242s]  Step TAT Report for CongRefineRouteType #1                                     21.13-s100_1
[06/03 23:59:24    242s] =============================================================================================
[06/03 23:59:24    242s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:59:24    242s] ---------------------------------------------------------------------------------------------
[06/03 23:59:24    242s] [ RouteCongInterfaceInit ]      1   0:00:00.8  (  96.5 % )     0:00:00.8 /  0:00:00.8    1.0
[06/03 23:59:24    242s] [ MISC                   ]          0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.1    2.0
[06/03 23:59:24    242s] ---------------------------------------------------------------------------------------------
[06/03 23:59:24    242s]  CongRefineRouteType #1 TOTAL       0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.1
[06/03 23:59:24    242s] ---------------------------------------------------------------------------------------------
[06/03 23:59:24    242s] 
[06/03 23:59:24    242s] End: GigaOpt Route Type Constraints Refinement
[06/03 23:59:24    242s] The useful skew maximum allowed delay set by user is: 1
[06/03 23:59:24    244s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/03 23:59:24    244s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:59:25    246s] Deleting Lib Analyzer.
[06/03 23:59:25    246s] 
[06/03 23:59:25    246s] Optimization is working on the following views:
[06/03 23:59:25    246s]   Setup views: av_scan_mode_max 
[06/03 23:59:25    246s]   Hold  views: av_func_mode_min av_scan_mode_min 
[06/03 23:59:25    246s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/03 23:59:25    246s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:04:06.2/0:08:56.2 (0.5), mem = 3125.1M
[06/03 23:59:25    246s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/03 23:59:25    246s] Info: 27 io nets excluded
[06/03 23:59:25    246s] Info: 2 clock nets excluded from IPO operation.
[06/03 23:59:25    246s] ### Creating LA Mngr. totSessionCpu=0:04:06 mem=3125.1M
[06/03 23:59:25    246s] ### Creating LA Mngr, finished. totSessionCpu=0:04:06 mem=3125.1M
[06/03 23:59:25    246s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31065.2
[06/03 23:59:25    246s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/03 23:59:25    246s] ### Creating PhyDesignMc. totSessionCpu=0:04:06 mem=3125.1M
[06/03 23:59:25    246s] OPERPROF: Starting DPlace-Init at level 1, MEM:3125.1M, EPOCH TIME: 1717430365.424763
[06/03 23:59:25    246s] z: 2, totalTracks: 1
[06/03 23:59:25    246s] z: 4, totalTracks: 1
[06/03 23:59:25    246s] z: 6, totalTracks: 1
[06/03 23:59:25    246s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:59:25    246s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3125.1M, EPOCH TIME: 1717430365.439887
[06/03 23:59:25    246s] 
[06/03 23:59:25    246s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:59:25    246s] OPERPROF:     Starting CMU at level 3, MEM:3253.1M, EPOCH TIME: 1717430365.468628
[06/03 23:59:25    246s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3253.1M, EPOCH TIME: 1717430365.470303
[06/03 23:59:25    246s] 
[06/03 23:59:25    246s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:59:25    246s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:3157.1M, EPOCH TIME: 1717430365.473030
[06/03 23:59:25    246s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3157.1M, EPOCH TIME: 1717430365.473187
[06/03 23:59:25    246s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.003, MEM:3157.1M, EPOCH TIME: 1717430365.476483
[06/03 23:59:25    246s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3157.1MB).
[06/03 23:59:25    246s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.055, MEM:3157.1M, EPOCH TIME: 1717430365.479544
[06/03 23:59:25    246s] TotalInstCnt at PhyDesignMc Initialization: 12,078
[06/03 23:59:25    246s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:07 mem=3157.1M
[06/03 23:59:25    246s] 
[06/03 23:59:25    246s] Footprint cell information for calculating maxBufDist
[06/03 23:59:25    246s] *info: There are 14 candidate Buffer cells
[06/03 23:59:25    246s] *info: There are 14 candidate Inverter cells
[06/03 23:59:25    246s] 
[06/03 23:59:25    246s] #optDebug: Start CG creation (mem=3157.1M)
[06/03 23:59:25    246s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 35.280000 
[06/03 23:59:26    247s] (cpu=0:00:00.7, mem=3157.1M)
[06/03 23:59:26    247s]  ...processing cgPrt (cpu=0:00:00.7, mem=3157.1M)
[06/03 23:59:26    247s]  ...processing cgEgp (cpu=0:00:00.7, mem=3157.1M)
[06/03 23:59:26    247s]  ...processing cgPbk (cpu=0:00:00.7, mem=3157.1M)
[06/03 23:59:26    247s]  ...processing cgNrb(cpu=0:00:00.7, mem=3157.1M)
[06/03 23:59:26    247s]  ...processing cgObs (cpu=0:00:00.7, mem=3157.1M)
[06/03 23:59:26    247s]  ...processing cgCon (cpu=0:00:00.7, mem=3157.1M)
[06/03 23:59:26    247s]  ...processing cgPdm (cpu=0:00:00.7, mem=3157.1M)
[06/03 23:59:26    247s] #optDebug: Finish CG creation (cpu=0:00:00.7, mem=3157.1M)
[06/03 23:59:26    247s] ### Creating RouteCongInterface, started
[06/03 23:59:26    247s] 
[06/03 23:59:26    247s] Creating Lib Analyzer ...
[06/03 23:59:26    247s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[06/03 23:59:26    247s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/03 23:59:26    247s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[06/03 23:59:26    247s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[06/03 23:59:26    247s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[06/03 23:59:26    247s] 
[06/03 23:59:26    247s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:59:29    250s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:11 mem=3157.1M
[06/03 23:59:29    250s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:11 mem=3157.1M
[06/03 23:59:29    250s] Creating Lib Analyzer, finished. 
[06/03 23:59:29    250s] 
[06/03 23:59:29    250s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[06/03 23:59:29    250s] 
[06/03 23:59:29    250s] #optDebug: {0, 1.000}
[06/03 23:59:29    250s] ### Creating RouteCongInterface, finished
[06/03 23:59:29    250s] {MG  {5 0 69.8 1.2957} }
[06/03 23:59:30    251s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3365.1M, EPOCH TIME: 1717430370.510161
[06/03 23:59:30    251s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:3365.1M, EPOCH TIME: 1717430370.510731
[06/03 23:59:30    251s] 
[06/03 23:59:30    251s] Netlist preparation processing... 
[06/03 23:59:30    251s] Removed 1 instance
[06/03 23:59:30    251s] *info: Marking 0 isolation instances dont touch
[06/03 23:59:30    251s] *info: Marking 0 level shifter instances dont touch
[06/03 23:59:30    251s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3308.2M, EPOCH TIME: 1717430370.613185
[06/03 23:59:30    251s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.025, MEM:2971.7M, EPOCH TIME: 1717430370.637844
[06/03 23:59:30    251s] TotalInstCnt at PhyDesignMc Destruction: 12,077
[06/03 23:59:30    251s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31065.2
[06/03 23:59:30    251s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:05.5/0:00:05.3 (1.0), totSession cpu/real = 0:04:11.7/0:09:01.5 (0.5), mem = 2971.7M
[06/03 23:59:30    251s] 
[06/03 23:59:30    251s] =============================================================================================
[06/03 23:59:30    251s]  Step TAT Report for SimplifyNetlist #1                                         21.13-s100_1
[06/03 23:59:30    251s] =============================================================================================
[06/03 23:59:30    251s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:59:30    251s] ---------------------------------------------------------------------------------------------
[06/03 23:59:30    251s] [ LibAnalyzerInit        ]      1   0:00:03.2  (  60.2 % )     0:00:03.2 /  0:00:03.2    1.0
[06/03 23:59:30    251s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:59:30    251s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.2    1.6
[06/03 23:59:30    251s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.0 % )     0:00:03.2 /  0:00:03.3    1.0
[06/03 23:59:30    251s] [ SteinerInterfaceInit   ]      1   0:00:01.0  (  19.1 % )     0:00:01.0 /  0:00:01.0    1.0
[06/03 23:59:30    251s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:59:30    251s] [ MISC                   ]          0:00:00.9  (  17.4 % )     0:00:00.9 /  0:00:00.9    1.0
[06/03 23:59:30    251s] ---------------------------------------------------------------------------------------------
[06/03 23:59:30    251s]  SimplifyNetlist #1 TOTAL           0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:05.5    1.0
[06/03 23:59:30    251s] ---------------------------------------------------------------------------------------------
[06/03 23:59:30    251s] 
[06/03 23:59:30    252s] Deleting Lib Analyzer.
[06/03 23:59:30    252s] Begin: GigaOpt high fanout net optimization
[06/03 23:59:30    252s] GigaOpt HFN: use maxLocalDensity 1.2
[06/03 23:59:30    252s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/03 23:59:30    252s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:04:12.1/0:09:01.9 (0.5), mem = 2971.7M
[06/03 23:59:31    252s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/03 23:59:31    252s] Info: 27 io nets excluded
[06/03 23:59:31    252s] Info: 2 clock nets excluded from IPO operation.
[06/03 23:59:31    252s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31065.3
[06/03 23:59:31    252s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/03 23:59:31    252s] ### Creating PhyDesignMc. totSessionCpu=0:04:12 mem=2971.7M
[06/03 23:59:31    252s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/03 23:59:31    252s] OPERPROF: Starting DPlace-Init at level 1, MEM:2971.7M, EPOCH TIME: 1717430371.031337
[06/03 23:59:31    252s] z: 2, totalTracks: 1
[06/03 23:59:31    252s] z: 4, totalTracks: 1
[06/03 23:59:31    252s] z: 6, totalTracks: 1
[06/03 23:59:31    252s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:59:31    252s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2971.7M, EPOCH TIME: 1717430371.045774
[06/03 23:59:31    252s] 
[06/03 23:59:31    252s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:59:31    252s] OPERPROF:     Starting CMU at level 3, MEM:3067.7M, EPOCH TIME: 1717430371.076811
[06/03 23:59:31    252s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3067.7M, EPOCH TIME: 1717430371.078526
[06/03 23:59:31    252s] 
[06/03 23:59:31    252s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:59:31    252s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:2971.7M, EPOCH TIME: 1717430371.081503
[06/03 23:59:31    252s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2971.7M, EPOCH TIME: 1717430371.081622
[06/03 23:59:31    252s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:2971.7M, EPOCH TIME: 1717430371.085510
[06/03 23:59:31    252s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2971.7MB).
[06/03 23:59:31    252s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.057, MEM:2971.7M, EPOCH TIME: 1717430371.088748
[06/03 23:59:31    252s] TotalInstCnt at PhyDesignMc Initialization: 12,077
[06/03 23:59:31    252s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:12 mem=2971.7M
[06/03 23:59:31    252s] ### Creating RouteCongInterface, started
[06/03 23:59:31    252s] 
[06/03 23:59:31    252s] Creating Lib Analyzer ...
[06/03 23:59:31    252s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[06/03 23:59:31    252s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/03 23:59:31    252s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[06/03 23:59:31    252s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[06/03 23:59:31    252s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[06/03 23:59:31    252s] 
[06/03 23:59:31    252s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:59:34    255s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:16 mem=2971.7M
[06/03 23:59:34    255s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:16 mem=2971.7M
[06/03 23:59:34    255s] Creating Lib Analyzer, finished. 
[06/03 23:59:34    255s] 
[06/03 23:59:34    255s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[06/03 23:59:34    255s] 
[06/03 23:59:34    255s] #optDebug: {0, 1.000}
[06/03 23:59:34    255s] ### Creating RouteCongInterface, finished
[06/03 23:59:34    255s] {MG  {5 0 69.8 1.2957} }
[06/03 23:59:35    256s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/03 23:59:35    256s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/03 23:59:35    256s] Info: violation cost 5.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[06/03 23:59:35    256s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3351.4M, EPOCH TIME: 1717430375.087604
[06/03 23:59:35    256s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:3351.4M, EPOCH TIME: 1717430375.088085
[06/03 23:59:35    256s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/03 23:59:35    256s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:59:35    256s] +---------+---------+--------+--------+------------+--------+
[06/03 23:59:35    256s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/03 23:59:35    256s] +---------+---------+--------+--------+------------+--------+
[06/03 23:59:35    256s] |   47.80%|        -|  -2.426|-288.423|   0:00:00.0| 3351.4M|
[06/03 23:59:35    256s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/03 23:59:35    256s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/03 23:59:35    256s] Info: violation cost 5.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[06/03 23:59:36    260s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:59:36    260s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/03 23:59:36    260s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/03 23:59:36    260s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/03 23:59:36    260s] |   50.27%|     1123|  -2.426|-399.972|   0:00:01.0| 3607.1M|
[06/03 23:59:36    260s] +---------+---------+--------+--------+------------+--------+
[06/03 23:59:36    260s] 
[06/03 23:59:36    260s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:04.1 real=0:00:01.0 mem=3607.1M) ***
[06/03 23:59:36    260s] Bottom Preferred Layer:
[06/03 23:59:36    260s]     None
[06/03 23:59:36    260s] Via Pillar Rule:
[06/03 23:59:36    260s]     None
[06/03 23:59:36    260s] Total-nets :: 13449, Stn-nets :: 1152, ratio :: 8.56569 %, Total-len 434433, Stn-len 53031.5
[06/03 23:59:36    260s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3397.6M, EPOCH TIME: 1717430376.758774
[06/03 23:59:36    260s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.025, MEM:3064.1M, EPOCH TIME: 1717430376.783374
[06/03 23:59:36    260s] TotalInstCnt at PhyDesignMc Destruction: 13,200
[06/03 23:59:36    260s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31065.3
[06/03 23:59:36    260s] *** DrvOpt #1 [finish] : cpu/real = 0:00:08.8/0:00:05.8 (1.5), totSession cpu/real = 0:04:20.9/0:09:07.7 (0.5), mem = 3064.1M
[06/03 23:59:36    260s] 
[06/03 23:59:36    260s] =============================================================================================
[06/03 23:59:36    260s]  Step TAT Report for DrvOpt #1                                                  21.13-s100_1
[06/03 23:59:36    260s] =============================================================================================
[06/03 23:59:36    260s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:59:36    260s] ---------------------------------------------------------------------------------------------
[06/03 23:59:36    260s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.1
[06/03 23:59:36    260s] [ LibAnalyzerInit        ]      1   0:00:03.3  (  56.5 % )     0:00:03.3 /  0:00:03.3    1.0
[06/03 23:59:36    260s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:59:36    260s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.2    1.6
[06/03 23:59:36    260s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.9 % )     0:00:03.3 /  0:00:03.4    1.0
[06/03 23:59:36    260s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:59:36    260s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:01.5 /  0:00:04.1    2.8
[06/03 23:59:36    260s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:59:36    260s] [ OptEval                ]      1   0:00:00.5  (   7.9 % )     0:00:00.5 /  0:00:00.7    1.5
[06/03 23:59:36    260s] [ OptCommit              ]      1   0:00:00.3  (   5.5 % )     0:00:00.3 /  0:00:00.3    1.0
[06/03 23:59:36    260s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   2.3 % )     0:00:00.5 /  0:00:02.3    4.8
[06/03 23:59:36    260s] [ IncrDelayCalc          ]     17   0:00:00.3  (   5.8 % )     0:00:00.3 /  0:00:02.1    6.3
[06/03 23:59:36    260s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    2.8
[06/03 23:59:36    260s] [ IncrTimingUpdate       ]      1   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.8    3.5
[06/03 23:59:36    260s] [ MISC                   ]          0:00:00.7  (  12.8 % )     0:00:00.7 /  0:00:01.0    1.4
[06/03 23:59:36    260s] ---------------------------------------------------------------------------------------------
[06/03 23:59:36    260s]  DrvOpt #1 TOTAL                    0:00:05.8  ( 100.0 % )     0:00:05.8 /  0:00:08.8    1.5
[06/03 23:59:36    260s] ---------------------------------------------------------------------------------------------
[06/03 23:59:36    260s] 
[06/03 23:59:36    260s] GigaOpt HFN: restore maxLocalDensity to 0.98
[06/03 23:59:36    260s] End: GigaOpt high fanout net optimization
[06/03 23:59:36    260s] Begin: GigaOpt DRV Optimization
[06/03 23:59:36    260s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/03 23:59:36    260s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:04:20.9/0:09:07.7 (0.5), mem = 3064.1M
[06/03 23:59:36    260s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/03 23:59:36    260s] Info: 27 io nets excluded
[06/03 23:59:36    260s] Info: 2 clock nets excluded from IPO operation.
[06/03 23:59:36    260s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31065.4
[06/03 23:59:36    260s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/03 23:59:36    260s] ### Creating PhyDesignMc. totSessionCpu=0:04:21 mem=3064.1M
[06/03 23:59:36    260s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/03 23:59:36    260s] OPERPROF: Starting DPlace-Init at level 1, MEM:3064.1M, EPOCH TIME: 1717430376.826456
[06/03 23:59:36    260s] z: 2, totalTracks: 1
[06/03 23:59:36    260s] z: 4, totalTracks: 1
[06/03 23:59:36    260s] z: 6, totalTracks: 1
[06/03 23:59:36    260s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:59:36    260s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3064.1M, EPOCH TIME: 1717430376.842912
[06/03 23:59:36    260s] 
[06/03 23:59:36    260s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:59:36    260s] OPERPROF:     Starting CMU at level 3, MEM:3160.1M, EPOCH TIME: 1717430376.875941
[06/03 23:59:36    260s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3160.1M, EPOCH TIME: 1717430376.877965
[06/03 23:59:36    260s] 
[06/03 23:59:36    260s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:59:36    261s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.038, MEM:3064.1M, EPOCH TIME: 1717430376.881227
[06/03 23:59:36    261s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3064.1M, EPOCH TIME: 1717430376.881388
[06/03 23:59:36    261s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:3064.1M, EPOCH TIME: 1717430376.885504
[06/03 23:59:36    261s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3064.1MB).
[06/03 23:59:36    261s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.063, MEM:3064.1M, EPOCH TIME: 1717430376.889452
[06/03 23:59:36    261s] TotalInstCnt at PhyDesignMc Initialization: 13,200
[06/03 23:59:36    261s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:21 mem=3064.1M
[06/03 23:59:36    261s] ### Creating RouteCongInterface, started
[06/03 23:59:37    261s] 
[06/03 23:59:37    261s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[06/03 23:59:37    261s] 
[06/03 23:59:37    261s] #optDebug: {0, 1.000}
[06/03 23:59:37    261s] ### Creating RouteCongInterface, finished
[06/03 23:59:37    261s] {MG  {5 0 69.8 1.2957} }
[06/03 23:59:37    262s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3443.8M, EPOCH TIME: 1717430377.843329
[06/03 23:59:37    262s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3443.8M, EPOCH TIME: 1717430377.843763
[06/03 23:59:38    262s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/03 23:59:38    262s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:59:38    262s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/03 23:59:38    262s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/03 23:59:38    262s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/03 23:59:38    262s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/03 23:59:38    262s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/03 23:59:38    262s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/03 23:59:38    262s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/03 23:59:38    262s] Info: violation cost 497.235046 (cap = 3.235432, tran = 200.166443, len = 0.000000, fanout load = 291.833344, fanout count = 2.000000, glitch 0.000000)
[06/03 23:59:38    262s] |    20|   491|    -3.67|     6|     6|    -0.77|   175|   175|     0|     0|    -2.43|  -399.97|       0|       0|       0| 50.27%|          |         |
[06/03 23:59:38    266s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:59:39    269s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:59:39    271s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:59:39    271s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/03 23:59:39    271s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/03 23:59:39    271s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/03 23:59:39    271s] |    15|    15|    -3.66|     0|     0|     0.00|     0|     0|     0|     0|    -5.24| -2995.68|     335|     187|     122| 50.45%| 0:00:01.0|  3632.4M|
[06/03 23:59:39    271s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/03 23:59:39    271s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/03 23:59:39    271s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/03 23:59:39    271s] |    15|    15|    -3.66|     0|     0|     0.00|     0|     0|     0|     0|    -5.24| -2995.68|       0|       0|       0| 50.45%| 0:00:00.0|  3632.4M|
[06/03 23:59:39    271s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/03 23:59:39    271s] 
[06/03 23:59:39    271s] ###############################################################################
[06/03 23:59:39    271s] #
[06/03 23:59:39    271s] #  Large fanout net report:  
[06/03 23:59:39    271s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[06/03 23:59:39    271s] #     - current density: 50.45
[06/03 23:59:39    271s] #
[06/03 23:59:39    271s] #  List of high fanout nets:
[06/03 23:59:39    271s] #
[06/03 23:59:39    271s] ###############################################################################
[06/03 23:59:39    271s] Bottom Preferred Layer:
[06/03 23:59:39    271s]     None
[06/03 23:59:39    271s] Via Pillar Rule:
[06/03 23:59:39    271s]     None
[06/03 23:59:39    271s] 
[06/03 23:59:39    271s] 
[06/03 23:59:39    271s] =======================================================================
[06/03 23:59:39    271s]                 Reasons for remaining drv violations
[06/03 23:59:39    271s] =======================================================================
[06/03 23:59:39    271s] *info: Total 15 net(s) have violations which can't be fixed by DRV optimization.
[06/03 23:59:39    271s] 
[06/03 23:59:39    271s] MultiBuffering failure reasons
[06/03 23:59:39    271s] ------------------------------------------------
[06/03 23:59:39    271s] *info:    15 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[06/03 23:59:39    271s] 
[06/03 23:59:39    271s] 
[06/03 23:59:39    271s] *** Finish DRV Fixing (cpu=0:00:08.9 real=0:00:02.0 mem=3632.4M) ***
[06/03 23:59:39    271s] 
[06/03 23:59:39    271s] Total-nets :: 13971, Stn-nets :: 1177, ratio :: 8.42459 %, Total-len 438066, Stn-len 64277.5
[06/03 23:59:39    271s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3423.0M, EPOCH TIME: 1717430379.867307
[06/03 23:59:39    271s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.022, MEM:3095.4M, EPOCH TIME: 1717430379.889086
[06/03 23:59:39    271s] TotalInstCnt at PhyDesignMc Destruction: 13,722
[06/03 23:59:39    271s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31065.4
[06/03 23:59:39    271s] *** DrvOpt #2 [finish] : cpu/real = 0:00:10.6/0:00:03.1 (3.4), totSession cpu/real = 0:04:31.5/0:09:10.8 (0.5), mem = 3095.4M
[06/03 23:59:39    271s] 
[06/03 23:59:39    271s] =============================================================================================
[06/03 23:59:39    271s]  Step TAT Report for DrvOpt #2                                                  21.13-s100_1
[06/03 23:59:39    271s] =============================================================================================
[06/03 23:59:39    271s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 23:59:39    271s] ---------------------------------------------------------------------------------------------
[06/03 23:59:39    271s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.0
[06/03 23:59:39    271s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:59:39    271s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.2    1.6
[06/03 23:59:39    271s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    1.4
[06/03 23:59:39    271s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:59:39    271s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.3 % )     0:00:01.8 /  0:00:08.4    4.8
[06/03 23:59:39    271s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 23:59:39    271s] [ OptEval                ]      5   0:00:00.2  (   7.2 % )     0:00:00.2 /  0:00:01.5    6.7
[06/03 23:59:39    271s] [ OptCommit              ]      5   0:00:00.2  (   6.9 % )     0:00:00.2 /  0:00:00.2    0.9
[06/03 23:59:39    271s] [ PostCommitDelayUpdate  ]      4   0:00:00.2  (   6.3 % )     0:00:01.0 /  0:00:05.1    5.1
[06/03 23:59:39    271s] [ IncrDelayCalc          ]     52   0:00:00.8  (  25.7 % )     0:00:00.8 /  0:00:04.9    6.1
[06/03 23:59:39    271s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.3    6.2
[06/03 23:59:39    271s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    1.7
[06/03 23:59:39    271s] [ IncrTimingUpdate       ]      4   0:00:00.3  (  10.2 % )     0:00:00.3 /  0:00:01.6    5.1
[06/03 23:59:39    271s] [ MISC                   ]          0:00:01.0  (  31.3 % )     0:00:01.0 /  0:00:01.4    1.5
[06/03 23:59:39    271s] ---------------------------------------------------------------------------------------------
[06/03 23:59:39    271s]  DrvOpt #2 TOTAL                    0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:10.6    3.4
[06/03 23:59:39    271s] ---------------------------------------------------------------------------------------------
[06/03 23:59:39    271s] 
[06/03 23:59:39    271s] End: GigaOpt DRV Optimization
[06/03 23:59:39    271s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/03 23:59:39    271s] **optDesign ... cpu = 0:00:53, real = 0:00:30, mem = 2097.0M, totSessionCpu=0:04:31 **
[06/03 23:59:40    271s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/03 23:59:40    271s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:59:40    271s] 
[06/03 23:59:40    271s] Active setup views:
[06/03 23:59:40    271s]  av_scan_mode_max
[06/03 23:59:40    271s]   Dominating endpoints: 0
[06/03 23:59:40    271s]   Dominating TNS: -0.000
[06/03 23:59:40    271s] 
[06/03 23:59:40    271s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/03 23:59:40    271s] Deleting Lib Analyzer.
[06/03 23:59:40    271s] Begin: GigaOpt Global Optimization
[06/03 23:59:40    271s] *info: use new DP (enabled)
[06/03 23:59:40    271s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[06/03 23:59:40    271s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/03 23:59:40    271s] Info: 27 io nets excluded
[06/03 23:59:40    271s] Info: 2 clock nets excluded from IPO operation.
[06/03 23:59:40    271s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:04:31.8/0:09:11.0 (0.5), mem = 3265.7M
[06/03 23:59:40    271s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31065.5
[06/03 23:59:40    271s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/03 23:59:40    271s] ### Creating PhyDesignMc. totSessionCpu=0:04:32 mem=3265.7M
[06/03 23:59:40    271s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/03 23:59:40    271s] OPERPROF: Starting DPlace-Init at level 1, MEM:3265.7M, EPOCH TIME: 1717430380.162382
[06/03 23:59:40    271s] z: 2, totalTracks: 1
[06/03 23:59:40    271s] z: 4, totalTracks: 1
[06/03 23:59:40    271s] z: 6, totalTracks: 1
[06/03 23:59:40    271s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/03 23:59:40    271s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3265.7M, EPOCH TIME: 1717430380.181611
[06/03 23:59:40    271s] 
[06/03 23:59:40    271s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/03 23:59:40    271s] OPERPROF:     Starting CMU at level 3, MEM:3363.2M, EPOCH TIME: 1717430380.223126
[06/03 23:59:40    271s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:3395.2M, EPOCH TIME: 1717430380.227605
[06/03 23:59:40    271s] 
[06/03 23:59:40    271s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 23:59:40    271s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.050, MEM:3267.1M, EPOCH TIME: 1717430380.231301
[06/03 23:59:40    271s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3267.1M, EPOCH TIME: 1717430380.231435
[06/03 23:59:40    271s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.005, MEM:3267.1M, EPOCH TIME: 1717430380.235988
[06/03 23:59:40    271s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3267.1MB).
[06/03 23:59:40    271s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.079, MEM:3267.1M, EPOCH TIME: 1717430380.241327
[06/03 23:59:40    272s] TotalInstCnt at PhyDesignMc Initialization: 13,722
[06/03 23:59:40    272s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:32 mem=3267.2M
[06/03 23:59:40    272s] ### Creating RouteCongInterface, started
[06/03 23:59:40    272s] 
[06/03 23:59:40    272s] Creating Lib Analyzer ...
[06/03 23:59:40    272s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[06/03 23:59:40    272s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/03 23:59:40    272s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[06/03 23:59:40    272s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[06/03 23:59:40    272s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[06/03 23:59:40    272s] 
[06/03 23:59:40    272s] {RT RC_worst 0 6 6 {5 0} 1}
[06/03 23:59:43    275s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:35 mem=3267.2M
[06/03 23:59:43    275s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:35 mem=3267.2M
[06/03 23:59:43    275s] Creating Lib Analyzer, finished. 
[06/03 23:59:43    275s] 
[06/03 23:59:43    275s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[06/03 23:59:43    275s] 
[06/03 23:59:43    275s] #optDebug: {0, 1.000}
[06/03 23:59:43    275s] ### Creating RouteCongInterface, finished
[06/03 23:59:43    275s] {MG  {5 0 69.8 1.2957} }
[06/03 23:59:44    276s] *info: 27 io nets excluded
[06/03 23:59:44    276s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/03 23:59:44    276s] *info: 2 clock nets excluded
[06/03 23:59:44    276s] *info: 180 no-driver nets excluded.
[06/03 23:59:44    276s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3494.2M, EPOCH TIME: 1717430384.942065
[06/03 23:59:44    276s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:3494.2M, EPOCH TIME: 1717430384.942709
[06/03 23:59:45    276s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[06/03 23:59:45    277s] Info: End MT loop @oiCellDelayCachingJob.
[06/03 23:59:45    277s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/03 23:59:45    277s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:59:45    277s] ** GigaOpt Global Opt WNS Slack -5.242  TNS Slack -2995.679 
[06/03 23:59:45    277s] +--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/03 23:59:45    277s] |  WNS   |   TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|               End Point                |
[06/03 23:59:45    277s] +--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/03 23:59:45    277s] |  -5.242|-2995.679|   50.45%|   0:00:00.0| 3494.2M|av_scan_mode_max|  default| Top_in/data_0_r_reg[1]/D               |
[06/03 23:59:47    294s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:59:47    294s] |  -5.242|-2962.977|   50.42%|   0:00:02.0| 3765.0M|av_scan_mode_max|  default| Top_in/data_0_r_reg[1]/D               |
[06/03 23:59:48    296s] |  -5.242|-2957.978|   50.42%|   0:00:01.0| 3774.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[1]/D               |
[06/03 23:59:48    298s] |  -5.242|-2957.978|   50.42%|   0:00:00.0| 3774.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[1]/D               |
[06/03 23:59:50    308s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:59:50    308s] |  -2.316| -478.324|   50.49%|   0:00:02.0| 3774.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
[06/03 23:59:52    323s] |  -2.316| -467.853|   50.49%|   0:00:02.0| 3784.0M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
[06/03 23:59:52    324s] |  -2.316| -466.367|   50.49%|   0:00:00.0| 3784.0M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
[06/03 23:59:52    325s] |  -2.316| -466.367|   50.49%|   0:00:00.0| 3784.0M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
[06/03 23:59:53    329s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:59:53    329s] |  -1.409| -154.559|   50.58%|   0:00:01.0| 3790.0M|av_scan_mode_max|  default| Top_in/data_0_r_reg[1]/D               |
[06/03 23:59:54    337s] |  -1.409| -152.131|   50.59%|   0:00:01.0| 3791.8M|av_scan_mode_max|  default| Top_in/data_0_r_reg[1]/D               |
[06/03 23:59:55    338s] |  -1.409| -152.131|   50.59%|   0:00:01.0| 3792.8M|av_scan_mode_max|  default| Top_in/data_0_r_reg[1]/D               |
[06/03 23:59:55    339s] |  -1.409| -152.131|   50.59%|   0:00:00.0| 3792.8M|av_scan_mode_max|  default| Top_in/data_0_r_reg[1]/D               |
[06/03 23:59:55    342s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:59:55    342s] |  -1.147|  -77.272|   50.67%|   0:00:00.0| 3792.8M|av_scan_mode_max|  default| Top_in/data_1_r_reg[34]/D              |
[06/03 23:59:56    348s] |  -1.147|  -75.872|   50.67%|   0:00:01.0| 3794.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[34]/D              |
[06/03 23:59:56    349s] |  -1.147|  -75.872|   50.67%|   0:00:00.0| 3794.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[34]/D              |
[06/03 23:59:56    349s] |  -1.147|  -75.872|   50.67%|   0:00:00.0| 3794.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[34]/D              |
[06/03 23:59:57    351s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:59:57    351s] |  -0.792|  -58.527|   50.72%|   0:00:01.0| 3794.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[34]/D              |
[06/03 23:59:58    355s] |  -0.792|  -57.786|   50.72%|   0:00:01.0| 3795.8M|av_scan_mode_max|  default| Top_in/data_1_r_reg[34]/D              |
[06/03 23:59:58    356s] |  -0.792|  -57.786|   50.72%|   0:00:00.0| 3795.8M|av_scan_mode_max|  default| Top_in/data_1_r_reg[34]/D              |
[06/03 23:59:58    356s] |  -0.792|  -57.786|   50.72%|   0:00:00.0| 3795.8M|av_scan_mode_max|  default| Top_in/data_1_r_reg[34]/D              |
[06/03 23:59:58    358s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/03 23:59:58    358s] |  -0.740|  -52.919|   50.75%|   0:00:00.0| 3795.8M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
[06/03 23:59:59    362s] |  -0.740|  -51.999|   50.75%|   0:00:01.0| 3799.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
[06/03 23:59:59    363s] |  -0.740|  -51.999|   50.75%|   0:00:00.0| 3799.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
[06/03 23:59:59    363s] |  -0.740|  -51.999|   50.75%|   0:00:00.0| 3799.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
[06/03 23:59:59    364s] |  -0.701|  -49.807|   50.77%|   0:00:00.0| 3799.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
[06/04 00:00:00    368s] |  -0.701|  -50.098|   50.77%|   0:00:01.0| 3800.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
[06/04 00:00:00    369s] |  -0.701|  -50.098|   50.77%|   0:00:00.0| 3800.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
[06/04 00:00:00    369s] |  -0.701|  -50.098|   50.77%|   0:00:00.0| 3800.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
[06/04 00:00:00    371s] |  -0.701|  -47.984|   50.80%|   0:00:00.0| 3800.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
[06/04 00:00:01    373s] |  -0.701|  -47.984|   50.80%|   0:00:01.0| 3801.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
[06/04 00:00:01    373s] +--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/04 00:00:01    373s] 
[06/04 00:00:01    373s] *** Finish pre-CTS Global Setup Fixing (cpu=0:01:36 real=0:00:16.0 mem=3801.3M) ***
[06/04 00:00:01    373s] 
[06/04 00:00:01    373s] *** Finish pre-CTS Setup Fixing (cpu=0:01:36 real=0:00:16.0 mem=3801.3M) ***
[06/04 00:00:01    373s] Bottom Preferred Layer:
[06/04 00:00:01    373s]     None
[06/04 00:00:01    373s] Via Pillar Rule:
[06/04 00:00:01    373s]     None
[06/04 00:00:01    373s] ** GigaOpt Global Opt End WNS Slack -0.701  TNS Slack -47.984 
[06/04 00:00:01    373s] Total-nets :: 14058, Stn-nets :: 1357, ratio :: 9.65287 %, Total-len 439854, Stn-len 74432.6
[06/04 00:00:01    373s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3591.9M, EPOCH TIME: 1717430401.454573
[06/04 00:00:01    373s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.040, MEM:3263.3M, EPOCH TIME: 1717430401.494647
[06/04 00:00:01    373s] TotalInstCnt at PhyDesignMc Destruction: 13,809
[06/04 00:00:01    373s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31065.5
[06/04 00:00:01    373s] *** GlobalOpt #1 [finish] : cpu/real = 0:01:41.9/0:00:21.3 (4.8), totSession cpu/real = 0:06:13.6/0:09:32.4 (0.7), mem = 3263.3M
[06/04 00:00:01    373s] 
[06/04 00:00:01    373s] =============================================================================================
[06/04 00:00:01    373s]  Step TAT Report for GlobalOpt #1                                               21.13-s100_1
[06/04 00:00:01    373s] =============================================================================================
[06/04 00:00:01    373s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 00:00:01    373s] ---------------------------------------------------------------------------------------------
[06/04 00:00:01    373s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.2
[06/04 00:00:01    373s] [ LibAnalyzerInit        ]      1   0:00:03.3  (  15.6 % )     0:00:03.3 /  0:00:03.4    1.0
[06/04 00:00:01    373s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:00:01    373s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.3    1.6
[06/04 00:00:01    373s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:03.4 /  0:00:03.4    1.0
[06/04 00:00:01    373s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:00:01    373s] [ BottleneckAnalyzerInit ]      8   0:00:02.6  (  12.1 % )     0:00:02.6 /  0:00:15.2    5.9
[06/04 00:00:01    373s] [ TransformInit          ]      1   0:00:01.2  (   5.7 % )     0:00:01.2 /  0:00:01.2    1.0
[06/04 00:00:01    373s] [ OptSingleIteration     ]     29   0:00:00.2  (   0.9 % )     0:00:13.2 /  0:01:20.6    6.1
[06/04 00:00:01    373s] [ OptGetWeight           ]     29   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[06/04 00:00:01    373s] [ OptEval                ]     29   0:00:05.8  (  27.0 % )     0:00:05.8 /  0:00:44.0    7.6
[06/04 00:00:01    373s] [ OptCommit              ]     29   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    0.9
[06/04 00:00:01    373s] [ PostCommitDelayUpdate  ]     29   0:00:00.5  (   2.1 % )     0:00:02.0 /  0:00:07.5    3.7
[06/04 00:00:01    373s] [ IncrDelayCalc          ]    179   0:00:01.5  (   7.2 % )     0:00:01.5 /  0:00:07.1    4.6
[06/04 00:00:01    373s] [ SetupOptGetWorkingSet  ]     29   0:00:01.7  (   7.9 % )     0:00:01.7 /  0:00:10.2    6.1
[06/04 00:00:01    373s] [ SetupOptGetActiveNode  ]     29   0:00:00.4  (   1.7 % )     0:00:00.4 /  0:00:02.5    6.9
[06/04 00:00:01    373s] [ SetupOptSlackGraph     ]     29   0:00:01.9  (   8.9 % )     0:00:01.9 /  0:00:11.4    6.0
[06/04 00:00:01    373s] [ IncrTimingUpdate       ]     16   0:00:00.9  (   4.0 % )     0:00:00.9 /  0:00:04.4    5.1
[06/04 00:00:01    373s] [ MISC                   ]          0:00:00.6  (   2.9 % )     0:00:00.6 /  0:00:01.0    1.7
[06/04 00:00:01    373s] ---------------------------------------------------------------------------------------------
[06/04 00:00:01    373s]  GlobalOpt #1 TOTAL                 0:00:21.3  ( 100.0 % )     0:00:21.3 /  0:01:41.9    4.8
[06/04 00:00:01    373s] ---------------------------------------------------------------------------------------------
[06/04 00:00:01    373s] 
[06/04 00:00:01    373s] End: GigaOpt Global Optimization
[06/04 00:00:01    373s] *** Timing NOT met, worst failing slack is -0.701
[06/04 00:00:01    373s] *** Check timing (0:00:00.0)
[06/04 00:00:01    373s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/04 00:00:01    373s] Deleting Lib Analyzer.
[06/04 00:00:01    373s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[06/04 00:00:01    373s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/04 00:00:01    373s] Info: 27 io nets excluded
[06/04 00:00:01    373s] Info: 2 clock nets excluded from IPO operation.
[06/04 00:00:01    373s] ### Creating LA Mngr. totSessionCpu=0:06:14 mem=3263.3M
[06/04 00:00:01    373s] ### Creating LA Mngr, finished. totSessionCpu=0:06:14 mem=3263.3M
[06/04 00:00:01    373s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/04 00:00:01    373s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 00:00:01    373s] ### Creating PhyDesignMc. totSessionCpu=0:06:14 mem=3612.5M
[06/04 00:00:01    373s] OPERPROF: Starting DPlace-Init at level 1, MEM:3612.5M, EPOCH TIME: 1717430401.605781
[06/04 00:00:01    373s] z: 2, totalTracks: 1
[06/04 00:00:01    373s] z: 4, totalTracks: 1
[06/04 00:00:01    373s] z: 6, totalTracks: 1
[06/04 00:00:01    373s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:00:01    373s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3612.5M, EPOCH TIME: 1717430401.622738
[06/04 00:00:01    373s] 
[06/04 00:00:01    373s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:00:01    373s] OPERPROF:     Starting CMU at level 3, MEM:3740.5M, EPOCH TIME: 1717430401.655685
[06/04 00:00:01    373s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.009, MEM:3772.5M, EPOCH TIME: 1717430401.664925
[06/04 00:00:01    373s] 
[06/04 00:00:01    373s] Bad Lib Cell Checking (CMU) is done! (0)
[06/04 00:00:01    373s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.046, MEM:3644.5M, EPOCH TIME: 1717430401.668931
[06/04 00:00:01    373s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3644.5M, EPOCH TIME: 1717430401.669080
[06/04 00:00:01    373s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.004, MEM:3644.5M, EPOCH TIME: 1717430401.673377
[06/04 00:00:01    373s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3644.5MB).
[06/04 00:00:01    373s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.072, MEM:3644.5M, EPOCH TIME: 1717430401.677742
[06/04 00:00:01    373s] TotalInstCnt at PhyDesignMc Initialization: 13,809
[06/04 00:00:01    373s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:14 mem=3644.5M
[06/04 00:00:01    373s] Begin: Area Reclaim Optimization
[06/04 00:00:01    373s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:06:14.0/0:09:32.6 (0.7), mem = 3644.5M
[06/04 00:00:01    373s] 
[06/04 00:00:01    373s] Creating Lib Analyzer ...
[06/04 00:00:01    374s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[06/04 00:00:01    374s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/04 00:00:01    374s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[06/04 00:00:01    374s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[06/04 00:00:01    374s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[06/04 00:00:01    374s] 
[06/04 00:00:01    374s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 00:00:04    377s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:17 mem=3646.5M
[06/04 00:00:05    377s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:17 mem=3646.5M
[06/04 00:00:05    377s] Creating Lib Analyzer, finished. 
[06/04 00:00:05    377s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31065.6
[06/04 00:00:05    377s] ### Creating RouteCongInterface, started
[06/04 00:00:05    377s] 
[06/04 00:00:05    377s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[06/04 00:00:05    377s] 
[06/04 00:00:05    377s] #optDebug: {0, 1.000}
[06/04 00:00:05    377s] ### Creating RouteCongInterface, finished
[06/04 00:00:05    377s] {MG  {5 0 69.8 1.2957} }
[06/04 00:00:05    378s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3646.5M, EPOCH TIME: 1717430405.731349
[06/04 00:00:05    378s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:3646.5M, EPOCH TIME: 1717430405.732000
[06/04 00:00:05    378s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/04 00:00:05    378s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:05    378s] Reclaim Optimization WNS Slack -0.701  TNS Slack -47.984 Density 50.80
[06/04 00:00:05    378s] +---------+---------+--------+--------+------------+--------+
[06/04 00:00:05    378s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/04 00:00:05    378s] +---------+---------+--------+--------+------------+--------+
[06/04 00:00:05    378s] |   50.80%|        -|  -0.701| -47.984|   0:00:00.0| 3646.5M|
[06/04 00:00:06    380s] |   50.80%|        0|  -0.701| -47.984|   0:00:01.0| 3657.2M|
[06/04 00:00:06    380s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[06/04 00:00:06    380s] |   50.80%|        0|  -0.701| -47.984|   0:00:00.0| 3657.2M|
[06/04 00:00:06    381s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:06    382s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:06    382s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:06    382s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:07    383s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:07    385s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:07    386s] |   50.65%|       69|  -0.701| -47.954|   0:00:01.0| 3812.8M|
[06/04 00:00:08    388s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:08    391s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:08    391s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:09    393s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:09    395s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:10    397s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:10    399s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:11    402s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:11    404s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:11    406s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:12    408s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:12    410s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:13    412s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:13    413s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:13    415s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:14    418s] |   46.47%|     3138|  -0.673| -43.571|   0:00:07.0| 3822.9M|
[06/04 00:00:14    419s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:15    420s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:15    420s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:15    421s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:15    422s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:16    423s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:16    424s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:16    425s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:16    426s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:16    426s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:17    427s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:17    427s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:17    428s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:17    429s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:18    430s] |   45.91%|      565|  -0.673| -43.090|   0:00:04.0| 3822.9M|
[06/04 00:00:18    432s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:19    433s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:19    433s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:00:19    434s] |   45.82%|      101|  -0.673| -43.058|   0:00:01.0| 3822.9M|
[06/04 00:00:20    434s] |   45.80%|       18|  -0.673| -43.058|   0:00:01.0| 3822.9M|
[06/04 00:00:20    435s] |   45.80%|        4|  -0.673| -43.058|   0:00:00.0| 3822.9M|
[06/04 00:00:20    435s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[06/04 00:00:20    435s] |   45.80%|        0|  -0.673| -43.058|   0:00:00.0| 3822.9M|
[06/04 00:00:20    435s] +---------+---------+--------+--------+------------+--------+
[06/04 00:00:20    435s] Reclaim Optimization End WNS Slack -0.673  TNS Slack -43.058 Density 45.80
[06/04 00:00:20    435s] 
[06/04 00:00:20    435s] ** Summary: Restruct = 0 Buffer Deletion = 19 Declone = 54 Resize = 3693 **
[06/04 00:00:20    435s] --------------------------------------------------------------
[06/04 00:00:20    435s] |                                   | Total     | Sequential |
[06/04 00:00:20    435s] --------------------------------------------------------------
[06/04 00:00:20    435s] | Num insts resized                 |    3304  |     107    |
[06/04 00:00:20    435s] | Num insts undone                  |     111  |      11    |
[06/04 00:00:20    435s] | Num insts Downsized               |    3304  |     107    |
[06/04 00:00:20    435s] | Num insts Samesized               |       0  |       0    |
[06/04 00:00:20    435s] | Num insts Upsized                 |       0  |       0    |
[06/04 00:00:20    435s] | Num multiple commits+uncommits    |     433  |       -    |
[06/04 00:00:20    435s] --------------------------------------------------------------
[06/04 00:00:20    435s] Bottom Preferred Layer:
[06/04 00:00:20    435s]     None
[06/04 00:00:20    435s] Via Pillar Rule:
[06/04 00:00:20    435s]     None
[06/04 00:00:20    435s] 
[06/04 00:00:20    435s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[06/04 00:00:20    435s] End: Core Area Reclaim Optimization (cpu = 0:01:01) (real = 0:00:19.0) **
[06/04 00:00:20    435s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31065.6
[06/04 00:00:20    435s] *** AreaOpt #1 [finish] : cpu/real = 0:01:01.2/0:00:18.6 (3.3), totSession cpu/real = 0:07:15.2/0:09:51.3 (0.7), mem = 3822.9M
[06/04 00:00:20    435s] 
[06/04 00:00:20    435s] =============================================================================================
[06/04 00:00:20    435s]  Step TAT Report for AreaOpt #1                                                 21.13-s100_1
[06/04 00:00:20    435s] =============================================================================================
[06/04 00:00:20    435s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 00:00:20    435s] ---------------------------------------------------------------------------------------------
[06/04 00:00:20    435s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.2
[06/04 00:00:20    435s] [ LibAnalyzerInit        ]      1   0:00:03.2  (  17.4 % )     0:00:03.2 /  0:00:03.3    1.0
[06/04 00:00:20    435s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:00:20    435s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.2
[06/04 00:00:20    435s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:00:20    435s] [ OptSingleIteration     ]      9   0:00:00.3  (   1.8 % )     0:00:14.0 /  0:00:56.5    4.0
[06/04 00:00:20    435s] [ OptGetWeight           ]    224   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.8
[06/04 00:00:20    435s] [ OptEval                ]    224   0:00:02.6  (  14.2 % )     0:00:02.6 /  0:00:17.8    6.7
[06/04 00:00:20    435s] [ OptCommit              ]    224   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.4    1.2
[06/04 00:00:20    435s] [ PostCommitDelayUpdate  ]    266   0:00:01.6  (   8.4 % )     0:00:07.0 /  0:00:21.7    3.1
[06/04 00:00:20    435s] [ IncrDelayCalc          ]    794   0:00:05.4  (  29.1 % )     0:00:05.4 /  0:00:20.1    3.7
[06/04 00:00:20    435s] [ IncrTimingUpdate       ]    138   0:00:03.7  (  20.0 % )     0:00:03.7 /  0:00:16.0    4.3
[06/04 00:00:20    435s] [ MISC                   ]          0:00:01.2  (   6.7 % )     0:00:01.2 /  0:00:01.2    1.0
[06/04 00:00:20    435s] ---------------------------------------------------------------------------------------------
[06/04 00:00:20    435s]  AreaOpt #1 TOTAL                   0:00:18.6  ( 100.0 % )     0:00:18.6 /  0:01:01.2    3.3
[06/04 00:00:20    435s] ---------------------------------------------------------------------------------------------
[06/04 00:00:20    435s] 
[06/04 00:00:20    435s] Executing incremental physical updates
[06/04 00:00:20    435s] Executing incremental physical updates
[06/04 00:00:20    435s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3611.9M, EPOCH TIME: 1717430420.382731
[06/04 00:00:20    435s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.030, MEM:3290.4M, EPOCH TIME: 1717430420.412465
[06/04 00:00:20    435s] TotalInstCnt at PhyDesignMc Destruction: 13,736
[06/04 00:00:20    435s] End: Area Reclaim Optimization (cpu=0:01:01, real=0:00:19, mem=3290.40M, totSessionCpu=0:07:15).
[06/04 00:00:20    435s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3290.4M, EPOCH TIME: 1717430420.691259
[06/04 00:00:20    435s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.036, MEM:3290.4M, EPOCH TIME: 1717430420.727455
[06/04 00:00:20    435s] **INFO: Flow update: Design is easy to close.
[06/04 00:00:20    435s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:07:15.6/0:09:51.6 (0.7), mem = 3290.4M
[06/04 00:00:20    435s] 
[06/04 00:00:20    435s] *** Start incrementalPlace ***
[06/04 00:00:20    435s] User Input Parameters:
[06/04 00:00:20    435s] - Congestion Driven    : On
[06/04 00:00:20    435s] - Timing Driven        : On
[06/04 00:00:20    435s] - Area-Violation Based : On
[06/04 00:00:20    435s] - Start Rollback Level : -5
[06/04 00:00:20    435s] - Legalized            : On
[06/04 00:00:20    435s] - Window Based         : Off
[06/04 00:00:20    435s] - eDen incr mode       : Off
[06/04 00:00:20    435s] - Small incr mode      : Off
[06/04 00:00:20    435s] 
[06/04 00:00:20    435s] no activity file in design. spp won't run.
[06/04 00:00:20    435s] Effort level <high> specified for reg2reg path_group
[06/04 00:00:21    436s] No Views given, use default active views for adaptive view pruning
[06/04 00:00:21    436s] SKP will enable view:
[06/04 00:00:21    436s]   av_scan_mode_max
[06/04 00:00:21    436s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3294.4M, EPOCH TIME: 1717430421.174871
[06/04 00:00:21    436s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.016, MEM:3294.4M, EPOCH TIME: 1717430421.190473
[06/04 00:00:21    436s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3294.4M, EPOCH TIME: 1717430421.190619
[06/04 00:00:21    436s] Starting Early Global Route congestion estimation: mem = 3294.4M
[06/04 00:00:21    436s] (I)      ==================== Layers =====================
[06/04 00:00:21    436s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:00:21    436s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/04 00:00:21    436s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:00:21    436s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/04 00:00:21    436s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/04 00:00:21    436s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/04 00:00:21    436s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/04 00:00:21    436s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/04 00:00:21    436s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/04 00:00:21    436s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/04 00:00:21    436s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/04 00:00:21    436s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/04 00:00:21    436s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/04 00:00:21    436s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/04 00:00:21    436s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:00:21    436s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/04 00:00:21    436s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:00:21    436s] (I)      Started Import and model ( Curr Mem: 3294.41 MB )
[06/04 00:00:21    436s] (I)      Default pattern map key = CHIP_default.
[06/04 00:00:21    436s] (I)      == Non-default Options ==
[06/04 00:00:21    436s] (I)      Maximum routing layer                              : 6
[06/04 00:00:21    436s] (I)      Number of threads                                  : 8
[06/04 00:00:21    436s] (I)      Use non-blocking free Dbs wires                    : false
[06/04 00:00:21    436s] (I)      Method to set GCell size                           : row
[06/04 00:00:21    436s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/04 00:00:21    436s] (I)      Use row-based GCell size
[06/04 00:00:21    436s] (I)      Use row-based GCell align
[06/04 00:00:21    436s] (I)      layer 0 area = 176400
[06/04 00:00:21    436s] (I)      layer 1 area = 194000
[06/04 00:00:21    436s] (I)      layer 2 area = 194000
[06/04 00:00:21    436s] (I)      layer 3 area = 194000
[06/04 00:00:21    436s] (I)      layer 4 area = 194000
[06/04 00:00:21    436s] (I)      layer 5 area = 9000000
[06/04 00:00:21    436s] (I)      GCell unit size   : 5040
[06/04 00:00:21    436s] (I)      GCell multiplier  : 1
[06/04 00:00:21    436s] (I)      GCell row height  : 5040
[06/04 00:00:21    436s] (I)      Actual row height : 5040
[06/04 00:00:21    436s] (I)      GCell align ref   : 220100 220200
[06/04 00:00:21    436s] [NR-eGR] Track table information for default rule: 
[06/04 00:00:21    436s] [NR-eGR] metal1 has single uniform track structure
[06/04 00:00:21    436s] [NR-eGR] metal2 has single uniform track structure
[06/04 00:00:21    436s] [NR-eGR] metal3 has single uniform track structure
[06/04 00:00:21    436s] [NR-eGR] metal4 has single uniform track structure
[06/04 00:00:21    436s] [NR-eGR] metal5 has single uniform track structure
[06/04 00:00:21    436s] [NR-eGR] metal6 has single uniform track structure
[06/04 00:00:21    436s] (I)      =================== Default via ====================
[06/04 00:00:21    436s] (I)      +---+------------------+---------------------------+
[06/04 00:00:21    436s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut           |
[06/04 00:00:21    436s] (I)      +---+------------------+---------------------------+
[06/04 00:00:21    436s] (I)      | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[06/04 00:00:21    436s] (I)      | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[06/04 00:00:21    436s] (I)      | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[06/04 00:00:21    436s] (I)      | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[06/04 00:00:21    436s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[06/04 00:00:21    436s] (I)      +---+------------------+---------------------------+
[06/04 00:00:21    436s] [NR-eGR] Read 32964 PG shapes
[06/04 00:00:21    436s] [NR-eGR] Read 0 clock shapes
[06/04 00:00:21    436s] [NR-eGR] Read 0 other shapes
[06/04 00:00:21    436s] [NR-eGR] #Routing Blockages  : 0
[06/04 00:00:21    436s] [NR-eGR] #Instance Blockages : 3163
[06/04 00:00:21    436s] [NR-eGR] #PG Blockages       : 32964
[06/04 00:00:21    436s] [NR-eGR] #Halo Blockages     : 0
[06/04 00:00:21    436s] [NR-eGR] #Boundary Blockages : 0
[06/04 00:00:21    436s] [NR-eGR] #Clock Blockages    : 0
[06/04 00:00:21    436s] [NR-eGR] #Other Blockages    : 0
[06/04 00:00:21    436s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/04 00:00:21    436s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 00:00:21    436s] [NR-eGR] Read 13985 nets ( ignored 0 )
[06/04 00:00:21    436s] (I)      early_global_route_priority property id does not exist.
[06/04 00:00:21    436s] (I)      Read Num Blocks=36127  Num Prerouted Wires=0  Num CS=0
[06/04 00:00:21    436s] (I)      Layer 1 (V) : #blockages 12465 : #preroutes 0
[06/04 00:00:21    436s] (I)      Layer 2 (H) : #blockages 12465 : #preroutes 0
[06/04 00:00:21    436s] (I)      Layer 3 (V) : #blockages 8269 : #preroutes 0
[06/04 00:00:21    436s] (I)      Layer 4 (H) : #blockages 2461 : #preroutes 0
[06/04 00:00:21    436s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/04 00:00:21    436s] (I)      Number of ignored nets                =      0
[06/04 00:00:21    436s] (I)      Number of connected nets              =      0
[06/04 00:00:21    436s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/04 00:00:21    436s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/04 00:00:21    436s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/04 00:00:21    436s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/04 00:00:21    436s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/04 00:00:21    436s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/04 00:00:21    436s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/04 00:00:21    436s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/04 00:00:21    436s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 00:00:21    436s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/04 00:00:21    436s] (I)      Ndr track 0 does not exist
[06/04 00:00:21    436s] (I)      ---------------------Grid Graph Info--------------------
[06/04 00:00:21    436s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/04 00:00:21    436s] (I)      Core area           : (220100, 220200) - (1129640, 1129960)
[06/04 00:00:21    436s] (I)      Site width          :   620  (dbu)
[06/04 00:00:21    436s] (I)      Row height          :  5040  (dbu)
[06/04 00:00:21    436s] (I)      GCell row height    :  5040  (dbu)
[06/04 00:00:21    436s] (I)      GCell width         :  5040  (dbu)
[06/04 00:00:21    436s] (I)      GCell height        :  5040  (dbu)
[06/04 00:00:21    436s] (I)      Grid                :   268   268     6
[06/04 00:00:21    436s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/04 00:00:21    436s] (I)      Vertical capacity   :     0  5040     0  5040     0  5040
[06/04 00:00:21    436s] (I)      Horizontal capacity :     0     0  5040     0  5040     0
[06/04 00:00:21    436s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/04 00:00:21    436s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/04 00:00:21    436s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/04 00:00:21    436s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/04 00:00:21    436s] (I)      First track coord   :   400   310   400   310   400  2170
[06/04 00:00:21    436s] (I)      Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[06/04 00:00:21    436s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/04 00:00:21    436s] (I)      Num of masks        :     1     1     1     1     1     1
[06/04 00:00:21    436s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/04 00:00:21    436s] (I)      --------------------------------------------------------
[06/04 00:00:21    436s] 
[06/04 00:00:21    436s] [NR-eGR] ============ Routing rule table ============
[06/04 00:00:21    436s] [NR-eGR] Rule id: 0  Nets: 13958
[06/04 00:00:21    436s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/04 00:00:21    436s] (I)                    Layer    2    3    4    5     6 
[06/04 00:00:21    436s] (I)                    Pitch  620  560  620  560  2480 
[06/04 00:00:21    436s] (I)             #Used tracks    1    1    1    1     1 
[06/04 00:00:21    436s] (I)       #Fully used tracks    1    1    1    1     1 
[06/04 00:00:21    436s] [NR-eGR] ========================================
[06/04 00:00:21    436s] [NR-eGR] 
[06/04 00:00:21    436s] (I)      =============== Blocked Tracks ===============
[06/04 00:00:21    436s] (I)      +-------+---------+----------+---------------+
[06/04 00:00:21    436s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/04 00:00:21    436s] (I)      +-------+---------+----------+---------------+
[06/04 00:00:21    436s] (I)      |     1 |       0 |        0 |         0.00% |
[06/04 00:00:21    436s] (I)      |     2 |  583436 |   262257 |        44.95% |
[06/04 00:00:21    436s] (I)      |     3 |  646148 |   255775 |        39.58% |
[06/04 00:00:21    436s] (I)      |     4 |  583436 |   274012 |        46.97% |
[06/04 00:00:21    436s] (I)      |     5 |  646148 |   296409 |        45.87% |
[06/04 00:00:21    436s] (I)      |     6 |  145792 |    55402 |        38.00% |
[06/04 00:00:21    436s] (I)      +-------+---------+----------+---------------+
[06/04 00:00:21    436s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3304.73 MB )
[06/04 00:00:21    436s] (I)      Reset routing kernel
[06/04 00:00:21    436s] (I)      Started Global Routing ( Curr Mem: 3304.73 MB )
[06/04 00:00:21    436s] (I)      totalPins=44429  totalGlobalPin=42491 (95.64%)
[06/04 00:00:21    436s] (I)      total 2D Cap : 1495484 = (746789 H, 748695 V)
[06/04 00:00:21    436s] [NR-eGR] Layer group 1: route 13958 net(s) in layer range [2, 6]
[06/04 00:00:21    436s] (I)      
[06/04 00:00:21    436s] (I)      ============  Phase 1a Route ============
[06/04 00:00:21    436s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 17
[06/04 00:00:21    436s] (I)      Usage: 85081 = (40556 H, 44525 V) = (5.43% H, 5.95% V) = (2.044e+05um H, 2.244e+05um V)
[06/04 00:00:21    436s] (I)      
[06/04 00:00:21    436s] (I)      ============  Phase 1b Route ============
[06/04 00:00:21    436s] (I)      Usage: 85081 = (40556 H, 44525 V) = (5.43% H, 5.95% V) = (2.044e+05um H, 2.244e+05um V)
[06/04 00:00:21    436s] (I)      Overflow of layer group 1: 0.04% H + 0.05% V. EstWL: 4.288082e+05um
[06/04 00:00:21    436s] (I)      Congestion metric : 0.04%H 0.05%V, 0.09%HV
[06/04 00:00:21    436s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/04 00:00:21    436s] (I)      
[06/04 00:00:21    436s] (I)      ============  Phase 1c Route ============
[06/04 00:00:21    436s] (I)      Level2 Grid: 54 x 54
[06/04 00:00:21    436s] (I)      Usage: 85081 = (40556 H, 44525 V) = (5.43% H, 5.95% V) = (2.044e+05um H, 2.244e+05um V)
[06/04 00:00:21    436s] (I)      
[06/04 00:00:21    436s] (I)      ============  Phase 1d Route ============
[06/04 00:00:21    437s] (I)      Usage: 85081 = (40556 H, 44525 V) = (5.43% H, 5.95% V) = (2.044e+05um H, 2.244e+05um V)
[06/04 00:00:21    437s] (I)      
[06/04 00:00:21    437s] (I)      ============  Phase 1e Route ============
[06/04 00:00:21    437s] (I)      Usage: 85081 = (40556 H, 44525 V) = (5.43% H, 5.95% V) = (2.044e+05um H, 2.244e+05um V)
[06/04 00:00:21    437s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.05% V. EstWL: 4.288082e+05um
[06/04 00:00:21    437s] (I)      
[06/04 00:00:21    437s] (I)      ============  Phase 1l Route ============
[06/04 00:00:21    437s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/04 00:00:21    437s] (I)      Layer  2:     348453     54675        33      214167      367514    (36.82%) 
[06/04 00:00:21    437s] (I)      Layer  3:     393045     39973         0      237114      406890    (36.82%) 
[06/04 00:00:21    437s] (I)      Layer  4:     310785      7115         0      260999      320682    (44.87%) 
[06/04 00:00:21    437s] (I)      Layer  5:     351804      1042         0      284139      359865    (44.12%) 
[06/04 00:00:21    437s] (I)      Layer  6:      90776        11         0       54123       91297    (37.22%) 
[06/04 00:00:21    437s] (I)      Total:       1494863    102816        33     1050541     1546247    (40.46%) 
[06/04 00:00:21    437s] (I)      
[06/04 00:00:21    437s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 00:00:21    437s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/04 00:00:21    437s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/04 00:00:21    437s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[06/04 00:00:21    437s] [NR-eGR] --------------------------------------------------------------------------------
[06/04 00:00:21    437s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 00:00:21    437s] [NR-eGR]  metal2 ( 2)        12( 0.03%)         4( 0.01%)         1( 0.00%)   ( 0.04%) 
[06/04 00:00:21    437s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 00:00:21    437s] [NR-eGR]  metal4 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 00:00:21    437s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 00:00:21    437s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/04 00:00:21    437s] [NR-eGR] --------------------------------------------------------------------------------
[06/04 00:00:21    437s] [NR-eGR]        Total        12( 0.01%)         4( 0.00%)         1( 0.00%)   ( 0.01%) 
[06/04 00:00:21    437s] [NR-eGR] 
[06/04 00:00:21    437s] (I)      Finished Global Routing ( CPU: 0.59 sec, Real: 0.22 sec, Curr Mem: 3304.75 MB )
[06/04 00:00:21    437s] (I)      total 2D Cap : 1501919 = (748184 H, 753735 V)
[06/04 00:00:21    437s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/04 00:00:21    437s] Early Global Route congestion estimation runtime: 0.39 seconds, mem = 3304.7M
[06/04 00:00:21    437s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.790, REAL:0.395, MEM:3304.7M, EPOCH TIME: 1717430421.585871
[06/04 00:00:21    437s] OPERPROF: Starting HotSpotCal at level 1, MEM:3304.7M, EPOCH TIME: 1717430421.586085
[06/04 00:00:21    437s] [hotspot] +------------+---------------+---------------+
[06/04 00:00:21    437s] [hotspot] |            |   max hotspot | total hotspot |
[06/04 00:00:21    437s] [hotspot] +------------+---------------+---------------+
[06/04 00:00:21    437s] [hotspot] | normalized |          0.00 |          0.00 |
[06/04 00:00:21    437s] [hotspot] +------------+---------------+---------------+
[06/04 00:00:21    437s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/04 00:00:21    437s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/04 00:00:21    437s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.011, MEM:3304.7M, EPOCH TIME: 1717430421.596628
[06/04 00:00:21    437s] 
[06/04 00:00:21    437s] === incrementalPlace Internal Loop 1 ===
[06/04 00:00:21    437s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[06/04 00:00:21    437s] OPERPROF: Starting IPInitSPData at level 1, MEM:3304.7M, EPOCH TIME: 1717430421.597579
[06/04 00:00:21    437s] z: 2, totalTracks: 1
[06/04 00:00:21    437s] z: 4, totalTracks: 1
[06/04 00:00:21    437s] z: 6, totalTracks: 1
[06/04 00:00:21    437s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:00:21    437s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3304.7M, EPOCH TIME: 1717430421.614944
[06/04 00:00:21    437s] 
[06/04 00:00:21    437s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:00:21    437s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:3304.7M, EPOCH TIME: 1717430421.644002
[06/04 00:00:21    437s] OPERPROF:   Starting post-place ADS at level 2, MEM:3304.7M, EPOCH TIME: 1717430421.644221
[06/04 00:00:21    437s] ADSU 0.458 -> 0.458. site 264060.000 -> 264060.000. GS 40.320
[06/04 00:00:21    437s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.060, REAL:0.053, MEM:3304.7M, EPOCH TIME: 1717430421.696833
[06/04 00:00:21    437s] OPERPROF:   Starting spMPad at level 2, MEM:3304.7M, EPOCH TIME: 1717430421.704950
[06/04 00:00:21    437s] OPERPROF:     Starting spContextMPad at level 3, MEM:3304.7M, EPOCH TIME: 1717430421.706214
[06/04 00:00:21    437s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3304.7M, EPOCH TIME: 1717430421.706328
[06/04 00:00:21    437s] OPERPROF:   Finished spMPad at level 2, CPU:0.020, REAL:0.014, MEM:3304.7M, EPOCH TIME: 1717430421.718506
[06/04 00:00:21    437s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:3304.7M, EPOCH TIME: 1717430421.728090
[06/04 00:00:21    437s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.001, MEM:3304.7M, EPOCH TIME: 1717430421.729575
[06/04 00:00:21    437s] OPERPROF:   Starting spInitNetWt at level 2, MEM:3304.7M, EPOCH TIME: 1717430421.731413
[06/04 00:00:21    437s] no activity file in design. spp won't run.
[06/04 00:00:21    437s] [spp] 0
[06/04 00:00:21    437s] [adp] 0:1:1:3
[06/04 00:00:21    437s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.005, MEM:3304.7M, EPOCH TIME: 1717430421.736304
[06/04 00:00:21    437s] SP #FI/SF FL/PI 0/0 13736/0
[06/04 00:00:21    437s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.150, REAL:0.142, MEM:3304.7M, EPOCH TIME: 1717430421.739641
[06/04 00:00:21    437s] PP off. flexM 0
[06/04 00:00:21    437s] OPERPROF: Starting CDPad at level 1, MEM:3304.7M, EPOCH TIME: 1717430421.756530
[06/04 00:00:21    437s] 3DP is on.
[06/04 00:00:21    437s] 3DP OF M2 0.002, M4 0.000. Diff 0, Offset 0
[06/04 00:00:21    437s] design sh 0.104.
[06/04 00:00:21    437s] design sh 0.104.
[06/04 00:00:21    437s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[06/04 00:00:21    437s] design sh 0.104.
[06/04 00:00:21    438s] CDPadU 0.607 -> 0.509. R=0.458, N=13736, GS=5.040
[06/04 00:00:21    438s] OPERPROF: Finished CDPad at level 1, CPU:0.770, REAL:0.144, MEM:3304.7M, EPOCH TIME: 1717430421.900059
[06/04 00:00:21    438s] OPERPROF: Starting InitSKP at level 1, MEM:3304.7M, EPOCH TIME: 1717430421.900277
[06/04 00:00:21    438s] no activity file in design. spp won't run.
[06/04 00:00:22    440s] no activity file in design. spp won't run.
[06/04 00:00:23    442s] *** Finished SKP initialization (cpu=0:00:04.2, real=0:00:02.0)***
[06/04 00:00:23    442s] OPERPROF: Finished InitSKP at level 1, CPU:4.210, REAL:1.320, MEM:3553.3M, EPOCH TIME: 1717430423.220393
[06/04 00:00:23    442s] NP #FI/FS/SF FL/PI: 0/330/0 13736/0
[06/04 00:00:23    442s] no activity file in design. spp won't run.
[06/04 00:00:23    442s] 
[06/04 00:00:23    442s] AB Est...
[06/04 00:00:23    442s] OPERPROF: Starting npPlace at level 1, MEM:3556.5M, EPOCH TIME: 1717430423.267526
[06/04 00:00:23    442s] OPERPROF: Finished npPlace at level 1, CPU:0.160, REAL:0.067, MEM:3582.1M, EPOCH TIME: 1717430423.334859
[06/04 00:00:23    442s] Iteration  4: Skipped, with CDP Off
[06/04 00:00:23    442s] 
[06/04 00:00:23    442s] AB Est...
[06/04 00:00:23    442s] OPERPROF: Starting npPlace at level 1, MEM:3614.1M, EPOCH TIME: 1717430423.350368
[06/04 00:00:23    442s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.038, MEM:3582.1M, EPOCH TIME: 1717430423.388105
[06/04 00:00:23    443s] Iteration  5: Skipped, with CDP Off
[06/04 00:00:23    443s] 
[06/04 00:00:23    443s] AB Est...
[06/04 00:00:23    443s] OPERPROF: Starting npPlace at level 1, MEM:3614.1M, EPOCH TIME: 1717430423.402492
[06/04 00:00:23    443s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.037, MEM:3582.1M, EPOCH TIME: 1717430423.439817
[06/04 00:00:23    443s] Iteration  6: Skipped, with CDP Off
[06/04 00:00:23    443s] OPERPROF: Starting npPlace at level 1, MEM:3710.1M, EPOCH TIME: 1717430423.505443
[06/04 00:00:26    460s] Iteration  7: Total net bbox = 3.238e+05 (1.58e+05 1.66e+05)
[06/04 00:00:26    460s]               Est.  stn bbox = 3.470e+05 (1.69e+05 1.78e+05)
[06/04 00:00:26    460s]               cpu = 0:00:17.3 real = 0:00:03.0 mem = 4017.4M
[06/04 00:00:26    460s] OPERPROF: Finished npPlace at level 1, CPU:17.390, REAL:3.483, MEM:3921.3M, EPOCH TIME: 1717430426.988241
[06/04 00:00:27    460s] no activity file in design. spp won't run.
[06/04 00:00:27    460s] NP #FI/FS/SF FL/PI: 0/330/0 13736/0
[06/04 00:00:27    460s] no activity file in design. spp won't run.
[06/04 00:00:27    461s] OPERPROF: Starting npPlace at level 1, MEM:3889.3M, EPOCH TIME: 1717430427.102683
[06/04 00:00:31    484s] Iteration  8: Total net bbox = 3.262e+05 (1.59e+05 1.67e+05)
[06/04 00:00:31    484s]               Est.  stn bbox = 3.498e+05 (1.71e+05 1.79e+05)
[06/04 00:00:31    484s]               cpu = 0:00:23.3 real = 0:00:04.0 mem = 4009.4M
[06/04 00:00:31    484s] OPERPROF: Finished npPlace at level 1, CPU:23.360, REAL:4.289, MEM:3913.3M, EPOCH TIME: 1717430431.392138
[06/04 00:00:31    484s] Legalizing MH Cells... 0 / 0 (level 6)
[06/04 00:00:31    484s] No instances found in the vector
[06/04 00:00:31    484s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3785.3M, DRC: 0)
[06/04 00:00:31    484s] 0 (out of 0) MH cells were successfully legalized.
[06/04 00:00:31    484s] no activity file in design. spp won't run.
[06/04 00:00:31    484s] NP #FI/FS/SF FL/PI: 0/330/0 13736/0
[06/04 00:00:31    484s] no activity file in design. spp won't run.
[06/04 00:00:31    484s] OPERPROF: Starting npPlace at level 1, MEM:3881.3M, EPOCH TIME: 1717430431.511128
[06/04 00:00:41    540s] Iteration  9: Total net bbox = 3.346e+05 (1.64e+05 1.70e+05)
[06/04 00:00:41    540s]               Est.  stn bbox = 3.590e+05 (1.76e+05 1.83e+05)
[06/04 00:00:41    540s]               cpu = 0:00:55.9 real = 0:00:10.0 mem = 4009.4M
[06/04 00:00:41    540s] OPERPROF: Finished npPlace at level 1, CPU:56.000, REAL:10.113, MEM:3913.3M, EPOCH TIME: 1717430441.624428
[06/04 00:00:41    540s] Legalizing MH Cells... 0 / 0 (level 7)
[06/04 00:00:41    540s] No instances found in the vector
[06/04 00:00:41    540s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3785.3M, DRC: 0)
[06/04 00:00:41    540s] 0 (out of 0) MH cells were successfully legalized.
[06/04 00:00:41    540s] no activity file in design. spp won't run.
[06/04 00:00:41    540s] NP #FI/FS/SF FL/PI: 0/330/0 13736/0
[06/04 00:00:41    540s] no activity file in design. spp won't run.
[06/04 00:00:41    541s] OPERPROF: Starting npPlace at level 1, MEM:3881.3M, EPOCH TIME: 1717430441.753175
[06/04 00:00:41    541s] Starting Early Global Route supply map. mem = 3881.3M
[06/04 00:00:41    541s] (I)      ==================== Layers =====================
[06/04 00:00:41    541s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:00:41    541s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/04 00:00:41    541s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:00:41    541s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/04 00:00:41    541s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/04 00:00:41    541s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/04 00:00:41    541s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/04 00:00:41    541s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/04 00:00:41    541s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/04 00:00:41    541s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/04 00:00:41    541s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/04 00:00:41    541s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/04 00:00:41    541s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/04 00:00:41    541s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/04 00:00:41    541s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:00:41    541s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/04 00:00:41    541s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:00:41    541s] Finished Early Global Route supply map. mem = 3888.3M
[06/04 00:01:03    664s] Iteration 10: Total net bbox = 3.604e+05 (1.76e+05 1.85e+05)
[06/04 00:01:03    664s]               Est.  stn bbox = 3.850e+05 (1.88e+05 1.97e+05)
[06/04 00:01:03    664s]               cpu = 0:02:03 real = 0:00:22.0 mem = 4009.4M
[06/04 00:01:03    664s] OPERPROF: Finished npPlace at level 1, CPU:123.430, REAL:22.123, MEM:3913.3M, EPOCH TIME: 1717430463.875689
[06/04 00:01:03    664s] Legalizing MH Cells... 0 / 0 (level 8)
[06/04 00:01:03    664s] No instances found in the vector
[06/04 00:01:03    664s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3785.3M, DRC: 0)
[06/04 00:01:03    664s] 0 (out of 0) MH cells were successfully legalized.
[06/04 00:01:03    664s] no activity file in design. spp won't run.
[06/04 00:01:03    664s] NP #FI/FS/SF FL/PI: 0/330/0 13736/0
[06/04 00:01:03    664s] no activity file in design. spp won't run.
[06/04 00:01:03    664s] OPERPROF: Starting npPlace at level 1, MEM:3881.3M, EPOCH TIME: 1717430463.999599
[06/04 00:01:04    664s] GP RA stats: MHOnly 0 nrInst 13736 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[06/04 00:01:06    681s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:4137.4M, EPOCH TIME: 1717430466.980516
[06/04 00:01:06    681s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:4137.4M, EPOCH TIME: 1717430466.980851
[06/04 00:01:06    681s] Iteration 11: Total net bbox = 3.545e+05 (1.74e+05 1.80e+05)
[06/04 00:01:06    681s]               Est.  stn bbox = 3.786e+05 (1.86e+05 1.92e+05)
[06/04 00:01:06    681s]               cpu = 0:00:16.6 real = 0:00:02.0 mem = 4041.4M
[06/04 00:01:06    681s] OPERPROF: Finished npPlace at level 1, CPU:16.710, REAL:2.989, MEM:3913.3M, EPOCH TIME: 1717430466.988305
[06/04 00:01:07    681s] Legalizing MH Cells... 0 / 0 (level 9)
[06/04 00:01:07    681s] No instances found in the vector
[06/04 00:01:07    681s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3785.3M, DRC: 0)
[06/04 00:01:07    681s] 0 (out of 0) MH cells were successfully legalized.
[06/04 00:01:07    681s] Move report: Timing Driven Placement moves 13736 insts, mean move: 33.93 um, max move: 323.01 um 
[06/04 00:01:07    681s] 	Max move on inst (FE_OFC1155_n_logic1): (1127.16, 789.72) --> (1126.70, 467.17)
[06/04 00:01:07    681s] no activity file in design. spp won't run.
[06/04 00:01:07    681s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3785.3M, EPOCH TIME: 1717430467.016891
[06/04 00:01:07    681s] Saved padding area to DB
[06/04 00:01:07    681s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3785.3M, EPOCH TIME: 1717430467.018860
[06/04 00:01:07    681s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.005, MEM:3785.3M, EPOCH TIME: 1717430467.023872
[06/04 00:01:07    681s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:3785.3M, EPOCH TIME: 1717430467.028124
[06/04 00:01:07    681s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/04 00:01:07    681s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.010, REAL:0.006, MEM:3785.3M, EPOCH TIME: 1717430467.034179
[06/04 00:01:07    681s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3785.3M, EPOCH TIME: 1717430467.042260
[06/04 00:01:07    681s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:3785.3M, EPOCH TIME: 1717430467.042749
[06/04 00:01:07    681s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.030, REAL:0.029, MEM:3785.3M, EPOCH TIME: 1717430467.045708
[06/04 00:01:07    681s] 
[06/04 00:01:07    681s] Finished Incremental Placement (cpu=0:04:04, real=0:00:46.0, mem=3785.3M)
[06/04 00:01:07    681s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/04 00:01:07    681s] Type 'man IMPSP-9025' for more detail.
[06/04 00:01:07    681s] CongRepair sets shifter mode to gplace
[06/04 00:01:07    681s] TDRefine: refinePlace mode is spiral
[06/04 00:01:07    681s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3785.3M, EPOCH TIME: 1717430467.052291
[06/04 00:01:07    681s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3785.3M, EPOCH TIME: 1717430467.052461
[06/04 00:01:07    681s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3785.3M, EPOCH TIME: 1717430467.052642
[06/04 00:01:07    681s] z: 2, totalTracks: 1
[06/04 00:01:07    681s] z: 4, totalTracks: 1
[06/04 00:01:07    681s] z: 6, totalTracks: 1
[06/04 00:01:07    681s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:01:07    681s] All LLGs are deleted
[06/04 00:01:07    681s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3785.3M, EPOCH TIME: 1717430467.064661
[06/04 00:01:07    681s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3785.3M, EPOCH TIME: 1717430467.065037
[06/04 00:01:07    681s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3785.3M, EPOCH TIME: 1717430467.069835
[06/04 00:01:07    681s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3881.3M, EPOCH TIME: 1717430467.074168
[06/04 00:01:07    681s] Core basic site is core_5040
[06/04 00:01:07    681s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3881.3M, EPOCH TIME: 1717430467.087346
[06/04 00:01:07    681s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.020, REAL:0.008, MEM:3913.3M, EPOCH TIME: 1717430467.095679
[06/04 00:01:07    681s] Fast DP-INIT is on for default
[06/04 00:01:07    681s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 00:01:07    681s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.040, REAL:0.027, MEM:3913.3M, EPOCH TIME: 1717430467.101200
[06/04 00:01:07    681s] 
[06/04 00:01:07    681s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:01:07    681s] OPERPROF:         Starting CMU at level 5, MEM:3913.3M, EPOCH TIME: 1717430467.105467
[06/04 00:01:07    681s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.004, MEM:3913.3M, EPOCH TIME: 1717430467.109687
[06/04 00:01:07    681s] 
[06/04 00:01:07    681s] Bad Lib Cell Checking (CMU) is done! (0)
[06/04 00:01:07    681s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.043, MEM:3785.3M, EPOCH TIME: 1717430467.113099
[06/04 00:01:07    681s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3785.3M, EPOCH TIME: 1717430467.113238
[06/04 00:01:07    681s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.004, MEM:3785.3M, EPOCH TIME: 1717430467.117168
[06/04 00:01:07    681s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3785.3MB).
[06/04 00:01:07    681s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.090, REAL:0.068, MEM:3785.3M, EPOCH TIME: 1717430467.121019
[06/04 00:01:07    681s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.090, REAL:0.069, MEM:3785.3M, EPOCH TIME: 1717430467.121142
[06/04 00:01:07    681s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31065.2
[06/04 00:01:07    681s] OPERPROF:   Starting RefinePlace at level 2, MEM:3785.3M, EPOCH TIME: 1717430467.121293
[06/04 00:01:07    681s] *** Starting refinePlace (0:11:22 mem=3785.3M) ***
[06/04 00:01:07    681s] Total net bbox length = 3.739e+05 (1.917e+05 1.822e+05) (ext = 1.723e+04)
[06/04 00:01:07    681s] 
[06/04 00:01:07    681s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:01:07    681s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/04 00:01:07    681s] (I)      Default pattern map key = CHIP_default.
[06/04 00:01:07    681s] (I)      Default pattern map key = CHIP_default.
[06/04 00:01:07    681s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3785.3M, EPOCH TIME: 1717430467.153203
[06/04 00:01:07    681s] Starting refinePlace ...
[06/04 00:01:07    681s] (I)      Default pattern map key = CHIP_default.
[06/04 00:01:07    681s] (I)      Default pattern map key = CHIP_default.
[06/04 00:01:07    681s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[06/04 00:01:07    681s] ** Cut row section cpu time 0:00:00.0.
[06/04 00:01:07    681s]    Spread Effort: high, pre-route mode, useDDP on.
[06/04 00:01:07    682s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=3785.3MB) @(0:11:22 - 0:11:22).
[06/04 00:01:07    682s] Move report: preRPlace moves 13736 insts, mean move: 0.31 um, max move: 7.76 um 
[06/04 00:01:07    682s] 	Max move on inst (Top_in/U10258): (673.37, 894.51) --> (669.60, 890.52)
[06/04 00:01:07    682s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[06/04 00:01:07    682s] wireLenOptFixPriorityInst 0 inst fixed
[06/04 00:01:07    682s] tweakage running in 8 threads.
[06/04 00:01:07    682s] Placement tweakage begins.
[06/04 00:01:07    682s] wire length = 4.304e+05
[06/04 00:01:07    683s] wire length = 4.016e+05
[06/04 00:01:07    683s] Placement tweakage ends.
[06/04 00:01:07    683s] Move report: tweak moves 2179 insts, mean move: 5.01 um, max move: 44.64 um 
[06/04 00:01:07    683s] 	Max move on inst (Top_in/Adder_relu/FE_OFC1713_pconv_0_r_23): (626.20, 522.60) --> (670.84, 522.60)
[06/04 00:01:07    683s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.6, real=0:00:00.0, mem=3785.3MB) @(0:11:22 - 0:11:24).
[06/04 00:01:08    683s] 
[06/04 00:01:08    683s] Running Spiral MT with 8 threads  fetchWidth=81 
[06/04 00:01:08    684s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/04 00:01:08    684s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[06/04 00:01:08    684s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/04 00:01:08    684s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=3785.3MB) @(0:11:24 - 0:11:24).
[06/04 00:01:08    684s] Move report: Detail placement moves 13736 insts, mean move: 1.07 um, max move: 44.42 um 
[06/04 00:01:08    684s] 	Max move on inst (Top_in/Adder_relu/FE_OFC1713_pconv_0_r_23): (626.46, 522.56) --> (670.84, 522.60)
[06/04 00:01:08    684s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:01.0 MEM: 3785.3MB
[06/04 00:01:08    684s] Statistics of distance of Instance movement in refine placement:
[06/04 00:01:08    684s]   maximum (X+Y) =        44.42 um
[06/04 00:01:08    684s]   inst (Top_in/Adder_relu/FE_OFC1713_pconv_0_r_23) with max move: (626.46, 522.556) -> (670.84, 522.6)
[06/04 00:01:08    684s]   mean    (X+Y) =         1.07 um
[06/04 00:01:08    684s] Summary Report:
[06/04 00:01:08    684s] Instances move: 13736 (out of 13736 movable)
[06/04 00:01:08    684s] Instances flipped: 0
[06/04 00:01:08    684s] Mean displacement: 1.07 um
[06/04 00:01:08    684s] Max displacement: 44.42 um (Instance: Top_in/Adder_relu/FE_OFC1713_pconv_0_r_23) (626.46, 522.556) -> (670.84, 522.6)
[06/04 00:01:08    684s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: INV2
[06/04 00:01:08    684s] Total instances moved : 13736
[06/04 00:01:08    684s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.750, REAL:1.130, MEM:3785.3M, EPOCH TIME: 1717430468.283210
[06/04 00:01:08    684s] Total net bbox length = 3.470e+05 (1.636e+05 1.835e+05) (ext = 1.725e+04)
[06/04 00:01:08    684s] Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 3785.3MB
[06/04 00:01:08    684s] [CPU] RefinePlace/total (cpu=0:00:02.8, real=0:00:01.0, mem=3785.3MB) @(0:11:22 - 0:11:25).
[06/04 00:01:08    684s] *** Finished refinePlace (0:11:25 mem=3785.3M) ***
[06/04 00:01:08    684s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31065.2
[06/04 00:01:08    684s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.790, REAL:1.169, MEM:3785.3M, EPOCH TIME: 1717430468.290094
[06/04 00:01:08    684s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3785.3M, EPOCH TIME: 1717430468.290222
[06/04 00:01:08    684s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.060, REAL:0.029, MEM:3772.3M, EPOCH TIME: 1717430468.319400
[06/04 00:01:08    684s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.940, REAL:1.267, MEM:3772.3M, EPOCH TIME: 1717430468.319634
[06/04 00:01:08    684s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3772.3M, EPOCH TIME: 1717430468.320439
[06/04 00:01:08    684s] Starting Early Global Route congestion estimation: mem = 3772.3M
[06/04 00:01:08    684s] (I)      ==================== Layers =====================
[06/04 00:01:08    684s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:01:08    684s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/04 00:01:08    684s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:01:08    684s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/04 00:01:08    684s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/04 00:01:08    684s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/04 00:01:08    684s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/04 00:01:08    684s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/04 00:01:08    684s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/04 00:01:08    684s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/04 00:01:08    684s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/04 00:01:08    684s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/04 00:01:08    684s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/04 00:01:08    684s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/04 00:01:08    684s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:01:08    684s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/04 00:01:08    684s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:01:08    684s] (I)      Started Import and model ( Curr Mem: 3772.30 MB )
[06/04 00:01:08    684s] (I)      Default pattern map key = CHIP_default.
[06/04 00:01:08    684s] (I)      == Non-default Options ==
[06/04 00:01:08    684s] (I)      Maximum routing layer                              : 6
[06/04 00:01:08    684s] (I)      Number of threads                                  : 8
[06/04 00:01:08    684s] (I)      Use non-blocking free Dbs wires                    : false
[06/04 00:01:08    684s] (I)      Method to set GCell size                           : row
[06/04 00:01:08    684s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/04 00:01:08    684s] (I)      Use row-based GCell size
[06/04 00:01:08    684s] (I)      Use row-based GCell align
[06/04 00:01:08    684s] (I)      layer 0 area = 176400
[06/04 00:01:08    684s] (I)      layer 1 area = 194000
[06/04 00:01:08    684s] (I)      layer 2 area = 194000
[06/04 00:01:08    684s] (I)      layer 3 area = 194000
[06/04 00:01:08    684s] (I)      layer 4 area = 194000
[06/04 00:01:08    684s] (I)      layer 5 area = 9000000
[06/04 00:01:08    684s] (I)      GCell unit size   : 5040
[06/04 00:01:08    684s] (I)      GCell multiplier  : 1
[06/04 00:01:08    684s] (I)      GCell row height  : 5040
[06/04 00:01:08    684s] (I)      Actual row height : 5040
[06/04 00:01:08    684s] (I)      GCell align ref   : 220100 220200
[06/04 00:01:08    684s] [NR-eGR] Track table information for default rule: 
[06/04 00:01:08    684s] [NR-eGR] metal1 has single uniform track structure
[06/04 00:01:08    684s] [NR-eGR] metal2 has single uniform track structure
[06/04 00:01:08    684s] [NR-eGR] metal3 has single uniform track structure
[06/04 00:01:08    684s] [NR-eGR] metal4 has single uniform track structure
[06/04 00:01:08    684s] [NR-eGR] metal5 has single uniform track structure
[06/04 00:01:08    684s] [NR-eGR] metal6 has single uniform track structure
[06/04 00:01:08    684s] (I)      =================== Default via ====================
[06/04 00:01:08    684s] (I)      +---+------------------+---------------------------+
[06/04 00:01:08    684s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut           |
[06/04 00:01:08    684s] (I)      +---+------------------+---------------------------+
[06/04 00:01:08    684s] (I)      | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[06/04 00:01:08    684s] (I)      | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[06/04 00:01:08    684s] (I)      | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[06/04 00:01:08    684s] (I)      | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[06/04 00:01:08    684s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[06/04 00:01:08    684s] (I)      +---+------------------+---------------------------+
[06/04 00:01:08    684s] [NR-eGR] Read 32964 PG shapes
[06/04 00:01:08    684s] [NR-eGR] Read 0 clock shapes
[06/04 00:01:08    684s] [NR-eGR] Read 0 other shapes
[06/04 00:01:08    684s] [NR-eGR] #Routing Blockages  : 0
[06/04 00:01:08    684s] [NR-eGR] #Instance Blockages : 3163
[06/04 00:01:08    684s] [NR-eGR] #PG Blockages       : 32964
[06/04 00:01:08    684s] [NR-eGR] #Halo Blockages     : 0
[06/04 00:01:08    684s] [NR-eGR] #Boundary Blockages : 0
[06/04 00:01:08    684s] [NR-eGR] #Clock Blockages    : 0
[06/04 00:01:08    684s] [NR-eGR] #Other Blockages    : 0
[06/04 00:01:08    684s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/04 00:01:08    684s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 00:01:08    684s] [NR-eGR] Read 13985 nets ( ignored 0 )
[06/04 00:01:08    684s] (I)      early_global_route_priority property id does not exist.
[06/04 00:01:08    684s] (I)      Read Num Blocks=36127  Num Prerouted Wires=0  Num CS=0
[06/04 00:01:08    684s] (I)      Layer 1 (V) : #blockages 12465 : #preroutes 0
[06/04 00:01:08    684s] (I)      Layer 2 (H) : #blockages 12465 : #preroutes 0
[06/04 00:01:08    684s] (I)      Layer 3 (V) : #blockages 8269 : #preroutes 0
[06/04 00:01:08    684s] (I)      Layer 4 (H) : #blockages 2461 : #preroutes 0
[06/04 00:01:08    684s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/04 00:01:08    684s] (I)      Number of ignored nets                =      0
[06/04 00:01:08    684s] (I)      Number of connected nets              =      0
[06/04 00:01:08    684s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/04 00:01:08    684s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/04 00:01:08    684s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/04 00:01:08    684s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/04 00:01:08    684s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/04 00:01:08    684s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/04 00:01:08    684s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/04 00:01:08    684s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/04 00:01:08    684s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 00:01:08    684s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/04 00:01:08    684s] (I)      Ndr track 0 does not exist
[06/04 00:01:08    684s] (I)      ---------------------Grid Graph Info--------------------
[06/04 00:01:08    684s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/04 00:01:08    684s] (I)      Core area           : (220100, 220200) - (1129640, 1129960)
[06/04 00:01:08    684s] (I)      Site width          :   620  (dbu)
[06/04 00:01:08    684s] (I)      Row height          :  5040  (dbu)
[06/04 00:01:08    684s] (I)      GCell row height    :  5040  (dbu)
[06/04 00:01:08    684s] (I)      GCell width         :  5040  (dbu)
[06/04 00:01:08    684s] (I)      GCell height        :  5040  (dbu)
[06/04 00:01:08    684s] (I)      Grid                :   268   268     6
[06/04 00:01:08    684s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/04 00:01:08    684s] (I)      Vertical capacity   :     0  5040     0  5040     0  5040
[06/04 00:01:08    684s] (I)      Horizontal capacity :     0     0  5040     0  5040     0
[06/04 00:01:08    684s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/04 00:01:08    684s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/04 00:01:08    684s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/04 00:01:08    684s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/04 00:01:08    684s] (I)      First track coord   :   400   310   400   310   400  2170
[06/04 00:01:08    684s] (I)      Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[06/04 00:01:08    684s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/04 00:01:08    684s] (I)      Num of masks        :     1     1     1     1     1     1
[06/04 00:01:08    684s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/04 00:01:08    684s] (I)      --------------------------------------------------------
[06/04 00:01:08    684s] 
[06/04 00:01:08    684s] [NR-eGR] ============ Routing rule table ============
[06/04 00:01:08    684s] [NR-eGR] Rule id: 0  Nets: 13958
[06/04 00:01:08    684s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/04 00:01:08    684s] (I)                    Layer    2    3    4    5     6 
[06/04 00:01:08    684s] (I)                    Pitch  620  560  620  560  2480 
[06/04 00:01:08    684s] (I)             #Used tracks    1    1    1    1     1 
[06/04 00:01:08    684s] (I)       #Fully used tracks    1    1    1    1     1 
[06/04 00:01:08    684s] [NR-eGR] ========================================
[06/04 00:01:08    684s] [NR-eGR] 
[06/04 00:01:08    684s] (I)      =============== Blocked Tracks ===============
[06/04 00:01:08    684s] (I)      +-------+---------+----------+---------------+
[06/04 00:01:08    684s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/04 00:01:08    684s] (I)      +-------+---------+----------+---------------+
[06/04 00:01:08    684s] (I)      |     1 |       0 |        0 |         0.00% |
[06/04 00:01:08    684s] (I)      |     2 |  583436 |   262257 |        44.95% |
[06/04 00:01:08    684s] (I)      |     3 |  646148 |   255775 |        39.58% |
[06/04 00:01:08    684s] (I)      |     4 |  583436 |   274012 |        46.97% |
[06/04 00:01:08    684s] (I)      |     5 |  646148 |   296409 |        45.87% |
[06/04 00:01:08    684s] (I)      |     6 |  145792 |    55402 |        38.00% |
[06/04 00:01:08    684s] (I)      +-------+---------+----------+---------------+
[06/04 00:01:08    684s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3776.43 MB )
[06/04 00:01:08    684s] (I)      Reset routing kernel
[06/04 00:01:08    684s] (I)      Started Global Routing ( Curr Mem: 3776.43 MB )
[06/04 00:01:08    684s] (I)      totalPins=44429  totalGlobalPin=41827 (94.14%)
[06/04 00:01:08    684s] (I)      total 2D Cap : 1495484 = (746789 H, 748695 V)
[06/04 00:01:08    684s] [NR-eGR] Layer group 1: route 13958 net(s) in layer range [2, 6]
[06/04 00:01:08    684s] (I)      
[06/04 00:01:08    684s] (I)      ============  Phase 1a Route ============
[06/04 00:01:08    684s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 17
[06/04 00:01:08    684s] (I)      Usage: 76734 = (36300 H, 40434 V) = (4.86% H, 5.40% V) = (1.830e+05um H, 2.038e+05um V)
[06/04 00:01:08    684s] (I)      
[06/04 00:01:08    684s] (I)      ============  Phase 1b Route ============
[06/04 00:01:08    685s] (I)      Usage: 76734 = (36300 H, 40434 V) = (4.86% H, 5.40% V) = (1.830e+05um H, 2.038e+05um V)
[06/04 00:01:08    685s] (I)      Overflow of layer group 1: 0.04% H + 0.04% V. EstWL: 3.867394e+05um
[06/04 00:01:08    685s] (I)      Congestion metric : 0.04%H 0.04%V, 0.08%HV
[06/04 00:01:08    685s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/04 00:01:08    685s] (I)      
[06/04 00:01:08    685s] (I)      ============  Phase 1c Route ============
[06/04 00:01:08    685s] (I)      Level2 Grid: 54 x 54
[06/04 00:01:08    685s] (I)      Usage: 76734 = (36300 H, 40434 V) = (4.86% H, 5.40% V) = (1.830e+05um H, 2.038e+05um V)
[06/04 00:01:08    685s] (I)      
[06/04 00:01:08    685s] (I)      ============  Phase 1d Route ============
[06/04 00:01:08    685s] (I)      Usage: 76734 = (36300 H, 40434 V) = (4.86% H, 5.40% V) = (1.830e+05um H, 2.038e+05um V)
[06/04 00:01:08    685s] (I)      
[06/04 00:01:08    685s] (I)      ============  Phase 1e Route ============
[06/04 00:01:08    685s] (I)      Usage: 76734 = (36300 H, 40434 V) = (4.86% H, 5.40% V) = (1.830e+05um H, 2.038e+05um V)
[06/04 00:01:08    685s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.04% V. EstWL: 3.867394e+05um
[06/04 00:01:08    685s] (I)      
[06/04 00:01:08    685s] (I)      ============  Phase 1l Route ============
[06/04 00:01:08    685s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/04 00:01:08    685s] (I)      Layer  2:     348453     50502         3      214167      367514    (36.82%) 
[06/04 00:01:08    685s] (I)      Layer  3:     393045     35866         0      237114      406890    (36.82%) 
[06/04 00:01:08    685s] (I)      Layer  4:     310785      7125         0      260999      320682    (44.87%) 
[06/04 00:01:08    685s] (I)      Layer  5:     351804      1012         0      284139      359865    (44.12%) 
[06/04 00:01:08    685s] (I)      Layer  6:      90776         5         0       54123       91297    (37.22%) 
[06/04 00:01:08    685s] (I)      Total:       1494863     94510         3     1050541     1546247    (40.46%) 
[06/04 00:01:08    685s] (I)      
[06/04 00:01:08    685s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 00:01:08    685s] [NR-eGR]                        OverCon            
[06/04 00:01:08    685s] [NR-eGR]                         #Gcell     %Gcell
[06/04 00:01:08    685s] [NR-eGR]        Layer             (1-2)    OverCon
[06/04 00:01:08    685s] [NR-eGR] ----------------------------------------------
[06/04 00:01:08    685s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/04 00:01:08    685s] [NR-eGR]  metal2 ( 2)         3( 0.01%)   ( 0.01%) 
[06/04 00:01:08    685s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[06/04 00:01:08    685s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[06/04 00:01:08    685s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[06/04 00:01:08    685s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[06/04 00:01:08    685s] [NR-eGR] ----------------------------------------------
[06/04 00:01:08    685s] [NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[06/04 00:01:08    685s] [NR-eGR] 
[06/04 00:01:08    685s] (I)      Finished Global Routing ( CPU: 0.59 sec, Real: 0.24 sec, Curr Mem: 3779.44 MB )
[06/04 00:01:08    685s] (I)      total 2D Cap : 1501919 = (748184 H, 753735 V)
[06/04 00:01:08    685s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/04 00:01:08    685s] Early Global Route congestion estimation runtime: 0.42 seconds, mem = 3779.4M
[06/04 00:01:08    685s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.770, REAL:0.420, MEM:3779.4M, EPOCH TIME: 1717430468.740175
[06/04 00:01:08    685s] OPERPROF: Starting HotSpotCal at level 1, MEM:3779.4M, EPOCH TIME: 1717430468.740326
[06/04 00:01:08    685s] [hotspot] +------------+---------------+---------------+
[06/04 00:01:08    685s] [hotspot] |            |   max hotspot | total hotspot |
[06/04 00:01:08    685s] [hotspot] +------------+---------------+---------------+
[06/04 00:01:08    685s] [hotspot] | normalized |          0.00 |          0.00 |
[06/04 00:01:08    685s] [hotspot] +------------+---------------+---------------+
[06/04 00:01:08    685s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/04 00:01:08    685s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/04 00:01:08    685s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.011, MEM:3779.4M, EPOCH TIME: 1717430468.751575
[06/04 00:01:08    685s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3779.4M, EPOCH TIME: 1717430468.753929
[06/04 00:01:08    685s] Starting Early Global Route wiring: mem = 3779.4M
[06/04 00:01:08    685s] (I)      ============= Track Assignment ============
[06/04 00:01:08    685s] (I)      Started Track Assignment (8T) ( Curr Mem: 3779.43 MB )
[06/04 00:01:08    685s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[06/04 00:01:08    685s] (I)      Run Multi-thread track assignment
[06/04 00:01:08    685s] (I)      Finished Track Assignment (8T) ( CPU: 0.44 sec, Real: 0.08 sec, Curr Mem: 3779.44 MB )
[06/04 00:01:08    685s] (I)      Started Export ( Curr Mem: 3779.44 MB )
[06/04 00:01:08    685s] [NR-eGR]                 Length (um)    Vias 
[06/04 00:01:08    685s] [NR-eGR] ------------------------------------
[06/04 00:01:08    685s] [NR-eGR]  metal1  (1H)             0   44429 
[06/04 00:01:08    685s] [NR-eGR]  metal2  (2V)        180026   59182 
[06/04 00:01:08    685s] [NR-eGR]  metal3  (3H)        183067    1806 
[06/04 00:01:08    685s] [NR-eGR]  metal4  (4V)         35986      44 
[06/04 00:01:08    685s] [NR-eGR]  metal5  (5H)          5094       2 
[06/04 00:01:08    685s] [NR-eGR]  metal6  (6V)            26       0 
[06/04 00:01:08    685s] [NR-eGR] ------------------------------------
[06/04 00:01:08    685s] [NR-eGR]          Total       404200  105463 
[06/04 00:01:08    685s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:01:08    685s] [NR-eGR] Total half perimeter of net bounding box: 347043um
[06/04 00:01:08    685s] [NR-eGR] Total length: 404200um, number of vias: 105463
[06/04 00:01:08    685s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:01:08    685s] [NR-eGR] Total eGR-routed clock nets wire length: 28907um, number of vias: 8032
[06/04 00:01:08    685s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:01:08    686s] (I)      Finished Export ( CPU: 0.19 sec, Real: 0.08 sec, Curr Mem: 3779.44 MB )
[06/04 00:01:08    686s] Early Global Route wiring runtime: 0.20 seconds, mem = 3773.4M
[06/04 00:01:08    686s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.670, REAL:0.202, MEM:3773.4M, EPOCH TIME: 1717430468.956007
[06/04 00:01:08    686s] 0 delay mode for cte disabled.
[06/04 00:01:08    686s] SKP cleared!
[06/04 00:01:08    686s] 
[06/04 00:01:08    686s] *** Finished incrementalPlace (cpu=0:04:10, real=0:00:48.0)***
[06/04 00:01:09    686s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3437.3M, EPOCH TIME: 1717430469.009608
[06/04 00:01:09    686s] All LLGs are deleted
[06/04 00:01:09    686s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3437.3M, EPOCH TIME: 1717430469.009980
[06/04 00:01:09    686s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.007, MEM:3437.3M, EPOCH TIME: 1717430469.017252
[06/04 00:01:09    686s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.020, REAL:0.020, MEM:3398.3M, EPOCH TIME: 1717430469.029327
[06/04 00:01:09    686s] Start to check current routing status for nets...
[06/04 00:01:09    686s] All nets are already routed correctly.
[06/04 00:01:09    686s] End to check current routing status for nets (mem=3398.3M)
[06/04 00:01:09    686s] Extraction called for design 'CHIP' of instances=14066 and nets=14167 using extraction engine 'preRoute' .
[06/04 00:01:09    686s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/04 00:01:09    686s] Type 'man IMPEXT-3530' for more detail.
[06/04 00:01:09    686s] PreRoute RC Extraction called for design CHIP.
[06/04 00:01:09    686s] RC Extraction called in multi-corner(2) mode.
[06/04 00:01:09    686s] RCMode: PreRoute
[06/04 00:01:09    686s]       RC Corner Indexes            0       1   
[06/04 00:01:09    686s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/04 00:01:09    686s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/04 00:01:09    686s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/04 00:01:09    686s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/04 00:01:09    686s] Shrink Factor                : 1.00000
[06/04 00:01:09    686s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/04 00:01:09    686s] Using capacitance table file ...
[06/04 00:01:09    686s] 
[06/04 00:01:09    686s] Trim Metal Layers:
[06/04 00:01:09    686s] LayerId::1 widthSet size::4
[06/04 00:01:09    686s] LayerId::2 widthSet size::4
[06/04 00:01:09    686s] LayerId::3 widthSet size::4
[06/04 00:01:09    686s] LayerId::4 widthSet size::4
[06/04 00:01:09    686s] LayerId::5 widthSet size::4
[06/04 00:01:09    686s] LayerId::6 widthSet size::2
[06/04 00:01:09    686s] Updating RC grid for preRoute extraction ...
[06/04 00:01:09    686s] eee: pegSigSF::1.070000
[06/04 00:01:09    686s] Initializing multi-corner capacitance tables ... 
[06/04 00:01:09    686s] Initializing multi-corner resistance tables ...
[06/04 00:01:09    686s] eee: l::1 avDens::0.104380 usedTrk::3790.037303 availTrk::36310.005502 sigTrk::3790.037303
[06/04 00:01:09    686s] eee: l::2 avDens::0.137495 usedTrk::3571.938293 availTrk::25978.684186 sigTrk::3571.938293
[06/04 00:01:09    686s] eee: l::3 avDens::0.117342 usedTrk::3632.289689 availTrk::30954.686018 sigTrk::3632.289689
[06/04 00:01:09    686s] eee: l::4 avDens::0.080703 usedTrk::2139.923015 availTrk::26516.170337 sigTrk::2139.923015
[06/04 00:01:09    686s] eee: l::5 avDens::0.126210 usedTrk::1420.611905 availTrk::11255.920810 sigTrk::1420.611905
[06/04 00:01:09    686s] eee: l::6 avDens::0.012575 usedTrk::0.511111 availTrk::40.645161 sigTrk::0.511111
[06/04 00:01:09    686s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 00:01:09    686s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.248014 ; uaWl: 1.000000 ; uaWlH: 0.101699 ; aWlH: 0.000000 ; Pmax: 0.818600 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.320000 ;
[06/04 00:01:09    686s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3398.336M)
[06/04 00:01:09    686s] Compute RC Scale Done ...
[06/04 00:01:09    686s] **optDesign ... cpu = 0:07:48, real = 0:02:00, mem = 2030.8M, totSessionCpu=0:11:27 **
[06/04 00:01:09    686s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/04 00:01:09    686s] #################################################################################
[06/04 00:01:09    686s] # Design Stage: PreRoute
[06/04 00:01:09    686s] # Design Name: CHIP
[06/04 00:01:09    686s] # Design Mode: 90nm
[06/04 00:01:09    686s] # Analysis Mode: MMMC Non-OCV 
[06/04 00:01:09    686s] # Parasitics Mode: No SPEF/RCDB 
[06/04 00:01:09    686s] # Signoff Settings: SI Off 
[06/04 00:01:09    686s] #################################################################################
[06/04 00:01:10    688s] Topological Sorting (REAL = 0:00:00.0, MEM = 3390.4M, InitMEM = 3390.4M)
[06/04 00:01:10    688s] Calculate delays in BcWc mode...
[06/04 00:01:10    688s] Start delay calculation (fullDC) (8 T). (MEM=3390.38)
[06/04 00:01:10    688s] End AAE Lib Interpolated Model. (MEM=3401.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 00:01:11    694s] Total number of fetched objects 14054
[06/04 00:01:11    694s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[06/04 00:01:11    694s] End delay calculation. (MEM=3721.38 CPU=0:00:04.9 REAL=0:00:01.0)
[06/04 00:01:11    694s] End delay calculation (fullDC). (MEM=3721.38 CPU=0:00:06.0 REAL=0:00:01.0)
[06/04 00:01:11    694s] *** CDM Built up (cpu=0:00:07.9  real=0:00:02.0  mem= 3721.4M) ***
[06/04 00:01:11    695s] *** IncrReplace #1 [finish] : cpu/real = 0:04:20.3/0:00:51.0 (5.1), totSession cpu/real = 0:11:35.9/0:10:42.6 (1.1), mem = 3721.4M
[06/04 00:01:11    695s] 
[06/04 00:01:11    695s] =============================================================================================
[06/04 00:01:11    695s]  Step TAT Report for IncrReplace #1                                             21.13-s100_1
[06/04 00:01:11    695s] =============================================================================================
[06/04 00:01:11    695s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 00:01:11    695s] ---------------------------------------------------------------------------------------------
[06/04 00:01:11    695s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:01:11    695s] [ ExtractRC              ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    0.9
[06/04 00:01:11    695s] [ FullDelayCalc          ]      1   0:00:01.1  (   2.1 % )     0:00:01.1 /  0:00:06.0    5.6
[06/04 00:01:11    695s] [ MISC                   ]          0:00:49.7  (  97.4 % )     0:00:49.7 /  0:04:14.0    5.1
[06/04 00:01:11    695s] ---------------------------------------------------------------------------------------------
[06/04 00:01:11    695s]  IncrReplace #1 TOTAL               0:00:51.0  ( 100.0 % )     0:00:51.0 /  0:04:20.3    5.1
[06/04 00:01:11    695s] ---------------------------------------------------------------------------------------------
[06/04 00:01:11    695s] 
[06/04 00:01:12    697s] *** Timing NOT met, worst failing slack is -0.696
[06/04 00:01:12    697s] *** Check timing (0:00:00.0)
[06/04 00:01:12    697s] Deleting Lib Analyzer.
[06/04 00:01:12    697s] Begin: GigaOpt Optimization in WNS mode
[06/04 00:01:12    697s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[06/04 00:01:12    697s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/04 00:01:12    697s] Info: 27 io nets excluded
[06/04 00:01:12    697s] Info: 2 clock nets excluded from IPO operation.
[06/04 00:01:12    697s] *** WnsOpt #1 [begin] : totSession cpu/real = 0:11:37.2/0:10:43.4 (1.1), mem = 3753.4M
[06/04 00:01:12    697s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31065.7
[06/04 00:01:12    697s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 00:01:12    697s] ### Creating PhyDesignMc. totSessionCpu=0:11:37 mem=3753.4M
[06/04 00:01:12    697s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/04 00:01:12    697s] OPERPROF: Starting DPlace-Init at level 1, MEM:3753.4M, EPOCH TIME: 1717430472.567466
[06/04 00:01:12    697s] z: 2, totalTracks: 1
[06/04 00:01:12    697s] z: 4, totalTracks: 1
[06/04 00:01:12    697s] z: 6, totalTracks: 1
[06/04 00:01:12    697s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:01:12    697s] All LLGs are deleted
[06/04 00:01:12    697s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3753.4M, EPOCH TIME: 1717430472.585880
[06/04 00:01:12    697s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:3753.4M, EPOCH TIME: 1717430472.586488
[06/04 00:01:12    697s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3753.4M, EPOCH TIME: 1717430472.592312
[06/04 00:01:12    697s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3849.4M, EPOCH TIME: 1717430472.597495
[06/04 00:01:12    697s] Core basic site is core_5040
[06/04 00:01:12    697s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3849.4M, EPOCH TIME: 1717430472.612526
[06/04 00:01:12    697s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.030, REAL:0.010, MEM:3881.4M, EPOCH TIME: 1717430472.622244
[06/04 00:01:12    697s] Fast DP-INIT is on for default
[06/04 00:01:12    697s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 00:01:12    697s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.031, MEM:3881.4M, EPOCH TIME: 1717430472.628579
[06/04 00:01:12    697s] 
[06/04 00:01:12    697s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:01:12    697s] OPERPROF:     Starting CMU at level 3, MEM:3881.4M, EPOCH TIME: 1717430472.633233
[06/04 00:01:12    697s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:3881.4M, EPOCH TIME: 1717430472.635110
[06/04 00:01:12    697s] 
[06/04 00:01:12    697s] Bad Lib Cell Checking (CMU) is done! (0)
[06/04 00:01:12    697s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.047, MEM:3753.4M, EPOCH TIME: 1717430472.638873
[06/04 00:01:12    697s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3753.4M, EPOCH TIME: 1717430472.639011
[06/04 00:01:12    697s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.005, MEM:3753.4M, EPOCH TIME: 1717430472.643543
[06/04 00:01:12    697s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3753.4MB).
[06/04 00:01:12    697s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.080, MEM:3753.4M, EPOCH TIME: 1717430472.647958
[06/04 00:01:12    697s] TotalInstCnt at PhyDesignMc Initialization: 13,736
[06/04 00:01:12    697s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:38 mem=3753.4M
[06/04 00:01:12    697s] ### Creating RouteCongInterface, started
[06/04 00:01:12    697s] 
[06/04 00:01:12    697s] Creating Lib Analyzer ...
[06/04 00:01:12    697s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[06/04 00:01:12    697s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/04 00:01:12    697s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[06/04 00:01:12    697s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[06/04 00:01:12    697s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[06/04 00:01:12    697s] 
[06/04 00:01:12    697s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 00:01:16    701s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:41 mem=3753.4M
[06/04 00:01:16    701s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:42 mem=3753.4M
[06/04 00:01:16    701s] Creating Lib Analyzer, finished. 
[06/04 00:01:16    701s] 
[06/04 00:01:16    701s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[06/04 00:01:16    701s] 
[06/04 00:01:16    701s] #optDebug: {0, 1.000}
[06/04 00:01:16    701s] ### Creating RouteCongInterface, finished
[06/04 00:01:16    701s] {MG  {5 0 69.8 1.2957} }
[06/04 00:01:16    701s] ### Creating LA Mngr. totSessionCpu=0:11:42 mem=3753.4M
[06/04 00:01:16    701s] ### Creating LA Mngr, finished. totSessionCpu=0:11:42 mem=3753.4M
[06/04 00:01:17    702s] *info: 27 io nets excluded
[06/04 00:01:17    702s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/04 00:01:17    702s] *info: 2 clock nets excluded
[06/04 00:01:17    702s] *info: 180 no-driver nets excluded.
[06/04 00:01:17    702s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.31065.1
[06/04 00:01:18    704s] PathGroup :  reg2reg  TargetSlack : 0.0539 
[06/04 00:01:18    705s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/04 00:01:18    705s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:18    705s] ** GigaOpt Optimizer WNS Slack -0.696 TNS Slack -40.951 Density 45.80
[06/04 00:01:18    705s] Optimizer WNS Pass 0
[06/04 00:01:18    705s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.696|-37.752|
|reg2reg   |-0.172| -3.199|
|HEPG      |-0.172| -3.199|
|All Paths |-0.696|-40.951|
+----------+------+-------+

[06/04 00:01:18    705s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3961.4M, EPOCH TIME: 1717430478.341298
[06/04 00:01:18    705s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3961.4M, EPOCH TIME: 1717430478.341739
[06/04 00:01:18    705s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[06/04 00:01:18    705s] Info: End MT loop @oiCellDelayCachingJob.
[06/04 00:01:18    705s] Active Path Group: reg2reg  
[06/04 00:01:18    705s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/04 00:01:18    705s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|               End Point                |
[06/04 00:01:18    705s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/04 00:01:18    705s] |  -0.172|   -0.696|  -3.199|  -40.951|   45.80%|   0:00:00.0| 3961.4M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_2_r_reg[18]/D   |
[06/04 00:01:19    707s] |  -0.106|   -0.696|  -1.882|  -39.634|   45.81%|   0:00:01.0| 4006.5M|av_scan_mode_max|  reg2reg| Top_in/pConv_0/product_1_r_reg[17]/D   |
[06/04 00:01:19    708s] |  -0.067|   -0.696|  -1.288|  -39.040|   45.81%|   0:00:00.0| 4011.5M|av_scan_mode_max|  reg2reg| Top_in/pConv_2/product_2_r_reg[20]/D   |
[06/04 00:01:19    709s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:19    709s] |  -0.039|   -0.696|  -0.268|  -38.020|   45.83%|   0:00:00.0| 4014.0M|av_scan_mode_max|  reg2reg| Top_in/pConv_2/product_2_r_reg[20]/D   |
[06/04 00:01:20    711s] |  -0.010|   -0.696|  -0.038|  -37.791|   45.85%|   0:00:01.0| 4014.0M|av_scan_mode_max|  reg2reg| Top_in/pConv_0/product_0_r_reg[14]/D   |
[06/04 00:01:20    713s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:20    713s] |   0.010|   -0.696|   0.000|  -37.752|   45.87%|   0:00:00.0| 4014.0M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_0_r_reg[15]/D   |
[06/04 00:01:21    716s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:21    716s] |   0.034|   -0.696|   0.000|  -37.752|   45.91%|   0:00:01.0| 4021.8M|av_scan_mode_max|  reg2reg| Top_in/pConv_0/product_2_r_reg[21]/D   |
[06/04 00:01:21    719s] |   0.058|   -0.696|   0.000|  -37.752|   45.96%|   0:00:00.0| 4024.3M|av_scan_mode_max|  reg2reg| Top_in/pConv_0/product_2_r_reg[21]/D   |
[06/04 00:01:21    719s] |   0.058|   -0.696|   0.000|  -37.752|   45.96%|   0:00:00.0| 4024.3M|av_scan_mode_max|  reg2reg| Top_in/pConv_0/product_2_r_reg[21]/D   |
[06/04 00:01:21    719s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/04 00:01:21    719s] 
[06/04 00:01:21    719s] *** Finish Core Optimize Step (cpu=0:00:13.6 real=0:00:03.0 mem=4024.3M) ***
[06/04 00:01:21    719s] Active Path Group: default 
[06/04 00:01:21    719s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/04 00:01:21    719s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|               End Point                |
[06/04 00:01:21    719s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/04 00:01:21    719s] |  -0.696|   -0.696| -37.752|  -37.752|   45.96%|   0:00:00.0| 4024.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
[06/04 00:01:22    720s] |  -0.666|   -0.666| -35.789|  -35.789|   45.96%|   0:00:01.0| 4026.8M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
[06/04 00:01:22    721s] |  -0.645|   -0.645| -35.212|  -35.212|   45.96%|   0:00:00.0| 4026.8M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
[06/04 00:01:22    722s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:22    722s] |  -0.645|   -0.645| -35.671|  -35.671|   45.96%|   0:00:00.0| 4026.8M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
[06/04 00:01:22    723s] |  -0.622|   -0.622| -31.794|  -31.794|   45.96%|   0:00:00.0| 4026.8M|av_scan_mode_max|  default| Top_in/data_1_r_reg[47]/D              |
[06/04 00:01:23    724s] |  -0.548|   -0.548| -29.165|  -29.165|   45.96%|   0:00:01.0| 4026.8M|av_scan_mode_max|  default| Top_in/data_1_r_reg[47]/D              |
[06/04 00:01:23    725s] |  -0.516|   -0.516| -28.800|  -28.800|   45.96%|   0:00:00.0| 4034.8M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
[06/04 00:01:23    727s] |  -0.498|   -0.498| -26.686|  -26.686|   45.97%|   0:00:00.0| 4036.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[2]/D               |
[06/04 00:01:23    728s] |  -0.468|   -0.468| -26.255|  -26.255|   45.98%|   0:00:00.0| 4036.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[39]/D              |
[06/04 00:01:24    730s] |  -0.481|   -0.481| -25.687|  -25.687|   45.98%|   0:00:01.0| 4038.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[34]/D              |
[06/04 00:01:24    731s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:24    731s] |  -0.468|   -0.468| -23.238|  -23.238|   45.98%|   0:00:00.0| 4038.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[39]/D              |
[06/04 00:01:24    731s] |  -0.442|   -0.442| -21.501|  -21.501|   45.98%|   0:00:00.0| 4038.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[39]/D              |
[06/04 00:01:24    732s] |  -0.394|   -0.394| -20.556|  -20.556|   45.98%|   0:00:00.0| 4038.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[39]/D              |
[06/04 00:01:24    733s] |  -0.377|   -0.377| -19.057|  -19.057|   45.98%|   0:00:00.0| 4038.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[39]/D              |
[06/04 00:01:24    733s] |  -0.339|   -0.339| -16.975|  -16.975|   45.99%|   0:00:00.0| 4038.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[39]/D              |
[06/04 00:01:25    734s] |  -0.307|   -0.307| -14.883|  -14.883|   45.99%|   0:00:01.0| 4038.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[1]/D               |
[06/04 00:01:25    735s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:25    736s] |  -0.279|   -0.279| -14.113|  -14.113|   46.00%|   0:00:00.0| 4038.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[1]/D               |
[06/04 00:01:25    737s] |  -0.259|   -0.259| -12.664|  -12.664|   46.01%|   0:00:00.0| 4038.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[39]/D              |
[06/04 00:01:25    738s] |  -0.239|   -0.239| -10.955|  -10.955|   46.03%|   0:00:00.0| 4038.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[34]/D              |
[06/04 00:01:26    740s] |  -0.198|   -0.198|  -8.989|   -8.989|   46.04%|   0:00:01.0| 4046.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[15]/D              |
[06/04 00:01:26    741s] |  -0.162|   -0.162|  -6.275|   -6.275|   46.05%|   0:00:00.0| 4046.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[19]/D              |
[06/04 00:01:26    742s] |  -0.137|   -0.137|  -5.685|   -5.685|   46.06%|   0:00:00.0| 4046.3M|av_scan_mode_max|  default| Top_in/data_1_r_reg[28]/D              |
[06/04 00:01:27    744s] |  -0.114|   -0.114|  -3.414|   -3.414|   46.08%|   0:00:01.0| 4046.3M|av_scan_mode_max|  default| Top_in/pmp_1_r_reg[3]/D                |
[06/04 00:01:27    744s] |  -0.088|   -0.088|  -2.217|   -2.217|   46.09%|   0:00:00.0| 4046.3M|av_scan_mode_max|  default| Top_in/data_0_r_reg[19]/D              |
[06/04 00:01:27    745s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:27    746s] |  -0.079|   -0.079|  -1.587|   -1.587|   46.10%|   0:00:00.0| 4047.8M|av_scan_mode_max|  default| Top_in/data_1_r_reg[27]/D              |
[06/04 00:01:28    747s] |  -0.074|   -0.074|  -1.535|   -1.535|   46.11%|   0:00:01.0| 4047.8M|av_scan_mode_max|  default| Top_in/data_0_r_reg[15]/D              |
[06/04 00:01:28    748s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:28    748s] |  -0.061|   -0.061|  -1.511|   -1.511|   46.11%|   0:00:00.0| 4047.8M|av_scan_mode_max|  default| Top_in/data_1_r_reg[3]/D               |
[06/04 00:01:28    748s] |  -0.046|   -0.046|  -0.827|   -0.827|   46.11%|   0:00:00.0| 4047.8M|av_scan_mode_max|  default| Top_in/data_0_r_reg[15]/D              |
[06/04 00:01:28    749s] |  -0.041|   -0.041|  -0.628|   -0.628|   46.12%|   0:00:00.0| 4055.8M|av_scan_mode_max|  default| Top_in/data_0_r_reg[15]/D              |
[06/04 00:01:29    750s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:29    750s] |  -0.013|   -0.013|  -0.085|   -0.085|   46.13%|   0:00:01.0| 4055.8M|av_scan_mode_max|  default| Top_in/pmp_1_r_reg[3]/D                |
[06/04 00:01:29    753s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:29    753s] |   0.001|    0.001|   0.000|    0.000|   46.14%|   0:00:00.0| 4056.8M|av_scan_mode_max|  default| Top_in/data_1_r_reg[31]/D              |
[06/04 00:01:30    755s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:30    755s] |   0.031|    0.031|   0.000|    0.000|   46.12%|   0:00:01.0| 4116.0M|av_scan_mode_max|  default| Top_in/data_1_r_reg[34]/D              |
[06/04 00:01:30    756s] |   0.079|    0.058|   0.000|    0.000|   46.12%|   0:00:00.0| 4116.0M|av_scan_mode_max|  default| Top_in/pmp_1_r_reg[3]/D                |
[06/04 00:01:30    756s] |   0.079|    0.058|   0.000|    0.000|   46.12%|   0:00:00.0| 4116.0M|av_scan_mode_max|  default| Top_in/pmp_1_r_reg[3]/D                |
[06/04 00:01:30    756s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/04 00:01:30    756s] 
[06/04 00:01:30    756s] *** Finish Core Optimize Step (cpu=0:00:37.4 real=0:00:09.0 mem=4116.0M) ***
[06/04 00:01:30    756s] 
[06/04 00:01:30    756s] *** Finished Optimize Step Cumulative (cpu=0:00:51.1 real=0:00:12.0 mem=4116.0M) ***
[06/04 00:01:30    756s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.079|0.000|
|reg2reg   |0.058|0.000|
|HEPG      |0.058|0.000|
|All Paths |0.058|0.000|
+----------+-----+-----+

[06/04 00:01:30    756s] ** GigaOpt Optimizer WNS Slack 0.058 TNS Slack 0.000 Density 46.12
[06/04 00:01:30    756s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31065.1
[06/04 00:01:30    756s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4116.0M, EPOCH TIME: 1717430490.426379
[06/04 00:01:30    756s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.028, MEM:4078.0M, EPOCH TIME: 1717430490.453939
[06/04 00:01:30    756s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4078.0M, EPOCH TIME: 1717430490.460476
[06/04 00:01:30    756s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4078.0M, EPOCH TIME: 1717430490.460673
[06/04 00:01:30    756s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4078.0M, EPOCH TIME: 1717430490.479125
[06/04 00:01:30    756s] OPERPROF:       Starting CMU at level 4, MEM:4174.0M, EPOCH TIME: 1717430490.513338
[06/04 00:01:30    756s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.004, MEM:4206.0M, EPOCH TIME: 1717430490.517092
[06/04 00:01:30    756s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.041, MEM:4078.0M, EPOCH TIME: 1717430490.520380
[06/04 00:01:30    756s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4078.0M, EPOCH TIME: 1717430490.520506
[06/04 00:01:30    756s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.010, REAL:0.004, MEM:4078.0M, EPOCH TIME: 1717430490.524091
[06/04 00:01:30    756s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.067, MEM:4078.0M, EPOCH TIME: 1717430490.527788
[06/04 00:01:30    756s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.067, MEM:4078.0M, EPOCH TIME: 1717430490.527892
[06/04 00:01:30    756s] TDRefine: refinePlace mode is spiral
[06/04 00:01:30    756s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31065.3
[06/04 00:01:30    756s] OPERPROF: Starting RefinePlace at level 1, MEM:4078.0M, EPOCH TIME: 1717430490.528075
[06/04 00:01:30    756s] *** Starting refinePlace (0:12:37 mem=4078.0M) ***
[06/04 00:01:30    756s] Total net bbox length = 3.522e+05 (1.663e+05 1.859e+05) (ext = 1.725e+04)
[06/04 00:01:30    756s] 
[06/04 00:01:30    756s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:01:30    756s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/04 00:01:30    756s] (I)      Default pattern map key = CHIP_default.
[06/04 00:01:30    756s] (I)      Default pattern map key = CHIP_default.
[06/04 00:01:30    756s] 
[06/04 00:01:30    756s] Starting Small incrNP...
[06/04 00:01:30    756s] User Input Parameters:
[06/04 00:01:30    756s] - Congestion Driven    : Off
[06/04 00:01:30    756s] - Timing Driven        : Off
[06/04 00:01:30    756s] - Area-Violation Based : Off
[06/04 00:01:30    756s] - Start Rollback Level : -5
[06/04 00:01:30    756s] - Legalized            : On
[06/04 00:01:30    756s] - Window Based         : Off
[06/04 00:01:30    756s] - eDen incr mode       : Off
[06/04 00:01:30    756s] - Small incr mode      : On
[06/04 00:01:30    756s] 
[06/04 00:01:30    756s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:4078.0M, EPOCH TIME: 1717430490.559716
[06/04 00:01:30    756s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4078.0M, EPOCH TIME: 1717430490.562642
[06/04 00:01:30    757s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.009, MEM:4078.0M, EPOCH TIME: 1717430490.571678
[06/04 00:01:30    757s] default core: bins with density > 0.750 = 19.30 % ( 66 / 342 )
[06/04 00:01:30    757s] Density distribution unevenness ratio = 33.351%
[06/04 00:01:30    757s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.012, MEM:4078.0M, EPOCH TIME: 1717430490.571933
[06/04 00:01:30    757s] cost 0.881481, thresh 1.000000
[06/04 00:01:30    757s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4078.0M)
[06/04 00:01:30    757s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[06/04 00:01:30    757s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4078.0M, EPOCH TIME: 1717430490.573129
[06/04 00:01:30    757s] Starting refinePlace ...
[06/04 00:01:30    757s] (I)      Default pattern map key = CHIP_default.
[06/04 00:01:30    757s] One DDP V2 for no tweak run.
[06/04 00:01:30    757s] (I)      Default pattern map key = CHIP_default.
[06/04 00:01:30    757s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[06/04 00:01:30    757s] ** Cut row section cpu time 0:00:00.0.
[06/04 00:01:30    757s]    Spread Effort: high, pre-route mode, useDDP on.
[06/04 00:01:30    757s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=4099.9MB) @(0:12:37 - 0:12:38).
[06/04 00:01:30    757s] Move report: preRPlace moves 574 insts, mean move: 1.61 um, max move: 8.76 um 
[06/04 00:01:30    757s] 	Max move on inst (Top_in/FE_OCPC2008_FE_OFN1511_n5424): (546.22, 557.88) --> (542.50, 562.92)
[06/04 00:01:30    757s] 	Length: 8 sites, height: 1 rows, site name: core_5040, cell type: BUF4CK
[06/04 00:01:30    757s] wireLenOptFixPriorityInst 2903 inst fixed
[06/04 00:01:30    757s] 
[06/04 00:01:30    757s] Running Spiral MT with 8 threads  fetchWidth=81 
[06/04 00:01:31    758s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/04 00:01:31    758s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:01.0)
[06/04 00:01:31    758s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/04 00:01:31    758s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=4099.9MB) @(0:12:38 - 0:12:38).
[06/04 00:01:31    758s] Move report: Detail placement moves 574 insts, mean move: 1.61 um, max move: 8.76 um 
[06/04 00:01:31    758s] 	Max move on inst (Top_in/FE_OCPC2008_FE_OFN1511_n5424): (546.22, 557.88) --> (542.50, 562.92)
[06/04 00:01:31    758s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 4099.9MB
[06/04 00:01:31    758s] Statistics of distance of Instance movement in refine placement:
[06/04 00:01:31    758s]   maximum (X+Y) =         8.76 um
[06/04 00:01:31    758s]   inst (Top_in/FE_OCPC2008_FE_OFN1511_n5424) with max move: (546.22, 557.88) -> (542.5, 562.92)
[06/04 00:01:31    758s]   mean    (X+Y) =         1.61 um
[06/04 00:01:31    758s] Summary Report:
[06/04 00:01:31    758s] Instances move: 574 (out of 13839 movable)
[06/04 00:01:31    758s] Instances flipped: 0
[06/04 00:01:31    758s] Mean displacement: 1.61 um
[06/04 00:01:31    758s] Max displacement: 8.76 um (Instance: Top_in/FE_OCPC2008_FE_OFN1511_n5424) (546.22, 557.88) -> (542.5, 562.92)
[06/04 00:01:31    758s] 	Length: 8 sites, height: 1 rows, site name: core_5040, cell type: BUF4CK
[06/04 00:01:31    758s] Total instances moved : 574
[06/04 00:01:31    758s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.180, REAL:0.492, MEM:4099.9M, EPOCH TIME: 1717430491.065616
[06/04 00:01:31    758s] Total net bbox length = 3.526e+05 (1.666e+05 1.860e+05) (ext = 1.725e+04)
[06/04 00:01:31    758s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 4099.9MB
[06/04 00:01:31    758s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=4099.9MB) @(0:12:37 - 0:12:38).
[06/04 00:01:31    758s] *** Finished refinePlace (0:12:38 mem=4099.9M) ***
[06/04 00:01:31    758s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31065.3
[06/04 00:01:31    758s] OPERPROF: Finished RefinePlace at level 1, CPU:1.220, REAL:0.545, MEM:4099.9M, EPOCH TIME: 1717430491.072785
[06/04 00:01:31    758s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4099.9M, EPOCH TIME: 1717430491.187064
[06/04 00:01:31    758s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.023, MEM:4097.9M, EPOCH TIME: 1717430491.210449
[06/04 00:01:31    758s] *** maximum move = 8.76 um ***
[06/04 00:01:31    758s] *** Finished re-routing un-routed nets (4097.9M) ***
[06/04 00:01:31    758s] TotalInstCnt at stopUpdate before init: 13,839
[06/04 00:01:31    758s] OPERPROF: Starting DPlace-Init at level 1, MEM:4097.9M, EPOCH TIME: 1717430491.261635
[06/04 00:01:31    758s] z: 2, totalTracks: 1
[06/04 00:01:31    758s] z: 4, totalTracks: 1
[06/04 00:01:31    758s] z: 6, totalTracks: 1
[06/04 00:01:31    758s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:01:31    758s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4097.9M, EPOCH TIME: 1717430491.279127
[06/04 00:01:31    758s] 
[06/04 00:01:31    758s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:01:31    758s] OPERPROF:     Starting CMU at level 3, MEM:4193.9M, EPOCH TIME: 1717430491.313375
[06/04 00:01:31    758s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:4193.9M, EPOCH TIME: 1717430491.315246
[06/04 00:01:31    758s] 
[06/04 00:01:31    758s] Bad Lib Cell Checking (CMU) is done! (0)
[06/04 00:01:31    758s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.039, MEM:4097.9M, EPOCH TIME: 1717430491.318341
[06/04 00:01:31    758s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4097.9M, EPOCH TIME: 1717430491.318469
[06/04 00:01:31    758s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.003, MEM:4097.9M, EPOCH TIME: 1717430491.321870
[06/04 00:01:31    758s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4097.9MB).
[06/04 00:01:31    758s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.064, MEM:4097.9M, EPOCH TIME: 1717430491.325364
[06/04 00:01:31    758s] TotalInstCnt at stopUpdate after init: 13,839
[06/04 00:01:31    758s] 
[06/04 00:01:31    758s] *** Finish Physical Update (cpu=0:00:01.9 real=0:00:01.0 mem=4097.9M) ***
[06/04 00:01:31    758s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31065.1
[06/04 00:01:31    758s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/04 00:01:31    758s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:31    758s] ** GigaOpt Optimizer WNS Slack 0.058 TNS Slack 0.000 Density 46.12
[06/04 00:01:31    758s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.079|0.000|
|reg2reg   |0.058|0.000|
|HEPG      |0.058|0.000|
|All Paths |0.058|0.000|
+----------+-----+-----+

[06/04 00:01:31    758s] Bottom Preferred Layer:
[06/04 00:01:31    758s]     None
[06/04 00:01:31    758s] Via Pillar Rule:
[06/04 00:01:31    758s]     None
[06/04 00:01:31    758s] 
[06/04 00:01:31    758s] *** Finish pre-CTS Setup Fixing (cpu=0:00:56.3 real=0:00:14.0 mem=4097.9M) ***
[06/04 00:01:31    758s] 
[06/04 00:01:31    758s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.31065.1
[06/04 00:01:31    758s] Total-nets :: 14086, Stn-nets :: 374, ratio :: 2.65512 %, Total-len 408423, Stn-len 19246.3
[06/04 00:01:31    758s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3888.4M, EPOCH TIME: 1717430491.605822
[06/04 00:01:31    758s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.045, MEM:3564.9M, EPOCH TIME: 1717430491.651203
[06/04 00:01:31    758s] TotalInstCnt at PhyDesignMc Destruction: 13,839
[06/04 00:01:31    758s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31065.7
[06/04 00:01:31    758s] *** WnsOpt #1 [finish] : cpu/real = 0:01:01.7/0:00:19.1 (3.2), totSession cpu/real = 0:12:39.0/0:11:02.5 (1.1), mem = 3564.9M
[06/04 00:01:31    758s] 
[06/04 00:01:31    758s] =============================================================================================
[06/04 00:01:31    758s]  Step TAT Report for WnsOpt #1                                                  21.13-s100_1
[06/04 00:01:31    758s] =============================================================================================
[06/04 00:01:31    758s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 00:01:31    758s] ---------------------------------------------------------------------------------------------
[06/04 00:01:31    758s] [ SlackTraversorInit     ]      2   0:00:00.4  (   2.3 % )     0:00:00.4 /  0:00:00.9    2.1
[06/04 00:01:31    758s] [ LibAnalyzerInit        ]      1   0:00:03.9  (  20.6 % )     0:00:03.9 /  0:00:04.0    1.0
[06/04 00:01:31    758s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:01:31    758s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.3    1.5
[06/04 00:01:31    758s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:04.0 /  0:00:04.1    1.0
[06/04 00:01:31    758s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:01:31    758s] [ TransformInit          ]      1   0:00:00.9  (   4.6 % )     0:00:00.9 /  0:00:00.9    1.0
[06/04 00:01:31    758s] [ OptimizationStep       ]      2   0:00:00.2  (   0.9 % )     0:00:11.9 /  0:00:51.1    4.3
[06/04 00:01:31    758s] [ OptSingleIteration     ]     42   0:00:00.2  (   0.9 % )     0:00:11.7 /  0:00:50.9    4.4
[06/04 00:01:31    758s] [ OptGetWeight           ]     42   0:00:00.9  (   4.7 % )     0:00:00.9 /  0:00:00.8    0.9
[06/04 00:01:31    758s] [ OptEval                ]     42   0:00:07.0  (  36.8 % )     0:00:07.0 /  0:00:39.8    5.7
[06/04 00:01:31    758s] [ OptCommit              ]     42   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    0.9
[06/04 00:01:31    758s] [ PostCommitDelayUpdate  ]     42   0:00:00.3  (   1.7 % )     0:00:01.8 /  0:00:04.0    2.2
[06/04 00:01:31    758s] [ IncrDelayCalc          ]    279   0:00:01.5  (   7.9 % )     0:00:01.5 /  0:00:03.6    2.4
[06/04 00:01:31    758s] [ SetupOptGetWorkingSet  ]    125   0:00:00.4  (   2.1 % )     0:00:00.4 /  0:00:01.2    3.0
[06/04 00:01:31    758s] [ SetupOptGetActiveNode  ]    125   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[06/04 00:01:31    758s] [ SetupOptSlackGraph     ]     42   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.5    6.1
[06/04 00:01:31    758s] [ RefinePlace            ]      1   0:00:01.0  (   5.2 % )     0:00:01.0 /  0:00:01.9    1.9
[06/04 00:01:31    758s] [ IncrTimingUpdate       ]     48   0:00:01.1  (   5.7 % )     0:00:01.1 /  0:00:04.2    3.9
[06/04 00:01:31    758s] [ MISC                   ]          0:00:00.7  (   3.8 % )     0:00:00.7 /  0:00:02.6    3.6
[06/04 00:01:31    758s] ---------------------------------------------------------------------------------------------
[06/04 00:01:31    758s]  WnsOpt #1 TOTAL                    0:00:19.1  ( 100.0 % )     0:00:19.1 /  0:01:01.7    3.2
[06/04 00:01:31    758s] ---------------------------------------------------------------------------------------------
[06/04 00:01:31    758s] 
[06/04 00:01:31    758s] End: GigaOpt Optimization in WNS mode
[06/04 00:01:31    759s] *** Timing Is met
[06/04 00:01:31    759s] *** Check timing (0:00:00.0)
[06/04 00:01:31    759s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[06/04 00:01:31    759s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/04 00:01:31    759s] Info: 27 io nets excluded
[06/04 00:01:31    759s] Info: 2 clock nets excluded from IPO operation.
[06/04 00:01:31    759s] ### Creating LA Mngr. totSessionCpu=0:12:39 mem=3564.9M
[06/04 00:01:31    759s] ### Creating LA Mngr, finished. totSessionCpu=0:12:39 mem=3564.9M
[06/04 00:01:31    759s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/04 00:01:31    759s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 00:01:31    759s] ### Creating PhyDesignMc. totSessionCpu=0:12:39 mem=3914.0M
[06/04 00:01:31    759s] OPERPROF: Starting DPlace-Init at level 1, MEM:3914.0M, EPOCH TIME: 1717430491.851878
[06/04 00:01:31    759s] z: 2, totalTracks: 1
[06/04 00:01:31    759s] z: 4, totalTracks: 1
[06/04 00:01:31    759s] z: 6, totalTracks: 1
[06/04 00:01:31    759s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:01:31    759s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3914.0M, EPOCH TIME: 1717430491.869417
[06/04 00:01:31    759s] 
[06/04 00:01:31    759s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:01:31    759s] OPERPROF:     Starting CMU at level 3, MEM:4042.1M, EPOCH TIME: 1717430491.898207
[06/04 00:01:31    759s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:4042.1M, EPOCH TIME: 1717430491.899920
[06/04 00:01:31    759s] 
[06/04 00:01:31    759s] Bad Lib Cell Checking (CMU) is done! (0)
[06/04 00:01:31    759s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:3946.0M, EPOCH TIME: 1717430491.902955
[06/04 00:01:31    759s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3946.0M, EPOCH TIME: 1717430491.903101
[06/04 00:01:31    759s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.003, MEM:3946.0M, EPOCH TIME: 1717430491.906511
[06/04 00:01:31    759s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3946.0MB).
[06/04 00:01:31    759s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.058, MEM:3946.0M, EPOCH TIME: 1717430491.909959
[06/04 00:01:31    759s] TotalInstCnt at PhyDesignMc Initialization: 13,839
[06/04 00:01:31    759s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:39 mem=3946.1M
[06/04 00:01:31    759s] Begin: Area Reclaim Optimization
[06/04 00:01:31    759s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:12:39.4/0:11:02.9 (1.1), mem = 3946.1M
[06/04 00:01:31    759s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31065.8
[06/04 00:01:31    759s] ### Creating RouteCongInterface, started
[06/04 00:01:32    759s] 
[06/04 00:01:32    759s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[06/04 00:01:32    759s] 
[06/04 00:01:32    759s] #optDebug: {0, 1.000}
[06/04 00:01:32    759s] ### Creating RouteCongInterface, finished
[06/04 00:01:32    759s] {MG  {5 0 69.8 1.2957} }
[06/04 00:01:32    759s] ### Creating LA Mngr. totSessionCpu=0:12:39 mem=3946.1M
[06/04 00:01:32    759s] ### Creating LA Mngr, finished. totSessionCpu=0:12:39 mem=3946.1M
[06/04 00:01:32    760s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3946.1M, EPOCH TIME: 1717430492.718578
[06/04 00:01:32    760s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:3946.1M, EPOCH TIME: 1717430492.719253
[06/04 00:01:32    760s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/04 00:01:32    760s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:32    760s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 46.12
[06/04 00:01:32    760s] +---------+---------+--------+--------+------------+--------+
[06/04 00:01:32    760s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/04 00:01:32    760s] +---------+---------+--------+--------+------------+--------+
[06/04 00:01:32    760s] |   46.12%|        -|   0.000|   0.000|   0:00:00.0| 3946.0M|
[06/04 00:01:32    760s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[06/04 00:01:32    760s] |   46.12%|        0|   0.000|   0.000|   0:00:00.0| 3946.0M|
[06/04 00:01:33    762s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:33    762s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:34    765s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:35    768s] |   45.92%|       93|  -0.015|  -0.042|   0:00:03.0| 4115.9M|
[06/04 00:01:35    770s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:35    771s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:35    772s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:35    772s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:36    773s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:36    774s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:36    775s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:36    777s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:37    778s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:37    780s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:38    781s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:38    782s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:38    783s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:38    785s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:39    788s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:40    790s] |   44.51%|     1192|  -0.000|  -0.000|   0:00:05.0| 4119.9M|
[06/04 00:01:40    791s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:41    792s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:41    793s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:41    794s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:42    796s] |   44.33%|      186|  -0.000|  -0.000|   0:00:02.0| 4119.9M|
[06/04 00:01:42    797s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:43    797s] |   44.30%|       30|  -0.000|  -0.000|   0:00:01.0| 4119.9M|
[06/04 00:01:43    798s] |   44.30%|        5|  -0.000|  -0.000|   0:00:00.0| 4119.9M|
[06/04 00:01:43    798s] |   44.30%|        1|  -0.000|  -0.000|   0:00:00.0| 4119.9M|
[06/04 00:01:43    798s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[06/04 00:01:43    798s] #optDebug: RTR_SNLTF <10.0000 5.0400> <50.4000> 
[06/04 00:01:43    798s] |   44.30%|        0|  -0.000|  -0.000|   0:00:00.0| 4119.9M|
[06/04 00:01:43    798s] +---------+---------+--------+--------+------------+--------+
[06/04 00:01:43    798s] Reclaim Optimization End WNS Slack -0.000  TNS Slack -0.000 Density 44.30
[06/04 00:01:43    798s] 
[06/04 00:01:43    798s] ** Summary: Restruct = 0 Buffer Deletion = 68 Declone = 47 Resize = 1373 **
[06/04 00:01:43    798s] --------------------------------------------------------------
[06/04 00:01:43    798s] |                                   | Total     | Sequential |
[06/04 00:01:43    798s] --------------------------------------------------------------
[06/04 00:01:43    798s] | Num insts resized                 |    1258  |     107    |
[06/04 00:01:43    798s] | Num insts undone                  |      35  |       6    |
[06/04 00:01:43    798s] | Num insts Downsized               |    1258  |     107    |
[06/04 00:01:43    798s] | Num insts Samesized               |       0  |       0    |
[06/04 00:01:43    798s] | Num insts Upsized                 |       0  |       0    |
[06/04 00:01:43    798s] | Num multiple commits+uncommits    |     127  |       -    |
[06/04 00:01:43    798s] --------------------------------------------------------------
[06/04 00:01:43    798s] Bottom Preferred Layer:
[06/04 00:01:43    798s]     None
[06/04 00:01:43    798s] Via Pillar Rule:
[06/04 00:01:43    798s]     None
[06/04 00:01:43    798s] 
[06/04 00:01:43    798s] Number of times islegalLocAvaiable called = 2229 skipped = 0, called in commitmove = 1414, skipped in commitmove = 0
[06/04 00:01:43    798s] End: Core Area Reclaim Optimization (cpu = 0:00:39.4) (real = 0:00:12.0) **
[06/04 00:01:43    798s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4119.9M, EPOCH TIME: 1717430503.686441
[06/04 00:01:43    798s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.027, MEM:4119.9M, EPOCH TIME: 1717430503.713011
[06/04 00:01:43    798s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4119.9M, EPOCH TIME: 1717430503.723269
[06/04 00:01:43    798s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4119.9M, EPOCH TIME: 1717430503.723526
[06/04 00:01:43    798s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4119.9M, EPOCH TIME: 1717430503.742578
[06/04 00:01:43    798s] OPERPROF:       Starting CMU at level 4, MEM:4216.0M, EPOCH TIME: 1717430503.781811
[06/04 00:01:43    798s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.004, MEM:4248.0M, EPOCH TIME: 1717430503.786271
[06/04 00:01:43    798s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.047, MEM:4119.9M, EPOCH TIME: 1717430503.789853
[06/04 00:01:43    798s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4119.9M, EPOCH TIME: 1717430503.789988
[06/04 00:01:43    798s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.010, REAL:0.005, MEM:4119.9M, EPOCH TIME: 1717430503.794639
[06/04 00:01:43    798s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:4119.9M, EPOCH TIME: 1717430503.798924
[06/04 00:01:43    798s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:4119.9M, EPOCH TIME: 1717430503.799344
[06/04 00:01:43    798s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.076, MEM:4119.9M, EPOCH TIME: 1717430503.799556
[06/04 00:01:43    798s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.076, MEM:4119.9M, EPOCH TIME: 1717430503.799658
[06/04 00:01:43    798s] TDRefine: refinePlace mode is spiral
[06/04 00:01:43    798s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31065.4
[06/04 00:01:43    798s] OPERPROF: Starting RefinePlace at level 1, MEM:4119.9M, EPOCH TIME: 1717430503.799837
[06/04 00:01:43    798s] *** Starting refinePlace (0:13:19 mem=4119.9M) ***
[06/04 00:01:43    798s] Total net bbox length = 3.532e+05 (1.674e+05 1.858e+05) (ext = 1.725e+04)
[06/04 00:01:43    798s] 
[06/04 00:01:43    798s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:01:43    798s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/04 00:01:43    798s] (I)      Default pattern map key = CHIP_default.
[06/04 00:01:43    798s] (I)      Default pattern map key = CHIP_default.
[06/04 00:01:43    798s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4119.9M, EPOCH TIME: 1717430503.836123
[06/04 00:01:43    798s] Starting refinePlace ...
[06/04 00:01:43    798s] (I)      Default pattern map key = CHIP_default.
[06/04 00:01:43    798s] One DDP V2 for no tweak run.
[06/04 00:01:43    799s] 
[06/04 00:01:43    799s] Running Spiral MT with 8 threads  fetchWidth=81 
[06/04 00:01:44    799s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/04 00:01:44    799s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:01.0)
[06/04 00:01:44    799s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/04 00:01:44    799s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=4119.9MB) @(0:13:19 - 0:13:20).
[06/04 00:01:44    799s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/04 00:01:44    799s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 4119.9MB
[06/04 00:01:44    799s] Statistics of distance of Instance movement in refine placement:
[06/04 00:01:44    799s]   maximum (X+Y) =         0.00 um
[06/04 00:01:44    799s]   mean    (X+Y) =         0.00 um
[06/04 00:01:44    799s] Summary Report:
[06/04 00:01:44    799s] Instances move: 0 (out of 13724 movable)
[06/04 00:01:44    799s] Instances flipped: 0
[06/04 00:01:44    799s] Mean displacement: 0.00 um
[06/04 00:01:44    799s] Max displacement: 0.00 um 
[06/04 00:01:44    799s] Total instances moved : 0
[06/04 00:01:44    799s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.630, REAL:0.338, MEM:4119.9M, EPOCH TIME: 1717430504.174403
[06/04 00:01:44    799s] Total net bbox length = 3.532e+05 (1.674e+05 1.858e+05) (ext = 1.725e+04)
[06/04 00:01:44    799s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 4119.9MB
[06/04 00:01:44    799s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=4119.9MB) @(0:13:19 - 0:13:20).
[06/04 00:01:44    799s] *** Finished refinePlace (0:13:20 mem=4119.9M) ***
[06/04 00:01:44    799s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31065.4
[06/04 00:01:44    799s] OPERPROF: Finished RefinePlace at level 1, CPU:0.690, REAL:0.384, MEM:4119.9M, EPOCH TIME: 1717430504.183422
[06/04 00:01:44    799s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4119.9M, EPOCH TIME: 1717430504.308852
[06/04 00:01:44    799s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.018, MEM:4119.9M, EPOCH TIME: 1717430504.326658
[06/04 00:01:44    799s] *** maximum move = 0.00 um ***
[06/04 00:01:44    799s] *** Finished re-routing un-routed nets (4119.9M) ***
[06/04 00:01:44    799s] TotalInstCnt at stopUpdate before init: 13,724
[06/04 00:01:44    799s] OPERPROF: Starting DPlace-Init at level 1, MEM:4119.9M, EPOCH TIME: 1717430504.370367
[06/04 00:01:44    799s] z: 2, totalTracks: 1
[06/04 00:01:44    799s] z: 4, totalTracks: 1
[06/04 00:01:44    799s] z: 6, totalTracks: 1
[06/04 00:01:44    799s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:01:44    799s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4119.9M, EPOCH TIME: 1717430504.386787
[06/04 00:01:44    799s] 
[06/04 00:01:44    799s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:01:44    799s] OPERPROF:     Starting CMU at level 3, MEM:4216.0M, EPOCH TIME: 1717430504.419262
[06/04 00:01:44    799s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:4216.0M, EPOCH TIME: 1717430504.421128
[06/04 00:01:44    799s] 
[06/04 00:01:44    799s] Bad Lib Cell Checking (CMU) is done! (0)
[06/04 00:01:44    799s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:4119.9M, EPOCH TIME: 1717430504.424222
[06/04 00:01:44    799s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4119.9M, EPOCH TIME: 1717430504.424351
[06/04 00:01:44    799s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.003, MEM:4119.9M, EPOCH TIME: 1717430504.427685
[06/04 00:01:44    799s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:4119.9M, EPOCH TIME: 1717430504.430995
[06/04 00:01:44    799s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:4119.9M, EPOCH TIME: 1717430504.431368
[06/04 00:01:44    799s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4119.9MB).
[06/04 00:01:44    799s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.061, MEM:4119.9M, EPOCH TIME: 1717430504.431590
[06/04 00:01:44    800s] TotalInstCnt at stopUpdate after init: 13,724
[06/04 00:01:44    800s] 
[06/04 00:01:44    800s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=4119.9M) ***
[06/04 00:01:44    800s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31065.8
[06/04 00:01:44    800s] *** AreaOpt #2 [finish] : cpu/real = 0:00:40.7/0:00:12.5 (3.2), totSession cpu/real = 0:13:20.1/0:11:15.4 (1.2), mem = 4119.9M
[06/04 00:01:44    800s] 
[06/04 00:01:44    800s] =============================================================================================
[06/04 00:01:44    800s]  Step TAT Report for AreaOpt #2                                                 21.13-s100_1
[06/04 00:01:44    800s] =============================================================================================
[06/04 00:01:44    800s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 00:01:44    800s] ---------------------------------------------------------------------------------------------
[06/04 00:01:44    800s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.2
[06/04 00:01:44    800s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:01:44    800s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.2
[06/04 00:01:44    800s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:01:44    800s] [ OptSingleIteration     ]      8   0:00:00.3  (   2.3 % )     0:00:10.3 /  0:00:37.9    3.7
[06/04 00:01:44    800s] [ OptGetWeight           ]    206   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[06/04 00:01:44    800s] [ OptEval                ]    206   0:00:02.2  (  17.4 % )     0:00:02.2 /  0:00:13.9    6.4
[06/04 00:01:44    800s] [ OptCommit              ]    206   0:00:00.4  (   3.2 % )     0:00:00.4 /  0:00:00.4    1.0
[06/04 00:01:44    800s] [ PostCommitDelayUpdate  ]    226   0:00:00.9  (   7.1 % )     0:00:04.5 /  0:00:11.6    2.6
[06/04 00:01:44    800s] [ IncrDelayCalc          ]    588   0:00:03.6  (  28.6 % )     0:00:03.6 /  0:00:10.7    3.0
[06/04 00:01:44    800s] [ RefinePlace            ]      1   0:00:00.8  (   6.7 % )     0:00:00.8 /  0:00:01.3    1.6
[06/04 00:01:44    800s] [ IncrTimingUpdate       ]    112   0:00:02.9  (  23.5 % )     0:00:02.9 /  0:00:11.6    4.0
[06/04 00:01:44    800s] [ MISC                   ]          0:00:01.2  (   9.9 % )     0:00:01.2 /  0:00:01.2    1.0
[06/04 00:01:44    800s] ---------------------------------------------------------------------------------------------
[06/04 00:01:44    800s]  AreaOpt #2 TOTAL                   0:00:12.5  ( 100.0 % )     0:00:12.5 /  0:00:40.7    3.2
[06/04 00:01:44    800s] ---------------------------------------------------------------------------------------------
[06/04 00:01:44    800s] 
[06/04 00:01:44    800s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3909.0M, EPOCH TIME: 1717430504.527682
[06/04 00:01:44    800s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.029, MEM:3587.5M, EPOCH TIME: 1717430504.556545
[06/04 00:01:44    800s] TotalInstCnt at PhyDesignMc Destruction: 13,724
[06/04 00:01:44    800s] End: Area Reclaim Optimization (cpu=0:00:41, real=0:00:13, mem=3587.48M, totSessionCpu=0:13:20).
[06/04 00:01:44    800s] Begin: GigaOpt postEco DRV Optimization
[06/04 00:01:44    800s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[06/04 00:01:44    800s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:13:20.3/0:11:15.6 (1.2), mem = 3587.5M
[06/04 00:01:44    800s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/04 00:01:44    800s] Info: 27 io nets excluded
[06/04 00:01:44    800s] Info: 2 clock nets excluded from IPO operation.
[06/04 00:01:44    800s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31065.9
[06/04 00:01:44    800s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 00:01:44    800s] ### Creating PhyDesignMc. totSessionCpu=0:13:20 mem=3587.5M
[06/04 00:01:44    800s] OPERPROF: Starting DPlace-Init at level 1, MEM:3587.5M, EPOCH TIME: 1717430504.764862
[06/04 00:01:44    800s] z: 2, totalTracks: 1
[06/04 00:01:44    800s] z: 4, totalTracks: 1
[06/04 00:01:44    800s] z: 6, totalTracks: 1
[06/04 00:01:44    800s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:01:44    800s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3587.5M, EPOCH TIME: 1717430504.779960
[06/04 00:01:44    800s] 
[06/04 00:01:44    800s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:01:44    800s] OPERPROF:     Starting CMU at level 3, MEM:3683.5M, EPOCH TIME: 1717430504.808325
[06/04 00:01:44    800s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3683.5M, EPOCH TIME: 1717430504.810259
[06/04 00:01:44    800s] 
[06/04 00:01:44    800s] Bad Lib Cell Checking (CMU) is done! (0)
[06/04 00:01:44    800s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.033, MEM:3587.5M, EPOCH TIME: 1717430504.813410
[06/04 00:01:44    800s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3587.5M, EPOCH TIME: 1717430504.813535
[06/04 00:01:44    800s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:3587.5M, EPOCH TIME: 1717430504.816969
[06/04 00:01:44    800s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3587.5MB).
[06/04 00:01:44    800s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.056, MEM:3587.5M, EPOCH TIME: 1717430504.820520
[06/04 00:01:44    800s] TotalInstCnt at PhyDesignMc Initialization: 13,724
[06/04 00:01:44    800s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:21 mem=3587.5M
[06/04 00:01:44    800s] ### Creating RouteCongInterface, started
[06/04 00:01:44    800s] 
[06/04 00:01:44    800s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[06/04 00:01:44    800s] 
[06/04 00:01:44    800s] #optDebug: {0, 1.000}
[06/04 00:01:44    800s] ### Creating RouteCongInterface, finished
[06/04 00:01:44    800s] {MG  {5 0 69.8 1.2957} }
[06/04 00:01:44    800s] ### Creating LA Mngr. totSessionCpu=0:13:21 mem=3587.5M
[06/04 00:01:44    800s] ### Creating LA Mngr, finished. totSessionCpu=0:13:21 mem=3587.5M
[06/04 00:01:45    801s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3967.2M, EPOCH TIME: 1717430505.526560
[06/04 00:01:45    801s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3967.2M, EPOCH TIME: 1717430505.526998
[06/04 00:01:45    801s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/04 00:01:45    801s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:45    801s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/04 00:01:45    801s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/04 00:01:45    801s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/04 00:01:45    801s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/04 00:01:45    801s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/04 00:01:45    801s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/04 00:01:45    801s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/04 00:01:45    801s] Info: violation cost 1.144649 (cap = 0.074195, tran = 0.070455, len = 0.000000, fanout load = 1.000000, fanout count = 0.000000, glitch 0.000000)
[06/04 00:01:45    801s] |    16|    17|    -3.67|     2|     2|    -0.01|     1|     1|     0|     0|    -0.00|    -0.00|       0|       0|       0| 44.30%|          |         |
[06/04 00:01:46    802s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/04 00:01:46    802s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/04 00:01:46    802s] Info: violation cost 0.166667 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.166667, fanout count = 0.000000, glitch 0.000000)
[06/04 00:01:46    802s] |    15|    15|    -3.67|     0|     0|     0.00|     1|     1|     0|     0|    -0.02|    -0.03|       1|       0|       2| 44.30%| 0:00:01.0|  4130.4M|
[06/04 00:01:46    802s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/04 00:01:46    802s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/04 00:01:46    802s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/04 00:01:46    802s] |    15|    15|    -3.67|     0|     0|     0.00|     0|     0|     0|     0|    -0.17|    -0.40|       1|       0|       0| 44.30%| 0:00:00.0|  4133.4M|
[06/04 00:01:46    802s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/04 00:01:46    802s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/04 00:01:46    802s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/04 00:01:46    802s] |    15|    15|    -3.67|     0|     0|     0.00|     0|     0|     0|     0|    -0.17|    -0.40|       0|       0|       0| 44.30%| 0:00:00.0|  4133.4M|
[06/04 00:01:46    802s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/04 00:01:46    802s] 
[06/04 00:01:46    802s] ###############################################################################
[06/04 00:01:46    802s] #
[06/04 00:01:46    802s] #  Large fanout net report:  
[06/04 00:01:46    802s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[06/04 00:01:46    802s] #     - current density: 44.30
[06/04 00:01:46    802s] #
[06/04 00:01:46    802s] #  List of high fanout nets:
[06/04 00:01:46    802s] #
[06/04 00:01:46    802s] ###############################################################################
[06/04 00:01:46    802s] Bottom Preferred Layer:
[06/04 00:01:46    802s]     None
[06/04 00:01:46    802s] Via Pillar Rule:
[06/04 00:01:46    802s]     None
[06/04 00:01:46    802s] 
[06/04 00:01:46    802s] 
[06/04 00:01:46    802s] =======================================================================
[06/04 00:01:46    802s]                 Reasons for remaining drv violations
[06/04 00:01:46    802s] =======================================================================
[06/04 00:01:46    802s] *info: Total 15 net(s) have violations which can't be fixed by DRV optimization.
[06/04 00:01:46    802s] 
[06/04 00:01:46    802s] MultiBuffering failure reasons
[06/04 00:01:46    802s] ------------------------------------------------
[06/04 00:01:46    802s] *info:    15 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[06/04 00:01:46    802s] 
[06/04 00:01:46    802s] 
[06/04 00:01:46    802s] *** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=4133.4M) ***
[06/04 00:01:46    802s] 
[06/04 00:01:46    802s] Total-nets :: 13971, Stn-nets :: 417, ratio :: 2.98475 %, Total-len 408364, Stn-len 23956.4
[06/04 00:01:46    802s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3923.9M, EPOCH TIME: 1717430506.356630
[06/04 00:01:46    802s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.021, MEM:3601.4M, EPOCH TIME: 1717430506.378097
[06/04 00:01:46    802s] TotalInstCnt at PhyDesignMc Destruction: 13,726
[06/04 00:01:46    802s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31065.9
[06/04 00:01:46    802s] *** DrvOpt #3 [finish] : cpu/real = 0:00:02.5/0:00:01.7 (1.5), totSession cpu/real = 0:13:22.8/0:11:17.3 (1.2), mem = 3601.4M
[06/04 00:01:46    802s] 
[06/04 00:01:46    802s] =============================================================================================
[06/04 00:01:46    802s]  Step TAT Report for DrvOpt #3                                                  21.13-s100_1
[06/04 00:01:46    802s] =============================================================================================
[06/04 00:01:46    802s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 00:01:46    802s] ---------------------------------------------------------------------------------------------
[06/04 00:01:46    802s] [ SlackTraversorInit     ]      1   0:00:00.1  (   7.4 % )     0:00:00.1 /  0:00:00.1    1.1
[06/04 00:01:46    802s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:01:46    802s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   8.1 % )     0:00:00.1 /  0:00:00.2    1.7
[06/04 00:01:46    802s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.1    1.2
[06/04 00:01:46    802s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:01:46    802s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.5 % )     0:00:00.5 /  0:00:00.6    1.2
[06/04 00:01:46    802s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:01:46    802s] [ OptEval                ]      4   0:00:00.5  (  27.6 % )     0:00:00.5 /  0:00:00.5    1.1
[06/04 00:01:46    802s] [ OptCommit              ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:01:46    802s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.9
[06/04 00:01:46    802s] [ IncrDelayCalc          ]      6   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.1    2.1
[06/04 00:01:46    802s] [ DrvFindVioNets         ]      4   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.3    5.9
[06/04 00:01:46    802s] [ DrvComputeSummary      ]      4   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.1    1.4
[06/04 00:01:46    802s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.4
[06/04 00:01:46    802s] [ MISC                   ]          0:00:00.7  (  43.6 % )     0:00:00.7 /  0:00:01.1    1.5
[06/04 00:01:46    802s] ---------------------------------------------------------------------------------------------
[06/04 00:01:46    802s]  DrvOpt #3 TOTAL                    0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:02.5    1.5
[06/04 00:01:46    802s] ---------------------------------------------------------------------------------------------
[06/04 00:01:46    802s] 
[06/04 00:01:46    802s] End: GigaOpt postEco DRV Optimization
[06/04 00:01:46    803s] GigaOpt: WNS changes after postEco optimization: -0.000 -> -0.017 (bump = 0.017)
[06/04 00:01:46    803s] GigaOpt: Skipping nonLegal postEco optimization
[06/04 00:01:47    803s] Design TNS changes after trial route: -0.000 -> -0.404
[06/04 00:01:47    803s] Begin: GigaOpt TNS non-legal recovery
[06/04 00:01:47    803s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 8 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[06/04 00:01:47    803s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/04 00:01:47    803s] Info: 27 io nets excluded
[06/04 00:01:47    803s] Info: 2 clock nets excluded from IPO operation.
[06/04 00:01:47    803s] *** TnsOpt #1 [begin] : totSession cpu/real = 0:13:23.5/0:11:18.0 (1.2), mem = 3601.4M
[06/04 00:01:47    803s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31065.10
[06/04 00:01:47    803s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 00:01:47    803s] ### Creating PhyDesignMc. totSessionCpu=0:13:23 mem=3601.4M
[06/04 00:01:47    803s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/04 00:01:47    803s] OPERPROF: Starting DPlace-Init at level 1, MEM:3601.4M, EPOCH TIME: 1717430507.088928
[06/04 00:01:47    803s] z: 2, totalTracks: 1
[06/04 00:01:47    803s] z: 4, totalTracks: 1
[06/04 00:01:47    803s] z: 6, totalTracks: 1
[06/04 00:01:47    803s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:01:47    803s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3601.4M, EPOCH TIME: 1717430507.104129
[06/04 00:01:47    803s] 
[06/04 00:01:47    803s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:01:47    803s] OPERPROF:     Starting CMU at level 3, MEM:3697.4M, EPOCH TIME: 1717430507.135281
[06/04 00:01:47    803s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3697.4M, EPOCH TIME: 1717430507.137165
[06/04 00:01:47    803s] 
[06/04 00:01:47    803s] Bad Lib Cell Checking (CMU) is done! (0)
[06/04 00:01:47    803s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:3601.4M, EPOCH TIME: 1717430507.140224
[06/04 00:01:47    803s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3601.4M, EPOCH TIME: 1717430507.140350
[06/04 00:01:47    803s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:3601.4M, EPOCH TIME: 1717430507.143744
[06/04 00:01:47    803s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3601.4MB).
[06/04 00:01:47    803s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.058, MEM:3601.4M, EPOCH TIME: 1717430507.147179
[06/04 00:01:47    803s] TotalInstCnt at PhyDesignMc Initialization: 13,726
[06/04 00:01:47    803s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:24 mem=3601.4M
[06/04 00:01:47    803s] ### Creating RouteCongInterface, started
[06/04 00:01:47    803s] 
[06/04 00:01:47    803s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[06/04 00:01:47    803s] 
[06/04 00:01:47    803s] #optDebug: {0, 1.000}
[06/04 00:01:47    803s] ### Creating RouteCongInterface, finished
[06/04 00:01:47    803s] {MG  {5 0 69.8 1.2957} }
[06/04 00:01:47    803s] ### Creating LA Mngr. totSessionCpu=0:13:24 mem=3601.4M
[06/04 00:01:47    803s] ### Creating LA Mngr, finished. totSessionCpu=0:13:24 mem=3601.4M
[06/04 00:01:48    804s] *info: 27 io nets excluded
[06/04 00:01:48    804s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/04 00:01:48    804s] *info: 2 clock nets excluded
[06/04 00:01:48    804s] *info: 180 no-driver nets excluded.
[06/04 00:01:48    804s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.31065.2
[06/04 00:01:48    804s] PathGroup :  reg2reg  TargetSlack : 0 
[06/04 00:01:48    805s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/04 00:01:48    805s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:48    805s] ** GigaOpt Optimizer WNS Slack -0.169 TNS Slack -0.404 Density 44.30
[06/04 00:01:48    805s] Optimizer TNS Opt
[06/04 00:01:48    805s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.169|-0.403|
|reg2reg   |-0.000|-0.000|
|HEPG      |-0.000|-0.000|
|All Paths |-0.169|-0.404|
+----------+------+------+

[06/04 00:01:48    805s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3983.1M, EPOCH TIME: 1717430508.623608
[06/04 00:01:48    805s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3983.1M, EPOCH TIME: 1717430508.624039
[06/04 00:01:48    805s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[06/04 00:01:48    805s] Info: End MT loop @oiCellDelayCachingJob.
[06/04 00:01:48    805s] Active Path Group: reg2reg  
[06/04 00:01:48    805s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/04 00:01:48    805s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|               End Point                |
[06/04 00:01:48    805s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/04 00:01:48    805s] |  -0.000|   -0.169|  -0.000|   -0.404|   44.30%|   0:00:00.0| 3983.1M|av_scan_mode_max|  reg2reg| Top_in/pConv_2/product_2_r_reg[18]/D   |
[06/04 00:01:49    806s] |   0.000|   -0.169|   0.000|   -0.403|   44.30%|   0:00:01.0| 4150.8M|av_scan_mode_max|       NA| NA                                     |
[06/04 00:01:49    806s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/04 00:01:49    806s] 
[06/04 00:01:49    806s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=4150.8M) ***
[06/04 00:01:49    806s] Active Path Group: default 
[06/04 00:01:49    806s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/04 00:01:49    806s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|               End Point                |
[06/04 00:01:49    806s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/04 00:01:49    806s] |  -0.169|   -0.169|  -0.403|   -0.403|   44.30%|   0:00:00.0| 4150.8M|av_scan_mode_max|  default| Top_in/data_1_r_reg[8]/D               |
[06/04 00:01:49    807s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:49    807s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:49    807s] |   0.000|    0.000|   0.000|    0.000|   44.30%|   0:00:00.0| 4176.0M|av_scan_mode_max|       NA| NA                                     |
[06/04 00:01:49    807s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/04 00:01:49    807s] 
[06/04 00:01:49    807s] *** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:00.0 mem=4176.0M) ***
[06/04 00:01:49    807s] 
[06/04 00:01:49    807s] *** Finished Optimize Step Cumulative (cpu=0:00:02.2 real=0:00:01.0 mem=4176.0M) ***
[06/04 00:01:49    807s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[06/04 00:01:49    807s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31065.2
[06/04 00:01:49    807s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4176.0M, EPOCH TIME: 1717430509.600543
[06/04 00:01:49    807s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.021, MEM:4157.0M, EPOCH TIME: 1717430509.621721
[06/04 00:01:49    807s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4157.0M, EPOCH TIME: 1717430509.630151
[06/04 00:01:49    807s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4157.0M, EPOCH TIME: 1717430509.630398
[06/04 00:01:49    808s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4157.0M, EPOCH TIME: 1717430509.649453
[06/04 00:01:49    808s] OPERPROF:       Starting CMU at level 4, MEM:4253.0M, EPOCH TIME: 1717430509.687999
[06/04 00:01:49    808s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:4253.0M, EPOCH TIME: 1717430509.690174
[06/04 00:01:49    808s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.044, MEM:4157.0M, EPOCH TIME: 1717430509.693575
[06/04 00:01:49    808s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4157.0M, EPOCH TIME: 1717430509.693717
[06/04 00:01:49    808s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.010, REAL:0.005, MEM:4157.0M, EPOCH TIME: 1717430509.698281
[06/04 00:01:49    808s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.072, MEM:4157.0M, EPOCH TIME: 1717430509.702839
[06/04 00:01:49    808s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.073, MEM:4157.0M, EPOCH TIME: 1717430509.702948
[06/04 00:01:49    808s] TDRefine: refinePlace mode is spiral
[06/04 00:01:49    808s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31065.5
[06/04 00:01:49    808s] OPERPROF: Starting RefinePlace at level 1, MEM:4157.0M, EPOCH TIME: 1717430509.703126
[06/04 00:01:49    808s] *** Starting refinePlace (0:13:28 mem=4157.0M) ***
[06/04 00:01:49    808s] Total net bbox length = 3.533e+05 (1.674e+05 1.858e+05) (ext = 1.725e+04)
[06/04 00:01:49    808s] 
[06/04 00:01:49    808s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:01:49    808s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/04 00:01:49    808s] (I)      Default pattern map key = CHIP_default.
[06/04 00:01:49    808s] (I)      Default pattern map key = CHIP_default.
[06/04 00:01:49    808s] 
[06/04 00:01:49    808s] Starting Small incrNP...
[06/04 00:01:49    808s] User Input Parameters:
[06/04 00:01:49    808s] - Congestion Driven    : Off
[06/04 00:01:49    808s] - Timing Driven        : Off
[06/04 00:01:49    808s] - Area-Violation Based : Off
[06/04 00:01:49    808s] - Start Rollback Level : -5
[06/04 00:01:49    808s] - Legalized            : On
[06/04 00:01:49    808s] - Window Based         : Off
[06/04 00:01:49    808s] - eDen incr mode       : Off
[06/04 00:01:49    808s] - Small incr mode      : On
[06/04 00:01:49    808s] 
[06/04 00:01:49    808s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:4157.0M, EPOCH TIME: 1717430509.742200
[06/04 00:01:49    808s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4157.0M, EPOCH TIME: 1717430509.745602
[06/04 00:01:49    808s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.010, MEM:4157.0M, EPOCH TIME: 1717430509.755189
[06/04 00:01:49    808s] default core: bins with density > 0.750 = 10.23 % ( 35 / 342 )
[06/04 00:01:49    808s] Density distribution unevenness ratio = 33.473%
[06/04 00:01:49    808s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.013, MEM:4157.0M, EPOCH TIME: 1717430509.755445
[06/04 00:01:49    808s] cost 0.806173, thresh 1.000000
[06/04 00:01:49    808s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4157.0M)
[06/04 00:01:49    808s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[06/04 00:01:49    808s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4157.0M, EPOCH TIME: 1717430509.756511
[06/04 00:01:49    808s] Starting refinePlace ...
[06/04 00:01:49    808s] (I)      Default pattern map key = CHIP_default.
[06/04 00:01:49    808s] One DDP V2 for no tweak run.
[06/04 00:01:49    808s] (I)      Default pattern map key = CHIP_default.
[06/04 00:01:49    808s]   Spread Effort: high, pre-route mode, useDDP on.
[06/04 00:01:49    808s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=4158.9MB) @(0:13:28 - 0:13:28).
[06/04 00:01:49    808s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/04 00:01:49    808s] wireLenOptFixPriorityInst 2903 inst fixed
[06/04 00:01:49    808s] 
[06/04 00:01:49    808s] Running Spiral MT with 8 threads  fetchWidth=81 
[06/04 00:01:50    808s] Move report: legalization moves 4 insts, mean move: 5.00 um, max move: 8.76 um spiral
[06/04 00:01:50    808s] 	Max move on inst (Top_in/FE_OCPC2025_n5413): (708.66, 809.88) --> (704.94, 814.92)
[06/04 00:01:50    808s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[06/04 00:01:50    808s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/04 00:01:50    808s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:01.0, mem=4165.0MB) @(0:13:28 - 0:13:29).
[06/04 00:01:50    808s] Move report: Detail placement moves 4 insts, mean move: 5.00 um, max move: 8.76 um 
[06/04 00:01:50    808s] 	Max move on inst (Top_in/FE_OCPC2025_n5413): (708.66, 809.88) --> (704.94, 814.92)
[06/04 00:01:50    808s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 4165.0MB
[06/04 00:01:50    808s] Statistics of distance of Instance movement in refine placement:
[06/04 00:01:50    808s]   maximum (X+Y) =         8.76 um
[06/04 00:01:50    808s]   inst (Top_in/FE_OCPC2025_n5413) with max move: (708.66, 809.88) -> (704.94, 814.92)
[06/04 00:01:50    808s]   mean    (X+Y) =         5.00 um
[06/04 00:01:50    808s] Summary Report:
[06/04 00:01:50    808s] Instances move: 4 (out of 13726 movable)
[06/04 00:01:50    808s] Instances flipped: 0
[06/04 00:01:50    808s] Mean displacement: 5.00 um
[06/04 00:01:50    808s] Max displacement: 8.76 um (Instance: Top_in/FE_OCPC2025_n5413) (708.66, 809.88) -> (704.94, 814.92)
[06/04 00:01:50    808s] 	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: BUF2
[06/04 00:01:50    808s] Total instances moved : 4
[06/04 00:01:50    808s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.760, REAL:0.425, MEM:4165.0M, EPOCH TIME: 1717430510.181740
[06/04 00:01:50    808s] Total net bbox length = 3.533e+05 (1.674e+05 1.858e+05) (ext = 1.725e+04)
[06/04 00:01:50    808s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 4165.0MB
[06/04 00:01:50    808s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=4165.0MB) @(0:13:28 - 0:13:29).
[06/04 00:01:50    808s] *** Finished refinePlace (0:13:29 mem=4165.0M) ***
[06/04 00:01:50    808s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31065.5
[06/04 00:01:50    808s] OPERPROF: Finished RefinePlace at level 1, CPU:0.830, REAL:0.487, MEM:4165.0M, EPOCH TIME: 1717430510.189775
[06/04 00:01:50    809s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4165.0M, EPOCH TIME: 1717430510.315389
[06/04 00:01:50    809s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.023, MEM:4158.0M, EPOCH TIME: 1717430510.338009
[06/04 00:01:50    809s] *** maximum move = 8.76 um ***
[06/04 00:01:50    809s] *** Finished re-routing un-routed nets (4158.0M) ***
[06/04 00:01:50    809s] TotalInstCnt at stopUpdate before init: 13,726
[06/04 00:01:50    809s] OPERPROF: Starting DPlace-Init at level 1, MEM:4158.0M, EPOCH TIME: 1717430510.378857
[06/04 00:01:50    809s] z: 2, totalTracks: 1
[06/04 00:01:50    809s] z: 4, totalTracks: 1
[06/04 00:01:50    809s] z: 6, totalTracks: 1
[06/04 00:01:50    809s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:01:50    809s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4158.0M, EPOCH TIME: 1717430510.396461
[06/04 00:01:50    809s] 
[06/04 00:01:50    809s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:01:50    809s] OPERPROF:     Starting CMU at level 3, MEM:4254.0M, EPOCH TIME: 1717430510.438572
[06/04 00:01:50    809s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:4254.0M, EPOCH TIME: 1717430510.440540
[06/04 00:01:50    809s] 
[06/04 00:01:50    809s] Bad Lib Cell Checking (CMU) is done! (0)
[06/04 00:01:50    809s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.047, MEM:4158.0M, EPOCH TIME: 1717430510.443836
[06/04 00:01:50    809s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4158.0M, EPOCH TIME: 1717430510.443961
[06/04 00:01:50    809s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:4158.0M, EPOCH TIME: 1717430510.448061
[06/04 00:01:50    809s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4158.0MB).
[06/04 00:01:50    809s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.074, MEM:4158.0M, EPOCH TIME: 1717430510.452366
[06/04 00:01:50    809s] TotalInstCnt at stopUpdate after init: 13,726
[06/04 00:01:50    809s] 
[06/04 00:01:50    809s] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=4158.0M) ***
[06/04 00:01:50    809s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31065.2
[06/04 00:01:50    809s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/04 00:01:50    809s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:50    809s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 44.30
[06/04 00:01:50    809s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[06/04 00:01:50    809s] Bottom Preferred Layer:
[06/04 00:01:50    809s]     None
[06/04 00:01:50    809s] Via Pillar Rule:
[06/04 00:01:50    809s]     None
[06/04 00:01:50    809s] 
[06/04 00:01:50    809s] *** Finish pre-CTS Setup Fixing (cpu=0:00:04.6 real=0:00:02.0 mem=4158.0M) ***
[06/04 00:01:50    809s] 
[06/04 00:01:50    809s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.31065.2
[06/04 00:01:50    809s] Total-nets :: 13971, Stn-nets :: 425, ratio :: 3.04202 %, Total-len 408367, Stn-len 24449.6
[06/04 00:01:50    809s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3948.6M, EPOCH TIME: 1717430510.737354
[06/04 00:01:50    809s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.031, MEM:3625.0M, EPOCH TIME: 1717430510.768686
[06/04 00:01:50    809s] TotalInstCnt at PhyDesignMc Destruction: 13,726
[06/04 00:01:50    809s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31065.10
[06/04 00:01:50    809s] *** TnsOpt #1 [finish] : cpu/real = 0:00:06.2/0:00:03.7 (1.7), totSession cpu/real = 0:13:29.7/0:11:21.6 (1.2), mem = 3625.0M
[06/04 00:01:50    809s] 
[06/04 00:01:50    809s] =============================================================================================
[06/04 00:01:50    809s]  Step TAT Report for TnsOpt #1                                                  21.13-s100_1
[06/04 00:01:50    809s] =============================================================================================
[06/04 00:01:50    809s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 00:01:50    809s] ---------------------------------------------------------------------------------------------
[06/04 00:01:50    809s] [ SlackTraversorInit     ]      2   0:00:00.3  (   7.3 % )     0:00:00.3 /  0:00:00.3    1.1
[06/04 00:01:50    809s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:01:50    809s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.2    1.6
[06/04 00:01:50    809s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.1    1.3
[06/04 00:01:50    809s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:01:50    809s] [ TransformInit          ]      1   0:00:01.2  (  32.6 % )     0:00:01.2 /  0:00:01.2    1.0
[06/04 00:01:50    809s] [ OptimizationStep       ]      2   0:00:00.2  (   4.7 % )     0:00:00.8 /  0:00:02.2    3.0
[06/04 00:01:50    809s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.3 % )     0:00:00.6 /  0:00:02.1    3.5
[06/04 00:01:50    809s] [ OptGetWeight           ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:01:50    809s] [ OptEval                ]      3   0:00:00.4  (  10.4 % )     0:00:00.4 /  0:00:01.6    4.3
[06/04 00:01:50    809s] [ OptCommit              ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:01:50    809s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.2    2.0
[06/04 00:01:50    809s] [ IncrDelayCalc          ]     15   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.2    2.2
[06/04 00:01:50    809s] [ SetupOptGetWorkingSet  ]      5   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    2.3
[06/04 00:01:50    809s] [ SetupOptGetActiveNode  ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:01:50    809s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:01:50    809s] [ RefinePlace            ]      1   0:00:01.0  (  25.9 % )     0:00:01.0 /  0:00:01.5    1.5
[06/04 00:01:50    809s] [ IncrTimingUpdate       ]      9   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.2    2.2
[06/04 00:01:50    809s] [ MISC                   ]          0:00:00.3  (   8.4 % )     0:00:00.3 /  0:00:00.7    2.3
[06/04 00:01:50    809s] ---------------------------------------------------------------------------------------------
[06/04 00:01:50    809s]  TnsOpt #1 TOTAL                    0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:06.2    1.7
[06/04 00:01:50    809s] ---------------------------------------------------------------------------------------------
[06/04 00:01:50    809s] 
[06/04 00:01:50    809s] End: GigaOpt TNS non-legal recovery
[06/04 00:01:50    809s] Register exp ratio and priority group on 0 nets on 13971 nets : 
[06/04 00:01:50    809s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/04 00:01:50    809s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:01:50    809s] 
[06/04 00:01:50    809s] Active setup views:
[06/04 00:01:50    809s]  av_scan_mode_max
[06/04 00:01:50    809s]   Dominating endpoints: 0
[06/04 00:01:50    809s]   Dominating TNS: -0.000
[06/04 00:01:50    809s] 
[06/04 00:01:51    809s] *** Enable all active views. ***
[06/04 00:01:51    810s] Extraction called for design 'CHIP' of instances=14056 and nets=14153 using extraction engine 'preRoute' .
[06/04 00:01:51    810s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/04 00:01:51    810s] Type 'man IMPEXT-3530' for more detail.
[06/04 00:01:51    810s] PreRoute RC Extraction called for design CHIP.
[06/04 00:01:51    810s] RC Extraction called in multi-corner(2) mode.
[06/04 00:01:51    810s] RCMode: PreRoute
[06/04 00:01:51    810s]       RC Corner Indexes            0       1   
[06/04 00:01:51    810s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/04 00:01:51    810s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/04 00:01:51    810s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/04 00:01:51    810s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/04 00:01:51    810s] Shrink Factor                : 1.00000
[06/04 00:01:51    810s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/04 00:01:51    810s] Using capacitance table file ...
[06/04 00:01:51    810s] RC Grid backup saved.
[06/04 00:01:51    810s] 
[06/04 00:01:51    810s] Trim Metal Layers:
[06/04 00:01:51    810s] LayerId::1 widthSet size::4
[06/04 00:01:51    810s] LayerId::2 widthSet size::4
[06/04 00:01:51    810s] LayerId::3 widthSet size::4
[06/04 00:01:51    810s] LayerId::4 widthSet size::4
[06/04 00:01:51    810s] LayerId::5 widthSet size::4
[06/04 00:01:51    810s] LayerId::6 widthSet size::2
[06/04 00:01:51    810s] Skipped RC grid update for preRoute extraction.
[06/04 00:01:51    810s] eee: pegSigSF::1.070000
[06/04 00:01:51    810s] Initializing multi-corner capacitance tables ... 
[06/04 00:01:51    810s] Initializing multi-corner resistance tables ...
[06/04 00:01:51    810s] eee: l::1 avDens::0.104380 usedTrk::3790.037303 availTrk::36310.005502 sigTrk::3790.037303
[06/04 00:01:51    810s] eee: l::2 avDens::0.137495 usedTrk::3571.938293 availTrk::25978.684186 sigTrk::3571.938293
[06/04 00:01:51    810s] eee: l::3 avDens::0.117342 usedTrk::3632.289689 availTrk::30954.686018 sigTrk::3632.289689
[06/04 00:01:51    810s] eee: l::4 avDens::0.080703 usedTrk::2139.923015 availTrk::26516.170337 sigTrk::2139.923015
[06/04 00:01:51    810s] eee: l::5 avDens::0.126210 usedTrk::1420.611905 availTrk::11255.920810 sigTrk::1420.611905
[06/04 00:01:51    810s] eee: l::6 avDens::0.012575 usedTrk::0.511111 availTrk::40.645161 sigTrk::0.511111
[06/04 00:01:51    810s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 00:01:51    810s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.248014 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.818600 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.320000 ;
[06/04 00:01:51    810s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3525.656M)
[06/04 00:01:51    810s] Skewing Data Summary (End_of_FINAL)
[06/04 00:01:52    812s] --------------------------------------------------
[06/04 00:01:52    812s]  Total skewed count:0
[06/04 00:01:52    812s] --------------------------------------------------
[06/04 00:01:52    812s] Starting delay calculation for Setup views
[06/04 00:01:52    812s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/04 00:01:52    812s] #################################################################################
[06/04 00:01:52    812s] # Design Stage: PreRoute
[06/04 00:01:52    812s] # Design Name: CHIP
[06/04 00:01:52    812s] # Design Mode: 90nm
[06/04 00:01:52    812s] # Analysis Mode: MMMC Non-OCV 
[06/04 00:01:52    812s] # Parasitics Mode: No SPEF/RCDB 
[06/04 00:01:52    812s] # Signoff Settings: SI Off 
[06/04 00:01:52    812s] #################################################################################
[06/04 00:01:52    813s] Topological Sorting (REAL = 0:00:00.0, MEM = 3541.6M, InitMEM = 3541.6M)
[06/04 00:01:53    813s] Calculate delays in BcWc mode...
[06/04 00:01:53    813s] Calculate delays in BcWc mode...
[06/04 00:01:53    813s] Start delay calculation (fullDC) (8 T). (MEM=3541.65)
[06/04 00:01:53    813s] End AAE Lib Interpolated Model. (MEM=3553.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 00:01:54    820s] Total number of fetched objects 14040
[06/04 00:01:54    820s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[06/04 00:01:54    820s] End delay calculation. (MEM=3885.21 CPU=0:00:05.6 REAL=0:00:01.0)
[06/04 00:01:54    820s] End delay calculation (fullDC). (MEM=3885.21 CPU=0:00:07.0 REAL=0:00:01.0)
[06/04 00:01:54    820s] *** CDM Built up (cpu=0:00:08.1  real=0:00:02.0  mem= 3885.2M) ***
[06/04 00:01:54    822s] *** Done Building Timing Graph (cpu=0:00:09.7 real=0:00:02.0 totSessionCpu=0:13:42 mem=3885.2M)
[06/04 00:01:54    822s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3885.21 MB )
[06/04 00:01:54    822s] (I)      ==================== Layers =====================
[06/04 00:01:54    822s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:01:54    822s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/04 00:01:54    822s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:01:54    822s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/04 00:01:54    822s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/04 00:01:54    822s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/04 00:01:54    822s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/04 00:01:54    822s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/04 00:01:54    822s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/04 00:01:54    822s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/04 00:01:54    822s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/04 00:01:54    822s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/04 00:01:54    822s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/04 00:01:54    822s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/04 00:01:54    822s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:01:54    822s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/04 00:01:54    822s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:01:54    822s] (I)      Started Import and model ( Curr Mem: 3885.21 MB )
[06/04 00:01:54    822s] (I)      Default pattern map key = CHIP_default.
[06/04 00:01:54    822s] (I)      == Non-default Options ==
[06/04 00:01:54    822s] (I)      Build term to term wires                           : false
[06/04 00:01:54    822s] (I)      Maximum routing layer                              : 6
[06/04 00:01:54    822s] (I)      Number of threads                                  : 8
[06/04 00:01:54    822s] (I)      Method to set GCell size                           : row
[06/04 00:01:54    822s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/04 00:01:54    822s] (I)      Use row-based GCell size
[06/04 00:01:54    822s] (I)      Use row-based GCell align
[06/04 00:01:54    822s] (I)      layer 0 area = 176400
[06/04 00:01:54    822s] (I)      layer 1 area = 194000
[06/04 00:01:54    822s] (I)      layer 2 area = 194000
[06/04 00:01:54    822s] (I)      layer 3 area = 194000
[06/04 00:01:54    822s] (I)      layer 4 area = 194000
[06/04 00:01:54    822s] (I)      layer 5 area = 9000000
[06/04 00:01:54    822s] (I)      GCell unit size   : 5040
[06/04 00:01:54    822s] (I)      GCell multiplier  : 1
[06/04 00:01:54    822s] (I)      GCell row height  : 5040
[06/04 00:01:54    822s] (I)      Actual row height : 5040
[06/04 00:01:54    822s] (I)      GCell align ref   : 220100 220200
[06/04 00:01:54    822s] [NR-eGR] Track table information for default rule: 
[06/04 00:01:54    822s] [NR-eGR] metal1 has single uniform track structure
[06/04 00:01:54    822s] [NR-eGR] metal2 has single uniform track structure
[06/04 00:01:54    822s] [NR-eGR] metal3 has single uniform track structure
[06/04 00:01:54    822s] [NR-eGR] metal4 has single uniform track structure
[06/04 00:01:54    822s] [NR-eGR] metal5 has single uniform track structure
[06/04 00:01:54    822s] [NR-eGR] metal6 has single uniform track structure
[06/04 00:01:54    822s] (I)      =================== Default via ====================
[06/04 00:01:54    822s] (I)      +---+------------------+---------------------------+
[06/04 00:01:54    822s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut           |
[06/04 00:01:54    822s] (I)      +---+------------------+---------------------------+
[06/04 00:01:54    822s] (I)      | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[06/04 00:01:54    822s] (I)      | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[06/04 00:01:54    822s] (I)      | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[06/04 00:01:54    822s] (I)      | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[06/04 00:01:54    822s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[06/04 00:01:54    822s] (I)      +---+------------------+---------------------------+
[06/04 00:01:54    822s] [NR-eGR] Read 32964 PG shapes
[06/04 00:01:54    822s] [NR-eGR] Read 0 clock shapes
[06/04 00:01:54    822s] [NR-eGR] Read 0 other shapes
[06/04 00:01:54    822s] [NR-eGR] #Routing Blockages  : 0
[06/04 00:01:54    822s] [NR-eGR] #Instance Blockages : 3163
[06/04 00:01:54    822s] [NR-eGR] #PG Blockages       : 32964
[06/04 00:01:54    822s] [NR-eGR] #Halo Blockages     : 0
[06/04 00:01:54    822s] [NR-eGR] #Boundary Blockages : 0
[06/04 00:01:54    822s] [NR-eGR] #Clock Blockages    : 0
[06/04 00:01:54    822s] [NR-eGR] #Other Blockages    : 0
[06/04 00:01:54    822s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/04 00:01:54    822s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 00:01:54    822s] [NR-eGR] Read 13971 nets ( ignored 0 )
[06/04 00:01:54    822s] (I)      early_global_route_priority property id does not exist.
[06/04 00:01:54    822s] (I)      Read Num Blocks=36127  Num Prerouted Wires=0  Num CS=0
[06/04 00:01:54    822s] (I)      Layer 1 (V) : #blockages 12465 : #preroutes 0
[06/04 00:01:54    822s] (I)      Layer 2 (H) : #blockages 12465 : #preroutes 0
[06/04 00:01:54    822s] (I)      Layer 3 (V) : #blockages 8269 : #preroutes 0
[06/04 00:01:54    822s] (I)      Layer 4 (H) : #blockages 2461 : #preroutes 0
[06/04 00:01:54    822s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/04 00:01:54    822s] (I)      Number of ignored nets                =      0
[06/04 00:01:54    822s] (I)      Number of connected nets              =      0
[06/04 00:01:54    822s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/04 00:01:54    822s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/04 00:01:54    822s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/04 00:01:54    822s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/04 00:01:54    822s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/04 00:01:54    822s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/04 00:01:54    822s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/04 00:01:54    822s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/04 00:01:54    822s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 00:01:54    822s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/04 00:01:54    822s] (I)      Ndr track 0 does not exist
[06/04 00:01:54    822s] (I)      ---------------------Grid Graph Info--------------------
[06/04 00:01:54    822s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/04 00:01:54    822s] (I)      Core area           : (220100, 220200) - (1129640, 1129960)
[06/04 00:01:54    822s] (I)      Site width          :   620  (dbu)
[06/04 00:01:54    822s] (I)      Row height          :  5040  (dbu)
[06/04 00:01:54    822s] (I)      GCell row height    :  5040  (dbu)
[06/04 00:01:54    822s] (I)      GCell width         :  5040  (dbu)
[06/04 00:01:54    822s] (I)      GCell height        :  5040  (dbu)
[06/04 00:01:54    822s] (I)      Grid                :   268   268     6
[06/04 00:01:54    822s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/04 00:01:54    822s] (I)      Vertical capacity   :     0  5040     0  5040     0  5040
[06/04 00:01:54    822s] (I)      Horizontal capacity :     0     0  5040     0  5040     0
[06/04 00:01:54    822s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/04 00:01:54    822s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/04 00:01:54    822s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/04 00:01:54    822s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/04 00:01:54    822s] (I)      First track coord   :   400   310   400   310   400  2170
[06/04 00:01:54    822s] (I)      Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[06/04 00:01:54    822s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/04 00:01:54    822s] (I)      Num of masks        :     1     1     1     1     1     1
[06/04 00:01:54    822s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/04 00:01:54    822s] (I)      --------------------------------------------------------
[06/04 00:01:54    822s] 
[06/04 00:01:54    822s] [NR-eGR] ============ Routing rule table ============
[06/04 00:01:54    822s] [NR-eGR] Rule id: 0  Nets: 13944
[06/04 00:01:54    822s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/04 00:01:54    822s] (I)                    Layer    2    3    4    5     6 
[06/04 00:01:54    822s] (I)                    Pitch  620  560  620  560  2480 
[06/04 00:01:54    822s] (I)             #Used tracks    1    1    1    1     1 
[06/04 00:01:54    822s] (I)       #Fully used tracks    1    1    1    1     1 
[06/04 00:01:54    822s] [NR-eGR] ========================================
[06/04 00:01:54    822s] [NR-eGR] 
[06/04 00:01:54    822s] (I)      =============== Blocked Tracks ===============
[06/04 00:01:54    822s] (I)      +-------+---------+----------+---------------+
[06/04 00:01:54    822s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/04 00:01:54    822s] (I)      +-------+---------+----------+---------------+
[06/04 00:01:54    822s] (I)      |     1 |       0 |        0 |         0.00% |
[06/04 00:01:54    822s] (I)      |     2 |  583436 |   262257 |        44.95% |
[06/04 00:01:54    822s] (I)      |     3 |  646148 |   255775 |        39.58% |
[06/04 00:01:54    822s] (I)      |     4 |  583436 |   274012 |        46.97% |
[06/04 00:01:54    822s] (I)      |     5 |  646148 |   296409 |        45.87% |
[06/04 00:01:54    822s] (I)      |     6 |  145792 |    55402 |        38.00% |
[06/04 00:01:54    822s] (I)      +-------+---------+----------+---------------+
[06/04 00:01:54    822s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3885.21 MB )
[06/04 00:01:54    822s] (I)      Reset routing kernel
[06/04 00:01:54    822s] (I)      Started Global Routing ( Curr Mem: 3885.21 MB )
[06/04 00:01:54    822s] (I)      totalPins=44402  totalGlobalPin=41817 (94.18%)
[06/04 00:01:54    822s] (I)      total 2D Cap : 1495484 = (746789 H, 748695 V)
[06/04 00:01:54    822s] [NR-eGR] Layer group 1: route 13944 net(s) in layer range [2, 6]
[06/04 00:01:54    822s] (I)      
[06/04 00:01:54    822s] (I)      ============  Phase 1a Route ============
[06/04 00:01:54    822s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 17
[06/04 00:01:54    822s] (I)      Usage: 78001 = (37099 H, 40902 V) = (4.97% H, 5.46% V) = (1.870e+05um H, 2.061e+05um V)
[06/04 00:01:54    822s] (I)      
[06/04 00:01:54    822s] (I)      ============  Phase 1b Route ============
[06/04 00:01:54    822s] (I)      Usage: 78001 = (37099 H, 40902 V) = (4.97% H, 5.46% V) = (1.870e+05um H, 2.061e+05um V)
[06/04 00:01:54    822s] (I)      Overflow of layer group 1: 0.04% H + 0.04% V. EstWL: 3.931250e+05um
[06/04 00:01:54    822s] (I)      Congestion metric : 0.04%H 0.04%V, 0.08%HV
[06/04 00:01:54    822s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/04 00:01:54    822s] (I)      
[06/04 00:01:54    822s] (I)      ============  Phase 1c Route ============
[06/04 00:01:54    822s] (I)      Level2 Grid: 54 x 54
[06/04 00:01:54    822s] (I)      Usage: 78001 = (37099 H, 40902 V) = (4.97% H, 5.46% V) = (1.870e+05um H, 2.061e+05um V)
[06/04 00:01:54    822s] (I)      
[06/04 00:01:54    822s] (I)      ============  Phase 1d Route ============
[06/04 00:01:54    822s] (I)      Usage: 78001 = (37099 H, 40902 V) = (4.97% H, 5.46% V) = (1.870e+05um H, 2.061e+05um V)
[06/04 00:01:54    822s] (I)      
[06/04 00:01:54    822s] (I)      ============  Phase 1e Route ============
[06/04 00:01:54    822s] (I)      Usage: 78001 = (37099 H, 40902 V) = (4.97% H, 5.46% V) = (1.870e+05um H, 2.061e+05um V)
[06/04 00:01:54    822s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.04% V. EstWL: 3.931250e+05um
[06/04 00:01:54    822s] (I)      
[06/04 00:01:54    822s] (I)      ============  Phase 1l Route ============
[06/04 00:01:55    822s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/04 00:01:55    822s] (I)      Layer  2:     348453     50817         2      214167      367514    (36.82%) 
[06/04 00:01:55    822s] (I)      Layer  3:     393045     36358         0      237114      406890    (36.82%) 
[06/04 00:01:55    822s] (I)      Layer  4:     310785      7386         0      260999      320682    (44.87%) 
[06/04 00:01:55    822s] (I)      Layer  5:     351804      1340         0      284139      359865    (44.12%) 
[06/04 00:01:55    822s] (I)      Layer  6:      90776         5         0       54123       91297    (37.22%) 
[06/04 00:01:55    822s] (I)      Total:       1494863     95906         2     1050541     1546247    (40.46%) 
[06/04 00:01:55    822s] (I)      
[06/04 00:01:55    822s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 00:01:55    822s] [NR-eGR]                        OverCon            
[06/04 00:01:55    822s] [NR-eGR]                         #Gcell     %Gcell
[06/04 00:01:55    822s] [NR-eGR]        Layer             (1-2)    OverCon
[06/04 00:01:55    822s] [NR-eGR] ----------------------------------------------
[06/04 00:01:55    822s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/04 00:01:55    822s] [NR-eGR]  metal2 ( 2)         2( 0.00%)   ( 0.00%) 
[06/04 00:01:55    822s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[06/04 00:01:55    822s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[06/04 00:01:55    822s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[06/04 00:01:55    822s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[06/04 00:01:55    822s] [NR-eGR] ----------------------------------------------
[06/04 00:01:55    822s] [NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[06/04 00:01:55    822s] [NR-eGR] 
[06/04 00:01:55    822s] (I)      Finished Global Routing ( CPU: 0.56 sec, Real: 0.22 sec, Curr Mem: 3917.23 MB )
[06/04 00:01:55    822s] (I)      total 2D Cap : 1501919 = (748184 H, 753735 V)
[06/04 00:01:55    822s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/04 00:01:55    822s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.74 sec, Real: 0.40 sec, Curr Mem: 3917.23 MB )
[06/04 00:01:55    822s] (I)      ======================================== Runtime Summary ========================================
[06/04 00:01:55    822s] (I)       Step                                              %       Start      Finish      Real       CPU 
[06/04 00:01:55    822s] (I)      -------------------------------------------------------------------------------------------------
[06/04 00:01:55    822s] (I)       Early Global Route kernel                   100.00%  231.95 sec  232.34 sec  0.40 sec  0.74 sec 
[06/04 00:01:55    822s] (I)       +-Import and model                           38.58%  231.95 sec  232.10 sec  0.15 sec  0.15 sec 
[06/04 00:01:55    822s] (I)       | +-Create place DB                          15.29%  231.95 sec  232.01 sec  0.06 sec  0.06 sec 
[06/04 00:01:55    822s] (I)       | | +-Import place data                      15.23%  231.95 sec  232.01 sec  0.06 sec  0.06 sec 
[06/04 00:01:55    822s] (I)       | | | +-Read instances and placement          4.92%  231.95 sec  231.97 sec  0.02 sec  0.01 sec 
[06/04 00:01:55    822s] (I)       | | | +-Read nets                            10.16%  231.97 sec  232.01 sec  0.04 sec  0.05 sec 
[06/04 00:01:55    822s] (I)       | +-Create route DB                          19.25%  232.01 sec  232.09 sec  0.08 sec  0.07 sec 
[06/04 00:01:55    822s] (I)       | | +-Import route data (8T)                 19.05%  232.01 sec  232.09 sec  0.08 sec  0.07 sec 
[06/04 00:01:55    822s] (I)       | | | +-Read blockages ( Layer 2-6 )          3.08%  232.02 sec  232.03 sec  0.01 sec  0.02 sec 
[06/04 00:01:55    822s] (I)       | | | | +-Read routing blockages              0.00%  232.02 sec  232.02 sec  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)       | | | | +-Read instance blockages             1.19%  232.02 sec  232.02 sec  0.00 sec  0.01 sec 
[06/04 00:01:55    822s] (I)       | | | | +-Read PG blockages                   1.37%  232.02 sec  232.03 sec  0.01 sec  0.00 sec 
[06/04 00:01:55    822s] (I)       | | | | +-Read clock blockages                0.01%  232.03 sec  232.03 sec  0.00 sec  0.01 sec 
[06/04 00:01:55    822s] (I)       | | | | +-Read other blockages                0.01%  232.03 sec  232.03 sec  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)       | | | | +-Read halo blockages                 0.06%  232.03 sec  232.03 sec  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)       | | | | +-Read boundary cut boxes             0.00%  232.03 sec  232.03 sec  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)       | | | +-Read blackboxes                       0.01%  232.03 sec  232.03 sec  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)       | | | +-Read prerouted                        1.51%  232.03 sec  232.04 sec  0.01 sec  0.00 sec 
[06/04 00:01:55    822s] (I)       | | | +-Read unlegalized nets                 0.69%  232.04 sec  232.04 sec  0.00 sec  0.01 sec 
[06/04 00:01:55    822s] (I)       | | | +-Read nets                             1.80%  232.04 sec  232.05 sec  0.01 sec  0.00 sec 
[06/04 00:01:55    822s] (I)       | | | +-Set up via pillars                    0.02%  232.05 sec  232.05 sec  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)       | | | +-Initialize 3D grid graph              0.50%  232.05 sec  232.05 sec  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)       | | | +-Model blockage capacity               8.70%  232.05 sec  232.09 sec  0.03 sec  0.03 sec 
[06/04 00:01:55    822s] (I)       | | | | +-Initialize 3D capacity              8.00%  232.05 sec  232.08 sec  0.03 sec  0.02 sec 
[06/04 00:01:55    822s] (I)       | +-Read aux data                             0.00%  232.09 sec  232.09 sec  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)       | +-Others data preparation                   0.38%  232.09 sec  232.09 sec  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)       | +-Create route kernel                       2.77%  232.09 sec  232.10 sec  0.01 sec  0.01 sec 
[06/04 00:01:55    822s] (I)       +-Global Routing                             54.66%  232.10 sec  232.32 sec  0.22 sec  0.56 sec 
[06/04 00:01:55    822s] (I)       | +-Initialization                            1.40%  232.11 sec  232.11 sec  0.01 sec  0.00 sec 
[06/04 00:01:55    822s] (I)       | +-Net group 1                              48.84%  232.11 sec  232.30 sec  0.19 sec  0.55 sec 
[06/04 00:01:55    822s] (I)       | | +-Generate topology (8T)                  3.28%  232.11 sec  232.12 sec  0.01 sec  0.04 sec 
[06/04 00:01:55    822s] (I)       | | +-Phase 1a                               12.79%  232.14 sec  232.19 sec  0.05 sec  0.17 sec 
[06/04 00:01:55    822s] (I)       | | | +-Pattern routing (8T)                  8.79%  232.14 sec  232.18 sec  0.03 sec  0.14 sec 
[06/04 00:01:55    822s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.85%  232.18 sec  232.19 sec  0.01 sec  0.00 sec 
[06/04 00:01:55    822s] (I)       | | | +-Add via demand to 2D                  1.80%  232.19 sec  232.19 sec  0.01 sec  0.02 sec 
[06/04 00:01:55    822s] (I)       | | +-Phase 1b                                3.39%  232.19 sec  232.21 sec  0.01 sec  0.03 sec 
[06/04 00:01:55    822s] (I)       | | | +-Monotonic routing (8T)                3.16%  232.19 sec  232.21 sec  0.01 sec  0.03 sec 
[06/04 00:01:55    822s] (I)       | | +-Phase 1c                                2.61%  232.21 sec  232.22 sec  0.01 sec  0.01 sec 
[06/04 00:01:55    822s] (I)       | | | +-Two level Routing                     2.54%  232.21 sec  232.22 sec  0.01 sec  0.01 sec 
[06/04 00:01:55    822s] (I)       | | | | +-Two Level Routing (Regular)         1.70%  232.21 sec  232.22 sec  0.01 sec  0.00 sec 
[06/04 00:01:55    822s] (I)       | | | | +-Two Level Routing (Strong)          0.31%  232.22 sec  232.22 sec  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)       | | +-Phase 1d                                3.91%  232.22 sec  232.23 sec  0.02 sec  0.03 sec 
[06/04 00:01:55    822s] (I)       | | | +-Detoured routing (8T)                 3.81%  232.22 sec  232.23 sec  0.02 sec  0.03 sec 
[06/04 00:01:55    822s] (I)       | | +-Phase 1e                                1.25%  232.23 sec  232.24 sec  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)       | | | +-Route legalization                    1.06%  232.23 sec  232.24 sec  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)       | | | | +-Legalize Blockage Violations        0.98%  232.23 sec  232.24 sec  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)       | | +-Phase 1l                               16.65%  232.24 sec  232.30 sec  0.07 sec  0.26 sec 
[06/04 00:01:55    822s] (I)       | | | +-Layer assignment (8T)                14.75%  232.25 sec  232.30 sec  0.06 sec  0.24 sec 
[06/04 00:01:55    822s] (I)       | +-Clean cong LA                             0.00%  232.30 sec  232.30 sec  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)       +-Export 3D cong map                          4.46%  232.32 sec  232.34 sec  0.02 sec  0.02 sec 
[06/04 00:01:55    822s] (I)       | +-Export 2D cong map                        0.59%  232.34 sec  232.34 sec  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)      ======================= Summary by functions ========================
[06/04 00:01:55    822s] (I)       Lv  Step                                      %      Real       CPU 
[06/04 00:01:55    822s] (I)      ---------------------------------------------------------------------
[06/04 00:01:55    822s] (I)        0  Early Global Route kernel           100.00%  0.40 sec  0.74 sec 
[06/04 00:01:55    822s] (I)        1  Global Routing                       54.66%  0.22 sec  0.56 sec 
[06/04 00:01:55    822s] (I)        1  Import and model                     38.58%  0.15 sec  0.15 sec 
[06/04 00:01:55    822s] (I)        1  Export 3D cong map                    4.46%  0.02 sec  0.02 sec 
[06/04 00:01:55    822s] (I)        2  Net group 1                          48.84%  0.19 sec  0.55 sec 
[06/04 00:01:55    822s] (I)        2  Create route DB                      19.25%  0.08 sec  0.07 sec 
[06/04 00:01:55    822s] (I)        2  Create place DB                      15.29%  0.06 sec  0.06 sec 
[06/04 00:01:55    822s] (I)        2  Create route kernel                   2.77%  0.01 sec  0.01 sec 
[06/04 00:01:55    822s] (I)        2  Initialization                        1.40%  0.01 sec  0.00 sec 
[06/04 00:01:55    822s] (I)        2  Export 2D cong map                    0.59%  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)        2  Others data preparation               0.38%  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)        3  Import route data (8T)               19.05%  0.08 sec  0.07 sec 
[06/04 00:01:55    822s] (I)        3  Phase 1l                             16.65%  0.07 sec  0.26 sec 
[06/04 00:01:55    822s] (I)        3  Import place data                    15.23%  0.06 sec  0.06 sec 
[06/04 00:01:55    822s] (I)        3  Phase 1a                             12.79%  0.05 sec  0.17 sec 
[06/04 00:01:55    822s] (I)        3  Phase 1d                              3.91%  0.02 sec  0.03 sec 
[06/04 00:01:55    822s] (I)        3  Phase 1b                              3.39%  0.01 sec  0.03 sec 
[06/04 00:01:55    822s] (I)        3  Generate topology (8T)                3.28%  0.01 sec  0.04 sec 
[06/04 00:01:55    822s] (I)        3  Phase 1c                              2.61%  0.01 sec  0.01 sec 
[06/04 00:01:55    822s] (I)        3  Phase 1e                              1.25%  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)        4  Layer assignment (8T)                14.75%  0.06 sec  0.24 sec 
[06/04 00:01:55    822s] (I)        4  Read nets                            11.95%  0.05 sec  0.05 sec 
[06/04 00:01:55    822s] (I)        4  Pattern routing (8T)                  8.79%  0.03 sec  0.14 sec 
[06/04 00:01:55    822s] (I)        4  Model blockage capacity               8.70%  0.03 sec  0.03 sec 
[06/04 00:01:55    822s] (I)        4  Read instances and placement          4.92%  0.02 sec  0.01 sec 
[06/04 00:01:55    822s] (I)        4  Detoured routing (8T)                 3.81%  0.02 sec  0.03 sec 
[06/04 00:01:55    822s] (I)        4  Monotonic routing (8T)                3.16%  0.01 sec  0.03 sec 
[06/04 00:01:55    822s] (I)        4  Read blockages ( Layer 2-6 )          3.08%  0.01 sec  0.02 sec 
[06/04 00:01:55    822s] (I)        4  Two level Routing                     2.54%  0.01 sec  0.01 sec 
[06/04 00:01:55    822s] (I)        4  Pattern Routing Avoiding Blockages    1.85%  0.01 sec  0.00 sec 
[06/04 00:01:55    822s] (I)        4  Add via demand to 2D                  1.80%  0.01 sec  0.02 sec 
[06/04 00:01:55    822s] (I)        4  Read prerouted                        1.51%  0.01 sec  0.00 sec 
[06/04 00:01:55    822s] (I)        4  Route legalization                    1.06%  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)        4  Read unlegalized nets                 0.69%  0.00 sec  0.01 sec 
[06/04 00:01:55    822s] (I)        4  Initialize 3D grid graph              0.50%  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)        5  Initialize 3D capacity                8.00%  0.03 sec  0.02 sec 
[06/04 00:01:55    822s] (I)        5  Two Level Routing (Regular)           1.70%  0.01 sec  0.00 sec 
[06/04 00:01:55    822s] (I)        5  Read PG blockages                     1.37%  0.01 sec  0.00 sec 
[06/04 00:01:55    822s] (I)        5  Read instance blockages               1.19%  0.00 sec  0.01 sec 
[06/04 00:01:55    822s] (I)        5  Legalize Blockage Violations          0.98%  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)        5  Two Level Routing (Strong)            0.31%  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)        5  Read halo blockages                   0.06%  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.01 sec 
[06/04 00:01:55    822s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[06/04 00:01:55    822s] OPERPROF: Starting HotSpotCal at level 1, MEM:3917.2M, EPOCH TIME: 1717430515.075162
[06/04 00:01:55    822s] [hotspot] +------------+---------------+---------------+
[06/04 00:01:55    822s] [hotspot] |            |   max hotspot | total hotspot |
[06/04 00:01:55    822s] [hotspot] +------------+---------------+---------------+
[06/04 00:01:55    822s] [hotspot] | normalized |          0.00 |          0.00 |
[06/04 00:01:55    822s] [hotspot] +------------+---------------+---------------+
[06/04 00:01:55    822s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/04 00:01:55    822s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/04 00:01:55    822s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.011, MEM:3917.2M, EPOCH TIME: 1717430515.085897
[06/04 00:01:55    822s] [hotspot] Hotspot report including placement blocked areas
[06/04 00:01:55    822s] OPERPROF: Starting HotSpotCal at level 1, MEM:3917.2M, EPOCH TIME: 1717430515.086366
[06/04 00:01:55    822s] [hotspot] +------------+---------------+---------------+
[06/04 00:01:55    822s] [hotspot] |            |   max hotspot | total hotspot |
[06/04 00:01:55    822s] [hotspot] +------------+---------------+---------------+
[06/04 00:01:55    822s] [hotspot] | normalized |          0.00 |          0.00 |
[06/04 00:01:55    822s] [hotspot] +------------+---------------+---------------+
[06/04 00:01:55    822s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/04 00:01:55    822s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/04 00:01:55    822s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:3917.2M, EPOCH TIME: 1717430515.095087
[06/04 00:01:55    822s] Reported timing to dir ./timingReports
[06/04 00:01:55    822s] **optDesign ... cpu = 0:10:04, real = 0:02:46, mem = 2211.8M, totSessionCpu=0:13:43 **
[06/04 00:01:55    822s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3556.2M, EPOCH TIME: 1717430515.135635
[06/04 00:01:55    822s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.039, MEM:3556.2M, EPOCH TIME: 1717430515.174649
[06/04 00:01:58    825s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.002  | -0.002  | -0.001  |
|           TNS (ns):| -0.005  | -0.002  | -0.004  |
|    Violating Paths:|   17    |    1    |   16    |
|          All Paths:|  5806   |  2903   |  3073   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |     15 (15)      |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.303%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:10:07, real = 0:02:49, mem = 2212.1M, totSessionCpu=0:13:45 **
[06/04 00:01:58    825s] 
[06/04 00:01:58    825s] TimeStamp Deleting Cell Server Begin ...
[06/04 00:01:58    825s] Deleting Lib Analyzer.
[06/04 00:01:58    825s] 
[06/04 00:01:58    825s] TimeStamp Deleting Cell Server End ...
[06/04 00:01:58    825s] *** Finished optDesign ***
[06/04 00:01:58    825s] 
[06/04 00:01:58    825s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:10:29 real=  0:03:00)
[06/04 00:01:58    825s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:05.5 real=0:00:05.3)
[06/04 00:01:58    825s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:01:42 real=0:00:21.4)
[06/04 00:01:58    825s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:01:43 real=0:00:31.6)
[06/04 00:01:58    825s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:04:11 real=0:00:48.8)
[06/04 00:01:58    825s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:01:02 real=0:00:19.1)
[06/04 00:01:58    825s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:09.4 real=0:00:06.1)
[06/04 00:01:58    825s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/04 00:01:58    825s] clean pInstBBox. size 0
[06/04 00:01:58    825s] All LLGs are deleted
[06/04 00:01:58    825s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3555.9M, EPOCH TIME: 1717430518.941627
[06/04 00:01:58    825s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3555.9M, EPOCH TIME: 1717430518.941972
[06/04 00:01:58    825s] Info: pop threads available for lower-level modules during optimization.
[06/04 00:01:58    825s] Disable CTE adjustment.
[06/04 00:01:58    825s] #optDebug: fT-D <X 1 0 0 0>
[06/04 00:01:58    825s] VSMManager cleared!
[06/04 00:01:58    825s] **place_opt_design ... cpu = 0:10:07, real = 0:02:49, mem = 3500.9M **
[06/04 00:01:58    825s] *** Finished GigaPlace ***
[06/04 00:01:58    825s] 
[06/04 00:01:58    825s] *** Summary of all messages that are not suppressed in this session:
[06/04 00:01:58    825s] Severity  ID               Count  Summary                                  
[06/04 00:01:58    825s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[06/04 00:01:58    825s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[06/04 00:01:58    825s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[06/04 00:01:58    825s] *** Message Summary: 5 warning(s), 0 error(s)
[06/04 00:01:58    825s] 
[06/04 00:01:58    825s] *** place_opt_design #1 [finish] : cpu/real = 0:10:07.3/0:02:49.9 (3.6), totSession cpu/real = 0:13:45.5/0:11:29.9 (1.2), mem = 3500.9M
[06/04 00:01:58    825s] 
[06/04 00:01:58    825s] =============================================================================================
[06/04 00:01:58    825s]  Final TAT Report for place_opt_design #1                                       21.13-s100_1
[06/04 00:01:58    825s] =============================================================================================
[06/04 00:01:58    825s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 00:01:58    825s] ---------------------------------------------------------------------------------------------
[06/04 00:01:58    825s] [ InitOpt                ]      1   0:00:10.3  (   6.0 % )     0:00:13.7 /  0:00:23.1    1.7
[06/04 00:01:58    825s] [ WnsOpt                 ]      1   0:00:18.1  (  10.7 % )     0:00:19.1 /  0:01:01.7    3.2
[06/04 00:01:58    825s] [ TnsOpt                 ]      1   0:00:02.7  (   1.6 % )     0:00:03.7 /  0:00:06.2    1.7
[06/04 00:01:58    825s] [ GlobalOpt              ]      1   0:00:21.3  (  12.6 % )     0:00:21.3 /  0:01:41.9    4.8
[06/04 00:01:58    825s] [ DrvOpt                 ]      3   0:00:10.5  (   6.2 % )     0:00:10.5 /  0:00:21.9    2.1
[06/04 00:01:58    825s] [ SimplifyNetlist        ]      1   0:00:05.3  (   3.1 % )     0:00:05.3 /  0:00:05.5    1.0
[06/04 00:01:58    825s] [ SkewPreCTSReport       ]      1   0:00:01.1  (   0.6 % )     0:00:01.1 /  0:00:02.0    1.9
[06/04 00:01:58    825s] [ AreaOpt                ]      2   0:00:30.3  (  17.8 % )     0:00:31.1 /  0:01:41.9    3.3
[06/04 00:01:58    825s] [ ViewPruning            ]      9   0:00:00.9  (   0.5 % )     0:00:00.9 /  0:00:02.6    2.8
[06/04 00:01:58    825s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.1 % )     0:00:06.0 /  0:00:13.2    2.2
[06/04 00:01:58    825s] [ DrvReport              ]      2   0:00:03.2  (   1.9 % )     0:00:03.2 /  0:00:02.1    0.6
[06/04 00:01:58    825s] [ CongRefineRouteType    ]      1   0:00:00.9  (   0.5 % )     0:00:00.9 /  0:00:00.9    1.1
[06/04 00:01:58    825s] [ SlackTraversorInit     ]     10   0:00:01.5  (   0.9 % )     0:00:01.5 /  0:00:01.9    1.3
[06/04 00:01:58    825s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:01:58    825s] [ PlacerInterfaceInit    ]      2   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.5    1.6
[06/04 00:01:58    825s] [ ReportTranViolation    ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.1    1.0
[06/04 00:01:58    825s] [ ReportCapViolation     ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    2.0
[06/04 00:01:58    825s] [ ReportFanoutViolation  ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[06/04 00:01:58    825s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:01:58    825s] [ IncrReplace            ]      1   0:00:49.7  (  29.2 % )     0:00:51.0 /  0:04:20.3    5.1
[06/04 00:01:58    825s] [ RefinePlace            ]      3   0:00:02.8  (   1.6 % )     0:00:02.8 /  0:00:04.6    1.7
[06/04 00:01:58    825s] [ EarlyGlobalRoute       ]      2   0:00:01.2  (   0.7 % )     0:00:01.2 /  0:00:02.4    2.0
[06/04 00:01:58    825s] [ ExtractRC              ]      3   0:00:00.7  (   0.4 % )     0:00:00.7 /  0:00:00.7    1.0
[06/04 00:01:58    825s] [ TimingUpdate           ]      4   0:00:00.4  (   0.2 % )     0:00:04.1 /  0:00:19.5    4.7
[06/04 00:01:58    825s] [ FullDelayCalc          ]      3   0:00:04.8  (   2.8 % )     0:00:04.8 /  0:00:23.1    4.8
[06/04 00:01:58    825s] [ TimingReport           ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.8    3.7
[06/04 00:01:58    825s] [ GenerateReports        ]      1   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[06/04 00:01:58    825s] [ MISC                   ]          0:00:02.7  (   1.6 % )     0:00:02.7 /  0:00:03.5    1.3
[06/04 00:01:58    825s] ---------------------------------------------------------------------------------------------
[06/04 00:01:58    825s]  place_opt_design #1 TOTAL          0:02:49.9  ( 100.0 % )     0:02:49.9 /  0:10:07.3    3.6
[06/04 00:01:58    825s] ---------------------------------------------------------------------------------------------
[06/04 00:01:58    825s] 
[06/04 00:02:21    827s] <CMD> saveDesign DBS/Placement
[06/04 00:02:21    827s] #% Begin save design ... (date=06/04 00:02:21, mem=2141.3M)
[06/04 00:02:21    827s] % Begin Save ccopt configuration ... (date=06/04 00:02:21, mem=2141.3M)
[06/04 00:02:21    827s] % End Save ccopt configuration ... (date=06/04 00:02:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=2141.5M, current mem=2141.5M)
[06/04 00:02:21    827s] % Begin Save netlist data ... (date=06/04 00:02:21, mem=2141.5M)
[06/04 00:02:21    827s] Writing Binary DB to DBS/Placement.dat/vbin/CHIP.v.bin in multi-threaded mode...
[06/04 00:02:21    827s] % End Save netlist data ... (date=06/04 00:02:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=2142.8M, current mem=2142.8M)
[06/04 00:02:21    827s] Saving symbol-table file in separate thread ...
[06/04 00:02:21    827s] Saving congestion map file in separate thread ...
[06/04 00:02:22    827s] Saving congestion map file DBS/Placement.dat/CHIP.route.congmap.gz ...
[06/04 00:02:22    827s] % Begin Save AAE data ... (date=06/04 00:02:21, mem=2143.3M)
[06/04 00:02:22    827s] Saving AAE Data ...
[06/04 00:02:22    827s] % End Save AAE data ... (date=06/04 00:02:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=2143.3M, current mem=2143.3M)
[06/04 00:02:22    827s] Saving preference file DBS/Placement.dat/gui.pref.tcl ...
[06/04 00:02:22    827s] Saving mode setting ...
[06/04 00:02:22    827s] Saving global file ...
[06/04 00:02:22    828s] Saving Drc markers ...
[06/04 00:02:22    828s] ... No Drc file written since there is no markers found.
[06/04 00:02:22    828s] Saving special route data file in separate thread ...
[06/04 00:02:22    828s] Saving PG file in separate thread ...
[06/04 00:02:22    828s] Saving placement file in separate thread ...
[06/04 00:02:22    828s] Saving route file in separate thread ...
[06/04 00:02:22    828s] Saving PG file DBS/Placement.dat/CHIP.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Tue Jun  4 00:02:22 2024)
[06/04 00:02:22    828s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/04 00:02:22    828s] Saving property file DBS/Placement.dat/CHIP.prop
[06/04 00:02:22    828s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3597.0M) ***
[06/04 00:02:22    828s] Save Adaptive View Pruning View Names to Binary file
[06/04 00:02:22    828s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=3589.0M) ***
[06/04 00:02:22    828s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[06/04 00:02:22    828s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=3581.0M) ***
[06/04 00:02:22    828s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[06/04 00:02:22    828s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/04 00:02:23    828s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=3565.0M) ***
[06/04 00:02:23    828s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[06/04 00:02:23    828s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[06/04 00:02:23    828s] Saving rc congestion map DBS/Placement.dat/CHIP.congmap.gz ...
[06/04 00:02:23    828s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[06/04 00:02:23    828s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[06/04 00:02:23    828s] % Begin Save power constraints data ... (date=06/04 00:02:23, mem=2144.0M)
[06/04 00:02:23    828s] % End Save power constraints data ... (date=06/04 00:02:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=2144.0M, current mem=2144.0M)
[06/04 00:02:24    828s] Generated self-contained design Placement.dat
[06/04 00:02:24    828s] #% End save design ... (date=06/04 00:02:24, total cpu=0:00:01.4, real=0:00:03.0, peak res=2145.3M, current mem=2145.3M)
[06/04 00:02:24    828s] *** Message Summary: 0 warning(s), 0 error(s)
[06/04 00:02:24    828s] 
[06/04 00:02:37    829s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[06/04 00:02:37    829s] Creating clock tree spec for modes (timing configs): func_mode scan_mode
[06/04 00:02:37    829s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[06/04 00:02:37    829s] 
[06/04 00:02:37    829s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/04 00:02:37    829s] Summary for sequential cells identification: 
[06/04 00:02:37    829s]   Identified SBFF number: 42
[06/04 00:02:37    829s]   Identified MBFF number: 0
[06/04 00:02:37    829s]   Identified SB Latch number: 0
[06/04 00:02:37    829s]   Identified MB Latch number: 0
[06/04 00:02:37    829s]   Not identified SBFF number: 10
[06/04 00:02:37    829s]   Not identified MBFF number: 0
[06/04 00:02:37    829s]   Not identified SB Latch number: 0
[06/04 00:02:37    829s]   Not identified MB Latch number: 0
[06/04 00:02:37    829s]   Number of sequential cells which are not FFs: 27
[06/04 00:02:37    829s]  Visiting view : av_func_mode_max
[06/04 00:02:37    829s]    : PowerDomain = none : Weighted F : unweighted  = 53.90 (1.000) with rcCorner = 0
[06/04 00:02:37    829s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = -1
[06/04 00:02:37    829s]  Visiting view : av_scan_mode_max
[06/04 00:02:37    829s]    : PowerDomain = none : Weighted F : unweighted  = 53.90 (1.000) with rcCorner = 0
[06/04 00:02:37    829s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = -1
[06/04 00:02:37    829s]  Visiting view : av_func_mode_min
[06/04 00:02:37    829s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = 1
[06/04 00:02:37    829s]    : PowerDomain = none : Weighted F : unweighted  = 21.40 (1.000) with rcCorner = -1
[06/04 00:02:37    829s]  Visiting view : av_scan_mode_min
[06/04 00:02:37    829s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = 1
[06/04 00:02:37    829s]    : PowerDomain = none : Weighted F : unweighted  = 21.40 (1.000) with rcCorner = -1
[06/04 00:02:37    829s] TLC MultiMap info (StdDelay):
[06/04 00:02:37    829s]   : DC_min + lib_min + 1 + no RcCorner := 21.4ps
[06/04 00:02:37    829s]   : DC_min + lib_min + 1 + RC_best := 22.6ps
[06/04 00:02:37    829s]   : DC_max + lib_max + 1 + no RcCorner := 51.3ps
[06/04 00:02:37    829s]   : DC_max + lib_max + 1 + RC_worst := 53.9ps
[06/04 00:02:37    829s]  Setting StdDelay to: 53.9ps
[06/04 00:02:37    829s] 
[06/04 00:02:37    829s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/04 00:02:37    829s] Reset timing graph...
[06/04 00:02:37    829s] Ignoring AAE DB Resetting ...
[06/04 00:02:37    829s] Reset timing graph done.
[06/04 00:02:37    829s] Ignoring AAE DB Resetting ...
[06/04 00:02:38    830s] Analyzing clock structure...
[06/04 00:02:38    831s] Analyzing clock structure done.
[06/04 00:02:38    831s] Reset timing graph...
[06/04 00:02:39    831s] Ignoring AAE DB Resetting ...
[06/04 00:02:39    831s] Reset timing graph done.
[06/04 00:02:39    831s] Wrote: ccopt.spec
[06/04 00:02:41    831s] <CMD> get_ccopt_clock_trees
[06/04 00:02:41    831s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[06/04 00:02:41    831s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[06/04 00:02:41    831s] <CMD> set_ccopt_property case_analysis -pin ipad_clk/PD 0
[06/04 00:02:41    831s] <CMD> set_ccopt_property case_analysis -pin ipad_clk/PU 0
[06/04 00:02:41    831s] <CMD> set_ccopt_property case_analysis -pin ipad_clk/SMT 0
[06/04 00:02:41    831s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[06/04 00:02:41    831s] Extracting original clock gating for clk...
[06/04 00:02:41    831s]   clock_tree clk contains 2903 sinks and 0 clock gates.
[06/04 00:02:41    831s] Extracting original clock gating for clk done.
[06/04 00:02:41    831s] <CMD> set_ccopt_property clock_period -pin clk 4
[06/04 00:02:41    831s] <CMD> set_ccopt_property timing_connectivity_info {}
[06/04 00:02:41    831s] <CMD> create_ccopt_skew_group -name clk/func_mode -sources clk -auto_sinks
[06/04 00:02:41    831s] The skew group clk/func_mode was created. It contains 2903 sinks and 1 sources.
[06/04 00:02:41    831s] <CMD> set_ccopt_property include_source_latency -skew_group clk/func_mode true
[06/04 00:02:41    831s] <CMD> set_ccopt_property target_insertion_delay -skew_group clk/func_mode 0.500
[06/04 00:02:41    831s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/func_mode clk
[06/04 00:02:41    831s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/func_mode func_mode
[06/04 00:02:41    831s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/func_mode {DC_max DC_min}
[06/04 00:02:41    831s] <CMD> create_ccopt_skew_group -name clk/scan_mode -sources clk -auto_sinks
[06/04 00:02:41    831s] The skew group clk/scan_mode was created. It contains 2903 sinks and 1 sources.
[06/04 00:02:41    831s] <CMD> set_ccopt_property include_source_latency -skew_group clk/scan_mode true
[06/04 00:02:41    831s] <CMD> set_ccopt_property target_insertion_delay -skew_group clk/scan_mode 0.500
[06/04 00:02:41    831s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/scan_mode clk
[06/04 00:02:41    831s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/scan_mode scan_mode
[06/04 00:02:41    831s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/scan_mode {DC_max DC_min}
[06/04 00:02:41    831s] <CMD> check_ccopt_clock_tree_convergence
[06/04 00:02:41    831s] Checking clock tree convergence...
[06/04 00:02:41    831s] Checking clock tree convergence done.
[06/04 00:02:41    831s] <CMD> get_ccopt_property auto_design_state_for_ilms
[06/04 00:02:49    832s] <CMD> ccopt_design -cts
[06/04 00:02:49    832s] #% Begin ccopt_design (date=06/04 00:02:49, mem=2028.2M)
[06/04 00:02:49    832s] Turning off fast DC mode.
[06/04 00:02:49    832s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:13:52.6/0:12:20.3 (1.1), mem = 3451.6M
[06/04 00:02:49    832s] Runtime...
[06/04 00:02:49    832s] **INFO: User's settings:
[06/04 00:02:49    832s] setNanoRouteMode -droutePostRouteSpreadWire         1
[06/04 00:02:49    832s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[06/04 00:02:49    832s] setNanoRouteMode -extractThirdPartyCompatible       false
[06/04 00:02:49    832s] setNanoRouteMode -grouteExpTdStdDelay               53.9
[06/04 00:02:49    832s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[06/04 00:02:49    832s] setNanoRouteMode -timingEngine                      {}
[06/04 00:02:49    832s] setExtractRCMode -engine                            preRoute
[06/04 00:02:49    832s] setDelayCalMode -enable_high_fanout                 true
[06/04 00:02:49    832s] setDelayCalMode -engine                             aae
[06/04 00:02:49    832s] setDelayCalMode -ignoreNetLoad                      false
[06/04 00:02:49    832s] setDelayCalMode -socv_accuracy_mode                 low
[06/04 00:02:49    832s] setPlaceMode -place_design_floorplan_mode           false
[06/04 00:02:49    832s] setPlaceMode -place_detail_check_route              false
[06/04 00:02:49    832s] setPlaceMode -place_detail_preserve_routing         true
[06/04 00:02:49    832s] setPlaceMode -place_detail_remove_affected_routing  false
[06/04 00:02:49    832s] setPlaceMode -place_detail_swap_eeq_cells           false
[06/04 00:02:49    832s] setPlaceMode -place_global_clock_gate_aware         true
[06/04 00:02:49    832s] setPlaceMode -place_global_cong_effort              auto
[06/04 00:02:49    832s] setPlaceMode -place_global_ignore_scan              true
[06/04 00:02:49    832s] setPlaceMode -place_global_ignore_spare             false
[06/04 00:02:49    832s] setPlaceMode -place_global_max_density              0.7
[06/04 00:02:49    832s] setPlaceMode -place_global_module_aware_spare       false
[06/04 00:02:49    832s] setPlaceMode -place_global_place_io_pins            false
[06/04 00:02:49    832s] setPlaceMode -place_global_reorder_scan             true
[06/04 00:02:49    832s] setPlaceMode -powerDriven                           false
[06/04 00:02:49    832s] setPlaceMode -timingDriven                          true
[06/04 00:02:49    832s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[06/04 00:02:49    832s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[06/04 00:02:49    832s] 
[06/04 00:02:49    832s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[06/04 00:02:49    832s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[06/04 00:02:49    832s] Set place::cacheFPlanSiteMark to 1
[06/04 00:02:49    832s] CCOpt::Phase::Initialization...
[06/04 00:02:49    832s] Check Prerequisites...
[06/04 00:02:49    832s] Leaving CCOpt scope - CheckPlace...
[06/04 00:02:49    832s] OPERPROF: Starting checkPlace at level 1, MEM:3451.6M, EPOCH TIME: 1717430569.493131
[06/04 00:02:49    832s] z: 2, totalTracks: 1
[06/04 00:02:49    832s] z: 4, totalTracks: 1
[06/04 00:02:49    832s] z: 6, totalTracks: 1
[06/04 00:02:49    832s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:02:49    832s] All LLGs are deleted
[06/04 00:02:49    832s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3451.6M, EPOCH TIME: 1717430569.512107
[06/04 00:02:49    832s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3451.6M, EPOCH TIME: 1717430569.512555
[06/04 00:02:49    832s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3451.6M, EPOCH TIME: 1717430569.513268
[06/04 00:02:49    832s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3579.7M, EPOCH TIME: 1717430569.518576
[06/04 00:02:49    832s] Core basic site is core_5040
[06/04 00:02:49    832s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3579.7M, EPOCH TIME: 1717430569.519449
[06/04 00:02:49    832s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.009, MEM:3579.7M, EPOCH TIME: 1717430569.528510
[06/04 00:02:49    832s] SiteArray: non-trimmed site array dimensions = 180 x 1467
[06/04 00:02:49    832s] SiteArray: use 1,105,920 bytes
[06/04 00:02:49    832s] SiteArray: current memory after site array memory allocation 3579.7M
[06/04 00:02:49    832s] SiteArray: FP blocked sites are writable
[06/04 00:02:49    832s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.019, MEM:3547.7M, EPOCH TIME: 1717430569.537465
[06/04 00:02:49    832s] 
[06/04 00:02:49    832s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:02:49    832s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.028, MEM:3451.6M, EPOCH TIME: 1717430569.541509
[06/04 00:02:49    832s] Begin checking placement ... (start mem=3451.6M, init mem=3451.6M)
[06/04 00:02:49    832s] Begin checking exclusive groups violation ...
[06/04 00:02:49    832s] There are 0 groups to check, max #box is 0, total #box is 0
[06/04 00:02:49    832s] Finished checking exclusive groups violations. Found 0 Vio.
[06/04 00:02:49    832s] 
[06/04 00:02:49    832s] Running CheckPlace using 8 threads!...
[06/04 00:02:49    833s] 
[06/04 00:02:49    833s] ...checkPlace MT is done!
[06/04 00:02:49    833s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3451.6M, EPOCH TIME: 1717430569.640174
[06/04 00:02:49    833s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.009, MEM:3451.6M, EPOCH TIME: 1717430569.649331
[06/04 00:02:49    833s] IO instance overlap:78
[06/04 00:02:49    833s] *info: Placed = 13726         
[06/04 00:02:49    833s] *info: Unplaced = 0           
[06/04 00:02:49    833s] Placement Density:44.30%(365558/825135)
[06/04 00:02:49    833s] Placement Density (including fixed std cells):44.30%(365558/825135)
[06/04 00:02:49    833s] All LLGs are deleted
[06/04 00:02:49    833s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3451.6M, EPOCH TIME: 1717430569.658842
[06/04 00:02:49    833s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.004, MEM:3451.6M, EPOCH TIME: 1717430569.662932
[06/04 00:02:49    833s] Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=3451.6M)
[06/04 00:02:49    833s] OPERPROF: Finished checkPlace at level 1, CPU:0.440, REAL:0.171, MEM:3451.6M, EPOCH TIME: 1717430569.664500
[06/04 00:02:49    833s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.5 real=0:00:00.2)
[06/04 00:02:49    833s] Innovus will update I/O latencies
[06/04 00:02:49    833s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[06/04 00:02:49    833s] 
[06/04 00:02:49    833s] 
[06/04 00:02:49    833s] 
[06/04 00:02:49    833s] Check Prerequisites done. (took cpu=0:00:00.5 real=0:00:00.2)
[06/04 00:02:49    833s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.5 real=0:00:00.2)
[06/04 00:02:49    833s] Info: 8 threads available for lower-level modules during optimization.
[06/04 00:02:49    833s] Executing ccopt post-processing.
[06/04 00:02:49    833s] Synthesizing clock trees with CCOpt...
[06/04 00:02:49    833s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 00:02:49    833s] CCOpt::Phase::PreparingToBalance...
[06/04 00:02:49    833s] Leaving CCOpt scope - Initializing power interface...
[06/04 00:02:49    833s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:02:49    833s] 
[06/04 00:02:49    833s] Positive (advancing) pin insertion delays
[06/04 00:02:49    833s] =========================================
[06/04 00:02:49    833s] 
[06/04 00:02:49    833s] Found 0 advancing pin insertion delay (0.000% of 2903 clock tree sinks)
[06/04 00:02:49    833s] 
[06/04 00:02:49    833s] Negative (delaying) pin insertion delays
[06/04 00:02:49    833s] ========================================
[06/04 00:02:49    833s] 
[06/04 00:02:49    833s] Found 0 delaying pin insertion delay (0.000% of 2903 clock tree sinks)
[06/04 00:02:49    833s] **WARN: (IMPCCOPT-1127):	The skew group default.clk/scan_mode has been identified as a duplicate of: clk/func_mode
[06/04 00:02:49    833s] The skew group clk/scan_mode has been identified as a duplicate of: clk/func_mode, so it will not be cloned.
[06/04 00:02:49    833s] Notify start of optimization...
[06/04 00:02:49    833s] Notify start of optimization done.
[06/04 00:02:49    833s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[06/04 00:02:49    833s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3451.6M, EPOCH TIME: 1717430569.690732
[06/04 00:02:49    833s] All LLGs are deleted
[06/04 00:02:49    833s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3451.6M, EPOCH TIME: 1717430569.690879
[06/04 00:02:49    833s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3451.6M, EPOCH TIME: 1717430569.690993
[06/04 00:02:49    833s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3451.6M, EPOCH TIME: 1717430569.691717
[06/04 00:02:49    833s] ### Creating LA Mngr. totSessionCpu=0:13:53 mem=3451.6M
[06/04 00:02:49    833s] ### Creating LA Mngr, finished. totSessionCpu=0:13:53 mem=3451.6M
[06/04 00:02:49    833s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3451.64 MB )
[06/04 00:02:49    833s] (I)      ==================== Layers =====================
[06/04 00:02:49    833s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:02:49    833s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/04 00:02:49    833s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:02:49    833s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/04 00:02:49    833s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/04 00:02:49    833s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/04 00:02:49    833s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/04 00:02:49    833s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/04 00:02:49    833s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/04 00:02:49    833s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/04 00:02:49    833s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/04 00:02:49    833s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/04 00:02:49    833s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/04 00:02:49    833s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/04 00:02:49    833s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:02:49    833s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/04 00:02:49    833s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:02:49    833s] (I)      Started Import and model ( Curr Mem: 3451.64 MB )
[06/04 00:02:49    833s] (I)      Default pattern map key = CHIP_default.
[06/04 00:02:49    833s] (I)      == Non-default Options ==
[06/04 00:02:49    833s] (I)      Maximum routing layer                              : 6
[06/04 00:02:49    833s] (I)      Number of threads                                  : 8
[06/04 00:02:49    833s] (I)      Method to set GCell size                           : row
[06/04 00:02:49    833s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/04 00:02:49    833s] (I)      Use row-based GCell size
[06/04 00:02:49    833s] (I)      Use row-based GCell align
[06/04 00:02:49    833s] (I)      layer 0 area = 176400
[06/04 00:02:49    833s] (I)      layer 1 area = 194000
[06/04 00:02:49    833s] (I)      layer 2 area = 194000
[06/04 00:02:49    833s] (I)      layer 3 area = 194000
[06/04 00:02:49    833s] (I)      layer 4 area = 194000
[06/04 00:02:49    833s] (I)      layer 5 area = 9000000
[06/04 00:02:49    833s] (I)      GCell unit size   : 5040
[06/04 00:02:49    833s] (I)      GCell multiplier  : 1
[06/04 00:02:49    833s] (I)      GCell row height  : 5040
[06/04 00:02:49    833s] (I)      Actual row height : 5040
[06/04 00:02:49    833s] (I)      GCell align ref   : 220100 220200
[06/04 00:02:49    833s] [NR-eGR] Track table information for default rule: 
[06/04 00:02:49    833s] [NR-eGR] metal1 has single uniform track structure
[06/04 00:02:49    833s] [NR-eGR] metal2 has single uniform track structure
[06/04 00:02:49    833s] [NR-eGR] metal3 has single uniform track structure
[06/04 00:02:49    833s] [NR-eGR] metal4 has single uniform track structure
[06/04 00:02:49    833s] [NR-eGR] metal5 has single uniform track structure
[06/04 00:02:49    833s] [NR-eGR] metal6 has single uniform track structure
[06/04 00:02:49    833s] (I)      =================== Default via ====================
[06/04 00:02:49    833s] (I)      +---+------------------+---------------------------+
[06/04 00:02:49    833s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut           |
[06/04 00:02:49    833s] (I)      +---+------------------+---------------------------+
[06/04 00:02:49    833s] (I)      | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[06/04 00:02:49    833s] (I)      | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[06/04 00:02:49    833s] (I)      | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[06/04 00:02:49    833s] (I)      | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[06/04 00:02:49    833s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[06/04 00:02:49    833s] (I)      +---+------------------+---------------------------+
[06/04 00:02:49    833s] [NR-eGR] Read 32964 PG shapes
[06/04 00:02:49    833s] [NR-eGR] Read 0 clock shapes
[06/04 00:02:49    833s] [NR-eGR] Read 0 other shapes
[06/04 00:02:49    833s] [NR-eGR] #Routing Blockages  : 0
[06/04 00:02:49    833s] [NR-eGR] #Instance Blockages : 3163
[06/04 00:02:49    833s] [NR-eGR] #PG Blockages       : 32964
[06/04 00:02:49    833s] [NR-eGR] #Halo Blockages     : 0
[06/04 00:02:49    833s] [NR-eGR] #Boundary Blockages : 0
[06/04 00:02:49    833s] [NR-eGR] #Clock Blockages    : 0
[06/04 00:02:49    833s] [NR-eGR] #Other Blockages    : 0
[06/04 00:02:49    833s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/04 00:02:49    833s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 00:02:49    833s] [NR-eGR] Read 13971 nets ( ignored 0 )
[06/04 00:02:49    833s] (I)      early_global_route_priority property id does not exist.
[06/04 00:02:49    833s] (I)      Read Num Blocks=36127  Num Prerouted Wires=0  Num CS=0
[06/04 00:02:49    833s] (I)      Layer 1 (V) : #blockages 12465 : #preroutes 0
[06/04 00:02:49    833s] (I)      Layer 2 (H) : #blockages 12465 : #preroutes 0
[06/04 00:02:49    833s] (I)      Layer 3 (V) : #blockages 8269 : #preroutes 0
[06/04 00:02:49    833s] (I)      Layer 4 (H) : #blockages 2461 : #preroutes 0
[06/04 00:02:49    833s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/04 00:02:49    833s] (I)      Number of ignored nets                =      0
[06/04 00:02:49    833s] (I)      Number of connected nets              =      0
[06/04 00:02:49    833s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/04 00:02:49    833s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/04 00:02:49    833s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/04 00:02:49    833s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/04 00:02:49    833s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/04 00:02:49    833s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/04 00:02:49    833s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/04 00:02:49    833s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/04 00:02:49    833s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 00:02:49    833s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/04 00:02:49    833s] (I)      Ndr track 0 does not exist
[06/04 00:02:49    833s] (I)      ---------------------Grid Graph Info--------------------
[06/04 00:02:49    833s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/04 00:02:49    833s] (I)      Core area           : (220100, 220200) - (1129640, 1129960)
[06/04 00:02:49    833s] (I)      Site width          :   620  (dbu)
[06/04 00:02:49    833s] (I)      Row height          :  5040  (dbu)
[06/04 00:02:49    833s] (I)      GCell row height    :  5040  (dbu)
[06/04 00:02:49    833s] (I)      GCell width         :  5040  (dbu)
[06/04 00:02:49    833s] (I)      GCell height        :  5040  (dbu)
[06/04 00:02:49    833s] (I)      Grid                :   268   268     6
[06/04 00:02:49    833s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/04 00:02:49    833s] (I)      Vertical capacity   :     0  5040     0  5040     0  5040
[06/04 00:02:49    833s] (I)      Horizontal capacity :     0     0  5040     0  5040     0
[06/04 00:02:49    833s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/04 00:02:49    833s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/04 00:02:49    833s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/04 00:02:49    833s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/04 00:02:49    833s] (I)      First track coord   :   400   310   400   310   400  2170
[06/04 00:02:49    833s] (I)      Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[06/04 00:02:49    833s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/04 00:02:49    833s] (I)      Num of masks        :     1     1     1     1     1     1
[06/04 00:02:49    833s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/04 00:02:49    833s] (I)      --------------------------------------------------------
[06/04 00:02:49    833s] 
[06/04 00:02:49    833s] [NR-eGR] ============ Routing rule table ============
[06/04 00:02:49    833s] [NR-eGR] Rule id: 0  Nets: 13944
[06/04 00:02:49    833s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/04 00:02:49    833s] (I)                    Layer    2    3    4    5     6 
[06/04 00:02:49    833s] (I)                    Pitch  620  560  620  560  2480 
[06/04 00:02:49    833s] (I)             #Used tracks    1    1    1    1     1 
[06/04 00:02:49    833s] (I)       #Fully used tracks    1    1    1    1     1 
[06/04 00:02:49    833s] [NR-eGR] ========================================
[06/04 00:02:49    833s] [NR-eGR] 
[06/04 00:02:49    833s] (I)      =============== Blocked Tracks ===============
[06/04 00:02:49    833s] (I)      +-------+---------+----------+---------------+
[06/04 00:02:49    833s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/04 00:02:49    833s] (I)      +-------+---------+----------+---------------+
[06/04 00:02:49    833s] (I)      |     1 |       0 |        0 |         0.00% |
[06/04 00:02:49    833s] (I)      |     2 |  583436 |   262257 |        44.95% |
[06/04 00:02:49    833s] (I)      |     3 |  646148 |   255775 |        39.58% |
[06/04 00:02:49    833s] (I)      |     4 |  583436 |   274012 |        46.97% |
[06/04 00:02:49    833s] (I)      |     5 |  646148 |   296409 |        45.87% |
[06/04 00:02:49    833s] (I)      |     6 |  145792 |    55402 |        38.00% |
[06/04 00:02:49    833s] (I)      +-------+---------+----------+---------------+
[06/04 00:02:49    833s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 3461.95 MB )
[06/04 00:02:49    833s] (I)      Reset routing kernel
[06/04 00:02:49    833s] (I)      Started Global Routing ( Curr Mem: 3461.95 MB )
[06/04 00:02:49    833s] (I)      totalPins=44402  totalGlobalPin=41817 (94.18%)
[06/04 00:02:49    833s] (I)      total 2D Cap : 1495484 = (746789 H, 748695 V)
[06/04 00:02:49    833s] [NR-eGR] Layer group 1: route 13944 net(s) in layer range [2, 6]
[06/04 00:02:49    833s] (I)      
[06/04 00:02:49    833s] (I)      ============  Phase 1a Route ============
[06/04 00:02:49    833s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 17
[06/04 00:02:49    833s] (I)      Usage: 78001 = (37099 H, 40902 V) = (4.97% H, 5.46% V) = (1.870e+05um H, 2.061e+05um V)
[06/04 00:02:49    833s] (I)      
[06/04 00:02:49    833s] (I)      ============  Phase 1b Route ============
[06/04 00:02:49    833s] (I)      Usage: 78001 = (37099 H, 40902 V) = (4.97% H, 5.46% V) = (1.870e+05um H, 2.061e+05um V)
[06/04 00:02:49    833s] (I)      Overflow of layer group 1: 0.04% H + 0.04% V. EstWL: 3.931250e+05um
[06/04 00:02:49    833s] (I)      Congestion metric : 0.04%H 0.04%V, 0.08%HV
[06/04 00:02:49    833s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/04 00:02:49    833s] (I)      
[06/04 00:02:49    833s] (I)      ============  Phase 1c Route ============
[06/04 00:02:49    833s] (I)      Level2 Grid: 54 x 54
[06/04 00:02:49    833s] (I)      Usage: 78001 = (37099 H, 40902 V) = (4.97% H, 5.46% V) = (1.870e+05um H, 2.061e+05um V)
[06/04 00:02:49    833s] (I)      
[06/04 00:02:49    833s] (I)      ============  Phase 1d Route ============
[06/04 00:02:50    833s] (I)      Usage: 78001 = (37099 H, 40902 V) = (4.97% H, 5.46% V) = (1.870e+05um H, 2.061e+05um V)
[06/04 00:02:50    833s] (I)      
[06/04 00:02:50    833s] (I)      ============  Phase 1e Route ============
[06/04 00:02:50    833s] (I)      Usage: 78001 = (37099 H, 40902 V) = (4.97% H, 5.46% V) = (1.870e+05um H, 2.061e+05um V)
[06/04 00:02:50    833s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.04% V. EstWL: 3.931250e+05um
[06/04 00:02:50    833s] (I)      
[06/04 00:02:50    833s] (I)      ============  Phase 1l Route ============
[06/04 00:02:50    833s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/04 00:02:50    833s] (I)      Layer  2:     348453     50817         2      214167      367514    (36.82%) 
[06/04 00:02:50    833s] (I)      Layer  3:     393045     36358         0      237114      406890    (36.82%) 
[06/04 00:02:50    833s] (I)      Layer  4:     310785      7386         0      260999      320682    (44.87%) 
[06/04 00:02:50    833s] (I)      Layer  5:     351804      1340         0      284139      359865    (44.12%) 
[06/04 00:02:50    833s] (I)      Layer  6:      90776         5         0       54123       91297    (37.22%) 
[06/04 00:02:50    833s] (I)      Total:       1494863     95906         2     1050541     1546247    (40.46%) 
[06/04 00:02:50    833s] (I)      
[06/04 00:02:50    833s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 00:02:50    833s] [NR-eGR]                        OverCon            
[06/04 00:02:50    833s] [NR-eGR]                         #Gcell     %Gcell
[06/04 00:02:50    833s] [NR-eGR]        Layer             (1-2)    OverCon
[06/04 00:02:50    833s] [NR-eGR] ----------------------------------------------
[06/04 00:02:50    833s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/04 00:02:50    833s] [NR-eGR]  metal2 ( 2)         2( 0.00%)   ( 0.00%) 
[06/04 00:02:50    833s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[06/04 00:02:50    833s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[06/04 00:02:50    833s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[06/04 00:02:50    833s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[06/04 00:02:50    833s] [NR-eGR] ----------------------------------------------
[06/04 00:02:50    833s] [NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[06/04 00:02:50    833s] [NR-eGR] 
[06/04 00:02:50    833s] (I)      Finished Global Routing ( CPU: 0.55 sec, Real: 0.21 sec, Curr Mem: 3480.96 MB )
[06/04 00:02:50    833s] (I)      total 2D Cap : 1501919 = (748184 H, 753735 V)
[06/04 00:02:50    833s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/04 00:02:50    833s] (I)      ============= Track Assignment ============
[06/04 00:02:50    833s] (I)      Started Track Assignment (8T) ( Curr Mem: 3480.96 MB )
[06/04 00:02:50    833s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[06/04 00:02:50    833s] (I)      Run Multi-thread track assignment
[06/04 00:02:50    834s] (I)      Finished Track Assignment (8T) ( CPU: 0.45 sec, Real: 0.08 sec, Curr Mem: 3480.96 MB )
[06/04 00:02:50    834s] (I)      Started Export ( Curr Mem: 3480.96 MB )
[06/04 00:02:50    834s] [NR-eGR]                 Length (um)    Vias 
[06/04 00:02:50    834s] [NR-eGR] ------------------------------------
[06/04 00:02:50    834s] [NR-eGR]  metal1  (1H)             0   44402 
[06/04 00:02:50    834s] [NR-eGR]  metal2  (2V)        181090   59503 
[06/04 00:02:50    834s] [NR-eGR]  metal3  (3H)        185516    1851 
[06/04 00:02:50    834s] [NR-eGR]  metal4  (4V)         37230      71 
[06/04 00:02:50    834s] [NR-eGR]  metal5  (5H)          6758       2 
[06/04 00:02:50    834s] [NR-eGR]  metal6  (6V)            26       0 
[06/04 00:02:50    834s] [NR-eGR] ------------------------------------
[06/04 00:02:50    834s] [NR-eGR]          Total       410620  105829 
[06/04 00:02:50    834s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:02:50    834s] [NR-eGR] Total half perimeter of net bounding box: 353255um
[06/04 00:02:50    834s] [NR-eGR] Total length: 410620um, number of vias: 105829
[06/04 00:02:50    834s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:02:50    834s] [NR-eGR] Total eGR-routed clock nets wire length: 29005um, number of vias: 8087
[06/04 00:02:50    834s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:02:50    834s] (I)      Finished Export ( CPU: 0.21 sec, Real: 0.07 sec, Curr Mem: 3464.96 MB )
[06/04 00:02:50    834s] Saved RC grid cleaned up.
[06/04 00:02:50    834s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.40 sec, Real: 0.56 sec, Curr Mem: 3458.96 MB )
[06/04 00:02:50    834s] (I)      ======================================== Runtime Summary ========================================
[06/04 00:02:50    834s] (I)       Step                                              %       Start      Finish      Real       CPU 
[06/04 00:02:50    834s] (I)      -------------------------------------------------------------------------------------------------
[06/04 00:02:50    834s] (I)       Early Global Route kernel                   100.00%  287.02 sec  287.58 sec  0.56 sec  1.40 sec 
[06/04 00:02:50    834s] (I)       +-Import and model                           25.61%  287.02 sec  287.17 sec  0.14 sec  0.15 sec 
[06/04 00:02:50    834s] (I)       | +-Create place DB                          10.61%  287.03 sec  287.08 sec  0.06 sec  0.06 sec 
[06/04 00:02:50    834s] (I)       | | +-Import place data                      10.57%  287.03 sec  287.08 sec  0.06 sec  0.06 sec 
[06/04 00:02:50    834s] (I)       | | | +-Read instances and placement          3.76%  287.03 sec  287.05 sec  0.02 sec  0.02 sec 
[06/04 00:02:50    834s] (I)       | | | +-Read nets                             6.70%  287.05 sec  287.08 sec  0.04 sec  0.04 sec 
[06/04 00:02:50    834s] (I)       | +-Create route DB                          11.99%  287.08 sec  287.15 sec  0.07 sec  0.07 sec 
[06/04 00:02:50    834s] (I)       | | +-Import route data (8T)                 11.85%  287.09 sec  287.15 sec  0.07 sec  0.07 sec 
[06/04 00:02:50    834s] (I)       | | | +-Read blockages ( Layer 2-6 )          2.15%  287.09 sec  287.10 sec  0.01 sec  0.02 sec 
[06/04 00:02:50    834s] (I)       | | | | +-Read routing blockages              0.00%  287.09 sec  287.09 sec  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)       | | | | +-Read instance blockages             0.83%  287.09 sec  287.09 sec  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)       | | | | +-Read PG blockages                   0.97%  287.10 sec  287.10 sec  0.01 sec  0.01 sec 
[06/04 00:02:50    834s] (I)       | | | | +-Read clock blockages                0.01%  287.10 sec  287.10 sec  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)       | | | | +-Read other blockages                0.01%  287.10 sec  287.10 sec  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)       | | | | +-Read halo blockages                 0.03%  287.10 sec  287.10 sec  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)       | | | | +-Read boundary cut boxes             0.00%  287.10 sec  287.10 sec  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)       | | | +-Read blackboxes                       0.01%  287.10 sec  287.10 sec  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)       | | | +-Read prerouted                        0.16%  287.10 sec  287.10 sec  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)       | | | +-Read unlegalized nets                 0.25%  287.10 sec  287.10 sec  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)       | | | +-Read nets                             1.19%  287.11 sec  287.11 sec  0.01 sec  0.01 sec 
[06/04 00:02:50    834s] (I)       | | | +-Set up via pillars                    0.01%  287.11 sec  287.11 sec  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)       | | | +-Initialize 3D grid graph              0.36%  287.11 sec  287.12 sec  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)       | | | +-Model blockage capacity               5.85%  287.12 sec  287.15 sec  0.03 sec  0.03 sec 
[06/04 00:02:50    834s] (I)       | | | | +-Initialize 3D capacity              5.35%  287.12 sec  287.15 sec  0.03 sec  0.02 sec 
[06/04 00:02:50    834s] (I)       | +-Read aux data                             0.00%  287.15 sec  287.15 sec  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)       | +-Others data preparation                   0.27%  287.15 sec  287.15 sec  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)       | +-Create route kernel                       2.11%  287.15 sec  287.16 sec  0.01 sec  0.02 sec 
[06/04 00:02:50    834s] (I)       +-Global Routing                             38.43%  287.17 sec  287.38 sec  0.21 sec  0.55 sec 
[06/04 00:02:50    834s] (I)       | +-Initialization                            0.84%  287.17 sec  287.17 sec  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)       | +-Net group 1                              34.52%  287.17 sec  287.37 sec  0.19 sec  0.53 sec 
[06/04 00:02:50    834s] (I)       | | +-Generate topology (8T)                  2.34%  287.17 sec  287.19 sec  0.01 sec  0.03 sec 
[06/04 00:02:50    834s] (I)       | | +-Phase 1a                                9.81%  287.20 sec  287.26 sec  0.05 sec  0.18 sec 
[06/04 00:02:50    834s] (I)       | | | +-Pattern routing (8T)                  7.14%  287.20 sec  287.24 sec  0.04 sec  0.15 sec 
[06/04 00:02:50    834s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.24%  287.24 sec  287.25 sec  0.01 sec  0.01 sec 
[06/04 00:02:50    834s] (I)       | | | +-Add via demand to 2D                  1.20%  287.25 sec  287.26 sec  0.01 sec  0.01 sec 
[06/04 00:02:50    834s] (I)       | | +-Phase 1b                                2.30%  287.26 sec  287.27 sec  0.01 sec  0.02 sec 
[06/04 00:02:50    834s] (I)       | | | +-Monotonic routing (8T)                2.14%  287.26 sec  287.27 sec  0.01 sec  0.02 sec 
[06/04 00:02:50    834s] (I)       | | +-Phase 1c                                1.72%  287.27 sec  287.28 sec  0.01 sec  0.01 sec 
[06/04 00:02:50    834s] (I)       | | | +-Two level Routing                     1.67%  287.27 sec  287.28 sec  0.01 sec  0.01 sec 
[06/04 00:02:50    834s] (I)       | | | | +-Two Level Routing (Regular)         1.11%  287.27 sec  287.28 sec  0.01 sec  0.00 sec 
[06/04 00:02:50    834s] (I)       | | | | +-Two Level Routing (Strong)          0.21%  287.28 sec  287.28 sec  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)       | | +-Phase 1d                                2.62%  287.28 sec  287.30 sec  0.01 sec  0.05 sec 
[06/04 00:02:50    834s] (I)       | | | +-Detoured routing (8T)                 2.56%  287.28 sec  287.30 sec  0.01 sec  0.05 sec 
[06/04 00:02:50    834s] (I)       | | +-Phase 1e                                0.66%  287.30 sec  287.30 sec  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)       | | | +-Route legalization                    0.54%  287.30 sec  287.30 sec  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)       | | | | +-Legalize Blockage Violations        0.49%  287.30 sec  287.30 sec  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)       | | +-Phase 1l                               11.74%  287.30 sec  287.37 sec  0.07 sec  0.23 sec 
[06/04 00:02:50    834s] (I)       | | | +-Layer assignment (8T)                10.47%  287.31 sec  287.37 sec  0.06 sec  0.22 sec 
[06/04 00:02:50    834s] (I)       | +-Clean cong LA                             0.00%  287.37 sec  287.37 sec  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)       +-Export 3D cong map                          3.20%  287.38 sec  287.40 sec  0.02 sec  0.02 sec 
[06/04 00:02:50    834s] (I)       | +-Export 2D cong map                        0.40%  287.40 sec  287.40 sec  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)       +-Extract Global 3D Wires                     0.60%  287.40 sec  287.40 sec  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)       +-Track Assignment (8T)                      14.67%  287.40 sec  287.49 sec  0.08 sec  0.45 sec 
[06/04 00:02:50    834s] (I)       | +-Initialization                            0.26%  287.40 sec  287.41 sec  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)       | +-Track Assignment Kernel                  14.26%  287.41 sec  287.49 sec  0.08 sec  0.45 sec 
[06/04 00:02:50    834s] (I)       | +-Free Memory                               0.01%  287.49 sec  287.49 sec  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)       +-Export                                     13.32%  287.49 sec  287.56 sec  0.07 sec  0.21 sec 
[06/04 00:02:50    834s] (I)       | +-Export DB wires                           7.24%  287.49 sec  287.53 sec  0.04 sec  0.14 sec 
[06/04 00:02:50    834s] (I)       | | +-Export all nets (8T)                    5.44%  287.49 sec  287.52 sec  0.03 sec  0.11 sec 
[06/04 00:02:50    834s] (I)       | | +-Set wire vias (8T)                      0.86%  287.52 sec  287.53 sec  0.00 sec  0.02 sec 
[06/04 00:02:50    834s] (I)       | +-Report wirelength                         4.52%  287.53 sec  287.55 sec  0.03 sec  0.02 sec 
[06/04 00:02:50    834s] (I)       | +-Update net boxes                          1.31%  287.55 sec  287.56 sec  0.01 sec  0.05 sec 
[06/04 00:02:50    834s] (I)       | +-Update timing                             0.00%  287.56 sec  287.56 sec  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)       +-Postprocess design                          1.12%  287.56 sec  287.57 sec  0.01 sec  0.00 sec 
[06/04 00:02:50    834s] (I)      ======================= Summary by functions ========================
[06/04 00:02:50    834s] (I)       Lv  Step                                      %      Real       CPU 
[06/04 00:02:50    834s] (I)      ---------------------------------------------------------------------
[06/04 00:02:50    834s] (I)        0  Early Global Route kernel           100.00%  0.56 sec  1.40 sec 
[06/04 00:02:50    834s] (I)        1  Global Routing                       38.43%  0.21 sec  0.55 sec 
[06/04 00:02:50    834s] (I)        1  Import and model                     25.61%  0.14 sec  0.15 sec 
[06/04 00:02:50    834s] (I)        1  Track Assignment (8T)                14.67%  0.08 sec  0.45 sec 
[06/04 00:02:50    834s] (I)        1  Export                               13.32%  0.07 sec  0.21 sec 
[06/04 00:02:50    834s] (I)        1  Export 3D cong map                    3.20%  0.02 sec  0.02 sec 
[06/04 00:02:50    834s] (I)        1  Postprocess design                    1.12%  0.01 sec  0.00 sec 
[06/04 00:02:50    834s] (I)        1  Extract Global 3D Wires               0.60%  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)        2  Net group 1                          34.52%  0.19 sec  0.53 sec 
[06/04 00:02:50    834s] (I)        2  Track Assignment Kernel              14.26%  0.08 sec  0.45 sec 
[06/04 00:02:50    834s] (I)        2  Create route DB                      11.99%  0.07 sec  0.07 sec 
[06/04 00:02:50    834s] (I)        2  Create place DB                      10.61%  0.06 sec  0.06 sec 
[06/04 00:02:50    834s] (I)        2  Export DB wires                       7.24%  0.04 sec  0.14 sec 
[06/04 00:02:50    834s] (I)        2  Report wirelength                     4.52%  0.03 sec  0.02 sec 
[06/04 00:02:50    834s] (I)        2  Create route kernel                   2.11%  0.01 sec  0.02 sec 
[06/04 00:02:50    834s] (I)        2  Update net boxes                      1.31%  0.01 sec  0.05 sec 
[06/04 00:02:50    834s] (I)        2  Initialization                        1.10%  0.01 sec  0.00 sec 
[06/04 00:02:50    834s] (I)        2  Export 2D cong map                    0.40%  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)        2  Others data preparation               0.27%  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)        3  Import route data (8T)               11.85%  0.07 sec  0.07 sec 
[06/04 00:02:50    834s] (I)        3  Phase 1l                             11.74%  0.07 sec  0.23 sec 
[06/04 00:02:50    834s] (I)        3  Import place data                    10.57%  0.06 sec  0.06 sec 
[06/04 00:02:50    834s] (I)        3  Phase 1a                              9.81%  0.05 sec  0.18 sec 
[06/04 00:02:50    834s] (I)        3  Export all nets (8T)                  5.44%  0.03 sec  0.11 sec 
[06/04 00:02:50    834s] (I)        3  Phase 1d                              2.62%  0.01 sec  0.05 sec 
[06/04 00:02:50    834s] (I)        3  Generate topology (8T)                2.34%  0.01 sec  0.03 sec 
[06/04 00:02:50    834s] (I)        3  Phase 1b                              2.30%  0.01 sec  0.02 sec 
[06/04 00:02:50    834s] (I)        3  Phase 1c                              1.72%  0.01 sec  0.01 sec 
[06/04 00:02:50    834s] (I)        3  Set wire vias (8T)                    0.86%  0.00 sec  0.02 sec 
[06/04 00:02:50    834s] (I)        3  Phase 1e                              0.66%  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)        4  Layer assignment (8T)                10.47%  0.06 sec  0.22 sec 
[06/04 00:02:50    834s] (I)        4  Read nets                             7.89%  0.04 sec  0.05 sec 
[06/04 00:02:50    834s] (I)        4  Pattern routing (8T)                  7.14%  0.04 sec  0.15 sec 
[06/04 00:02:50    834s] (I)        4  Model blockage capacity               5.85%  0.03 sec  0.03 sec 
[06/04 00:02:50    834s] (I)        4  Read instances and placement          3.76%  0.02 sec  0.02 sec 
[06/04 00:02:50    834s] (I)        4  Detoured routing (8T)                 2.56%  0.01 sec  0.05 sec 
[06/04 00:02:50    834s] (I)        4  Read blockages ( Layer 2-6 )          2.15%  0.01 sec  0.02 sec 
[06/04 00:02:50    834s] (I)        4  Monotonic routing (8T)                2.14%  0.01 sec  0.02 sec 
[06/04 00:02:50    834s] (I)        4  Two level Routing                     1.67%  0.01 sec  0.01 sec 
[06/04 00:02:50    834s] (I)        4  Pattern Routing Avoiding Blockages    1.24%  0.01 sec  0.01 sec 
[06/04 00:02:50    834s] (I)        4  Add via demand to 2D                  1.20%  0.01 sec  0.01 sec 
[06/04 00:02:50    834s] (I)        4  Route legalization                    0.54%  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)        4  Initialize 3D grid graph              0.36%  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)        4  Read unlegalized nets                 0.25%  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)        4  Read prerouted                        0.16%  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)        5  Initialize 3D capacity                5.35%  0.03 sec  0.02 sec 
[06/04 00:02:50    834s] (I)        5  Two Level Routing (Regular)           1.11%  0.01 sec  0.00 sec 
[06/04 00:02:50    834s] (I)        5  Read PG blockages                     0.97%  0.01 sec  0.01 sec 
[06/04 00:02:50    834s] (I)        5  Read instance blockages               0.83%  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)        5  Legalize Blockage Violations          0.49%  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)        5  Two Level Routing (Strong)            0.21%  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[06/04 00:02:50    834s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.5 real=0:00:00.6)
[06/04 00:02:50    834s] Legalization setup...
[06/04 00:02:50    834s] Using cell based legalization.
[06/04 00:02:50    834s] Initializing placement interface...
[06/04 00:02:50    834s]   Use check_library -place or consult logv if problems occur.
[06/04 00:02:50    834s]   Leaving CCOpt scope - Initializing placement interface...
[06/04 00:02:50    834s] OPERPROF: Starting DPlace-Init at level 1, MEM:3452.0M, EPOCH TIME: 1717430570.319164
[06/04 00:02:50    834s] z: 2, totalTracks: 1
[06/04 00:02:50    834s] z: 4, totalTracks: 1
[06/04 00:02:50    834s] z: 6, totalTracks: 1
[06/04 00:02:50    834s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:02:50    834s] All LLGs are deleted
[06/04 00:02:50    834s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3452.0M, EPOCH TIME: 1717430570.331610
[06/04 00:02:50    834s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3452.0M, EPOCH TIME: 1717430570.332009
[06/04 00:02:50    834s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3452.0M, EPOCH TIME: 1717430570.336714
[06/04 00:02:50    834s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3580.0M, EPOCH TIME: 1717430570.341685
[06/04 00:02:50    834s] Core basic site is core_5040
[06/04 00:02:50    834s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3580.0M, EPOCH TIME: 1717430570.355194
[06/04 00:02:50    834s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.007, MEM:3580.0M, EPOCH TIME: 1717430570.361849
[06/04 00:02:50    834s] SiteArray: non-trimmed site array dimensions = 180 x 1467
[06/04 00:02:50    834s] SiteArray: use 1,105,920 bytes
[06/04 00:02:50    834s] SiteArray: current memory after site array memory allocation 3580.0M
[06/04 00:02:50    834s] SiteArray: FP blocked sites are writable
[06/04 00:02:50    834s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 00:02:50    834s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3548.0M, EPOCH TIME: 1717430570.370692
[06/04 00:02:50    834s] Process 1633 wires and vias for routing blockage analysis
[06/04 00:02:50    834s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.008, MEM:3580.0M, EPOCH TIME: 1717430570.378471
[06/04 00:02:50    834s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.039, MEM:3580.0M, EPOCH TIME: 1717430570.380641
[06/04 00:02:50    834s] 
[06/04 00:02:50    834s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:02:50    834s] OPERPROF:     Starting CMU at level 3, MEM:3580.0M, EPOCH TIME: 1717430570.385327
[06/04 00:02:50    834s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:3580.0M, EPOCH TIME: 1717430570.392021
[06/04 00:02:50    834s] 
[06/04 00:02:50    834s] Bad Lib Cell Checking (CMU) is done! (0)
[06/04 00:02:50    834s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.059, MEM:3452.0M, EPOCH TIME: 1717430570.395362
[06/04 00:02:50    834s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3452.0M, EPOCH TIME: 1717430570.395494
[06/04 00:02:50    834s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.004, MEM:3452.0M, EPOCH TIME: 1717430570.399380
[06/04 00:02:50    834s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3452.0MB).
[06/04 00:02:50    834s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.092, MEM:3452.0M, EPOCH TIME: 1717430570.411336
[06/04 00:02:50    834s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:02:50    834s] Initializing placement interface done.
[06/04 00:02:50    834s] Leaving CCOpt scope - Cleaning up placement interface...
[06/04 00:02:50    834s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3452.0M, EPOCH TIME: 1717430570.411788
[06/04 00:02:50    834s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.017, MEM:3452.0M, EPOCH TIME: 1717430570.428933
[06/04 00:02:50    834s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:02:50    834s] Leaving CCOpt scope - Initializing placement interface...
[06/04 00:02:50    834s] OPERPROF: Starting DPlace-Init at level 1, MEM:3452.0M, EPOCH TIME: 1717430570.456979
[06/04 00:02:50    834s] z: 2, totalTracks: 1
[06/04 00:02:50    834s] z: 4, totalTracks: 1
[06/04 00:02:50    834s] z: 6, totalTracks: 1
[06/04 00:02:50    834s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:02:50    834s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3452.0M, EPOCH TIME: 1717430570.472198
[06/04 00:02:50    834s] 
[06/04 00:02:50    834s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:02:50    834s] OPERPROF:     Starting CMU at level 3, MEM:3548.0M, EPOCH TIME: 1717430570.500906
[06/04 00:02:50    834s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.007, MEM:3580.0M, EPOCH TIME: 1717430570.507694
[06/04 00:02:50    834s] 
[06/04 00:02:50    834s] Bad Lib Cell Checking (CMU) is done! (0)
[06/04 00:02:50    834s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.039, MEM:3452.0M, EPOCH TIME: 1717430570.511149
[06/04 00:02:50    834s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3452.0M, EPOCH TIME: 1717430570.511277
[06/04 00:02:50    834s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:3452.0M, EPOCH TIME: 1717430570.515081
[06/04 00:02:50    834s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3452.0MB).
[06/04 00:02:50    834s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.062, MEM:3452.0M, EPOCH TIME: 1717430570.518885
[06/04 00:02:50    834s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:02:50    834s] (I)      Default pattern map key = CHIP_default.
[06/04 00:02:50    834s] (I)      Load db... (mem=3452.0M)
[06/04 00:02:50    834s] (I)      Read data from FE... (mem=3452.0M)
[06/04 00:02:50    834s] (I)      Number of ignored instance 0
[06/04 00:02:50    834s] (I)      Number of inbound cells 0
[06/04 00:02:50    834s] (I)      Number of opened ILM blockages 0
[06/04 00:02:50    834s] (I)      Number of instances temporarily fixed by detailed placement 39
[06/04 00:02:50    834s] (I)      numMoveCells=13726, numMacros=330  numPads=27  numMultiRowHeightInsts=0
[06/04 00:02:50    834s] (I)      cell height: 5040, count: 13726
[06/04 00:02:50    834s] (I)      Read rows... (mem=3454.1M)
[06/04 00:02:50    834s] (I)      rowRegion is not equal to core box, resetting core box
[06/04 00:02:50    834s] (I)      rowRegion : (220100, 220200) - (1129640, 1127400)
[06/04 00:02:50    834s] (I)      coreBox   : (220100, 220200) - (1129640, 1129960)
[06/04 00:02:50    834s] (I)      Done Read rows (cpu=0.000s, mem=3454.1M)
[06/04 00:02:50    834s] (I)      Done Read data from FE (cpu=0.030s, mem=3454.1M)
[06/04 00:02:50    834s] (I)      Done Load db (cpu=0.030s, mem=3454.1M)
[06/04 00:02:50    834s] (I)      Constructing placeable region... (mem=3454.1M)
[06/04 00:02:50    834s] (I)      Constructing bin map
[06/04 00:02:50    834s] (I)      Initialize bin information with width=50400 height=50400
[06/04 00:02:50    834s] (I)      Done constructing bin map
[06/04 00:02:50    834s] (I)      Compute region effective width... (mem=3454.1M)
[06/04 00:02:50    834s] (I)      Done Compute region effective width (cpu=0.000s, mem=3454.1M)
[06/04 00:02:50    834s] (I)      Done Constructing placeable region (cpu=0.000s, mem=3454.1M)
[06/04 00:02:50    834s] Legalization setup done. (took cpu=0:00:00.3 real=0:00:00.2)
[06/04 00:02:50    834s] Validating CTS configuration...
[06/04 00:02:50    834s] Checking module port directions...
[06/04 00:02:50    834s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:02:50    834s] Non-default CCOpt properties:
[06/04 00:02:50    834s]   Public non-default CCOpt properties:
[06/04 00:02:50    834s]     route_type is set for at least one object
[06/04 00:02:50    834s]     target_insertion_delay is set for at least one object
[06/04 00:02:50    834s]   No private non-default CCOpt properties
[06/04 00:02:50    834s] Route type trimming info:
[06/04 00:02:50    834s]   No route type modifications were made.
[06/04 00:02:50    834s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[06/04 00:02:50    834s] 
[06/04 00:02:50    834s] Trim Metal Layers:
[06/04 00:02:50    835s] LayerId::1 widthSet size::4
[06/04 00:02:50    835s] LayerId::2 widthSet size::4
[06/04 00:02:50    835s] LayerId::3 widthSet size::4
[06/04 00:02:50    835s] LayerId::4 widthSet size::4
[06/04 00:02:50    835s] LayerId::5 widthSet size::4
[06/04 00:02:50    835s] LayerId::6 widthSet size::2
[06/04 00:02:50    835s] Updating RC grid for preRoute extraction ...
[06/04 00:02:50    835s] eee: pegSigSF::1.070000
[06/04 00:02:50    835s] Initializing multi-corner capacitance tables ... 
[06/04 00:02:50    835s] Initializing multi-corner resistance tables ...
[06/04 00:02:50    835s] eee: l::1 avDens::0.104380 usedTrk::3790.037303 availTrk::36310.005502 sigTrk::3790.037303
[06/04 00:02:50    835s] eee: l::2 avDens::0.137448 usedTrk::3593.060518 availTrk::26141.264831 sigTrk::3593.060518
[06/04 00:02:50    835s] eee: l::3 avDens::0.117208 usedTrk::3680.880958 availTrk::31404.686018 sigTrk::3680.880958
[06/04 00:02:50    835s] eee: l::4 avDens::0.081135 usedTrk::2164.589683 availTrk::26678.750983 sigTrk::2164.589683
[06/04 00:02:50    835s] eee: l::5 avDens::0.121378 usedTrk::1453.617063 availTrk::11975.920810 sigTrk::1453.617063
[06/04 00:02:50    835s] eee: l::6 avDens::0.012575 usedTrk::0.511111 availTrk::40.645161 sigTrk::0.511111
[06/04 00:02:50    835s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 00:02:50    835s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.248670 ; uaWl: 1.000000 ; uaWlH: 0.107187 ; aWlH: 0.000000 ; Pmax: 0.819200 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.320000 ;
[06/04 00:02:50    835s] End AAE Lib Interpolated Model. (MEM=3454.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 00:02:50    835s] Accumulated time to calculate placeable region: 0
[06/04 00:02:50    835s] Accumulated time to calculate placeable region: 0
[06/04 00:02:50    835s] Accumulated time to calculate placeable region: 0
[06/04 00:02:50    835s] Accumulated time to calculate placeable region: 0
[06/04 00:02:50    835s] Accumulated time to calculate placeable region: 0
[06/04 00:02:50    835s] Accumulated time to calculate placeable region: 0
[06/04 00:02:50    835s] Accumulated time to calculate placeable region: 0
[06/04 00:02:50    835s] (I)      Initializing Steiner engine. 
[06/04 00:02:50    835s] (I)      ==================== Layers =====================
[06/04 00:02:50    835s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:02:50    835s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/04 00:02:50    835s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:02:50    835s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/04 00:02:50    835s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/04 00:02:50    835s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/04 00:02:50    835s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/04 00:02:50    835s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/04 00:02:50    835s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/04 00:02:50    835s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/04 00:02:50    835s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/04 00:02:50    835s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/04 00:02:50    835s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/04 00:02:50    835s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/04 00:02:50    835s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:02:50    835s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/04 00:02:50    835s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:02:51    835s] Library trimming inverters in power domain auto-default and half-corner DC_max:setup.late removed 0 of 7 cells
[06/04 00:02:51    835s] Original list had 7 cells:
[06/04 00:02:51    835s] INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
[06/04 00:02:51    835s] Library trimming was not able to trim any cells:
[06/04 00:02:51    835s] INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
[06/04 00:02:51    835s] Accumulated time to calculate placeable region: 0
[06/04 00:02:51    835s] Accumulated time to calculate placeable region: 0
[06/04 00:02:51    835s] Accumulated time to calculate placeable region: 0
[06/04 00:02:51    835s] Accumulated time to calculate placeable region: 0
[06/04 00:02:51    835s] Accumulated time to calculate placeable region: 0
[06/04 00:02:52    836s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk, which drives the root of clock_tree clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[06/04 00:02:52    836s] Clock tree balancer configuration for clock_tree clk:
[06/04 00:02:52    836s] Non-default CCOpt properties:
[06/04 00:02:52    836s]   Public non-default CCOpt properties:
[06/04 00:02:52    836s]     route_type (leaf): default_route_type_leaf (default: default)
[06/04 00:02:52    836s]     route_type (top): default_route_type_nonleaf (default: default)
[06/04 00:02:52    836s]     route_type (trunk): default_route_type_nonleaf (default: default)
[06/04 00:02:52    836s]   No private non-default CCOpt properties
[06/04 00:02:52    836s] For power domain auto-default:
[06/04 00:02:52    836s]   Buffers:     
[06/04 00:02:52    836s]   Inverters:   INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
[06/04 00:02:52    836s]   Clock gates: GCKETF GCKETT GCKETP GCKETN 
[06/04 00:02:52    836s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 823011.840um^2
[06/04 00:02:52    836s] Top Routing info:
[06/04 00:02:52    836s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[06/04 00:02:52    836s]   Unshielded; Mask Constraint: 0; Source: route_type.
[06/04 00:02:52    836s] Trunk Routing info:
[06/04 00:02:52    836s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[06/04 00:02:52    836s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 00:02:52    836s] Leaf Routing info:
[06/04 00:02:52    836s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[06/04 00:02:52    836s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 00:02:52    836s] For timing_corner DC_max:setup, late and power domain auto-default:
[06/04 00:02:52    836s]   Slew time target (leaf):    0.222ns
[06/04 00:02:52    836s]   Slew time target (trunk):   0.222ns
[06/04 00:02:52    836s]   Slew time target (top):     0.222ns (Note: no nets are considered top nets in this clock tree)
[06/04 00:02:52    836s]   Buffer unit delay: 0.134ns
[06/04 00:02:52    836s]   Buffer max distance: 863.030um
[06/04 00:02:52    836s] Fastest wire driving cells and distances:
[06/04 00:02:52    836s]   Inverter  : {lib_cell:INV12CK, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=863.030um, saturatedSlew=0.200ns, speed=6378.640um per ns, cellArea=57.932um^2 per 1000um}
[06/04 00:02:52    836s]   Clock gate: {lib_cell:GCKETF, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=426.560um, saturatedSlew=0.203ns, speed=1646.314um per ns, cellArea=183.140um^2 per 1000um}
[06/04 00:02:52    836s] 
[06/04 00:02:52    836s] 
[06/04 00:02:52    836s] Logic Sizing Table:
[06/04 00:02:52    836s] 
[06/04 00:02:52    837s] ---------------------------------------------------------------
[06/04 00:02:52    837s] Cell    Instance count    Source         Eligible library cells
[06/04 00:02:52    837s] ---------------------------------------------------------------
[06/04 00:02:52    837s] XMD           1           library set    {XMD}
[06/04 00:02:52    837s] ---------------------------------------------------------------
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_worst.
[06/04 00:02:52    837s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[06/04 00:02:52    837s] Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/04 00:02:52    837s] Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:02:52    837s] Clock tree clk has 1 max_capacitance violation.
[06/04 00:02:52    837s] Clock tree balancer configuration for skew_group clk/func_mode:
[06/04 00:02:52    837s]   Sources:                     pin clk
[06/04 00:02:52    837s]   Total number of sinks:       2903
[06/04 00:02:52    837s]   Delay constrained sinks:     2903
[06/04 00:02:52    837s]   Constrains:                  default
[06/04 00:02:52    837s]   Non-leaf sinks:              0
[06/04 00:02:52    837s]   Ignore pins:                 0
[06/04 00:02:52    837s]  Timing corner DC_max:setup.late:
[06/04 00:02:52    837s]   Skew target:                 0.134ns
[06/04 00:02:52    837s]   Insertion delay target:      0.500ns
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] Clock Tree Violations Report
[06/04 00:02:52    837s] ============================
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[06/04 00:02:52    837s] A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[06/04 00:02:52    837s] Consider reviewing your design and relaunching CCOpt.
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] Max Capacitance Violations
[06/04 00:02:52    837s] --------------------------
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (222.030,1348.660), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 0.004pF.
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] Primary reporting skew groups are:
[06/04 00:02:52    837s] skew_group clk/func_mode with 2903 clock sinks
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] Clock DAG stats initial state:
[06/04 00:02:52    837s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=1, total=1
[06/04 00:02:52    837s]   sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:02:52    837s]   misc counts      : r=1, pp=0
[06/04 00:02:52    837s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=8774.314um^2
[06/04 00:02:52    837s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1897.630um, total=1897.630um
[06/04 00:02:52    837s] Clock DAG library cell distribution initial state {count}:
[06/04 00:02:52    837s]  Logics: XMD: 1 
[06/04 00:02:52    837s] Clock DAG hash initial state: 5352910449942136935 8502576526481785639
[06/04 00:02:52    837s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[06/04 00:02:52    837s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] Layer information for route type default_route_type_leaf:
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] ---------------------------------------------------------------------
[06/04 00:02:52    837s] Layer     Preferred    Route    Res.          Cap.          RC
[06/04 00:02:52    837s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 00:02:52    837s] ---------------------------------------------------------------------
[06/04 00:02:52    837s] metal1    N            H          0.327         0.166         0.054
[06/04 00:02:52    837s] metal2    N            V          0.236         0.183         0.043
[06/04 00:02:52    837s] metal3    Y            H          0.236         0.191         0.045
[06/04 00:02:52    837s] metal4    Y            V          0.236         0.184         0.043
[06/04 00:02:52    837s] metal5    N            H          0.236         0.309         0.073
[06/04 00:02:52    837s] metal6    N            V          0.016         0.568         0.009
[06/04 00:02:52    837s] ---------------------------------------------------------------------
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[06/04 00:02:52    837s] Unshielded; Mask Constraint: 0; Source: route_type.
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] Layer information for route type default_route_type_nonleaf:
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] ---------------------------------------------------------------------
[06/04 00:02:52    837s] Layer     Preferred    Route    Res.          Cap.          RC
[06/04 00:02:52    837s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 00:02:52    837s] ---------------------------------------------------------------------
[06/04 00:02:52    837s] metal1    N            H          0.327         0.237         0.078
[06/04 00:02:52    837s] metal2    N            V          0.236         0.260         0.061
[06/04 00:02:52    837s] metal3    Y            H          0.236         0.281         0.066
[06/04 00:02:52    837s] metal4    Y            V          0.236         0.261         0.062
[06/04 00:02:52    837s] metal5    N            H          0.236         0.377         0.089
[06/04 00:02:52    837s] metal6    N            V          0.016         0.581         0.009
[06/04 00:02:52    837s] ---------------------------------------------------------------------
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[06/04 00:02:52    837s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] Layer information for route type default_route_type_nonleaf:
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] ---------------------------------------------------------------------
[06/04 00:02:52    837s] Layer     Preferred    Route    Res.          Cap.          RC
[06/04 00:02:52    837s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/04 00:02:52    837s] ---------------------------------------------------------------------
[06/04 00:02:52    837s] metal1    N            H          0.327         0.166         0.054
[06/04 00:02:52    837s] metal2    N            V          0.236         0.183         0.043
[06/04 00:02:52    837s] metal3    Y            H          0.236         0.191         0.045
[06/04 00:02:52    837s] metal4    Y            V          0.236         0.184         0.043
[06/04 00:02:52    837s] metal5    N            H          0.236         0.309         0.073
[06/04 00:02:52    837s] metal6    N            V          0.016         0.568         0.009
[06/04 00:02:52    837s] ---------------------------------------------------------------------
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] Via selection for estimated routes (rule default):
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] -------------------------------------------------------------------------------
[06/04 00:02:52    837s] Layer            Via Cell               Res.     Cap.     RC       Top of Stack
[06/04 00:02:52    837s] Range                                   (Ohm)    (fF)     (fs)     Only
[06/04 00:02:52    837s] -------------------------------------------------------------------------------
[06/04 00:02:52    837s] metal1-metal2    VIA12_VH               6.500    0.032    0.211    false
[06/04 00:02:52    837s] metal2-metal3    VIA23_VH               6.500    0.031    0.201    false
[06/04 00:02:52    837s] metal2-metal3    VIA23_stack_HAMMER1    6.500    0.049    0.319    true
[06/04 00:02:52    837s] metal3-metal4    VIA34_VH               6.500    0.031    0.201    false
[06/04 00:02:52    837s] metal3-metal4    VIA34_stack_HAMMER1    6.500    0.049    0.319    true
[06/04 00:02:52    837s] metal4-metal5    VIA45_VH               6.500    0.031    0.201    false
[06/04 00:02:52    837s] metal4-metal5    VIA45_stack_HAMMER1    6.500    0.049    0.320    true
[06/04 00:02:52    837s] metal5-metal6    VIA56_HH               6.500    0.067    0.438    false
[06/04 00:02:52    837s] metal5-metal6    VIA56_stack_HAMMER1    6.500    0.083    0.539    true
[06/04 00:02:52    837s] -------------------------------------------------------------------------------
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[06/04 00:02:52    837s] No ideal or dont_touch nets found in the clock tree
[06/04 00:02:52    837s] No dont_touch hnets found in the clock tree
[06/04 00:02:52    837s] No dont_touch hpins found in the clock network.
[06/04 00:02:52    837s] Checking for illegal sizes of clock logic instances...
[06/04 00:02:52    837s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] Filtering reasons for cell type: buffer
[06/04 00:02:52    837s] =======================================
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] -----------------------------------------------------------------------------------------------------------------------------------------
[06/04 00:02:52    837s] Clock trees    Power domain    Reason                         Library cells
[06/04 00:02:52    837s] -----------------------------------------------------------------------------------------------------------------------------------------
[06/04 00:02:52    837s] all            auto-default    Unbalanced rise/fall delays    { BUF1 BUF12CK BUF1CK BUF1S BUF2 BUF2CK BUF3 BUF3CK BUF4 BUF4CK BUF6 BUF6CK
[06/04 00:02:52    837s]                                                                 BUF8 BUF8CK }
[06/04 00:02:52    837s] -----------------------------------------------------------------------------------------------------------------------------------------
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] Filtering reasons for cell type: inverter
[06/04 00:02:52    837s] =========================================
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] -----------------------------------------------------------------------------------------------------------
[06/04 00:02:52    837s] Clock trees    Power domain    Reason                         Library cells
[06/04 00:02:52    837s] -----------------------------------------------------------------------------------------------------------
[06/04 00:02:52    837s] all            auto-default    Unbalanced rise/fall delays    { INV1 INV12 INV1S INV2 INV3 INV4 INV6 INV8 }
[06/04 00:02:52    837s] -----------------------------------------------------------------------------------------------------------
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] Filtering reasons for cell type: logic cell
[06/04 00:02:52    837s] ===========================================
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] -------------------------------------------------------------------
[06/04 00:02:52    837s] Clock trees    Power domain    Reason                 Library cells
[06/04 00:02:52    837s] -------------------------------------------------------------------
[06/04 00:02:52    837s] all            auto-default    Cannot be legalized    { XMD }
[06/04 00:02:52    837s] -------------------------------------------------------------------
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] Validating CTS configuration done. (took cpu=0:00:02.1 real=0:00:02.0)
[06/04 00:02:52    837s] CCOpt configuration status: all checks passed.
[06/04 00:02:52    837s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[06/04 00:02:52    837s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[06/04 00:02:52    837s]   No exclusion drivers are needed.
[06/04 00:02:52    837s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[06/04 00:02:52    837s] Antenna diode management...
[06/04 00:02:52    837s]   Found 0 antenna diodes in the clock trees.
[06/04 00:02:52    837s]   
[06/04 00:02:52    837s] Antenna diode management done.
[06/04 00:02:52    837s] Adding driver cells for primary IOs...
[06/04 00:02:52    837s]   
[06/04 00:02:52    837s]   ----------------------------------------------------------------------------------------------
[06/04 00:02:52    837s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[06/04 00:02:52    837s]   ----------------------------------------------------------------------------------------------
[06/04 00:02:52    837s]     (empty table)
[06/04 00:02:52    837s]   ----------------------------------------------------------------------------------------------
[06/04 00:02:52    837s]   
[06/04 00:02:52    837s]   
[06/04 00:02:52    837s] Adding driver cells for primary IOs done.
[06/04 00:02:52    837s] Adding driver cell for primary IO roots...
[06/04 00:02:52    837s] Adding driver cell for primary IO roots done.
[06/04 00:02:52    837s] Maximizing clock DAG abstraction...
[06/04 00:02:52    837s]   Removing clock DAG drivers
[06/04 00:02:52    837s] Maximizing clock DAG abstraction done.
[06/04 00:02:52    837s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.9 real=0:00:02.9)
[06/04 00:02:52    837s] Synthesizing clock trees...
[06/04 00:02:52    837s]   Preparing To Balance...
[06/04 00:02:52    837s]   Leaving CCOpt scope - Cleaning up placement interface...
[06/04 00:02:52    837s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4069.7M, EPOCH TIME: 1717430572.544566
[06/04 00:02:52    837s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.029, MEM:4067.7M, EPOCH TIME: 1717430572.573619
[06/04 00:02:52    837s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[06/04 00:02:52    837s]   Leaving CCOpt scope - Initializing placement interface...
[06/04 00:02:52    837s] OPERPROF: Starting DPlace-Init at level 1, MEM:4058.2M, EPOCH TIME: 1717430572.574663
[06/04 00:02:52    837s] z: 2, totalTracks: 1
[06/04 00:02:52    837s] z: 4, totalTracks: 1
[06/04 00:02:52    837s] z: 6, totalTracks: 1
[06/04 00:02:52    837s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:02:52    837s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4058.2M, EPOCH TIME: 1717430572.591592
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:02:52    837s] OPERPROF:     Starting CMU at level 3, MEM:4154.2M, EPOCH TIME: 1717430572.619079
[06/04 00:02:52    837s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.007, MEM:4186.2M, EPOCH TIME: 1717430572.625904
[06/04 00:02:52    837s] 
[06/04 00:02:52    837s] Bad Lib Cell Checking (CMU) is done! (0)
[06/04 00:02:52    837s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.038, MEM:4058.2M, EPOCH TIME: 1717430572.629221
[06/04 00:02:52    837s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4058.2M, EPOCH TIME: 1717430572.629348
[06/04 00:02:52    837s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:4058.2M, EPOCH TIME: 1717430572.633173
[06/04 00:02:52    837s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4058.2MB).
[06/04 00:02:52    837s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.062, MEM:4058.2M, EPOCH TIME: 1717430572.636924
[06/04 00:02:52    837s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:02:52    837s]   Merging duplicate siblings in DAG...
[06/04 00:02:52    837s]     Clock DAG stats before merging:
[06/04 00:02:52    837s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=1, total=1
[06/04 00:02:52    837s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:02:52    837s]       misc counts      : r=1, pp=0
[06/04 00:02:52    837s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=8774.314um^2
[06/04 00:02:52    837s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1897.630um, total=1897.630um
[06/04 00:02:52    837s]     Clock DAG library cell distribution before merging {count}:
[06/04 00:02:52    837s]      Logics: XMD: 1 
[06/04 00:02:52    837s]     Clock DAG hash before merging: 5352910449942136935 8502576526481785639
[06/04 00:02:52    837s]     Resynthesising clock tree into netlist...
[06/04 00:02:52    837s]       Reset timing graph...
[06/04 00:02:52    837s] Ignoring AAE DB Resetting ...
[06/04 00:02:52    837s]       Reset timing graph done.
[06/04 00:02:52    837s]     Resynthesising clock tree into netlist done.
[06/04 00:02:52    837s]     
[06/04 00:02:52    837s]     Clock logic merging summary:
[06/04 00:02:52    837s]     
[06/04 00:02:52    837s]     -----------------------------------------------------------
[06/04 00:02:52    837s]     Description                           Number of occurrences
[06/04 00:02:52    837s]     -----------------------------------------------------------
[06/04 00:02:52    837s]     Total clock logics                              1
[06/04 00:02:52    837s]     Globally unique logic expressions               1
[06/04 00:02:52    837s]     Potentially mergeable clock logics              0
[06/04 00:02:52    837s]     Actually merged clock logics                    0
[06/04 00:02:52    837s]     -----------------------------------------------------------
[06/04 00:02:52    837s]     
[06/04 00:02:52    837s]     --------------------------------------------
[06/04 00:02:52    837s]     Cannot merge reason    Number of occurrences
[06/04 00:02:52    837s]     --------------------------------------------
[06/04 00:02:52    837s]     GloballyUnique                   1
[06/04 00:02:52    837s]     --------------------------------------------
[06/04 00:02:52    837s]     
[06/04 00:02:52    837s]     Disconnecting clock tree from netlist...
[06/04 00:02:52    837s]     Disconnecting clock tree from netlist done.
[06/04 00:02:52    837s]   Merging duplicate siblings in DAG done.
[06/04 00:02:52    837s]   Applying movement limits...
[06/04 00:02:52    837s]   Applying movement limits done.
[06/04 00:02:52    837s]   Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.1)
[06/04 00:02:52    837s]   CCOpt::Phase::Construction...
[06/04 00:02:52    837s]   Stage::Clustering...
[06/04 00:02:52    837s]   Clustering...
[06/04 00:02:52    837s]     Clock DAG hash before 'Clustering': 5352910449942136935 8502576526481785639
[06/04 00:02:52    837s]     Initialize for clustering...
[06/04 00:02:52    837s]     Clock DAG stats before clustering:
[06/04 00:02:52    837s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=1, total=1
[06/04 00:02:52    837s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:02:52    837s]       misc counts      : r=1, pp=0
[06/04 00:02:52    837s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=8774.314um^2
[06/04 00:02:52    837s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1897.630um, total=1897.630um
[06/04 00:02:52    837s]     Clock DAG library cell distribution before clustering {count}:
[06/04 00:02:52    837s]      Logics: XMD: 1 
[06/04 00:02:52    837s]     Clock DAG hash before clustering: 5352910449942136935 8502576526481785639
[06/04 00:02:52    837s]     Computing max distances from locked parents...
[06/04 00:02:52    837s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[06/04 00:02:52    837s]     Computing max distances from locked parents done.
[06/04 00:02:52    837s]     Computing optimal clock node locations...
[06/04 00:02:52    837s]       Optimal path computation stats:
[06/04 00:02:52    837s]         Successful          : 0
[06/04 00:02:52    837s]         Unsuccessful        : 0
[06/04 00:02:52    837s]         Immovable           : 2
[06/04 00:02:52    837s]         lockedParentLocation: 0
[06/04 00:02:52    837s]       Unsuccessful details:
[06/04 00:02:52    837s]       
[06/04 00:02:52    837s]     Computing optimal clock node locations done.
[06/04 00:02:52    837s] End AAE Lib Interpolated Model. (MEM=4058.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 00:02:52    837s]     Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.0)
[06/04 00:02:52    837s]     Bottom-up phase...
[06/04 00:02:52    837s]     Clustering bottom-up starting from leaves...
[06/04 00:02:55    842s]       Clustering clock_tree clk...
[06/04 00:02:55    842s]       Clustering clock_tree clk done.
[06/04 00:02:55    842s]     Clustering bottom-up starting from leaves done.
[06/04 00:02:55    842s]     Rebuilding the clock tree after clustering...
[06/04 00:02:55    842s]     Rebuilding the clock tree after clustering done.
[06/04 00:02:55    842s]     Clock DAG stats after bottom-up phase:
[06/04 00:02:55    842s]       cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:02:55    842s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:02:55    842s]       misc counts      : r=1, pp=0
[06/04 00:02:55    842s]       cell areas       : b=0.000um^2, i=3587.270um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12361.585um^2
[06/04 00:02:55    842s]       hp wire lengths  : top=0.000um, trunk=5289.600um, leaf=9682.350um, total=14971.950um
[06/04 00:02:55    842s]     Clock DAG library cell distribution after bottom-up phase {count}:
[06/04 00:02:55    842s]        Invs: INV12CK: 69 INV8CK: 4 
[06/04 00:02:55    842s]      Logics: XMD: 1 
[06/04 00:02:55    842s]     Clock DAG hash after bottom-up phase: 7441327788829283851 12598816944625854256
[06/04 00:02:55    842s]     Bottom-up phase done. (took cpu=0:00:05.0 real=0:00:03.2)
[06/04 00:02:55    842s]     Legalizing clock trees...
[06/04 00:02:55    842s]     Resynthesising clock tree into netlist...
[06/04 00:02:55    842s]       Reset timing graph...
[06/04 00:02:55    842s] Ignoring AAE DB Resetting ...
[06/04 00:02:55    842s]       Reset timing graph done.
[06/04 00:02:55    842s]     Resynthesising clock tree into netlist done.
[06/04 00:02:55    842s]     Commiting net attributes....
[06/04 00:02:55    842s]     Commiting net attributes. done.
[06/04 00:02:55    842s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[06/04 00:02:55    842s]     Leaving CCOpt scope - ClockRefiner...
[06/04 00:02:55    842s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4337.2M, EPOCH TIME: 1717430575.977450
[06/04 00:02:56    842s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.024, MEM:4033.2M, EPOCH TIME: 1717430576.001556
[06/04 00:02:56    842s]     Assigned high priority to 2977 instances.
[06/04 00:02:56    842s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[06/04 00:02:56    842s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[06/04 00:02:56    842s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4033.2M, EPOCH TIME: 1717430576.026561
[06/04 00:02:56    842s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4033.2M, EPOCH TIME: 1717430576.026768
[06/04 00:02:56    842s] z: 2, totalTracks: 1
[06/04 00:02:56    842s] z: 4, totalTracks: 1
[06/04 00:02:56    842s] z: 6, totalTracks: 1
[06/04 00:02:56    842s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:02:56    842s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4033.2M, EPOCH TIME: 1717430576.043166
[06/04 00:02:56    842s] 
[06/04 00:02:56    842s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:02:56    842s] OPERPROF:       Starting CMU at level 4, MEM:4129.3M, EPOCH TIME: 1717430576.070728
[06/04 00:02:56    842s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.007, MEM:4161.3M, EPOCH TIME: 1717430576.077887
[06/04 00:02:56    842s] 
[06/04 00:02:56    842s] Bad Lib Cell Checking (CMU) is done! (0)
[06/04 00:02:56    842s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.038, MEM:4033.2M, EPOCH TIME: 1717430576.081303
[06/04 00:02:56    842s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4033.2M, EPOCH TIME: 1717430576.081429
[06/04 00:02:56    842s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.004, MEM:4033.2M, EPOCH TIME: 1717430576.085284
[06/04 00:02:56    842s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4033.2MB).
[06/04 00:02:56    842s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.062, MEM:4033.2M, EPOCH TIME: 1717430576.089095
[06/04 00:02:56    842s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.063, MEM:4033.2M, EPOCH TIME: 1717430576.089205
[06/04 00:02:56    842s] TDRefine: refinePlace mode is spiral
[06/04 00:02:56    842s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31065.6
[06/04 00:02:56    842s] OPERPROF: Starting RefinePlace at level 1, MEM:4033.2M, EPOCH TIME: 1717430576.089374
[06/04 00:02:56    842s] *** Starting refinePlace (0:14:03 mem=4033.2M) ***
[06/04 00:02:56    842s] Total net bbox length = 3.665e+05 (1.741e+05 1.924e+05) (ext = 1.719e+04)
[06/04 00:02:56    842s] 
[06/04 00:02:56    842s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:02:56    842s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/04 00:02:56    842s] (I)      Default pattern map key = CHIP_default.
[06/04 00:02:56    842s] (I)      Default pattern map key = CHIP_default.
[06/04 00:02:56    842s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4033.2M, EPOCH TIME: 1717430576.117781
[06/04 00:02:56    842s] Starting refinePlace ...
[06/04 00:02:56    842s] (I)      Default pattern map key = CHIP_default.
[06/04 00:02:56    842s] One DDP V2 for no tweak run.
[06/04 00:02:56    842s] (I)      Default pattern map key = CHIP_default.
[06/04 00:02:56    842s] ** Cut row section cpu time 0:00:00.0.
[06/04 00:02:56    842s]    Spread Effort: high, standalone mode, useDDP on.
[06/04 00:02:56    843s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=4036.3MB) @(0:14:03 - 0:14:03).
[06/04 00:02:56    843s] Move report: preRPlace moves 394 insts, mean move: 3.36 um, max move: 13.64 um 
[06/04 00:02:56    843s] 	Max move on inst (Top_in/CTS_ccl_inv_00070): (657.82, 678.84) --> (671.46, 678.84)
[06/04 00:02:56    843s] 	Length: 16 sites, height: 1 rows, site name: core_5040, cell type: INV12CK
[06/04 00:02:56    843s] wireLenOptFixPriorityInst 2903 inst fixed
[06/04 00:02:56    843s] 
[06/04 00:02:56    843s] Running Spiral MT with 8 threads  fetchWidth=81 
[06/04 00:02:56    843s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/04 00:02:56    843s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[06/04 00:02:56    843s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/04 00:02:56    843s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=4036.3MB) @(0:14:03 - 0:14:04).
[06/04 00:02:56    843s] Move report: Detail placement moves 394 insts, mean move: 3.36 um, max move: 13.64 um 
[06/04 00:02:56    843s] 	Max move on inst (Top_in/CTS_ccl_inv_00070): (657.82, 678.84) --> (671.46, 678.84)
[06/04 00:02:56    843s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 4036.3MB
[06/04 00:02:56    843s] Statistics of distance of Instance movement in refine placement:
[06/04 00:02:56    843s]   maximum (X+Y) =        13.64 um
[06/04 00:02:56    843s]   inst (Top_in/CTS_ccl_inv_00070) with max move: (657.82, 678.84) -> (671.46, 678.84)
[06/04 00:02:56    843s]   mean    (X+Y) =         3.36 um
[06/04 00:02:56    843s] Summary Report:
[06/04 00:02:56    843s] Instances move: 394 (out of 13799 movable)
[06/04 00:02:56    843s] Instances flipped: 0
[06/04 00:02:56    843s] Mean displacement: 3.36 um
[06/04 00:02:56    843s] Max displacement: 13.64 um (Instance: Top_in/CTS_ccl_inv_00070) (657.82, 678.84) -> (671.46, 678.84)
[06/04 00:02:56    843s] 	Length: 16 sites, height: 1 rows, site name: core_5040, cell type: INV12CK
[06/04 00:02:56    843s] Total instances moved : 394
[06/04 00:02:56    843s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.080, REAL:0.480, MEM:4036.3M, EPOCH TIME: 1717430576.598027
[06/04 00:02:56    843s] Total net bbox length = 3.674e+05 (1.746e+05 1.928e+05) (ext = 1.719e+04)
[06/04 00:02:56    843s] Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 4036.3MB
[06/04 00:02:56    843s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:00.0, mem=4036.3MB) @(0:14:03 - 0:14:04).
[06/04 00:02:56    843s] *** Finished refinePlace (0:14:04 mem=4036.3M) ***
[06/04 00:02:56    843s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31065.6
[06/04 00:02:56    843s] OPERPROF: Finished RefinePlace at level 1, CPU:1.140, REAL:0.515, MEM:4036.3M, EPOCH TIME: 1717430576.604715
[06/04 00:02:56    843s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4036.3M, EPOCH TIME: 1717430576.604838
[06/04 00:02:56    843s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.025, MEM:4033.3M, EPOCH TIME: 1717430576.629732
[06/04 00:02:56    843s]     ClockRefiner summary
[06/04 00:02:56    843s]     All clock instances: Moved 138, flipped 46 and cell swapped 0 (out of a total of 2977).
[06/04 00:02:56    843s]     The largest move was 13.6 um for Top_in/CTS_ccl_inv_00072.
[06/04 00:02:56    843s]     Non-sink clock instances: Moved 21, flipped 3 and cell swapped 0 (out of a total of 74).
[06/04 00:02:56    843s]     The largest move was 13.6 um for Top_in/CTS_ccl_inv_00072.
[06/04 00:02:56    843s]     Clock sinks: Moved 117, flipped 43 and cell swapped 0 (out of a total of 2903).
[06/04 00:02:56    843s]     The largest move was 11.2 um for Top_in/data_1_r_reg[6].
[06/04 00:02:56    843s]     Revert refine place priority changes on 0 instances.
[06/04 00:02:56    843s] OPERPROF: Starting DPlace-Init at level 1, MEM:4033.3M, EPOCH TIME: 1717430576.656498
[06/04 00:02:56    843s] z: 2, totalTracks: 1
[06/04 00:02:56    843s] z: 4, totalTracks: 1
[06/04 00:02:56    843s] z: 6, totalTracks: 1
[06/04 00:02:56    843s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:02:56    843s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4033.3M, EPOCH TIME: 1717430576.672321
[06/04 00:02:56    843s] 
[06/04 00:02:56    843s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:02:56    843s] OPERPROF:     Starting CMU at level 3, MEM:4129.3M, EPOCH TIME: 1717430576.705034
[06/04 00:02:56    843s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:4161.3M, EPOCH TIME: 1717430576.711713
[06/04 00:02:56    843s] 
[06/04 00:02:56    843s] Bad Lib Cell Checking (CMU) is done! (0)
[06/04 00:02:56    843s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.043, MEM:4033.3M, EPOCH TIME: 1717430576.715110
[06/04 00:02:56    843s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4033.3M, EPOCH TIME: 1717430576.715248
[06/04 00:02:56    843s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:4033.3M, EPOCH TIME: 1717430576.718964
[06/04 00:02:56    843s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4033.3MB).
[06/04 00:02:56    843s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.066, MEM:4033.3M, EPOCH TIME: 1717430576.722863
[06/04 00:02:56    843s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.4 real=0:00:00.7)
[06/04 00:02:56    843s]     Disconnecting clock tree from netlist...
[06/04 00:02:56    843s]     Disconnecting clock tree from netlist done.
[06/04 00:02:56    843s]     Leaving CCOpt scope - Cleaning up placement interface...
[06/04 00:02:56    843s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4033.3M, EPOCH TIME: 1717430576.731564
[06/04 00:02:56    843s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.017, MEM:4033.3M, EPOCH TIME: 1717430576.749058
[06/04 00:02:56    843s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:02:56    843s]     Leaving CCOpt scope - Initializing placement interface...
[06/04 00:02:56    843s] OPERPROF: Starting DPlace-Init at level 1, MEM:4033.3M, EPOCH TIME: 1717430576.750076
[06/04 00:02:56    843s] z: 2, totalTracks: 1
[06/04 00:02:56    843s] z: 4, totalTracks: 1
[06/04 00:02:56    843s] z: 6, totalTracks: 1
[06/04 00:02:56    843s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:02:56    843s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4033.3M, EPOCH TIME: 1717430576.766527
[06/04 00:02:56    843s] 
[06/04 00:02:56    843s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:02:56    843s] OPERPROF:     Starting CMU at level 3, MEM:4129.3M, EPOCH TIME: 1717430576.801740
[06/04 00:02:56    844s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.006, MEM:4161.3M, EPOCH TIME: 1717430576.808081
[06/04 00:02:56    844s] 
[06/04 00:02:56    844s] Bad Lib Cell Checking (CMU) is done! (0)
[06/04 00:02:56    844s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.045, MEM:4033.3M, EPOCH TIME: 1717430576.811505
[06/04 00:02:56    844s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4033.3M, EPOCH TIME: 1717430576.811632
[06/04 00:02:56    844s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:4033.3M, EPOCH TIME: 1717430576.815429
[06/04 00:02:56    844s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4033.3MB).
[06/04 00:02:56    844s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.069, MEM:4033.3M, EPOCH TIME: 1717430576.818882
[06/04 00:02:56    844s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:02:56    844s]     Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/04 00:02:56    844s] End AAE Lib Interpolated Model. (MEM=4033.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 00:02:56    844s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_worst.
[06/04 00:02:56    844s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[06/04 00:02:56    844s]     Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[06/04 00:02:56    844s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[06/04 00:02:56    844s]     
[06/04 00:02:56    844s]     Clock tree legalization - Histogram:
[06/04 00:02:56    844s]     ====================================
[06/04 00:02:56    844s]     
[06/04 00:02:56    844s]     -----------------------------------
[06/04 00:02:56    844s]     Movement (um)       Number of cells
[06/04 00:02:56    844s]     -----------------------------------
[06/04 00:02:56    844s]     [3.1,4.4175)               2
[06/04 00:02:56    844s]     [4.4175,5.735)             4
[06/04 00:02:56    844s]     [5.735,7.0525)             0
[06/04 00:02:56    844s]     [7.0525,8.37)              0
[06/04 00:02:56    844s]     [8.37,9.6875)              1
[06/04 00:02:56    844s]     [9.6875,11.005)           12
[06/04 00:02:56    844s]     [11.005,12.3225)           0
[06/04 00:02:56    844s]     [12.3225,13.64)            2
[06/04 00:02:56    844s]     -----------------------------------
[06/04 00:02:56    844s]     
[06/04 00:02:56    844s]     
[06/04 00:02:56    844s]     Clock tree legalization - Top 10 Movements:
[06/04 00:02:56    844s]     ===========================================
[06/04 00:02:56    844s]     
[06/04 00:02:56    844s]     ------------------------------------------------------------------------------------------------------------------------------------------------------
[06/04 00:02:56    844s]     Movement (um)    Desired              Achieved             Node
[06/04 00:02:56    844s]                      location             location             
[06/04 00:02:56    844s]     ------------------------------------------------------------------------------------------------------------------------------------------------------
[06/04 00:02:56    844s]         13.64        (657.820,678.840)    (671.460,678.840)    CTS_ccl_inv_00070 (a lib_cell INV12CK) at (671.460,678.840), in power domain auto-default
[06/04 00:02:56    844s]         13.64        (657.820,678.840)    (644.180,678.840)    CTS_ccl_inv_00072 (a lib_cell INV12CK) at (644.180,678.840), in power domain auto-default
[06/04 00:02:56    844s]         10.08        (698.120,653.640)    (698.120,643.560)    CTS_ccl_a_inv_00047 (a lib_cell INV8CK) at (698.120,643.560), in power domain auto-default
[06/04 00:02:56    844s]         10.08        (611.320,895.560)    (611.320,885.480)    CTS_ccl_a_inv_00052 (a lib_cell INV12CK) at (611.320,885.480), in power domain auto-default
[06/04 00:02:56    844s]         10.08        (422.840,673.800)    (422.840,663.720)    CTS_ccl_a_inv_00046 (a lib_cell INV8CK) at (422.840,663.720), in power domain auto-default
[06/04 00:02:56    844s]         10.08        (924.420,426.840)    (924.420,416.760)    CTS_ccl_a_inv_00068 (a lib_cell INV12CK) at (924.420,416.760), in power domain auto-default
[06/04 00:02:56    844s]         10.08        (657.820,678.840)    (657.820,668.760)    CTS_ccl_a_inv_00065 (a lib_cell INV12CK) at (657.820,668.760), in power domain auto-default
[06/04 00:02:56    844s]         10.08        (657.820,809.880)    (657.820,799.800)    CTS_ccl_a_inv_00063 (a lib_cell INV12CK) at (657.820,799.800), in power domain auto-default
[06/04 00:02:56    844s]         10.08        (881.640,562.920)    (881.640,552.840)    CTS_ccl_inv_00071 (a lib_cell INV12CK) at (881.640,552.840), in power domain auto-default
[06/04 00:02:56    844s]         10.08        (657.820,678.840)    (657.820,688.920)    CTS_ccl_inv_00069 (a lib_cell INV12CK) at (657.820,688.920), in power domain auto-default
[06/04 00:02:56    844s]     ------------------------------------------------------------------------------------------------------------------------------------------------------
[06/04 00:02:56    844s]     
[06/04 00:02:56    844s]     Legalizing clock trees done. (took cpu=0:00:01.9 real=0:00:01.0)
[06/04 00:02:56    844s]     Clock DAG stats after 'Clustering':
[06/04 00:02:56    844s]       cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:02:56    844s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:02:56    844s]       misc counts      : r=1, pp=0
[06/04 00:02:56    844s]       cell areas       : b=0.000um^2, i=3587.270um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12361.585um^2
[06/04 00:02:56    844s]       cell capacitance : b=0.000pF, i=4.214pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.218pF
[06/04 00:02:56    844s]       sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:02:56    844s]       wire capacitance : top=0.000pF, trunk=0.743pF, leaf=4.237pF, total=4.980pF
[06/04 00:02:56    844s]       wire lengths     : top=0.000um, trunk=5628.338um, leaf=29119.512um, total=34747.850um
[06/04 00:02:56    844s]       hp wire lengths  : top=0.000um, trunk=5439.620um, leaf=9703.200um, total=15142.820um
[06/04 00:02:56    844s]     Clock DAG net violations after 'Clustering':
[06/04 00:02:56    844s]       Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/04 00:02:56    844s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[06/04 00:02:56    844s]       Trunk : target=0.222ns count=30 avg=0.163ns sd=0.038ns min=0.000ns max=0.212ns {4 <= 0.133ns, 15 <= 0.178ns, 9 <= 0.200ns, 1 <= 0.211ns, 1 <= 0.222ns}
[06/04 00:02:56    844s]       Leaf  : target=0.222ns count=45 avg=0.195ns sd=0.007ns min=0.181ns max=0.210ns {0 <= 0.133ns, 0 <= 0.178ns, 30 <= 0.200ns, 15 <= 0.211ns, 0 <= 0.222ns}
[06/04 00:02:56    844s]     Clock DAG library cell distribution after 'Clustering' {count}:
[06/04 00:02:56    844s]        Invs: INV12CK: 69 INV8CK: 4 
[06/04 00:02:56    844s]      Logics: XMD: 1 
[06/04 00:02:56    844s]     Clock DAG hash after 'Clustering': 3696117712191003976 17966434950892303779
[06/04 00:02:56    844s]     Clock DAG hash after 'Clustering': 3696117712191003976 17966434950892303779
[06/04 00:02:56    844s]     Primary reporting skew groups after 'Clustering':
[06/04 00:02:56    844s]       skew_group clk/func_mode: insertion delay [min=1.531, max=1.654, avg=1.620, sd=0.034], skew [0.123 vs 0.134], 100% {1.531, 1.654} (wid=0.086 ws=0.032) (gid=1.586 gs=0.114)
[06/04 00:02:57    844s]           min path sink: Top_in/Buffer/weight_buffer_reg[22]/CK
[06/04 00:02:57    844s]           max path sink: Top_in/buffer_pmp_reg[803]/CK
[06/04 00:02:57    844s]     Skew group summary after 'Clustering':
[06/04 00:02:57    844s]       skew_group clk/func_mode: insertion delay [min=1.531, max=1.654, avg=1.620, sd=0.034], skew [0.123 vs 0.134], 100% {1.531, 1.654} (wid=0.086 ws=0.032) (gid=1.586 gs=0.114)
[06/04 00:02:57    844s]     Legalizer API calls during this step: 1402 succeeded with high effort: 1402 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:02:57    844s]   Clustering done. (took cpu=0:00:07.1 real=0:00:04.4)
[06/04 00:02:57    844s]   
[06/04 00:02:57    844s]   Post-Clustering Statistics Report
[06/04 00:02:57    844s]   =================================
[06/04 00:02:57    844s]   
[06/04 00:02:57    844s]   Fanout Statistics:
[06/04 00:02:57    844s]   
[06/04 00:02:57    844s]   --------------------------------------------------------------------------------------------------------------
[06/04 00:02:57    844s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[06/04 00:02:57    844s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[06/04 00:02:57    844s]   --------------------------------------------------------------------------------------------------------------
[06/04 00:02:57    844s]   Trunk        31       2.419       1         4        0.848      {6 <= 1, 7 <= 2, 17 <= 3, 1 <= 4}
[06/04 00:02:57    844s]   Leaf         45      64.511      51        73        4.883      {1 <= 55, 7 <= 60, 21 <= 65, 7 <= 70, 9 <= 75}
[06/04 00:02:57    844s]   --------------------------------------------------------------------------------------------------------------
[06/04 00:02:57    844s]   
[06/04 00:02:57    844s]   Clustering Failure Statistics:
[06/04 00:02:57    844s]   
[06/04 00:02:57    844s]   ----------------------------------------------------------
[06/04 00:02:57    844s]   Net Type    Clusters    Clusters    Net Skew    Transition
[06/04 00:02:57    844s]               Tried       Failed      Failures    Failures
[06/04 00:02:57    844s]   ----------------------------------------------------------
[06/04 00:02:57    844s]   Trunk         276          97          3            97
[06/04 00:02:57    844s]   Leaf          419          66          0            66
[06/04 00:02:57    844s]   ----------------------------------------------------------
[06/04 00:02:57    844s]   
[06/04 00:02:57    844s]   Clustering Partition Statistics:
[06/04 00:02:57    844s]   
[06/04 00:02:57    844s]   --------------------------------------------------------------------------------------
[06/04 00:02:57    844s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[06/04 00:02:57    844s]               Fraction    Fraction    Count        Size        Size    Size    Size
[06/04 00:02:57    844s]   --------------------------------------------------------------------------------------
[06/04 00:02:57    844s]   Trunk        0.000       1.000          5          14.400       1      45     18.050
[06/04 00:02:57    844s]   Leaf         0.000       1.000          1        2903.000    2903    2903      0.000
[06/04 00:02:57    844s]   --------------------------------------------------------------------------------------
[06/04 00:02:57    844s]   
[06/04 00:02:57    844s]   
[06/04 00:02:57    844s]   Looking for fanout violations...
[06/04 00:02:57    844s]   Looking for fanout violations done.
[06/04 00:02:57    844s]   CongRepair After Initial Clustering...
[06/04 00:02:57    844s]   Reset timing graph...
[06/04 00:02:57    844s] Ignoring AAE DB Resetting ...
[06/04 00:02:57    844s]   Reset timing graph done.
[06/04 00:02:57    844s]   Leaving CCOpt scope - Early Global Route...
[06/04 00:02:57    844s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:4338.6M, EPOCH TIME: 1717430577.105575
[06/04 00:02:57    844s] All LLGs are deleted
[06/04 00:02:57    844s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4338.6M, EPOCH TIME: 1717430577.123281
[06/04 00:02:57    844s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:4338.6M, EPOCH TIME: 1717430577.124546
[06/04 00:02:57    844s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.060, REAL:0.023, MEM:4034.6M, EPOCH TIME: 1717430577.128247
[06/04 00:02:57    844s]   Clock implementation routing...
[06/04 00:02:57    844s] Net route status summary:
[06/04 00:02:57    844s]   Clock:        75 (unrouted=75, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 00:02:57    844s]   Non-clock: 14151 (unrouted=208, trialRouted=13943, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=182, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 00:02:57    844s]     Routing using eGR only...
[06/04 00:02:57    844s]       Early Global Route - eGR only step...
[06/04 00:02:57    844s] (ccopt eGR): There are 75 nets for routing of which 74 have one or more fixed wires.
[06/04 00:02:57    844s] (ccopt eGR): Start to route 75 all nets
[06/04 00:02:57    844s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4034.55 MB )
[06/04 00:02:57    844s] (I)      ==================== Layers =====================
[06/04 00:02:57    844s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:02:57    844s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/04 00:02:57    844s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:02:57    844s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/04 00:02:57    844s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/04 00:02:57    844s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/04 00:02:57    844s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/04 00:02:57    844s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/04 00:02:57    844s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/04 00:02:57    844s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/04 00:02:57    844s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/04 00:02:57    844s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/04 00:02:57    844s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/04 00:02:57    844s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/04 00:02:57    844s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:02:57    844s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/04 00:02:57    844s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:02:57    844s] (I)      Started Import and model ( Curr Mem: 4034.55 MB )
[06/04 00:02:57    844s] (I)      Default pattern map key = CHIP_default.
[06/04 00:02:57    844s] (I)      == Non-default Options ==
[06/04 00:02:57    844s] (I)      Clean congestion better                            : true
[06/04 00:02:57    844s] (I)      Estimate vias on DPT layer                         : true
[06/04 00:02:57    844s] (I)      Clean congestion layer assignment rounds           : 3
[06/04 00:02:57    844s] (I)      Layer constraints as soft constraints              : true
[06/04 00:02:57    844s] (I)      Soft top layer                                     : true
[06/04 00:02:57    844s] (I)      Skip prospective layer relax nets                  : true
[06/04 00:02:57    844s] (I)      Better NDR handling                                : true
[06/04 00:02:57    844s] (I)      Improved NDR modeling in LA                        : true
[06/04 00:02:57    844s] (I)      Routing cost fix for NDR handling                  : true
[06/04 00:02:57    844s] (I)      Block tracks for preroutes                         : true
[06/04 00:02:57    844s] (I)      Assign IRoute by net group key                     : true
[06/04 00:02:57    844s] (I)      Block unroutable channels                          : true
[06/04 00:02:57    844s] (I)      Block unroutable channels 3D                       : true
[06/04 00:02:57    844s] (I)      Bound layer relaxed segment wl                     : true
[06/04 00:02:57    844s] (I)      Blocked pin reach length threshold                 : 2
[06/04 00:02:57    844s] (I)      Check blockage within NDR space in TA              : true
[06/04 00:02:57    844s] (I)      Skip must join for term with via pillar            : true
[06/04 00:02:57    844s] (I)      Model find APA for IO pin                          : true
[06/04 00:02:57    844s] (I)      On pin location for off pin term                   : true
[06/04 00:02:57    844s] (I)      Handle EOL spacing                                 : true
[06/04 00:02:57    844s] (I)      Merge PG vias by gap                               : true
[06/04 00:02:57    844s] (I)      Maximum routing layer                              : 6
[06/04 00:02:57    844s] (I)      Route selected nets only                           : true
[06/04 00:02:57    844s] (I)      Refine MST                                         : true
[06/04 00:02:57    844s] (I)      Honor PRL                                          : true
[06/04 00:02:57    844s] (I)      Strong congestion aware                            : true
[06/04 00:02:57    844s] (I)      Improved initial location for IRoutes              : true
[06/04 00:02:57    844s] (I)      Multi panel TA                                     : true
[06/04 00:02:57    844s] (I)      Penalize wire overlap                              : true
[06/04 00:02:57    844s] (I)      Expand small instance blockage                     : true
[06/04 00:02:57    844s] (I)      Reduce via in TA                                   : true
[06/04 00:02:57    844s] (I)      SS-aware routing                                   : true
[06/04 00:02:57    844s] (I)      Improve tree edge sharing                          : true
[06/04 00:02:57    844s] (I)      Improve 2D via estimation                          : true
[06/04 00:02:57    844s] (I)      Refine Steiner tree                                : true
[06/04 00:02:57    844s] (I)      Build spine tree                                   : true
[06/04 00:02:57    844s] (I)      Model pass through capacity                        : true
[06/04 00:02:57    844s] (I)      Extend blockages by a half GCell                   : true
[06/04 00:02:57    844s] (I)      Consider pin shapes                                : true
[06/04 00:02:57    844s] (I)      Consider pin shapes for all nodes                  : true
[06/04 00:02:57    844s] (I)      Consider NR APA                                    : true
[06/04 00:02:57    844s] (I)      Consider IO pin shape                              : true
[06/04 00:02:57    844s] (I)      Fix pin connection bug                             : true
[06/04 00:02:57    844s] (I)      Consider layer RC for local wires                  : true
[06/04 00:02:57    844s] (I)      Route to clock mesh pin                            : true
[06/04 00:02:57    844s] (I)      LA-aware pin escape length                         : 2
[06/04 00:02:57    844s] (I)      Connect multiple ports                             : true
[06/04 00:02:57    844s] (I)      Split for must join                                : true
[06/04 00:02:57    844s] (I)      Number of threads                                  : 8
[06/04 00:02:57    844s] (I)      Routing effort level                               : 10000
[06/04 00:02:57    844s] (I)      Prefer layer length threshold                      : 8
[06/04 00:02:57    844s] (I)      Overflow penalty cost                              : 10
[06/04 00:02:57    844s] (I)      A-star cost                                        : 0.300000
[06/04 00:02:57    844s] (I)      Misalignment cost                                  : 10.000000
[06/04 00:02:57    844s] (I)      Threshold for short IRoute                         : 6
[06/04 00:02:57    844s] (I)      Via cost during post routing                       : 1.000000
[06/04 00:02:57    844s] (I)      Layer congestion ratios                            : { { 1.0 } }
[06/04 00:02:57    844s] (I)      Source-to-sink ratio                               : 0.300000
[06/04 00:02:57    844s] (I)      Scenic ratio bound                                 : 3.000000
[06/04 00:02:57    844s] (I)      Segment layer relax scenic ratio                   : 1.250000
[06/04 00:02:57    844s] (I)      Source-sink aware LA ratio                         : 0.500000
[06/04 00:02:57    844s] (I)      PG-aware similar topology routing                  : true
[06/04 00:02:57    844s] (I)      Maze routing via cost fix                          : true
[06/04 00:02:57    844s] (I)      Apply PRL on PG terms                              : true
[06/04 00:02:57    844s] (I)      Apply PRL on obs objects                           : true
[06/04 00:02:57    844s] (I)      Handle range-type spacing rules                    : true
[06/04 00:02:57    844s] (I)      PG gap threshold multiplier                        : 10.000000
[06/04 00:02:57    844s] (I)      Parallel spacing query fix                         : true
[06/04 00:02:57    844s] (I)      Force source to root IR                            : true
[06/04 00:02:57    844s] (I)      Layer Weights                                      : L2:4 L3:2.5
[06/04 00:02:57    844s] (I)      Do not relax to DPT layer                          : true
[06/04 00:02:57    844s] (I)      No DPT in post routing                             : true
[06/04 00:02:57    844s] (I)      Modeling PG via merging fix                        : true
[06/04 00:02:57    844s] (I)      Shield aware TA                                    : true
[06/04 00:02:57    844s] (I)      Strong shield aware TA                             : true
[06/04 00:02:57    844s] (I)      Overflow calculation fix in LA                     : true
[06/04 00:02:57    844s] (I)      Post routing fix                                   : true
[06/04 00:02:57    844s] (I)      Strong post routing                                : true
[06/04 00:02:57    844s] (I)      Access via pillar from top                         : true
[06/04 00:02:57    844s] (I)      NDR via pillar fix                                 : true
[06/04 00:02:57    844s] (I)      Violation on path threshold                        : 1
[06/04 00:02:57    844s] (I)      Pass through capacity modeling                     : true
[06/04 00:02:57    844s] (I)      Select the non-relaxed segments in post routing stage : true
[06/04 00:02:57    844s] (I)      Select term pin box for io pin                     : true
[06/04 00:02:57    844s] (I)      Penalize NDR sharing                               : true
[06/04 00:02:57    844s] (I)      Enable special modeling                            : false
[06/04 00:02:57    844s] (I)      Keep fixed segments                                : true
[06/04 00:02:57    844s] (I)      Reorder net groups by key                          : true
[06/04 00:02:57    844s] (I)      Increase net scenic ratio                          : true
[06/04 00:02:57    844s] (I)      Method to set GCell size                           : row
[06/04 00:02:57    844s] (I)      Connect multiple ports and must join fix           : true
[06/04 00:02:57    844s] (I)      Avoid high resistance layers                       : true
[06/04 00:02:57    844s] (I)      Model find APA for IO pin fix                      : true
[06/04 00:02:57    844s] (I)      Avoid connecting non-metal layers                  : true
[06/04 00:02:57    844s] (I)      Use track pitch for NDR                            : true
[06/04 00:02:57    844s] (I)      Enable layer relax to lower layer                  : true
[06/04 00:02:57    844s] (I)      Enable layer relax to upper layer                  : true
[06/04 00:02:57    844s] (I)      Top layer relaxation fix                           : true
[06/04 00:02:57    844s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/04 00:02:57    844s] (I)      Use row-based GCell size
[06/04 00:02:57    844s] (I)      Use row-based GCell align
[06/04 00:02:57    844s] (I)      layer 0 area = 176400
[06/04 00:02:57    844s] (I)      layer 1 area = 194000
[06/04 00:02:57    844s] (I)      layer 2 area = 194000
[06/04 00:02:57    844s] (I)      layer 3 area = 194000
[06/04 00:02:57    844s] (I)      layer 4 area = 194000
[06/04 00:02:57    844s] (I)      layer 5 area = 9000000
[06/04 00:02:57    844s] (I)      GCell unit size   : 5040
[06/04 00:02:57    844s] (I)      GCell multiplier  : 1
[06/04 00:02:57    844s] (I)      GCell row height  : 5040
[06/04 00:02:57    844s] (I)      Actual row height : 5040
[06/04 00:02:57    844s] (I)      GCell align ref   : 220100 220200
[06/04 00:02:57    844s] [NR-eGR] Track table information for default rule: 
[06/04 00:02:57    844s] [NR-eGR] metal1 has single uniform track structure
[06/04 00:02:57    844s] [NR-eGR] metal2 has single uniform track structure
[06/04 00:02:57    844s] [NR-eGR] metal3 has single uniform track structure
[06/04 00:02:57    844s] [NR-eGR] metal4 has single uniform track structure
[06/04 00:02:57    844s] [NR-eGR] metal5 has single uniform track structure
[06/04 00:02:57    844s] [NR-eGR] metal6 has single uniform track structure
[06/04 00:02:57    844s] (I)      =================== Default via ====================
[06/04 00:02:57    844s] (I)      +---+------------------+---------------------------+
[06/04 00:02:57    844s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut           |
[06/04 00:02:57    844s] (I)      +---+------------------+---------------------------+
[06/04 00:02:57    844s] (I)      | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[06/04 00:02:57    844s] (I)      | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[06/04 00:02:57    844s] (I)      | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[06/04 00:02:57    844s] (I)      | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[06/04 00:02:57    844s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[06/04 00:02:57    844s] (I)      +---+------------------+---------------------------+
[06/04 00:02:57    844s] [NR-eGR] Read 138 PG shapes
[06/04 00:02:57    844s] [NR-eGR] Read 0 clock shapes
[06/04 00:02:57    844s] [NR-eGR] Read 0 other shapes
[06/04 00:02:57    844s] [NR-eGR] #Routing Blockages  : 0
[06/04 00:02:57    844s] [NR-eGR] #Instance Blockages : 3163
[06/04 00:02:57    844s] [NR-eGR] #PG Blockages       : 138
[06/04 00:02:57    844s] [NR-eGR] #Halo Blockages     : 0
[06/04 00:02:57    844s] [NR-eGR] #Boundary Blockages : 0
[06/04 00:02:57    844s] [NR-eGR] #Clock Blockages    : 0
[06/04 00:02:57    844s] [NR-eGR] #Other Blockages    : 0
[06/04 00:02:57    844s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/04 00:02:57    844s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 00:02:57    844s] [NR-eGR] Read 14044 nets ( ignored 13969 )
[06/04 00:02:57    844s] [NR-eGR] Connected 0 must-join pins/ports
[06/04 00:02:57    844s] (I)      early_global_route_priority property id does not exist.
[06/04 00:02:57    844s] (I)      Read Num Blocks=15932  Num Prerouted Wires=0  Num CS=0
[06/04 00:02:57    844s] (I)      Layer 1 (V) : #blockages 6673 : #preroutes 0
[06/04 00:02:57    844s] (I)      Layer 2 (H) : #blockages 1605 : #preroutes 0
[06/04 00:02:57    844s] (I)      Layer 3 (V) : #blockages 6414 : #preroutes 0
[06/04 00:02:57    844s] (I)      Layer 4 (H) : #blockages 773 : #preroutes 0
[06/04 00:02:57    844s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/04 00:02:57    844s] (I)      Moved 1 terms for better access 
[06/04 00:02:57    844s] (I)      Number of ignored nets                =      0
[06/04 00:02:57    844s] (I)      Number of connected nets              =      0
[06/04 00:02:57    844s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/04 00:02:57    844s] (I)      Number of clock nets                  =     75.  Ignored: No
[06/04 00:02:57    844s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/04 00:02:57    844s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/04 00:02:57    844s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/04 00:02:57    844s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/04 00:02:57    844s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/04 00:02:57    844s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/04 00:02:57    844s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 00:02:57    844s] [NR-eGR] There are 74 clock nets ( 74 with NDR ).
[06/04 00:02:57    844s] (I)      Ndr track 0 does not exist
[06/04 00:02:57    844s] (I)      Ndr track 0 does not exist
[06/04 00:02:57    844s] (I)      ---------------------Grid Graph Info--------------------
[06/04 00:02:57    844s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/04 00:02:57    844s] (I)      Core area           : (220100, 220200) - (1129640, 1129960)
[06/04 00:02:57    844s] (I)      Site width          :   620  (dbu)
[06/04 00:02:57    844s] (I)      Row height          :  5040  (dbu)
[06/04 00:02:57    844s] (I)      GCell row height    :  5040  (dbu)
[06/04 00:02:57    844s] (I)      GCell width         :  5040  (dbu)
[06/04 00:02:57    844s] (I)      GCell height        :  5040  (dbu)
[06/04 00:02:57    844s] (I)      Grid                :   268   268     6
[06/04 00:02:57    844s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/04 00:02:57    844s] (I)      Vertical capacity   :     0  5040     0  5040     0  5040
[06/04 00:02:57    844s] (I)      Horizontal capacity :     0     0  5040     0  5040     0
[06/04 00:02:57    844s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/04 00:02:57    844s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/04 00:02:57    844s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/04 00:02:57    844s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/04 00:02:57    844s] (I)      First track coord   :   400   310   400   310   400  2170
[06/04 00:02:57    844s] (I)      Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[06/04 00:02:57    844s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/04 00:02:57    844s] (I)      Num of masks        :     1     1     1     1     1     1
[06/04 00:02:57    844s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/04 00:02:57    844s] (I)      --------------------------------------------------------
[06/04 00:02:57    844s] 
[06/04 00:02:57    844s] [NR-eGR] ============ Routing rule table ============
[06/04 00:02:57    844s] [NR-eGR] Rule id: 0  Nets: 74
[06/04 00:02:57    844s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[06/04 00:02:57    844s] (I)                    Layer     2     3     4     5     6 
[06/04 00:02:57    844s] (I)                    Pitch  1240  1120  1240  1120  4400 
[06/04 00:02:57    844s] (I)             #Used tracks     2     2     2     2     2 
[06/04 00:02:57    844s] (I)       #Fully used tracks     1     1     1     1     1 
[06/04 00:02:57    844s] [NR-eGR] Rule id: 1  Nets: 0
[06/04 00:02:57    844s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/04 00:02:57    844s] (I)                    Layer    2    3    4    5     6 
[06/04 00:02:57    844s] (I)                    Pitch  620  560  620  560  2480 
[06/04 00:02:57    844s] (I)             #Used tracks    1    1    1    1     1 
[06/04 00:02:57    844s] (I)       #Fully used tracks    1    1    1    1     1 
[06/04 00:02:57    844s] [NR-eGR] ========================================
[06/04 00:02:57    844s] [NR-eGR] 
[06/04 00:02:57    844s] (I)      =============== Blocked Tracks ===============
[06/04 00:02:57    844s] (I)      +-------+---------+----------+---------------+
[06/04 00:02:57    844s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/04 00:02:57    844s] (I)      +-------+---------+----------+---------------+
[06/04 00:02:57    844s] (I)      |     1 |       0 |        0 |         0.00% |
[06/04 00:02:57    844s] (I)      |     2 |  583436 |   260858 |        44.71% |
[06/04 00:02:57    844s] (I)      |     3 |  646148 |   254420 |        39.37% |
[06/04 00:02:57    844s] (I)      |     4 |  583436 |   272597 |        46.72% |
[06/04 00:02:57    844s] (I)      |     5 |  646148 |   294783 |        45.62% |
[06/04 00:02:57    844s] (I)      |     6 |  145792 |    55087 |        37.78% |
[06/04 00:02:57    844s] (I)      +-------+---------+----------+---------------+
[06/04 00:02:57    844s] (I)      Finished Import and model ( CPU: 0.18 sec, Real: 0.17 sec, Curr Mem: 4041.57 MB )
[06/04 00:02:57    844s] (I)      Reset routing kernel
[06/04 00:02:57    844s] (I)      Started Global Routing ( Curr Mem: 4041.57 MB )
[06/04 00:02:57    844s] (I)      totalPins=3050  totalGlobalPin=3043 (99.77%)
[06/04 00:02:57    844s] (I)      total 2D Cap : 708381 = (395027 H, 313354 V)
[06/04 00:02:57    844s] [NR-eGR] Layer group 1: route 74 net(s) in layer range [3, 4]
[06/04 00:02:57    844s] (I)      
[06/04 00:02:57    844s] (I)      ============  Phase 1a Route ============
[06/04 00:02:57    844s] (I)      Usage: 6639 = (3150 H, 3489 V) = (0.80% H, 1.11% V) = (1.588e+04um H, 1.758e+04um V)
[06/04 00:02:57    844s] (I)      
[06/04 00:02:57    844s] (I)      ============  Phase 1b Route ============
[06/04 00:02:57    844s] (I)      Usage: 6639 = (3150 H, 3489 V) = (0.80% H, 1.11% V) = (1.588e+04um H, 1.758e+04um V)
[06/04 00:02:57    844s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.346056e+04um
[06/04 00:02:57    844s] (I)      
[06/04 00:02:57    844s] (I)      ============  Phase 1c Route ============
[06/04 00:02:57    844s] (I)      Usage: 6639 = (3150 H, 3489 V) = (0.80% H, 1.11% V) = (1.588e+04um H, 1.758e+04um V)
[06/04 00:02:57    844s] (I)      
[06/04 00:02:57    844s] (I)      ============  Phase 1d Route ============
[06/04 00:02:57    844s] (I)      Usage: 6639 = (3150 H, 3489 V) = (0.80% H, 1.11% V) = (1.588e+04um H, 1.758e+04um V)
[06/04 00:02:57    844s] (I)      
[06/04 00:02:57    844s] (I)      ============  Phase 1e Route ============
[06/04 00:02:57    844s] (I)      Usage: 6639 = (3150 H, 3489 V) = (0.80% H, 1.11% V) = (1.588e+04um H, 1.758e+04um V)
[06/04 00:02:57    844s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.346056e+04um
[06/04 00:02:57    844s] (I)      
[06/04 00:02:57    844s] (I)      ============  Phase 1f Route ============
[06/04 00:02:57    844s] (I)      Usage: 6639 = (3150 H, 3489 V) = (0.80% H, 1.11% V) = (1.588e+04um H, 1.758e+04um V)
[06/04 00:02:57    844s] (I)      
[06/04 00:02:57    844s] (I)      ============  Phase 1g Route ============
[06/04 00:02:57    844s] (I)      Usage: 6575 = (3137 H, 3438 V) = (0.79% H, 1.10% V) = (1.581e+04um H, 1.733e+04um V)
[06/04 00:02:57    844s] (I)      #Nets         : 74
[06/04 00:02:57    844s] (I)      #Relaxed nets : 10
[06/04 00:02:57    844s] (I)      Wire length   : 5416
[06/04 00:02:57    844s] [NR-eGR] Create a new net group with 10 nets and layer range [3, 6]
[06/04 00:02:57    844s] (I)      
[06/04 00:02:57    844s] (I)      ============  Phase 1h Route ============
[06/04 00:02:57    844s] (I)      Usage: 6467 = (3094 H, 3373 V) = (0.78% H, 1.08% V) = (1.559e+04um H, 1.700e+04um V)
[06/04 00:02:57    845s] (I)      total 2D Cap : 1154727 = (750095 H, 404632 V)
[06/04 00:02:57    845s] [NR-eGR] Layer group 2: route 10 net(s) in layer range [3, 6]
[06/04 00:02:57    845s] (I)      
[06/04 00:02:57    845s] (I)      ============  Phase 1a Route ============
[06/04 00:02:57    845s] (I)      Usage: 7686 = (3643 H, 4043 V) = (0.49% H, 1.00% V) = (1.836e+04um H, 2.038e+04um V)
[06/04 00:02:57    845s] (I)      
[06/04 00:02:57    845s] (I)      ============  Phase 1b Route ============
[06/04 00:02:57    845s] (I)      Usage: 7686 = (3643 H, 4043 V) = (0.49% H, 1.00% V) = (1.836e+04um H, 2.038e+04um V)
[06/04 00:02:57    845s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.873744e+04um
[06/04 00:02:57    845s] (I)      
[06/04 00:02:57    845s] (I)      ============  Phase 1c Route ============
[06/04 00:02:57    845s] (I)      Usage: 7686 = (3643 H, 4043 V) = (0.49% H, 1.00% V) = (1.836e+04um H, 2.038e+04um V)
[06/04 00:02:57    845s] (I)      
[06/04 00:02:57    845s] (I)      ============  Phase 1d Route ============
[06/04 00:02:57    845s] (I)      Usage: 7686 = (3643 H, 4043 V) = (0.49% H, 1.00% V) = (1.836e+04um H, 2.038e+04um V)
[06/04 00:02:57    845s] (I)      
[06/04 00:02:57    845s] (I)      ============  Phase 1e Route ============
[06/04 00:02:57    845s] (I)      Usage: 7686 = (3643 H, 4043 V) = (0.49% H, 1.00% V) = (1.836e+04um H, 2.038e+04um V)
[06/04 00:02:57    845s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.873744e+04um
[06/04 00:02:57    845s] (I)      
[06/04 00:02:57    845s] (I)      ============  Phase 1f Route ============
[06/04 00:02:57    845s] (I)      Usage: 7686 = (3643 H, 4043 V) = (0.49% H, 1.00% V) = (1.836e+04um H, 2.038e+04um V)
[06/04 00:02:57    845s] (I)      
[06/04 00:02:57    845s] (I)      ============  Phase 1g Route ============
[06/04 00:02:57    845s] (I)      Usage: 7624 = (3620 H, 4004 V) = (0.48% H, 0.99% V) = (1.824e+04um H, 2.018e+04um V)
[06/04 00:02:57    845s] (I)      #Nets         : 10
[06/04 00:02:57    845s] (I)      #Relaxed nets : 9
[06/04 00:02:57    845s] (I)      Wire length   : 119
[06/04 00:02:57    845s] [NR-eGR] Create a new net group with 9 nets and layer range [2, 6]
[06/04 00:02:57    845s] (I)      
[06/04 00:02:57    845s] (I)      ============  Phase 1h Route ============
[06/04 00:02:57    845s] (I)      Usage: 7623 = (3618 H, 4005 V) = (0.48% H, 0.99% V) = (1.823e+04um H, 2.019e+04um V)
[06/04 00:02:57    845s] (I)      total 2D Cap : 1505010 = (750095 H, 754915 V)
[06/04 00:02:57    845s] [NR-eGR] Layer group 3: route 9 net(s) in layer range [2, 6]
[06/04 00:02:57    845s] (I)      
[06/04 00:02:57    845s] (I)      ============  Phase 1a Route ============
[06/04 00:02:57    845s] (I)      Usage: 9797 = (4589 H, 5208 V) = (0.61% H, 0.69% V) = (2.313e+04um H, 2.625e+04um V)
[06/04 00:02:57    845s] (I)      
[06/04 00:02:57    845s] (I)      ============  Phase 1b Route ============
[06/04 00:02:57    845s] (I)      Usage: 9797 = (4589 H, 5208 V) = (0.61% H, 0.69% V) = (2.313e+04um H, 2.625e+04um V)
[06/04 00:02:57    845s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.937688e+04um
[06/04 00:02:57    845s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/04 00:02:57    845s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/04 00:02:57    845s] (I)      
[06/04 00:02:57    845s] (I)      ============  Phase 1c Route ============
[06/04 00:02:57    845s] (I)      Usage: 9797 = (4589 H, 5208 V) = (0.61% H, 0.69% V) = (2.313e+04um H, 2.625e+04um V)
[06/04 00:02:57    845s] (I)      
[06/04 00:02:57    845s] (I)      ============  Phase 1d Route ============
[06/04 00:02:57    845s] (I)      Usage: 9797 = (4589 H, 5208 V) = (0.61% H, 0.69% V) = (2.313e+04um H, 2.625e+04um V)
[06/04 00:02:57    845s] (I)      
[06/04 00:02:57    845s] (I)      ============  Phase 1e Route ============
[06/04 00:02:57    845s] (I)      Usage: 9797 = (4589 H, 5208 V) = (0.61% H, 0.69% V) = (2.313e+04um H, 2.625e+04um V)
[06/04 00:02:57    845s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.937688e+04um
[06/04 00:02:57    845s] (I)      
[06/04 00:02:57    845s] (I)      ============  Phase 1f Route ============
[06/04 00:02:57    845s] (I)      Usage: 9797 = (4589 H, 5208 V) = (0.61% H, 0.69% V) = (2.313e+04um H, 2.625e+04um V)
[06/04 00:02:57    845s] (I)      
[06/04 00:02:57    845s] (I)      ============  Phase 1g Route ============
[06/04 00:02:57    845s] (I)      Usage: 9794 = (4586 H, 5208 V) = (0.61% H, 0.69% V) = (2.311e+04um H, 2.625e+04um V)
[06/04 00:02:57    845s] (I)      
[06/04 00:02:57    845s] (I)      ============  Phase 1h Route ============
[06/04 00:02:57    845s] (I)      Usage: 9793 = (4579 H, 5214 V) = (0.61% H, 0.69% V) = (2.308e+04um H, 2.628e+04um V)
[06/04 00:02:57    845s] (I)      
[06/04 00:02:57    845s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 00:02:57    845s] [NR-eGR]                        OverCon            
[06/04 00:02:57    845s] [NR-eGR]                         #Gcell     %Gcell
[06/04 00:02:57    845s] [NR-eGR]        Layer             (1-0)    OverCon
[06/04 00:02:57    845s] [NR-eGR] ----------------------------------------------
[06/04 00:02:57    845s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/04 00:02:57    845s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/04 00:02:57    845s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[06/04 00:02:57    845s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[06/04 00:02:57    845s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[06/04 00:02:57    845s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[06/04 00:02:57    845s] [NR-eGR] ----------------------------------------------
[06/04 00:02:57    845s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[06/04 00:02:57    845s] [NR-eGR] 
[06/04 00:02:57    845s] (I)      Finished Global Routing ( CPU: 0.32 sec, Real: 0.17 sec, Curr Mem: 4049.57 MB )
[06/04 00:02:57    845s] (I)      total 2D Cap : 1509090 = (751813 H, 757277 V)
[06/04 00:02:57    845s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/04 00:02:57    845s] (I)      ============= Track Assignment ============
[06/04 00:02:57    845s] (I)      Started Track Assignment (8T) ( Curr Mem: 4049.57 MB )
[06/04 00:02:57    845s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[06/04 00:02:57    845s] (I)      Run Multi-thread track assignment
[06/04 00:02:57    845s] (I)      Finished Track Assignment (8T) ( CPU: 0.10 sec, Real: 0.02 sec, Curr Mem: 4049.57 MB )
[06/04 00:02:57    845s] (I)      Started Export ( Curr Mem: 4049.57 MB )
[06/04 00:02:57    845s] [NR-eGR]                 Length (um)    Vias 
[06/04 00:02:57    845s] [NR-eGR] ------------------------------------
[06/04 00:02:57    845s] [NR-eGR]  metal1  (1H)             0   44547 
[06/04 00:02:57    845s] [NR-eGR]  metal2  (2V)        175390   57934 
[06/04 00:02:57    845s] [NR-eGR]  metal3  (3H)        187638    3036 
[06/04 00:02:57    845s] [NR-eGR]  metal4  (4V)         46429      79 
[06/04 00:02:57    845s] [NR-eGR]  metal5  (5H)          6860       2 
[06/04 00:02:57    845s] [NR-eGR]  metal6  (6V)            26       0 
[06/04 00:02:57    845s] [NR-eGR] ------------------------------------
[06/04 00:02:57    845s] [NR-eGR]          Total       416343  105598 
[06/04 00:02:57    845s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:02:57    845s] [NR-eGR] Total half perimeter of net bounding box: 367364um
[06/04 00:02:57    845s] [NR-eGR] Total length: 416343um, number of vias: 105598
[06/04 00:02:57    845s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:02:57    845s] [NR-eGR] Total eGR-routed clock nets wire length: 34728um, number of vias: 7856
[06/04 00:02:57    845s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:02:57    845s] [NR-eGR] Report for selected net(s) only.
[06/04 00:02:57    845s] [NR-eGR]                 Length (um)  Vias 
[06/04 00:02:57    845s] [NR-eGR] ----------------------------------
[06/04 00:02:57    845s] [NR-eGR]  metal1  (1H)             0  3049 
[06/04 00:02:57    845s] [NR-eGR]  metal2  (2V)          8495  3556 
[06/04 00:02:57    845s] [NR-eGR]  metal3  (3H)         16906  1243 
[06/04 00:02:57    845s] [NR-eGR]  metal4  (4V)          9225     8 
[06/04 00:02:57    845s] [NR-eGR]  metal5  (5H)           102     0 
[06/04 00:02:57    845s] [NR-eGR]  metal6  (6V)             0     0 
[06/04 00:02:57    845s] [NR-eGR] ----------------------------------
[06/04 00:02:57    845s] [NR-eGR]          Total        34728  7856 
[06/04 00:02:57    845s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:02:57    845s] [NR-eGR] Total half perimeter of net bounding box: 15241um
[06/04 00:02:57    845s] [NR-eGR] Total length: 34728um, number of vias: 7856
[06/04 00:02:57    845s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:02:57    845s] [NR-eGR] Total routed clock nets wire length: 34728um, number of vias: 7856
[06/04 00:02:57    845s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:02:57    845s] (I)      Finished Export ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 4041.57 MB )
[06/04 00:02:57    845s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.72 sec, Real: 0.45 sec, Curr Mem: 4033.57 MB )
[06/04 00:02:57    845s] (I)      ====================================== Runtime Summary ======================================
[06/04 00:02:57    845s] (I)       Step                                          %       Start      Finish      Real       CPU 
[06/04 00:02:57    845s] (I)      ---------------------------------------------------------------------------------------------
[06/04 00:02:57    845s] (I)       Early Global Route kernel               100.00%  294.59 sec  295.03 sec  0.45 sec  0.72 sec 
[06/04 00:02:57    845s] (I)       +-Import and model                       38.67%  294.59 sec  294.76 sec  0.17 sec  0.18 sec 
[06/04 00:02:57    845s] (I)       | +-Create place DB                      13.21%  294.59 sec  294.65 sec  0.06 sec  0.06 sec 
[06/04 00:02:57    845s] (I)       | | +-Import place data                  13.15%  294.59 sec  294.65 sec  0.06 sec  0.06 sec 
[06/04 00:02:57    845s] (I)       | | | +-Read instances and placement      4.19%  294.59 sec  294.61 sec  0.02 sec  0.02 sec 
[06/04 00:02:57    845s] (I)       | | | +-Read nets                         8.83%  294.61 sec  294.65 sec  0.04 sec  0.04 sec 
[06/04 00:02:57    845s] (I)       | +-Create route DB                      21.91%  294.65 sec  294.75 sec  0.10 sec  0.10 sec 
[06/04 00:02:57    845s] (I)       | | +-Import route data (8T)             21.24%  294.65 sec  294.75 sec  0.09 sec  0.10 sec 
[06/04 00:02:57    845s] (I)       | | | +-Read blockages ( Layer 2-6 )      3.64%  294.66 sec  294.67 sec  0.02 sec  0.01 sec 
[06/04 00:02:57    845s] (I)       | | | | +-Read routing blockages          0.00%  294.66 sec  294.66 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | | | +-Read instance blockages         1.05%  294.66 sec  294.66 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | | | +-Read PG blockages               2.12%  294.66 sec  294.67 sec  0.01 sec  0.01 sec 
[06/04 00:02:57    845s] (I)       | | | | +-Read clock blockages            0.01%  294.67 sec  294.67 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | | | +-Read other blockages            0.01%  294.67 sec  294.67 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | | | +-Read halo blockages             0.04%  294.67 sec  294.67 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | | | +-Read boundary cut boxes         0.00%  294.67 sec  294.67 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | | +-Read blackboxes                   0.01%  294.67 sec  294.67 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | | +-Read prerouted                    1.01%  294.67 sec  294.68 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | | +-Read unlegalized nets             0.57%  294.68 sec  294.68 sec  0.00 sec  0.01 sec 
[06/04 00:02:57    845s] (I)       | | | +-Read nets                         0.10%  294.68 sec  294.68 sec  0.00 sec  0.01 sec 
[06/04 00:02:57    845s] (I)       | | | +-Set up via pillars                0.00%  294.68 sec  294.68 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | | +-Initialize 3D grid graph          0.98%  294.68 sec  294.69 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | | +-Model blockage capacity          12.36%  294.69 sec  294.74 sec  0.06 sec  0.05 sec 
[06/04 00:02:57    845s] (I)       | | | | +-Initialize 3D capacity         11.47%  294.69 sec  294.74 sec  0.05 sec  0.05 sec 
[06/04 00:02:57    845s] (I)       | | | +-Move terms for access (8T)        0.85%  294.74 sec  294.75 sec  0.00 sec  0.01 sec 
[06/04 00:02:57    845s] (I)       | +-Read aux data                         0.00%  294.75 sec  294.75 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | +-Others data preparation               0.10%  294.75 sec  294.75 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | +-Create route kernel                   2.58%  294.75 sec  294.76 sec  0.01 sec  0.01 sec 
[06/04 00:02:57    845s] (I)       +-Global Routing                         38.18%  294.76 sec  294.93 sec  0.17 sec  0.32 sec 
[06/04 00:02:57    845s] (I)       | +-Initialization                        0.22%  294.76 sec  294.76 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | +-Net group 1                          19.28%  294.77 sec  294.85 sec  0.09 sec  0.23 sec 
[06/04 00:02:57    845s] (I)       | | +-Generate topology (8T)              1.41%  294.77 sec  294.77 sec  0.01 sec  0.03 sec 
[06/04 00:02:57    845s] (I)       | | +-Phase 1a                            1.39%  294.78 sec  294.79 sec  0.01 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | | +-Pattern routing (8T)              0.97%  294.78 sec  294.79 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | +-Phase 1b                            0.37%  294.79 sec  294.79 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | +-Phase 1c                            0.01%  294.79 sec  294.79 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | +-Phase 1d                            0.01%  294.79 sec  294.79 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | +-Phase 1e                            0.83%  294.79 sec  294.79 sec  0.00 sec  0.01 sec 
[06/04 00:02:57    845s] (I)       | | | +-Route legalization                0.68%  294.79 sec  294.79 sec  0.00 sec  0.01 sec 
[06/04 00:02:57    845s] (I)       | | | | +-Legalize Blockage Violations    0.13%  294.79 sec  294.79 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | +-Phase 1f                            0.01%  294.79 sec  294.79 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | +-Phase 1g                            2.95%  294.79 sec  294.81 sec  0.01 sec  0.02 sec 
[06/04 00:02:57    845s] (I)       | | | +-Post Routing                      2.88%  294.80 sec  294.81 sec  0.01 sec  0.02 sec 
[06/04 00:02:57    845s] (I)       | | +-Phase 1h                            1.76%  294.81 sec  294.82 sec  0.01 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | | +-Post Routing                      1.69%  294.81 sec  294.82 sec  0.01 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | +-Layer assignment (8T)               7.34%  294.82 sec  294.85 sec  0.03 sec  0.16 sec 
[06/04 00:02:57    845s] (I)       | +-Net group 2                           7.27%  294.85 sec  294.88 sec  0.03 sec  0.04 sec 
[06/04 00:02:57    845s] (I)       | | +-Generate topology (8T)              0.67%  294.85 sec  294.85 sec  0.00 sec  0.01 sec 
[06/04 00:02:57    845s] (I)       | | +-Phase 1a                            0.93%  294.87 sec  294.87 sec  0.00 sec  0.01 sec 
[06/04 00:02:57    845s] (I)       | | | +-Pattern routing (8T)              0.78%  294.87 sec  294.87 sec  0.00 sec  0.01 sec 
[06/04 00:02:57    845s] (I)       | | +-Phase 1b                            0.14%  294.87 sec  294.87 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | +-Phase 1c                            0.01%  294.87 sec  294.87 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | +-Phase 1d                            0.01%  294.87 sec  294.87 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | +-Phase 1e                            0.21%  294.87 sec  294.87 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | | +-Route legalization                0.06%  294.87 sec  294.87 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | | | +-Legalize Blockage Violations    0.01%  294.87 sec  294.87 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | +-Phase 1f                            0.01%  294.87 sec  294.87 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | +-Phase 1g                            0.74%  294.87 sec  294.88 sec  0.00 sec  0.01 sec 
[06/04 00:02:57    845s] (I)       | | | +-Post Routing                      0.68%  294.87 sec  294.88 sec  0.00 sec  0.01 sec 
[06/04 00:02:57    845s] (I)       | | +-Phase 1h                            0.22%  294.88 sec  294.88 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | | +-Post Routing                      0.16%  294.88 sec  294.88 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | +-Layer assignment (8T)               0.95%  294.88 sec  294.88 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | +-Net group 3                           9.21%  294.88 sec  294.92 sec  0.04 sec  0.04 sec 
[06/04 00:02:57    845s] (I)       | | +-Generate topology (8T)              0.44%  294.88 sec  294.89 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | +-Phase 1a                            1.16%  294.90 sec  294.91 sec  0.01 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | | +-Pattern routing (8T)              0.78%  294.90 sec  294.91 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | | +-Add via demand to 2D              0.25%  294.91 sec  294.91 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | +-Phase 1b                            0.14%  294.91 sec  294.91 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | +-Phase 1c                            0.01%  294.91 sec  294.91 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | +-Phase 1d                            0.01%  294.91 sec  294.91 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | +-Phase 1e                            0.19%  294.91 sec  294.91 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | | +-Route legalization                0.05%  294.91 sec  294.91 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | | | +-Legalize Blockage Violations    0.00%  294.91 sec  294.91 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | +-Phase 1f                            0.01%  294.91 sec  294.91 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | +-Phase 1g                            0.20%  294.91 sec  294.91 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | | +-Post Routing                      0.14%  294.91 sec  294.91 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | +-Phase 1h                            0.21%  294.91 sec  294.91 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | | +-Post Routing                      0.15%  294.91 sec  294.91 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | +-Layer assignment (8T)               1.08%  294.92 sec  294.92 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       +-Export 3D cong map                      3.85%  294.93 sec  294.95 sec  0.02 sec  0.02 sec 
[06/04 00:02:57    845s] (I)       | +-Export 2D cong map                    0.50%  294.95 sec  294.95 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       +-Extract Global 3D Wires                 0.04%  294.95 sec  294.95 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       +-Track Assignment (8T)                   5.12%  294.95 sec  294.97 sec  0.02 sec  0.10 sec 
[06/04 00:02:57    845s] (I)       | +-Initialization                        0.02%  294.95 sec  294.95 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | +-Track Assignment Kernel               4.92%  294.95 sec  294.97 sec  0.02 sec  0.09 sec 
[06/04 00:02:57    845s] (I)       | +-Free Memory                           0.00%  294.97 sec  294.97 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       +-Export                                 11.11%  294.98 sec  295.02 sec  0.05 sec  0.08 sec 
[06/04 00:02:57    845s] (I)       | +-Export DB wires                       1.79%  294.98 sec  294.98 sec  0.01 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | +-Export all nets (8T)                1.14%  294.98 sec  294.98 sec  0.01 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | | +-Set wire vias (8T)                  0.49%  294.98 sec  294.98 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       | +-Report wirelength                     6.93%  294.98 sec  295.01 sec  0.03 sec  0.04 sec 
[06/04 00:02:57    845s] (I)       | +-Update net boxes                      2.12%  295.01 sec  295.02 sec  0.01 sec  0.03 sec 
[06/04 00:02:57    845s] (I)       | +-Update timing                         0.00%  295.02 sec  295.02 sec  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)       +-Postprocess design                      0.90%  295.03 sec  295.03 sec  0.00 sec  0.01 sec 
[06/04 00:02:57    845s] (I)      ==================== Summary by functions =====================
[06/04 00:02:57    845s] (I)       Lv  Step                                %      Real       CPU 
[06/04 00:02:57    845s] (I)      ---------------------------------------------------------------
[06/04 00:02:57    845s] (I)        0  Early Global Route kernel     100.00%  0.45 sec  0.72 sec 
[06/04 00:02:57    845s] (I)        1  Import and model               38.67%  0.17 sec  0.18 sec 
[06/04 00:02:57    845s] (I)        1  Global Routing                 38.18%  0.17 sec  0.32 sec 
[06/04 00:02:57    845s] (I)        1  Export                         11.11%  0.05 sec  0.08 sec 
[06/04 00:02:57    845s] (I)        1  Track Assignment (8T)           5.12%  0.02 sec  0.10 sec 
[06/04 00:02:57    845s] (I)        1  Export 3D cong map              3.85%  0.02 sec  0.02 sec 
[06/04 00:02:57    845s] (I)        1  Postprocess design              0.90%  0.00 sec  0.01 sec 
[06/04 00:02:57    845s] (I)        1  Extract Global 3D Wires         0.04%  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)        2  Create route DB                21.91%  0.10 sec  0.10 sec 
[06/04 00:02:57    845s] (I)        2  Net group 1                    19.28%  0.09 sec  0.23 sec 
[06/04 00:02:57    845s] (I)        2  Create place DB                13.21%  0.06 sec  0.06 sec 
[06/04 00:02:57    845s] (I)        2  Net group 3                     9.21%  0.04 sec  0.04 sec 
[06/04 00:02:57    845s] (I)        2  Net group 2                     7.27%  0.03 sec  0.04 sec 
[06/04 00:02:57    845s] (I)        2  Report wirelength               6.93%  0.03 sec  0.04 sec 
[06/04 00:02:57    845s] (I)        2  Track Assignment Kernel         4.92%  0.02 sec  0.09 sec 
[06/04 00:02:57    845s] (I)        2  Create route kernel             2.58%  0.01 sec  0.01 sec 
[06/04 00:02:57    845s] (I)        2  Update net boxes                2.12%  0.01 sec  0.03 sec 
[06/04 00:02:57    845s] (I)        2  Export DB wires                 1.79%  0.01 sec  0.00 sec 
[06/04 00:02:57    845s] (I)        2  Export 2D cong map              0.50%  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)        2  Initialization                  0.23%  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)        2  Others data preparation         0.10%  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)        3  Import route data (8T)         21.24%  0.09 sec  0.10 sec 
[06/04 00:02:57    845s] (I)        3  Import place data              13.15%  0.06 sec  0.06 sec 
[06/04 00:02:57    845s] (I)        3  Layer assignment (8T)           9.38%  0.04 sec  0.16 sec 
[06/04 00:02:57    845s] (I)        3  Phase 1g                        3.89%  0.02 sec  0.03 sec 
[06/04 00:02:57    845s] (I)        3  Phase 1a                        3.48%  0.02 sec  0.01 sec 
[06/04 00:02:57    845s] (I)        3  Generate topology (8T)          2.52%  0.01 sec  0.04 sec 
[06/04 00:02:57    845s] (I)        3  Phase 1h                        2.19%  0.01 sec  0.00 sec 
[06/04 00:02:57    845s] (I)        3  Phase 1e                        1.24%  0.01 sec  0.01 sec 
[06/04 00:02:57    845s] (I)        3  Export all nets (8T)            1.14%  0.01 sec  0.00 sec 
[06/04 00:02:57    845s] (I)        3  Phase 1b                        0.64%  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)        3  Set wire vias (8T)              0.49%  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)        3  Phase 1c                        0.03%  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)        3  Phase 1f                        0.03%  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)        3  Phase 1d                        0.03%  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)        4  Model blockage capacity        12.36%  0.06 sec  0.05 sec 
[06/04 00:02:57    845s] (I)        4  Read nets                       8.93%  0.04 sec  0.05 sec 
[06/04 00:02:57    845s] (I)        4  Post Routing                    5.69%  0.03 sec  0.03 sec 
[06/04 00:02:57    845s] (I)        4  Read instances and placement    4.19%  0.02 sec  0.02 sec 
[06/04 00:02:57    845s] (I)        4  Read blockages ( Layer 2-6 )    3.64%  0.02 sec  0.01 sec 
[06/04 00:02:57    845s] (I)        4  Pattern routing (8T)            2.54%  0.01 sec  0.01 sec 
[06/04 00:02:57    845s] (I)        4  Read prerouted                  1.01%  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)        4  Initialize 3D grid graph        0.98%  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)        4  Move terms for access (8T)      0.85%  0.00 sec  0.01 sec 
[06/04 00:02:57    845s] (I)        4  Route legalization              0.80%  0.00 sec  0.01 sec 
[06/04 00:02:57    845s] (I)        4  Read unlegalized nets           0.57%  0.00 sec  0.01 sec 
[06/04 00:02:57    845s] (I)        4  Add via demand to 2D            0.25%  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)        4  Read blackboxes                 0.01%  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)        5  Initialize 3D capacity         11.47%  0.05 sec  0.05 sec 
[06/04 00:02:57    845s] (I)        5  Read PG blockages               2.12%  0.01 sec  0.01 sec 
[06/04 00:02:57    845s] (I)        5  Read instance blockages         1.05%  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)        5  Legalize Blockage Violations    0.15%  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)        5  Read halo blockages             0.04%  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)        5  Read other blockages            0.01%  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)        5  Read clock blockages            0.01%  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[06/04 00:02:57    845s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[06/04 00:02:57    845s]       Early Global Route - eGR only step done. (took cpu=0:00:00.8 real=0:00:00.6)
[06/04 00:02:57    845s]     Routing using eGR only done.
[06/04 00:02:57    845s] Net route status summary:
[06/04 00:02:57    845s]   Clock:        75 (unrouted=1, trialRouted=0, noStatus=0, routed=74, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 00:02:57    845s]   Non-clock: 14151 (unrouted=208, trialRouted=13943, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=182, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 00:02:57    845s] 
[06/04 00:02:57    845s] CCOPT: Done with clock implementation routing.
[06/04 00:02:57    845s] 
[06/04 00:02:57    845s]   Clock implementation routing done.
[06/04 00:02:57    845s]   Fixed 74 wires.
[06/04 00:02:57    845s]   CCOpt: Starting congestion repair using flow wrapper...
[06/04 00:02:57    845s]     Congestion Repair...
[06/04 00:02:57    845s] *** IncrReplace #2 [begin] : totSession cpu/real = 0:14:05.5/0:12:28.7 (1.1), mem = 4033.6M
[06/04 00:02:57    845s] Info: Disable timing driven in postCTS congRepair.
[06/04 00:02:57    845s] 
[06/04 00:02:57    845s] Starting congRepair ...
[06/04 00:02:57    845s] User Input Parameters:
[06/04 00:02:57    845s] - Congestion Driven    : On
[06/04 00:02:57    845s] - Timing Driven        : Off
[06/04 00:02:57    845s] - Area-Violation Based : On
[06/04 00:02:57    845s] - Start Rollback Level : -5
[06/04 00:02:57    845s] - Legalized            : On
[06/04 00:02:57    845s] - Window Based         : Off
[06/04 00:02:57    845s] - eDen incr mode       : Off
[06/04 00:02:57    845s] - Small incr mode      : Off
[06/04 00:02:57    845s] 
[06/04 00:02:57    845s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4033.6M, EPOCH TIME: 1717430577.848256
[06/04 00:02:57    845s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.013, MEM:4033.6M, EPOCH TIME: 1717430577.860816
[06/04 00:02:57    845s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4033.6M, EPOCH TIME: 1717430577.860952
[06/04 00:02:57    845s] Starting Early Global Route congestion estimation: mem = 4033.6M
[06/04 00:02:57    845s] (I)      ==================== Layers =====================
[06/04 00:02:57    845s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:02:57    845s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/04 00:02:57    845s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:02:57    845s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/04 00:02:57    845s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/04 00:02:57    845s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/04 00:02:57    845s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/04 00:02:57    845s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/04 00:02:57    845s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/04 00:02:57    845s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/04 00:02:57    845s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/04 00:02:57    845s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/04 00:02:57    845s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/04 00:02:57    845s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/04 00:02:57    845s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:02:57    845s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/04 00:02:57    845s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:02:57    845s] (I)      Started Import and model ( Curr Mem: 4033.57 MB )
[06/04 00:02:57    845s] (I)      Default pattern map key = CHIP_default.
[06/04 00:02:57    845s] (I)      == Non-default Options ==
[06/04 00:02:57    845s] (I)      Maximum routing layer                              : 6
[06/04 00:02:57    845s] (I)      Number of threads                                  : 8
[06/04 00:02:57    845s] (I)      Use non-blocking free Dbs wires                    : false
[06/04 00:02:57    845s] (I)      Method to set GCell size                           : row
[06/04 00:02:57    845s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/04 00:02:57    845s] (I)      Use row-based GCell size
[06/04 00:02:57    845s] (I)      Use row-based GCell align
[06/04 00:02:57    845s] (I)      layer 0 area = 176400
[06/04 00:02:57    845s] (I)      layer 1 area = 194000
[06/04 00:02:57    845s] (I)      layer 2 area = 194000
[06/04 00:02:57    845s] (I)      layer 3 area = 194000
[06/04 00:02:57    845s] (I)      layer 4 area = 194000
[06/04 00:02:57    845s] (I)      layer 5 area = 9000000
[06/04 00:02:57    845s] (I)      GCell unit size   : 5040
[06/04 00:02:57    845s] (I)      GCell multiplier  : 1
[06/04 00:02:57    845s] (I)      GCell row height  : 5040
[06/04 00:02:57    845s] (I)      Actual row height : 5040
[06/04 00:02:57    845s] (I)      GCell align ref   : 220100 220200
[06/04 00:02:57    845s] [NR-eGR] Track table information for default rule: 
[06/04 00:02:57    845s] [NR-eGR] metal1 has single uniform track structure
[06/04 00:02:57    845s] [NR-eGR] metal2 has single uniform track structure
[06/04 00:02:57    845s] [NR-eGR] metal3 has single uniform track structure
[06/04 00:02:57    845s] [NR-eGR] metal4 has single uniform track structure
[06/04 00:02:57    845s] [NR-eGR] metal5 has single uniform track structure
[06/04 00:02:57    845s] [NR-eGR] metal6 has single uniform track structure
[06/04 00:02:57    845s] (I)      =================== Default via ====================
[06/04 00:02:57    845s] (I)      +---+------------------+---------------------------+
[06/04 00:02:57    845s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut           |
[06/04 00:02:57    845s] (I)      +---+------------------+---------------------------+
[06/04 00:02:57    845s] (I)      | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[06/04 00:02:57    845s] (I)      | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[06/04 00:02:57    845s] (I)      | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[06/04 00:02:57    845s] (I)      | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[06/04 00:02:57    845s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[06/04 00:02:57    845s] (I)      +---+------------------+---------------------------+
[06/04 00:02:57    845s] [NR-eGR] Read 32964 PG shapes
[06/04 00:02:57    845s] [NR-eGR] Read 0 clock shapes
[06/04 00:02:57    845s] [NR-eGR] Read 0 other shapes
[06/04 00:02:57    845s] [NR-eGR] #Routing Blockages  : 0
[06/04 00:02:57    845s] [NR-eGR] #Instance Blockages : 3163
[06/04 00:02:57    845s] [NR-eGR] #PG Blockages       : 32964
[06/04 00:02:57    845s] [NR-eGR] #Halo Blockages     : 0
[06/04 00:02:57    845s] [NR-eGR] #Boundary Blockages : 0
[06/04 00:02:57    845s] [NR-eGR] #Clock Blockages    : 0
[06/04 00:02:57    845s] [NR-eGR] #Other Blockages    : 0
[06/04 00:02:57    845s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/04 00:02:57    845s] [NR-eGR] Num Prerouted Nets = 74  Num Prerouted Wires = 7509
[06/04 00:02:57    845s] [NR-eGR] Read 14044 nets ( ignored 74 )
[06/04 00:02:57    845s] (I)      early_global_route_priority property id does not exist.
[06/04 00:02:57    845s] (I)      Read Num Blocks=36127  Num Prerouted Wires=7509  Num CS=0
[06/04 00:02:57    845s] (I)      Layer 1 (V) : #blockages 12465 : #preroutes 4449
[06/04 00:02:57    845s] (I)      Layer 2 (H) : #blockages 12465 : #preroutes 2678
[06/04 00:02:57    845s] (I)      Layer 3 (V) : #blockages 8269 : #preroutes 379
[06/04 00:02:57    845s] (I)      Layer 4 (H) : #blockages 2461 : #preroutes 3
[06/04 00:02:57    845s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/04 00:02:57    845s] (I)      Number of ignored nets                =     74
[06/04 00:02:57    845s] (I)      Number of connected nets              =      0
[06/04 00:02:57    845s] (I)      Number of fixed nets                  =     74.  Ignored: Yes
[06/04 00:02:57    845s] (I)      Number of clock nets                  =     75.  Ignored: No
[06/04 00:02:57    845s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/04 00:02:57    845s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/04 00:02:57    845s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/04 00:02:57    845s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/04 00:02:57    845s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/04 00:02:57    845s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/04 00:02:57    845s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 00:02:58    845s] (I)      Ndr track 0 does not exist
[06/04 00:02:58    845s] (I)      Ndr track 0 does not exist
[06/04 00:02:58    845s] (I)      ---------------------Grid Graph Info--------------------
[06/04 00:02:58    845s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/04 00:02:58    845s] (I)      Core area           : (220100, 220200) - (1129640, 1129960)
[06/04 00:02:58    845s] (I)      Site width          :   620  (dbu)
[06/04 00:02:58    845s] (I)      Row height          :  5040  (dbu)
[06/04 00:02:58    845s] (I)      GCell row height    :  5040  (dbu)
[06/04 00:02:58    845s] (I)      GCell width         :  5040  (dbu)
[06/04 00:02:58    845s] (I)      GCell height        :  5040  (dbu)
[06/04 00:02:58    845s] (I)      Grid                :   268   268     6
[06/04 00:02:58    845s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/04 00:02:58    845s] (I)      Vertical capacity   :     0  5040     0  5040     0  5040
[06/04 00:02:58    845s] (I)      Horizontal capacity :     0     0  5040     0  5040     0
[06/04 00:02:58    845s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/04 00:02:58    845s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/04 00:02:58    845s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/04 00:02:58    845s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/04 00:02:58    845s] (I)      First track coord   :   400   310   400   310   400  2170
[06/04 00:02:58    845s] (I)      Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[06/04 00:02:58    845s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/04 00:02:58    845s] (I)      Num of masks        :     1     1     1     1     1     1
[06/04 00:02:58    845s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/04 00:02:58    845s] (I)      --------------------------------------------------------
[06/04 00:02:58    845s] 
[06/04 00:02:58    845s] [NR-eGR] ============ Routing rule table ============
[06/04 00:02:58    845s] [NR-eGR] Rule id: 0  Nets: 0
[06/04 00:02:58    845s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[06/04 00:02:58    845s] (I)                    Layer     2     3     4     5     6 
[06/04 00:02:58    845s] (I)                    Pitch  1240  1120  1240  1120  4400 
[06/04 00:02:58    845s] (I)             #Used tracks     2     2     2     2     2 
[06/04 00:02:58    845s] (I)       #Fully used tracks     1     1     1     1     1 
[06/04 00:02:58    845s] [NR-eGR] Rule id: 1  Nets: 13943
[06/04 00:02:58    845s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/04 00:02:58    845s] (I)                    Layer    2    3    4    5     6 
[06/04 00:02:58    845s] (I)                    Pitch  620  560  620  560  2480 
[06/04 00:02:58    845s] (I)             #Used tracks    1    1    1    1     1 
[06/04 00:02:58    845s] (I)       #Fully used tracks    1    1    1    1     1 
[06/04 00:02:58    845s] [NR-eGR] ========================================
[06/04 00:02:58    845s] [NR-eGR] 
[06/04 00:02:58    845s] (I)      =============== Blocked Tracks ===============
[06/04 00:02:58    845s] (I)      +-------+---------+----------+---------------+
[06/04 00:02:58    845s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/04 00:02:58    845s] (I)      +-------+---------+----------+---------------+
[06/04 00:02:58    845s] (I)      |     1 |       0 |        0 |         0.00% |
[06/04 00:02:58    845s] (I)      |     2 |  583436 |   262257 |        44.95% |
[06/04 00:02:58    845s] (I)      |     3 |  646148 |   255775 |        39.58% |
[06/04 00:02:58    845s] (I)      |     4 |  583436 |   274012 |        46.97% |
[06/04 00:02:58    845s] (I)      |     5 |  646148 |   296409 |        45.87% |
[06/04 00:02:58    845s] (I)      |     6 |  145792 |    55402 |        38.00% |
[06/04 00:02:58    845s] (I)      +-------+---------+----------+---------------+
[06/04 00:02:58    845s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 4041.88 MB )
[06/04 00:02:58    845s] (I)      Reset routing kernel
[06/04 00:02:58    845s] (I)      Started Global Routing ( Curr Mem: 4041.88 MB )
[06/04 00:02:58    845s] (I)      totalPins=41498  totalGlobalPin=38890 (93.72%)
[06/04 00:02:58    845s] (I)      total 2D Cap : 1495484 = (746789 H, 748695 V)
[06/04 00:02:58    845s] [NR-eGR] Layer group 1: route 13943 net(s) in layer range [2, 6]
[06/04 00:02:58    845s] (I)      
[06/04 00:02:58    845s] (I)      ============  Phase 1a Route ============
[06/04 00:02:58    845s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 17
[06/04 00:02:58    845s] (I)      Usage: 72802 = (34541 H, 38261 V) = (4.63% H, 5.11% V) = (1.741e+05um H, 1.928e+05um V)
[06/04 00:02:58    845s] (I)      
[06/04 00:02:58    845s] (I)      ============  Phase 1b Route ============
[06/04 00:02:58    845s] (I)      Usage: 72802 = (34541 H, 38261 V) = (4.63% H, 5.11% V) = (1.741e+05um H, 1.928e+05um V)
[06/04 00:02:58    845s] (I)      Overflow of layer group 1: 0.04% H + 0.04% V. EstWL: 3.669221e+05um
[06/04 00:02:58    845s] (I)      Congestion metric : 0.04%H 0.04%V, 0.08%HV
[06/04 00:02:58    845s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/04 00:02:58    845s] (I)      
[06/04 00:02:58    845s] (I)      ============  Phase 1c Route ============
[06/04 00:02:58    845s] (I)      Level2 Grid: 54 x 54
[06/04 00:02:58    845s] (I)      Usage: 72802 = (34541 H, 38261 V) = (4.63% H, 5.11% V) = (1.741e+05um H, 1.928e+05um V)
[06/04 00:02:58    845s] (I)      
[06/04 00:02:58    845s] (I)      ============  Phase 1d Route ============
[06/04 00:02:58    845s] (I)      Usage: 72802 = (34541 H, 38261 V) = (4.63% H, 5.11% V) = (1.741e+05um H, 1.928e+05um V)
[06/04 00:02:58    845s] (I)      
[06/04 00:02:58    845s] (I)      ============  Phase 1e Route ============
[06/04 00:02:58    845s] (I)      Usage: 72802 = (34541 H, 38261 V) = (4.63% H, 5.11% V) = (1.741e+05um H, 1.928e+05um V)
[06/04 00:02:58    845s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.04% V. EstWL: 3.669221e+05um
[06/04 00:02:58    845s] (I)      
[06/04 00:02:58    845s] (I)      ============  Phase 1l Route ============
[06/04 00:02:58    846s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/04 00:02:58    846s] (I)      Layer  2:     348453     53058         5      214167      367514    (36.82%) 
[06/04 00:02:58    846s] (I)      Layer  3:     393045     43679         0      237114      406890    (36.82%) 
[06/04 00:02:58    846s] (I)      Layer  4:     310785     13855         0      260999      320682    (44.87%) 
[06/04 00:02:58    846s] (I)      Layer  5:     351804      2188         0      284139      359865    (44.12%) 
[06/04 00:02:58    846s] (I)      Layer  6:      90776        62         0       54123       91297    (37.22%) 
[06/04 00:02:58    846s] (I)      Total:       1494863    112842         5     1050541     1546247    (40.46%) 
[06/04 00:02:58    846s] (I)      
[06/04 00:02:58    846s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 00:02:58    846s] [NR-eGR]                        OverCon            
[06/04 00:02:58    846s] [NR-eGR]                         #Gcell     %Gcell
[06/04 00:02:58    846s] [NR-eGR]        Layer             (1-2)    OverCon
[06/04 00:02:58    846s] [NR-eGR] ----------------------------------------------
[06/04 00:02:58    846s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/04 00:02:58    846s] [NR-eGR]  metal2 ( 2)         5( 0.01%)   ( 0.01%) 
[06/04 00:02:58    846s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[06/04 00:02:58    846s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[06/04 00:02:58    846s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[06/04 00:02:58    846s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[06/04 00:02:58    846s] [NR-eGR] ----------------------------------------------
[06/04 00:02:58    846s] [NR-eGR]        Total         5( 0.00%)   ( 0.00%) 
[06/04 00:02:58    846s] [NR-eGR] 
[06/04 00:02:58    846s] (I)      Finished Global Routing ( CPU: 0.49 sec, Real: 0.20 sec, Curr Mem: 4044.88 MB )
[06/04 00:02:58    846s] (I)      total 2D Cap : 1501919 = (748184 H, 753735 V)
[06/04 00:02:58    846s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/04 00:02:58    846s] Early Global Route congestion estimation runtime: 0.37 seconds, mem = 4044.9M
[06/04 00:02:58    846s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.670, REAL:0.368, MEM:4044.9M, EPOCH TIME: 1717430578.228791
[06/04 00:02:58    846s] OPERPROF: Starting HotSpotCal at level 1, MEM:4044.9M, EPOCH TIME: 1717430578.228901
[06/04 00:02:58    846s] [hotspot] +------------+---------------+---------------+
[06/04 00:02:58    846s] [hotspot] |            |   max hotspot | total hotspot |
[06/04 00:02:58    846s] [hotspot] +------------+---------------+---------------+
[06/04 00:02:58    846s] [hotspot] | normalized |          0.00 |          0.00 |
[06/04 00:02:58    846s] [hotspot] +------------+---------------+---------------+
[06/04 00:02:58    846s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/04 00:02:58    846s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/04 00:02:58    846s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.010, MEM:4044.9M, EPOCH TIME: 1717430578.238541
[06/04 00:02:58    846s] Skipped repairing congestion.
[06/04 00:02:58    846s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4044.9M, EPOCH TIME: 1717430578.238763
[06/04 00:02:58    846s] Starting Early Global Route wiring: mem = 4044.9M
[06/04 00:02:58    846s] (I)      ============= Track Assignment ============
[06/04 00:02:58    846s] (I)      Started Track Assignment (8T) ( Curr Mem: 4044.88 MB )
[06/04 00:02:58    846s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[06/04 00:02:58    846s] (I)      Run Multi-thread track assignment
[06/04 00:02:58    846s] (I)      Finished Track Assignment (8T) ( CPU: 0.40 sec, Real: 0.07 sec, Curr Mem: 4044.88 MB )
[06/04 00:02:58    846s] (I)      Started Export ( Curr Mem: 4044.88 MB )
[06/04 00:02:58    846s] [NR-eGR]                 Length (um)    Vias 
[06/04 00:02:58    846s] [NR-eGR] ------------------------------------
[06/04 00:02:58    846s] [NR-eGR]  metal1  (1H)             0   44547 
[06/04 00:02:58    846s] [NR-eGR]  metal2  (2V)        170271   57784 
[06/04 00:02:58    846s] [NR-eGR]  metal3  (3H)        184108    3290 
[06/04 00:02:58    846s] [NR-eGR]  metal4  (4V)         51403     156 
[06/04 00:02:58    846s] [NR-eGR]  metal5  (5H)         10804       9 
[06/04 00:02:58    846s] [NR-eGR]  metal6  (6V)           315       0 
[06/04 00:02:58    846s] [NR-eGR] ------------------------------------
[06/04 00:02:58    846s] [NR-eGR]          Total       416901  105786 
[06/04 00:02:58    846s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:02:58    846s] [NR-eGR] Total half perimeter of net bounding box: 367364um
[06/04 00:02:58    846s] [NR-eGR] Total length: 416901um, number of vias: 105786
[06/04 00:02:58    846s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:02:58    846s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[06/04 00:02:58    846s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:02:58    846s] (I)      Finished Export ( CPU: 0.18 sec, Real: 0.07 sec, Curr Mem: 4044.88 MB )
[06/04 00:02:58    846s] Early Global Route wiring runtime: 0.17 seconds, mem = 4038.9M
[06/04 00:02:58    846s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.620, REAL:0.170, MEM:4038.9M, EPOCH TIME: 1717430578.408836
[06/04 00:02:58    846s] Tdgp not successfully inited but do clear! skip clearing
[06/04 00:02:58    846s] End of congRepair (cpu=0:00:01.3, real=0:00:01.0)
[06/04 00:02:58    846s] *** IncrReplace #2 [finish] : cpu/real = 0:00:01.3/0:00:00.6 (2.3), totSession cpu/real = 0:14:06.8/0:12:29.3 (1.1), mem = 4038.9M
[06/04 00:02:58    846s] 
[06/04 00:02:58    846s] =============================================================================================
[06/04 00:02:58    846s]  Step TAT Report for IncrReplace #2                                             21.13-s100_1
[06/04 00:02:58    846s] =============================================================================================
[06/04 00:02:58    846s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 00:02:58    846s] ---------------------------------------------------------------------------------------------
[06/04 00:02:58    846s] [ MISC                   ]          0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:01.3    2.3
[06/04 00:02:58    846s] ---------------------------------------------------------------------------------------------
[06/04 00:02:58    846s]  IncrReplace #2 TOTAL               0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:01.3    2.3
[06/04 00:02:58    846s] ---------------------------------------------------------------------------------------------
[06/04 00:02:58    846s] 
[06/04 00:02:58    846s]     Congestion Repair done. (took cpu=0:00:01.4 real=0:00:00.6)
[06/04 00:02:58    846s]   CCOpt: Starting congestion repair using flow wrapper done.
[06/04 00:02:58    846s] OPERPROF: Starting DPlace-Init at level 1, MEM:4038.9M, EPOCH TIME: 1717430578.457613
[06/04 00:02:58    846s] z: 2, totalTracks: 1
[06/04 00:02:58    846s] z: 4, totalTracks: 1
[06/04 00:02:58    846s] z: 6, totalTracks: 1
[06/04 00:02:58    846s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:02:58    846s] All LLGs are deleted
[06/04 00:02:58    846s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4038.9M, EPOCH TIME: 1717430578.469109
[06/04 00:02:58    846s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4038.9M, EPOCH TIME: 1717430578.469543
[06/04 00:02:58    846s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4038.9M, EPOCH TIME: 1717430578.474622
[06/04 00:02:58    846s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4166.9M, EPOCH TIME: 1717430578.479676
[06/04 00:02:58    846s] Core basic site is core_5040
[06/04 00:02:58    846s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4166.9M, EPOCH TIME: 1717430578.493110
[06/04 00:02:58    846s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.007, MEM:4166.9M, EPOCH TIME: 1717430578.500535
[06/04 00:02:58    846s] Fast DP-INIT is on for default
[06/04 00:02:58    846s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 00:02:58    846s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.026, MEM:4166.9M, EPOCH TIME: 1717430578.505914
[06/04 00:02:58    846s] 
[06/04 00:02:58    846s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:02:58    846s] OPERPROF:     Starting CMU at level 3, MEM:4166.9M, EPOCH TIME: 1717430578.517930
[06/04 00:02:58    846s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.007, MEM:4166.9M, EPOCH TIME: 1717430578.524712
[06/04 00:02:58    846s] 
[06/04 00:02:58    846s] Bad Lib Cell Checking (CMU) is done! (0)
[06/04 00:02:58    846s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.054, MEM:4038.9M, EPOCH TIME: 1717430578.528139
[06/04 00:02:58    846s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4038.9M, EPOCH TIME: 1717430578.528265
[06/04 00:02:58    846s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:4038.9M, EPOCH TIME: 1717430578.532210
[06/04 00:02:58    846s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4038.9MB).
[06/04 00:02:58    846s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.078, MEM:4038.9M, EPOCH TIME: 1717430578.535728
[06/04 00:02:58    846s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:02.5 real=0:00:01.4)
[06/04 00:02:58    846s]   Leaving CCOpt scope - extractRC...
[06/04 00:02:58    846s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[06/04 00:02:58    846s] Extraction called for design 'CHIP' of instances=14129 and nets=14226 using extraction engine 'preRoute' .
[06/04 00:02:58    846s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/04 00:02:58    846s] Type 'man IMPEXT-3530' for more detail.
[06/04 00:02:58    846s] PreRoute RC Extraction called for design CHIP.
[06/04 00:02:58    846s] RC Extraction called in multi-corner(2) mode.
[06/04 00:02:58    846s] RCMode: PreRoute
[06/04 00:02:58    846s]       RC Corner Indexes            0       1   
[06/04 00:02:58    846s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/04 00:02:58    846s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/04 00:02:58    846s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/04 00:02:58    846s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/04 00:02:58    846s] Shrink Factor                : 1.00000
[06/04 00:02:58    846s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/04 00:02:58    846s] Using capacitance table file ...
[06/04 00:02:58    846s] 
[06/04 00:02:58    846s] Trim Metal Layers:
[06/04 00:02:58    847s] LayerId::1 widthSet size::4
[06/04 00:02:58    847s] LayerId::2 widthSet size::4
[06/04 00:02:58    847s] LayerId::3 widthSet size::4
[06/04 00:02:58    847s] LayerId::4 widthSet size::4
[06/04 00:02:58    847s] LayerId::5 widthSet size::4
[06/04 00:02:58    847s] LayerId::6 widthSet size::2
[06/04 00:02:58    847s] Updating RC grid for preRoute extraction ...
[06/04 00:02:58    847s] eee: pegSigSF::1.070000
[06/04 00:02:58    847s] Initializing multi-corner capacitance tables ... 
[06/04 00:02:58    847s] Initializing multi-corner resistance tables ...
[06/04 00:02:58    847s] eee: l::1 avDens::0.104380 usedTrk::3790.037303 availTrk::36310.005502 sigTrk::3790.037303
[06/04 00:02:58    847s] eee: l::2 avDens::0.128836 usedTrk::3378.399989 availTrk::26222.555154 sigTrk::3378.399989
[06/04 00:02:58    847s] eee: l::3 avDens::0.117327 usedTrk::3652.937698 availTrk::31134.686018 sigTrk::3652.937698
[06/04 00:02:58    847s] eee: l::4 avDens::0.083296 usedTrk::2445.811907 availTrk::29363.041353 sigTrk::2445.811907
[06/04 00:02:58    847s] eee: l::5 avDens::0.102629 usedTrk::1533.889682 availTrk::14945.920810 sigTrk::1533.889682
[06/04 00:02:58    847s] eee: l::6 avDens::0.034141 usedTrk::6.244444 availTrk::182.903226 sigTrk::6.244444
[06/04 00:02:58    847s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 00:02:58    847s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.248615 ; uaWl: 1.000000 ; uaWlH: 0.139188 ; aWlH: 0.000000 ; Pmax: 0.823300 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 82 ; wHLS: 1.320000 ;
[06/04 00:02:58    847s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 4038.875M)
[06/04 00:02:58    847s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[06/04 00:02:58    847s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[06/04 00:02:58    847s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_worst.
[06/04 00:02:58    847s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[06/04 00:02:58    847s]   Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/04 00:02:58    847s] End AAE Lib Interpolated Model. (MEM=4038.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 00:02:58    847s]   Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[06/04 00:02:58    847s]   Clock DAG stats after clustering cong repair call:
[06/04 00:02:58    847s]     cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:02:58    847s]     sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:02:58    847s]     misc counts      : r=1, pp=0
[06/04 00:02:58    847s]     cell areas       : b=0.000um^2, i=3587.270um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12361.585um^2
[06/04 00:02:58    847s]     cell capacitance : b=0.000pF, i=4.214pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.218pF
[06/04 00:02:58    847s]     sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:02:58    847s]     wire capacitance : top=0.000pF, trunk=0.750pF, leaf=4.279pF, total=5.029pF
[06/04 00:02:58    847s]     wire lengths     : top=0.000um, trunk=5628.338um, leaf=29119.512um, total=34747.850um
[06/04 00:02:58    847s]     hp wire lengths  : top=0.000um, trunk=5439.620um, leaf=9703.200um, total=15142.820um
[06/04 00:02:58    847s]   Clock DAG net violations after clustering cong repair call:
[06/04 00:02:58    847s]     Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/04 00:02:58    847s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[06/04 00:02:58    847s]     Trunk : target=0.222ns count=30 avg=0.164ns sd=0.038ns min=0.000ns max=0.212ns {4 <= 0.133ns, 15 <= 0.178ns, 9 <= 0.200ns, 1 <= 0.211ns, 1 <= 0.222ns}
[06/04 00:02:58    847s]     Leaf  : target=0.222ns count=45 avg=0.196ns sd=0.007ns min=0.182ns max=0.210ns {0 <= 0.133ns, 0 <= 0.178ns, 30 <= 0.200ns, 15 <= 0.211ns, 0 <= 0.222ns}
[06/04 00:02:58    847s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[06/04 00:02:58    847s]      Invs: INV12CK: 69 INV8CK: 4 
[06/04 00:02:58    847s]    Logics: XMD: 1 
[06/04 00:02:58    847s]   Clock DAG hash after clustering cong repair call: 3696117712191003976 17966434950892303779
[06/04 00:02:58    847s]   Clock DAG hash after clustering cong repair call: 3696117712191003976 17966434950892303779
[06/04 00:02:58    847s]   Primary reporting skew groups after clustering cong repair call:
[06/04 00:02:58    847s]     skew_group clk/func_mode: insertion delay [min=1.532, max=1.658, avg=1.621, sd=0.035], skew [0.126 vs 0.134], 100% {1.532, 1.658} (wid=0.086 ws=0.032) (gid=1.587 gs=0.114)
[06/04 00:02:58    847s]         min path sink: Top_in/Buffer/weight_buffer_reg[22]/CK
[06/04 00:02:58    847s]         max path sink: Top_in/buffer_pmp_reg[1044]/CK
[06/04 00:02:58    847s]   Skew group summary after clustering cong repair call:
[06/04 00:02:58    847s]     skew_group clk/func_mode: insertion delay [min=1.532, max=1.658, avg=1.621, sd=0.035], skew [0.126 vs 0.134], 100% {1.532, 1.658} (wid=0.086 ws=0.032) (gid=1.587 gs=0.114)
[06/04 00:02:58    847s]   CongRepair After Initial Clustering done. (took cpu=0:00:03.2 real=0:00:01.9)
[06/04 00:02:58    847s]   Stage::Clustering done. (took cpu=0:00:10.3 real=0:00:06.3)
[06/04 00:02:58    847s]   Stage::DRV Fixing...
[06/04 00:02:58    847s]   Fixing clock tree slew time and max cap violations...
[06/04 00:02:58    847s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 3696117712191003976 17966434950892303779
[06/04 00:02:58    847s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[06/04 00:02:59    847s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[06/04 00:02:59    847s]       cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:02:59    847s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:02:59    847s]       misc counts      : r=1, pp=0
[06/04 00:02:59    847s]       cell areas       : b=0.000um^2, i=3587.270um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12361.585um^2
[06/04 00:02:59    847s]       cell capacitance : b=0.000pF, i=4.214pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.218pF
[06/04 00:02:59    847s]       sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:02:59    847s]       wire capacitance : top=0.000pF, trunk=0.750pF, leaf=4.279pF, total=5.029pF
[06/04 00:02:59    847s]       wire lengths     : top=0.000um, trunk=5628.338um, leaf=29119.512um, total=34747.850um
[06/04 00:02:59    847s]       hp wire lengths  : top=0.000um, trunk=5439.620um, leaf=9703.200um, total=15142.820um
[06/04 00:02:59    847s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[06/04 00:02:59    847s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[06/04 00:02:59    847s]       Trunk : target=0.222ns count=30 avg=0.164ns sd=0.038ns min=0.000ns max=0.212ns {4 <= 0.133ns, 15 <= 0.178ns, 9 <= 0.200ns, 1 <= 0.211ns, 1 <= 0.222ns}
[06/04 00:02:59    847s]       Leaf  : target=0.222ns count=45 avg=0.196ns sd=0.007ns min=0.182ns max=0.210ns {0 <= 0.133ns, 0 <= 0.178ns, 30 <= 0.200ns, 15 <= 0.211ns, 0 <= 0.222ns}
[06/04 00:02:59    847s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[06/04 00:02:59    847s]        Invs: INV12CK: 69 INV8CK: 4 
[06/04 00:02:59    847s]      Logics: XMD: 1 
[06/04 00:02:59    847s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 3696117712191003976 17966434950892303779
[06/04 00:02:59    847s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 3696117712191003976 17966434950892303779
[06/04 00:02:59    847s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[06/04 00:02:59    847s]       skew_group clk/func_mode: insertion delay [min=1.532, max=1.658], skew [0.126 vs 0.134]
[06/04 00:02:59    847s]           min path sink: Top_in/Buffer/weight_buffer_reg[22]/CK
[06/04 00:02:59    847s]           max path sink: Top_in/buffer_pmp_reg[1044]/CK
[06/04 00:02:59    847s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[06/04 00:02:59    847s]       skew_group clk/func_mode: insertion delay [min=1.532, max=1.658], skew [0.126 vs 0.134]
[06/04 00:02:59    847s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:02:59    847s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:02:59    847s]   Fixing clock tree slew time and max cap violations - detailed pass...
[06/04 00:02:59    847s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 3696117712191003976 17966434950892303779
[06/04 00:02:59    847s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[06/04 00:02:59    847s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/04 00:02:59    847s]       cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:02:59    847s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:02:59    847s]       misc counts      : r=1, pp=0
[06/04 00:02:59    847s]       cell areas       : b=0.000um^2, i=3587.270um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12361.585um^2
[06/04 00:02:59    847s]       cell capacitance : b=0.000pF, i=4.214pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.218pF
[06/04 00:02:59    847s]       sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:02:59    847s]       wire capacitance : top=0.000pF, trunk=0.750pF, leaf=4.279pF, total=5.029pF
[06/04 00:02:59    847s]       wire lengths     : top=0.000um, trunk=5628.338um, leaf=29119.512um, total=34747.850um
[06/04 00:02:59    847s]       hp wire lengths  : top=0.000um, trunk=5439.620um, leaf=9703.200um, total=15142.820um
[06/04 00:02:59    847s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[06/04 00:02:59    847s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/04 00:02:59    847s]       Trunk : target=0.222ns count=30 avg=0.164ns sd=0.038ns min=0.000ns max=0.212ns {4 <= 0.133ns, 15 <= 0.178ns, 9 <= 0.200ns, 1 <= 0.211ns, 1 <= 0.222ns}
[06/04 00:02:59    847s]       Leaf  : target=0.222ns count=45 avg=0.196ns sd=0.007ns min=0.182ns max=0.210ns {0 <= 0.133ns, 0 <= 0.178ns, 30 <= 0.200ns, 15 <= 0.211ns, 0 <= 0.222ns}
[06/04 00:02:59    847s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[06/04 00:02:59    847s]        Invs: INV12CK: 69 INV8CK: 4 
[06/04 00:02:59    847s]      Logics: XMD: 1 
[06/04 00:02:59    847s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 3696117712191003976 17966434950892303779
[06/04 00:02:59    847s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 3696117712191003976 17966434950892303779
[06/04 00:02:59    847s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/04 00:02:59    847s]       skew_group clk/func_mode: insertion delay [min=1.532, max=1.658, avg=1.621, sd=0.035], skew [0.126 vs 0.134], 100% {1.532, 1.658} (wid=0.086 ws=0.032) (gid=1.587 gs=0.114)
[06/04 00:02:59    847s]           min path sink: Top_in/Buffer/weight_buffer_reg[22]/CK
[06/04 00:02:59    847s]           max path sink: Top_in/buffer_pmp_reg[1044]/CK
[06/04 00:02:59    847s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/04 00:02:59    847s]       skew_group clk/func_mode: insertion delay [min=1.532, max=1.658, avg=1.621, sd=0.035], skew [0.126 vs 0.134], 100% {1.532, 1.658} (wid=0.086 ws=0.032) (gid=1.587 gs=0.114)
[06/04 00:02:59    847s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:02:59    847s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:02:59    847s]   Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 00:02:59    847s]   Stage::Insertion Delay Reduction...
[06/04 00:02:59    847s]   Removing unnecessary root buffering...
[06/04 00:02:59    847s]     Clock DAG hash before 'Removing unnecessary root buffering': 3696117712191003976 17966434950892303779
[06/04 00:02:59    847s]     Clock DAG stats after 'Removing unnecessary root buffering':
[06/04 00:02:59    847s]       cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:02:59    847s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:02:59    847s]       misc counts      : r=1, pp=0
[06/04 00:02:59    847s]       cell areas       : b=0.000um^2, i=3587.270um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12361.585um^2
[06/04 00:02:59    847s]       cell capacitance : b=0.000pF, i=4.214pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.218pF
[06/04 00:02:59    847s]       sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:02:59    847s]       wire capacitance : top=0.000pF, trunk=0.750pF, leaf=4.279pF, total=5.029pF
[06/04 00:02:59    847s]       wire lengths     : top=0.000um, trunk=5628.338um, leaf=29119.512um, total=34747.850um
[06/04 00:02:59    847s]       hp wire lengths  : top=0.000um, trunk=5439.620um, leaf=9703.200um, total=15142.820um
[06/04 00:02:59    847s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[06/04 00:02:59    847s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[06/04 00:02:59    847s]       Trunk : target=0.222ns count=30 avg=0.164ns sd=0.038ns min=0.000ns max=0.212ns {4 <= 0.133ns, 15 <= 0.178ns, 9 <= 0.200ns, 1 <= 0.211ns, 1 <= 0.222ns}
[06/04 00:02:59    847s]       Leaf  : target=0.222ns count=45 avg=0.196ns sd=0.007ns min=0.182ns max=0.210ns {0 <= 0.133ns, 0 <= 0.178ns, 30 <= 0.200ns, 15 <= 0.211ns, 0 <= 0.222ns}
[06/04 00:02:59    847s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[06/04 00:02:59    847s]        Invs: INV12CK: 69 INV8CK: 4 
[06/04 00:02:59    847s]      Logics: XMD: 1 
[06/04 00:02:59    847s]     Clock DAG hash after 'Removing unnecessary root buffering': 3696117712191003976 17966434950892303779
[06/04 00:02:59    847s]     Clock DAG hash after 'Removing unnecessary root buffering': 3696117712191003976 17966434950892303779
[06/04 00:02:59    847s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[06/04 00:02:59    847s]       skew_group clk/func_mode: insertion delay [min=1.532, max=1.658], skew [0.126 vs 0.134]
[06/04 00:02:59    847s]           min path sink: Top_in/Buffer/weight_buffer_reg[22]/CK
[06/04 00:02:59    847s]           max path sink: Top_in/buffer_pmp_reg[1044]/CK
[06/04 00:02:59    847s]     Skew group summary after 'Removing unnecessary root buffering':
[06/04 00:02:59    847s]       skew_group clk/func_mode: insertion delay [min=1.532, max=1.658], skew [0.126 vs 0.134]
[06/04 00:02:59    847s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:02:59    847s]   Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:02:59    847s]   Removing unconstrained drivers...
[06/04 00:02:59    847s]     Clock DAG hash before 'Removing unconstrained drivers': 3696117712191003976 17966434950892303779
[06/04 00:02:59    847s]     Clock DAG stats after 'Removing unconstrained drivers':
[06/04 00:02:59    847s]       cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:02:59    847s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:02:59    847s]       misc counts      : r=1, pp=0
[06/04 00:02:59    847s]       cell areas       : b=0.000um^2, i=3587.270um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12361.585um^2
[06/04 00:02:59    847s]       cell capacitance : b=0.000pF, i=4.214pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.218pF
[06/04 00:02:59    847s]       sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:02:59    847s]       wire capacitance : top=0.000pF, trunk=0.750pF, leaf=4.279pF, total=5.029pF
[06/04 00:02:59    847s]       wire lengths     : top=0.000um, trunk=5628.338um, leaf=29119.512um, total=34747.850um
[06/04 00:02:59    847s]       hp wire lengths  : top=0.000um, trunk=5439.620um, leaf=9703.200um, total=15142.820um
[06/04 00:02:59    847s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[06/04 00:02:59    847s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[06/04 00:02:59    847s]       Trunk : target=0.222ns count=30 avg=0.164ns sd=0.038ns min=0.000ns max=0.212ns {4 <= 0.133ns, 15 <= 0.178ns, 9 <= 0.200ns, 1 <= 0.211ns, 1 <= 0.222ns}
[06/04 00:02:59    847s]       Leaf  : target=0.222ns count=45 avg=0.196ns sd=0.007ns min=0.182ns max=0.210ns {0 <= 0.133ns, 0 <= 0.178ns, 30 <= 0.200ns, 15 <= 0.211ns, 0 <= 0.222ns}
[06/04 00:02:59    847s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[06/04 00:02:59    847s]        Invs: INV12CK: 69 INV8CK: 4 
[06/04 00:02:59    847s]      Logics: XMD: 1 
[06/04 00:02:59    847s]     Clock DAG hash after 'Removing unconstrained drivers': 3696117712191003976 17966434950892303779
[06/04 00:02:59    847s]     Clock DAG hash after 'Removing unconstrained drivers': 3696117712191003976 17966434950892303779
[06/04 00:02:59    847s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[06/04 00:02:59    847s]       skew_group clk/func_mode: insertion delay [min=1.532, max=1.658], skew [0.126 vs 0.134]
[06/04 00:02:59    847s]           min path sink: Top_in/Buffer/weight_buffer_reg[22]/CK
[06/04 00:02:59    847s]           max path sink: Top_in/buffer_pmp_reg[1044]/CK
[06/04 00:02:59    847s]     Skew group summary after 'Removing unconstrained drivers':
[06/04 00:02:59    847s]       skew_group clk/func_mode: insertion delay [min=1.532, max=1.658], skew [0.126 vs 0.134]
[06/04 00:02:59    847s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:02:59    847s]   Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:02:59    847s]   Reducing insertion delay 1...
[06/04 00:02:59    847s]     Clock DAG hash before 'Reducing insertion delay 1': 3696117712191003976 17966434950892303779
[06/04 00:02:59    848s]     Clock DAG stats after 'Reducing insertion delay 1':
[06/04 00:02:59    848s]       cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:02:59    848s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:02:59    848s]       misc counts      : r=1, pp=0
[06/04 00:02:59    848s]       cell areas       : b=0.000um^2, i=3587.270um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12361.585um^2
[06/04 00:02:59    848s]       cell capacitance : b=0.000pF, i=4.214pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.218pF
[06/04 00:02:59    848s]       sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:02:59    848s]       wire capacitance : top=0.000pF, trunk=0.750pF, leaf=4.279pF, total=5.029pF
[06/04 00:02:59    848s]       wire lengths     : top=0.000um, trunk=5628.338um, leaf=29119.512um, total=34747.850um
[06/04 00:02:59    848s]       hp wire lengths  : top=0.000um, trunk=5439.620um, leaf=9703.200um, total=15142.820um
[06/04 00:02:59    848s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[06/04 00:02:59    848s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[06/04 00:02:59    848s]       Trunk : target=0.222ns count=30 avg=0.164ns sd=0.038ns min=0.000ns max=0.212ns {4 <= 0.133ns, 15 <= 0.178ns, 9 <= 0.200ns, 1 <= 0.211ns, 1 <= 0.222ns}
[06/04 00:02:59    848s]       Leaf  : target=0.222ns count=45 avg=0.196ns sd=0.007ns min=0.182ns max=0.210ns {0 <= 0.133ns, 0 <= 0.178ns, 30 <= 0.200ns, 15 <= 0.211ns, 0 <= 0.222ns}
[06/04 00:02:59    848s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[06/04 00:02:59    848s]        Invs: INV12CK: 69 INV8CK: 4 
[06/04 00:02:59    848s]      Logics: XMD: 1 
[06/04 00:02:59    848s]     Clock DAG hash after 'Reducing insertion delay 1': 3696117712191003976 17966434950892303779
[06/04 00:02:59    848s]     Clock DAG hash after 'Reducing insertion delay 1': 3696117712191003976 17966434950892303779
[06/04 00:02:59    848s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[06/04 00:02:59    848s]       skew_group clk/func_mode: insertion delay [min=1.532, max=1.658], skew [0.126 vs 0.134]
[06/04 00:02:59    848s]           min path sink: Top_in/Buffer/weight_buffer_reg[22]/CK
[06/04 00:02:59    848s]           max path sink: Top_in/buffer_pmp_reg[1044]/CK
[06/04 00:02:59    848s]     Skew group summary after 'Reducing insertion delay 1':
[06/04 00:02:59    848s]       skew_group clk/func_mode: insertion delay [min=1.532, max=1.658], skew [0.126 vs 0.134]
[06/04 00:02:59    848s]     Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:02:59    848s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:02:59    848s]   Removing longest path buffering...
[06/04 00:02:59    848s]     Clock DAG hash before 'Removing longest path buffering': 3696117712191003976 17966434950892303779
[06/04 00:03:06    854s]     Clock DAG stats after 'Removing longest path buffering':
[06/04 00:03:06    854s]       cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:06    854s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:06    854s]       misc counts      : r=1, pp=0
[06/04 00:03:06    854s]       cell areas       : b=0.000um^2, i=3587.270um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12361.585um^2
[06/04 00:03:06    854s]       cell capacitance : b=0.000pF, i=4.214pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.218pF
[06/04 00:03:06    854s]       sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:06    854s]       wire capacitance : top=0.000pF, trunk=0.750pF, leaf=4.279pF, total=5.029pF
[06/04 00:03:06    854s]       wire lengths     : top=0.000um, trunk=5628.338um, leaf=29119.512um, total=34747.850um
[06/04 00:03:06    854s]       hp wire lengths  : top=0.000um, trunk=5439.620um, leaf=9703.200um, total=15142.820um
[06/04 00:03:06    854s]     Clock DAG net violations after 'Removing longest path buffering': none
[06/04 00:03:06    854s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[06/04 00:03:06    854s]       Trunk : target=0.222ns count=30 avg=0.164ns sd=0.038ns min=0.000ns max=0.212ns {4 <= 0.133ns, 15 <= 0.178ns, 9 <= 0.200ns, 1 <= 0.211ns, 1 <= 0.222ns}
[06/04 00:03:06    854s]       Leaf  : target=0.222ns count=45 avg=0.196ns sd=0.007ns min=0.182ns max=0.210ns {0 <= 0.133ns, 0 <= 0.178ns, 30 <= 0.200ns, 15 <= 0.211ns, 0 <= 0.222ns}
[06/04 00:03:06    854s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[06/04 00:03:06    854s]        Invs: INV12CK: 69 INV8CK: 4 
[06/04 00:03:06    854s]      Logics: XMD: 1 
[06/04 00:03:06    854s]     Clock DAG hash after 'Removing longest path buffering': 3696117712191003976 17966434950892303779
[06/04 00:03:06    854s]     Clock DAG hash after 'Removing longest path buffering': 3696117712191003976 17966434950892303779
[06/04 00:03:06    854s]     Primary reporting skew groups after 'Removing longest path buffering':
[06/04 00:03:06    854s]       skew_group clk/func_mode: insertion delay [min=1.532, max=1.658], skew [0.126 vs 0.134]
[06/04 00:03:06    854s]           min path sink: Top_in/Buffer/weight_buffer_reg[22]/CK
[06/04 00:03:06    854s]           max path sink: Top_in/buffer_pmp_reg[1044]/CK
[06/04 00:03:06    854s]     Skew group summary after 'Removing longest path buffering':
[06/04 00:03:06    854s]       skew_group clk/func_mode: insertion delay [min=1.532, max=1.658], skew [0.126 vs 0.134]
[06/04 00:03:06    854s]     Legalizer API calls during this step: 358 succeeded with high effort: 358 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:06    854s]   Removing longest path buffering done. (took cpu=0:00:06.8 real=0:00:06.8)
[06/04 00:03:06    854s]   Reducing insertion delay 2...
[06/04 00:03:06    854s]     Clock DAG hash before 'Reducing insertion delay 2': 3696117712191003976 17966434950892303779
[06/04 00:03:09    857s]     Path optimization required 842 stage delay updates 
[06/04 00:03:09    857s]     Clock DAG stats after 'Reducing insertion delay 2':
[06/04 00:03:09    857s]       cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:09    857s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:09    857s]       misc counts      : r=1, pp=0
[06/04 00:03:09    857s]       cell areas       : b=0.000um^2, i=3587.270um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12361.585um^2
[06/04 00:03:09    857s]       cell capacitance : b=0.000pF, i=4.214pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.218pF
[06/04 00:03:09    857s]       sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:09    857s]       wire capacitance : top=0.000pF, trunk=0.740pF, leaf=4.279pF, total=5.018pF
[06/04 00:03:09    857s]       wire lengths     : top=0.000um, trunk=5566.098um, leaf=29121.654um, total=34687.752um
[06/04 00:03:09    857s]       hp wire lengths  : top=0.000um, trunk=5374.880um, leaf=9708.240um, total=15083.120um
[06/04 00:03:09    857s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[06/04 00:03:09    857s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[06/04 00:03:09    857s]       Trunk : target=0.222ns count=30 avg=0.163ns sd=0.038ns min=0.000ns max=0.205ns {4 <= 0.133ns, 15 <= 0.178ns, 9 <= 0.200ns, 2 <= 0.211ns, 0 <= 0.222ns}
[06/04 00:03:09    857s]       Leaf  : target=0.222ns count=45 avg=0.196ns sd=0.007ns min=0.182ns max=0.210ns {0 <= 0.133ns, 0 <= 0.178ns, 30 <= 0.200ns, 15 <= 0.211ns, 0 <= 0.222ns}
[06/04 00:03:09    857s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[06/04 00:03:09    857s]        Invs: INV12CK: 69 INV8CK: 4 
[06/04 00:03:09    857s]      Logics: XMD: 1 
[06/04 00:03:09    857s]     Clock DAG hash after 'Reducing insertion delay 2': 354547901552676855 14684150676287282596
[06/04 00:03:09    857s]     Clock DAG hash after 'Reducing insertion delay 2': 354547901552676855 14684150676287282596
[06/04 00:03:09    857s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[06/04 00:03:09    857s]       skew_group clk/func_mode: insertion delay [min=1.528, max=1.649, avg=1.615, sd=0.034], skew [0.121 vs 0.134], 100% {1.528, 1.649} (wid=0.087 ws=0.032) (gid=1.582 gs=0.114)
[06/04 00:03:09    857s]           min path sink: Top_in/Buffer/weight_buffer_reg[22]/CK
[06/04 00:03:09    857s]           max path sink: Top_in/buffer_pmp_reg[816]/CK
[06/04 00:03:09    857s]     Skew group summary after 'Reducing insertion delay 2':
[06/04 00:03:09    857s]       skew_group clk/func_mode: insertion delay [min=1.528, max=1.649, avg=1.615, sd=0.034], skew [0.121 vs 0.134], 100% {1.528, 1.649} (wid=0.087 ws=0.032) (gid=1.582 gs=0.114)
[06/04 00:03:09    857s]     Legalizer API calls during this step: 424 succeeded with high effort: 424 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:09    857s]   Reducing insertion delay 2 done. (took cpu=0:00:03.1 real=0:00:03.1)
[06/04 00:03:09    857s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:10.1 real=0:00:10.1)
[06/04 00:03:09    857s]   CCOpt::Phase::Construction done. (took cpu=0:00:20.6 real=0:00:16.7)
[06/04 00:03:09    857s]   CCOpt::Phase::Implementation...
[06/04 00:03:09    857s]   Stage::Reducing Power...
[06/04 00:03:09    857s]   Improving clock tree routing...
[06/04 00:03:09    857s]     Clock DAG hash before 'Improving clock tree routing': 354547901552676855 14684150676287282596
[06/04 00:03:09    857s]     Iteration 1...
[06/04 00:03:09    857s]     Iteration 1 done.
[06/04 00:03:09    858s]     Clock DAG stats after 'Improving clock tree routing':
[06/04 00:03:09    858s]       cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:09    858s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:09    858s]       misc counts      : r=1, pp=0
[06/04 00:03:09    858s]       cell areas       : b=0.000um^2, i=3587.270um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12361.585um^2
[06/04 00:03:09    858s]       cell capacitance : b=0.000pF, i=4.214pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=4.218pF
[06/04 00:03:09    858s]       sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:09    858s]       wire capacitance : top=0.000pF, trunk=0.737pF, leaf=4.279pF, total=5.016pF
[06/04 00:03:09    858s]       wire lengths     : top=0.000um, trunk=5550.578um, leaf=29121.654um, total=34672.232um
[06/04 00:03:09    858s]       hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
[06/04 00:03:09    858s]     Clock DAG net violations after 'Improving clock tree routing': none
[06/04 00:03:09    858s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[06/04 00:03:09    858s]       Trunk : target=0.222ns count=30 avg=0.163ns sd=0.038ns min=0.000ns max=0.205ns {4 <= 0.133ns, 15 <= 0.178ns, 9 <= 0.200ns, 2 <= 0.211ns, 0 <= 0.222ns}
[06/04 00:03:09    858s]       Leaf  : target=0.222ns count=45 avg=0.196ns sd=0.007ns min=0.182ns max=0.210ns {0 <= 0.133ns, 0 <= 0.178ns, 30 <= 0.200ns, 15 <= 0.211ns, 0 <= 0.222ns}
[06/04 00:03:09    858s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[06/04 00:03:09    858s]        Invs: INV12CK: 69 INV8CK: 4 
[06/04 00:03:09    858s]      Logics: XMD: 1 
[06/04 00:03:09    858s]     Clock DAG hash after 'Improving clock tree routing': 11013787236494850669 17290499341964984574
[06/04 00:03:09    858s]     Clock DAG hash after 'Improving clock tree routing': 11013787236494850669 17290499341964984574
[06/04 00:03:09    858s]     Primary reporting skew groups after 'Improving clock tree routing':
[06/04 00:03:09    858s]       skew_group clk/func_mode: insertion delay [min=1.528, max=1.649], skew [0.121 vs 0.134]
[06/04 00:03:09    858s]           min path sink: Top_in/Buffer/weight_buffer_reg[22]/CK
[06/04 00:03:09    858s]           max path sink: Top_in/buffer_pmp_reg[816]/CK
[06/04 00:03:09    858s]     Skew group summary after 'Improving clock tree routing':
[06/04 00:03:09    858s]       skew_group clk/func_mode: insertion delay [min=1.528, max=1.649], skew [0.121 vs 0.134]
[06/04 00:03:09    858s]     Legalizer API calls during this step: 103 succeeded with high effort: 103 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:09    858s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:03:09    858s]   Reducing clock tree power 1...
[06/04 00:03:09    858s]     Clock DAG hash before 'Reducing clock tree power 1': 11013787236494850669 17290499341964984574
[06/04 00:03:09    858s]     Resizing gates: 
[06/04 00:03:09    858s]     Legalizer releasing space for clock trees
[06/04 00:03:09    858s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[06/04 00:03:09    858s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[06/04 00:03:09    858s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:03:09    858s]     100% 
[06/04 00:03:09    859s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[06/04 00:03:09    859s]       cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:09    859s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:09    859s]       misc counts      : r=1, pp=0
[06/04 00:03:09    859s]       cell areas       : b=0.000um^2, i=3424.781um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12199.095um^2
[06/04 00:03:09    859s]       cell capacitance : b=0.000pF, i=3.995pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.999pF
[06/04 00:03:09    859s]       sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:09    859s]       wire capacitance : top=0.000pF, trunk=0.737pF, leaf=4.279pF, total=5.015pF
[06/04 00:03:09    859s]       wire lengths     : top=0.000um, trunk=5545.618um, leaf=29121.654um, total=34667.272um
[06/04 00:03:09    859s]       hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
[06/04 00:03:09    859s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[06/04 00:03:09    859s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[06/04 00:03:09    859s]       Trunk : target=0.222ns count=30 avg=0.175ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 7 <= 0.200ns, 3 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:09    859s]       Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.212ns {0 <= 0.133ns, 0 <= 0.178ns, 24 <= 0.200ns, 20 <= 0.211ns, 1 <= 0.222ns}
[06/04 00:03:09    859s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[06/04 00:03:09    859s]        Invs: INV12CK: 62 INV8CK: 4 INV6CK: 6 INV4CK: 1 
[06/04 00:03:09    859s]      Logics: XMD: 1 
[06/04 00:03:09    859s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 16277860261899957196 3346812154055261863
[06/04 00:03:09    859s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 16277860261899957196 3346812154055261863
[06/04 00:03:09    859s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[06/04 00:03:09    859s]       skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
[06/04 00:03:09    859s]           min path sink: Top_in/data_1_r_reg[36]/CK
[06/04 00:03:09    859s]           max path sink: Top_in/Buffer/data_buffer_reg[997]/CK
[06/04 00:03:09    859s]     Skew group summary after reducing clock tree power 1 iteration 1:
[06/04 00:03:09    859s]       skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
[06/04 00:03:09    859s]     Resizing gates: 
[06/04 00:03:09    859s]     Legalizer releasing space for clock trees
[06/04 00:03:09    859s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[06/04 00:03:09    859s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[06/04 00:03:09    859s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:03:09    859s]     100% 
[06/04 00:03:09    859s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[06/04 00:03:09    859s]       cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:09    859s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:09    859s]       misc counts      : r=1, pp=0
[06/04 00:03:09    859s]       cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:09    859s]       cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:09    859s]       sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:09    859s]       wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
[06/04 00:03:09    859s]       wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
[06/04 00:03:09    859s]       hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
[06/04 00:03:09    859s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[06/04 00:03:09    859s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[06/04 00:03:09    859s]       Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:09    859s]       Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
[06/04 00:03:09    859s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[06/04 00:03:09    859s]        Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:09    859s]      Logics: XMD: 1 
[06/04 00:03:09    859s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 10779170293597991259 14301823164705766976
[06/04 00:03:09    859s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 10779170293597991259 14301823164705766976
[06/04 00:03:09    859s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[06/04 00:03:09    859s]       skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
[06/04 00:03:09    859s]           min path sink: Top_in/data_1_r_reg[36]/CK
[06/04 00:03:09    859s]           max path sink: Top_in/Buffer/data_buffer_reg[997]/CK
[06/04 00:03:09    859s]     Skew group summary after reducing clock tree power 1 iteration 2:
[06/04 00:03:09    859s]       skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
[06/04 00:03:09    859s]     Resizing gates: 
[06/04 00:03:09    859s]     Legalizer releasing space for clock trees
[06/04 00:03:09    859s]     ...20% ...40% ...60% ...80% ..Legalizing clock trees...
[06/04 00:03:09    860s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[06/04 00:03:09    860s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:03:09    860s]     .100% 
[06/04 00:03:10    860s]     Clock DAG stats after 'Reducing clock tree power 1':
[06/04 00:03:10    860s]       cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:10    860s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:10    860s]       misc counts      : r=1, pp=0
[06/04 00:03:10    860s]       cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:10    860s]       cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:10    860s]       sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:10    860s]       wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
[06/04 00:03:10    860s]       wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
[06/04 00:03:10    860s]       hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
[06/04 00:03:10    860s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[06/04 00:03:10    860s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[06/04 00:03:10    860s]       Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:10    860s]       Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
[06/04 00:03:10    860s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[06/04 00:03:10    860s]        Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:10    860s]      Logics: XMD: 1 
[06/04 00:03:10    860s]     Clock DAG hash after 'Reducing clock tree power 1': 10779170293597991259 14301823164705766976
[06/04 00:03:10    860s]     Clock DAG hash after 'Reducing clock tree power 1': 10779170293597991259 14301823164705766976
[06/04 00:03:10    860s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[06/04 00:03:10    860s]       skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
[06/04 00:03:10    860s]           min path sink: Top_in/data_1_r_reg[36]/CK
[06/04 00:03:10    860s]           max path sink: Top_in/Buffer/data_buffer_reg[997]/CK
[06/04 00:03:10    860s]     Skew group summary after 'Reducing clock tree power 1':
[06/04 00:03:10    860s]       skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
[06/04 00:03:10    860s]     Legalizer API calls during this step: 451 succeeded with high effort: 451 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:10    860s]   Reducing clock tree power 1 done. (took cpu=0:00:02.3 real=0:00:00.6)
[06/04 00:03:10    860s]   Reducing clock tree power 2...
[06/04 00:03:10    860s]     Clock DAG hash before 'Reducing clock tree power 2': 10779170293597991259 14301823164705766976
[06/04 00:03:10    860s]     Path optimization required 0 stage delay updates 
[06/04 00:03:10    860s]     Clock DAG stats after 'Reducing clock tree power 2':
[06/04 00:03:10    860s]       cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:10    860s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:10    860s]       misc counts      : r=1, pp=0
[06/04 00:03:10    860s]       cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:10    860s]       cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:10    860s]       sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:10    860s]       wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
[06/04 00:03:10    860s]       wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
[06/04 00:03:10    860s]       hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
[06/04 00:03:10    860s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[06/04 00:03:10    860s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[06/04 00:03:10    860s]       Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:10    860s]       Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
[06/04 00:03:10    860s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[06/04 00:03:10    860s]        Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:10    860s]      Logics: XMD: 1 
[06/04 00:03:10    860s]     Clock DAG hash after 'Reducing clock tree power 2': 10779170293597991259 14301823164705766976
[06/04 00:03:10    860s]     Clock DAG hash after 'Reducing clock tree power 2': 10779170293597991259 14301823164705766976
[06/04 00:03:10    860s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[06/04 00:03:10    860s]       skew_group clk/func_mode: insertion delay [min=1.577, max=1.631, avg=1.606, sd=0.011], skew [0.054 vs 0.134], 100% {1.577, 1.631} (wid=0.085 ws=0.034) (gid=1.567 gs=0.054)
[06/04 00:03:10    860s]           min path sink: Top_in/data_1_r_reg[36]/CK
[06/04 00:03:10    860s]           max path sink: Top_in/Buffer/data_buffer_reg[997]/CK
[06/04 00:03:10    860s]     Skew group summary after 'Reducing clock tree power 2':
[06/04 00:03:10    860s]       skew_group clk/func_mode: insertion delay [min=1.577, max=1.631, avg=1.606, sd=0.011], skew [0.054 vs 0.134], 100% {1.577, 1.631} (wid=0.085 ws=0.034) (gid=1.567 gs=0.054)
[06/04 00:03:10    860s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:10    860s]   Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:03:10    860s]   Stage::Reducing Power done. (took cpu=0:00:02.5 real=0:00:00.8)
[06/04 00:03:10    860s]   Stage::Balancing...
[06/04 00:03:10    860s]   Approximately balancing fragments step...
[06/04 00:03:10    860s]     Clock DAG hash before 'Approximately balancing fragments step': 10779170293597991259 14301823164705766976
[06/04 00:03:10    860s]     Resolve constraints - Approximately balancing fragments...
[06/04 00:03:10    860s]     Resolving skew group constraints...
[06/04 00:03:10    860s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[06/04 00:03:10    860s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/func_mode from 0.568ns to 1.631ns.
[06/04 00:03:10    860s] Type 'man IMPCCOPT-1059' for more detail.
[06/04 00:03:10    860s]       
[06/04 00:03:10    860s]       Slackened skew group targets:
[06/04 00:03:10    860s]       
[06/04 00:03:10    860s]       -------------------------------------------------------------
[06/04 00:03:10    860s]       Skew group       Desired    Slackened    Desired    Slackened
[06/04 00:03:10    860s]                        Target     Target       Target     Target
[06/04 00:03:10    860s]                        Max ID     Max ID       Skew       Skew
[06/04 00:03:10    860s]       -------------------------------------------------------------
[06/04 00:03:10    860s]       clk/func_mode     0.568       1.631         -           -
[06/04 00:03:10    860s]       -------------------------------------------------------------
[06/04 00:03:10    860s]       
[06/04 00:03:10    860s]       
[06/04 00:03:10    860s]     Resolving skew group constraints done.
[06/04 00:03:10    860s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
[06/04 00:03:10    860s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[06/04 00:03:10    860s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[06/04 00:03:10    860s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:03:10    860s]     Approximately balancing fragments...
[06/04 00:03:10    860s]       Moving gates to improve sub-tree skew...
[06/04 00:03:10    860s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 10779170293597991259 14301823164705766976
[06/04 00:03:10    860s]         Tried: 76 Succeeded: 0
[06/04 00:03:10    860s]         Topology Tried: 0 Succeeded: 0
[06/04 00:03:10    860s]         0 Succeeded with SS ratio
[06/04 00:03:10    860s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[06/04 00:03:10    860s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[06/04 00:03:10    860s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[06/04 00:03:10    860s]           cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:10    860s]           sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:10    860s]           misc counts      : r=1, pp=0
[06/04 00:03:10    860s]           cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:10    860s]           cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:10    860s]           sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:10    860s]           wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
[06/04 00:03:10    860s]           wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
[06/04 00:03:10    860s]           hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
[06/04 00:03:10    860s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[06/04 00:03:10    860s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[06/04 00:03:10    860s]           Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:10    860s]           Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
[06/04 00:03:10    860s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[06/04 00:03:10    860s]            Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:10    860s]          Logics: XMD: 1 
[06/04 00:03:10    860s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 10779170293597991259 14301823164705766976
[06/04 00:03:10    860s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 10779170293597991259 14301823164705766976
[06/04 00:03:10    860s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:10    860s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:03:10    860s]       Approximately balancing fragments bottom up...
[06/04 00:03:10    860s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 10779170293597991259 14301823164705766976
[06/04 00:03:10    860s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[06/04 00:03:11    861s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[06/04 00:03:11    861s]           cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:11    861s]           sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:11    861s]           misc counts      : r=1, pp=0
[06/04 00:03:11    861s]           cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:11    861s]           cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:11    861s]           sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:11    861s]           wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
[06/04 00:03:11    861s]           wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
[06/04 00:03:11    861s]           hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
[06/04 00:03:11    861s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[06/04 00:03:11    861s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[06/04 00:03:11    861s]           Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:11    861s]           Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
[06/04 00:03:11    861s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[06/04 00:03:11    861s]            Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:11    861s]          Logics: XMD: 1 
[06/04 00:03:11    861s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 10779170293597991259 14301823164705766976
[06/04 00:03:11    861s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 10779170293597991259 14301823164705766976
[06/04 00:03:11    861s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:11    861s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.5 real=0:00:00.5)
[06/04 00:03:11    861s]       Approximately balancing fragments, wire and cell delays...
[06/04 00:03:11    861s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[06/04 00:03:11    861s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[06/04 00:03:11    861s]           cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:11    861s]           sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:11    861s]           misc counts      : r=1, pp=0
[06/04 00:03:11    861s]           cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:11    861s]           cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:11    861s]           sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:11    861s]           wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
[06/04 00:03:11    861s]           wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
[06/04 00:03:11    861s]           hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
[06/04 00:03:11    861s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[06/04 00:03:11    861s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[06/04 00:03:11    861s]           Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:11    861s]           Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
[06/04 00:03:11    861s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[06/04 00:03:11    861s]            Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:11    861s]          Logics: XMD: 1 
[06/04 00:03:11    861s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 10779170293597991259 14301823164705766976
[06/04 00:03:11    861s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[06/04 00:03:11    861s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:03:11    861s]     Approximately balancing fragments done.
[06/04 00:03:11    861s]     Clock DAG stats after 'Approximately balancing fragments step':
[06/04 00:03:11    861s]       cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:11    861s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:11    861s]       misc counts      : r=1, pp=0
[06/04 00:03:11    861s]       cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:11    861s]       cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:11    861s]       sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:11    861s]       wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
[06/04 00:03:11    861s]       wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
[06/04 00:03:11    861s]       hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
[06/04 00:03:11    861s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[06/04 00:03:11    861s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[06/04 00:03:11    861s]       Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:11    861s]       Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
[06/04 00:03:11    861s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[06/04 00:03:11    861s]        Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:11    861s]      Logics: XMD: 1 
[06/04 00:03:11    861s]     Clock DAG hash after 'Approximately balancing fragments step': 10779170293597991259 14301823164705766976
[06/04 00:03:11    861s]     Clock DAG hash after 'Approximately balancing fragments step': 10779170293597991259 14301823164705766976
[06/04 00:03:11    861s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:11    861s]   Approximately balancing fragments step done. (took cpu=0:00:01.2 real=0:00:01.2)
[06/04 00:03:11    861s]   Clock DAG stats after Approximately balancing fragments:
[06/04 00:03:11    861s]     cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:11    861s]     sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:11    861s]     misc counts      : r=1, pp=0
[06/04 00:03:11    861s]     cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:11    861s]     cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:11    861s]     sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:11    861s]     wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
[06/04 00:03:11    861s]     wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
[06/04 00:03:11    861s]     hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
[06/04 00:03:11    861s]   Clock DAG net violations after Approximately balancing fragments: none
[06/04 00:03:11    861s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[06/04 00:03:11    861s]     Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:11    861s]     Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
[06/04 00:03:11    861s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[06/04 00:03:11    861s]      Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:11    861s]    Logics: XMD: 1 
[06/04 00:03:11    861s]   Clock DAG hash after Approximately balancing fragments: 10779170293597991259 14301823164705766976
[06/04 00:03:11    861s]   Clock DAG hash after Approximately balancing fragments: 10779170293597991259 14301823164705766976
[06/04 00:03:11    861s]   Primary reporting skew groups after Approximately balancing fragments:
[06/04 00:03:11    861s]     skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
[06/04 00:03:11    861s]         min path sink: Top_in/data_1_r_reg[36]/CK
[06/04 00:03:11    861s]         max path sink: Top_in/Buffer/data_buffer_reg[997]/CK
[06/04 00:03:11    861s]   Skew group summary after Approximately balancing fragments:
[06/04 00:03:11    861s]     skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
[06/04 00:03:11    861s]   Improving fragments clock skew...
[06/04 00:03:11    861s]     Clock DAG hash before 'Improving fragments clock skew': 10779170293597991259 14301823164705766976
[06/04 00:03:11    861s]     Clock DAG stats after 'Improving fragments clock skew':
[06/04 00:03:11    861s]       cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:11    861s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:11    861s]       misc counts      : r=1, pp=0
[06/04 00:03:11    861s]       cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:11    861s]       cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:11    861s]       sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:11    861s]       wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
[06/04 00:03:11    861s]       wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
[06/04 00:03:11    861s]       hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
[06/04 00:03:11    861s]     Clock DAG net violations after 'Improving fragments clock skew': none
[06/04 00:03:11    861s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[06/04 00:03:11    861s]       Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:11    861s]       Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
[06/04 00:03:11    861s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[06/04 00:03:11    861s]        Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:11    861s]      Logics: XMD: 1 
[06/04 00:03:11    861s]     Clock DAG hash after 'Improving fragments clock skew': 10779170293597991259 14301823164705766976
[06/04 00:03:11    861s]     Clock DAG hash after 'Improving fragments clock skew': 10779170293597991259 14301823164705766976
[06/04 00:03:11    861s]     Primary reporting skew groups after 'Improving fragments clock skew':
[06/04 00:03:11    861s]       skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
[06/04 00:03:11    861s]           min path sink: Top_in/data_1_r_reg[36]/CK
[06/04 00:03:11    861s]           max path sink: Top_in/Buffer/data_buffer_reg[997]/CK
[06/04 00:03:11    861s]     Skew group summary after 'Improving fragments clock skew':
[06/04 00:03:11    861s]       skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
[06/04 00:03:11    861s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:11    861s]   Improving fragments clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 00:03:11    861s]   Approximately balancing step...
[06/04 00:03:11    861s]     Clock DAG hash before 'Approximately balancing step': 10779170293597991259 14301823164705766976
[06/04 00:03:11    861s]     Resolve constraints - Approximately balancing...
[06/04 00:03:11    861s]     Resolving skew group constraints...
[06/04 00:03:11    862s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[06/04 00:03:11    862s]     Resolving skew group constraints done.
[06/04 00:03:11    862s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:03:11    862s]     Approximately balancing...
[06/04 00:03:11    862s]       Approximately balancing, wire and cell delays...
[06/04 00:03:11    862s]       Approximately balancing, wire and cell delays, iteration 1...
[06/04 00:03:11    862s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[06/04 00:03:11    862s]           cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:11    862s]           sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:11    862s]           misc counts      : r=1, pp=0
[06/04 00:03:11    862s]           cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:11    862s]           cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:11    862s]           sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:11    862s]           wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
[06/04 00:03:11    862s]           wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
[06/04 00:03:11    862s]           hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
[06/04 00:03:11    862s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[06/04 00:03:11    862s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[06/04 00:03:11    862s]           Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:11    862s]           Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
[06/04 00:03:11    862s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[06/04 00:03:11    862s]            Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:11    862s]          Logics: XMD: 1 
[06/04 00:03:11    862s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 10779170293597991259 14301823164705766976
[06/04 00:03:11    862s]       Approximately balancing, wire and cell delays, iteration 1 done.
[06/04 00:03:11    862s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:03:11    862s]     Approximately balancing done.
[06/04 00:03:11    862s]     Clock DAG stats after 'Approximately balancing step':
[06/04 00:03:11    862s]       cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:11    862s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:11    862s]       misc counts      : r=1, pp=0
[06/04 00:03:11    862s]       cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:11    862s]       cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:11    862s]       sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:11    862s]       wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
[06/04 00:03:11    862s]       wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
[06/04 00:03:11    862s]       hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
[06/04 00:03:11    862s]     Clock DAG net violations after 'Approximately balancing step': none
[06/04 00:03:11    862s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[06/04 00:03:11    862s]       Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:11    862s]       Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
[06/04 00:03:11    862s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[06/04 00:03:11    862s]        Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:11    862s]      Logics: XMD: 1 
[06/04 00:03:11    862s]     Clock DAG hash after 'Approximately balancing step': 10779170293597991259 14301823164705766976
[06/04 00:03:11    862s]     Clock DAG hash after 'Approximately balancing step': 10779170293597991259 14301823164705766976
[06/04 00:03:11    862s]     Primary reporting skew groups after 'Approximately balancing step':
[06/04 00:03:11    862s]       skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
[06/04 00:03:11    862s]           min path sink: Top_in/data_1_r_reg[36]/CK
[06/04 00:03:11    862s]           max path sink: Top_in/Buffer/data_buffer_reg[997]/CK
[06/04 00:03:11    862s]     Skew group summary after 'Approximately balancing step':
[06/04 00:03:11    862s]       skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
[06/04 00:03:11    862s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:11    862s]   Approximately balancing step done. (took cpu=0:00:00.3 real=0:00:00.3)
[06/04 00:03:11    862s]   Fixing clock tree overload...
[06/04 00:03:11    862s]     Clock DAG hash before 'Fixing clock tree overload': 10779170293597991259 14301823164705766976
[06/04 00:03:11    862s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[06/04 00:03:11    862s]     Clock DAG stats after 'Fixing clock tree overload':
[06/04 00:03:11    862s]       cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:11    862s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:11    862s]       misc counts      : r=1, pp=0
[06/04 00:03:11    862s]       cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:11    862s]       cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:11    862s]       sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:11    862s]       wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
[06/04 00:03:11    862s]       wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
[06/04 00:03:11    862s]       hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
[06/04 00:03:11    862s]     Clock DAG net violations after 'Fixing clock tree overload': none
[06/04 00:03:11    862s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[06/04 00:03:11    862s]       Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:11    862s]       Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
[06/04 00:03:11    862s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[06/04 00:03:11    862s]        Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:11    862s]      Logics: XMD: 1 
[06/04 00:03:11    862s]     Clock DAG hash after 'Fixing clock tree overload': 10779170293597991259 14301823164705766976
[06/04 00:03:11    862s]     Clock DAG hash after 'Fixing clock tree overload': 10779170293597991259 14301823164705766976
[06/04 00:03:11    862s]     Primary reporting skew groups after 'Fixing clock tree overload':
[06/04 00:03:11    862s]       skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
[06/04 00:03:11    862s]           min path sink: Top_in/data_1_r_reg[36]/CK
[06/04 00:03:11    862s]           max path sink: Top_in/Buffer/data_buffer_reg[997]/CK
[06/04 00:03:11    862s]     Skew group summary after 'Fixing clock tree overload':
[06/04 00:03:11    862s]       skew_group clk/func_mode: insertion delay [min=1.577, max=1.631], skew [0.054 vs 0.134]
[06/04 00:03:11    862s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:11    862s]   Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:03:11    862s]   Approximately balancing paths...
[06/04 00:03:11    862s]     Clock DAG hash before 'Approximately balancing paths': 10779170293597991259 14301823164705766976
[06/04 00:03:11    862s]     Added 0 buffers.
[06/04 00:03:12    862s]     Clock DAG stats after 'Approximately balancing paths':
[06/04 00:03:12    862s]       cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:12    862s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:12    862s]       misc counts      : r=1, pp=0
[06/04 00:03:12    862s]       cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:12    862s]       cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:12    862s]       sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:12    862s]       wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
[06/04 00:03:12    862s]       wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
[06/04 00:03:12    862s]       hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
[06/04 00:03:12    862s]     Clock DAG net violations after 'Approximately balancing paths': none
[06/04 00:03:12    862s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[06/04 00:03:12    862s]       Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:12    862s]       Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
[06/04 00:03:12    862s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[06/04 00:03:12    862s]        Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:12    862s]      Logics: XMD: 1 
[06/04 00:03:12    862s]     Clock DAG hash after 'Approximately balancing paths': 10779170293597991259 14301823164705766976
[06/04 00:03:12    862s]     Clock DAG hash after 'Approximately balancing paths': 10779170293597991259 14301823164705766976
[06/04 00:03:12    862s]     Primary reporting skew groups after 'Approximately balancing paths':
[06/04 00:03:12    862s]       skew_group clk/func_mode: insertion delay [min=1.577, max=1.631, avg=1.606, sd=0.011], skew [0.054 vs 0.134], 100% {1.577, 1.631} (wid=0.085 ws=0.034) (gid=1.567 gs=0.054)
[06/04 00:03:12    862s]           min path sink: Top_in/data_1_r_reg[36]/CK
[06/04 00:03:12    862s]           max path sink: Top_in/Buffer/data_buffer_reg[997]/CK
[06/04 00:03:12    862s]     Skew group summary after 'Approximately balancing paths':
[06/04 00:03:12    862s]       skew_group clk/func_mode: insertion delay [min=1.577, max=1.631, avg=1.606, sd=0.011], skew [0.054 vs 0.134], 100% {1.577, 1.631} (wid=0.085 ws=0.034) (gid=1.567 gs=0.054)
[06/04 00:03:12    862s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:12    862s]   Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:03:12    862s]   Stage::Balancing done. (took cpu=0:00:01.9 real=0:00:01.9)
[06/04 00:03:12    862s]   Stage::Polishing...
[06/04 00:03:12    862s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_worst.
[06/04 00:03:12    862s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[06/04 00:03:12    862s]   Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/04 00:03:12    862s]   Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[06/04 00:03:12    862s]   Clock DAG stats before polishing:
[06/04 00:03:12    862s]     cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:12    862s]     sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:12    862s]     misc counts      : r=1, pp=0
[06/04 00:03:12    862s]     cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:12    862s]     cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:12    862s]     sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:12    862s]     wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
[06/04 00:03:12    862s]     wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
[06/04 00:03:12    862s]     hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
[06/04 00:03:12    862s]   Clock DAG net violations before polishing: none
[06/04 00:03:12    862s]   Clock DAG primary half-corner transition distribution before polishing:
[06/04 00:03:12    862s]     Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:12    862s]     Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
[06/04 00:03:12    862s]   Clock DAG library cell distribution before polishing {count}:
[06/04 00:03:12    862s]      Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:12    862s]    Logics: XMD: 1 
[06/04 00:03:12    862s]   Clock DAG hash before polishing: 10779170293597991259 14301823164705766976
[06/04 00:03:12    862s]   Clock DAG hash before polishing: 10779170293597991259 14301823164705766976
[06/04 00:03:12    862s]   Primary reporting skew groups before polishing:
[06/04 00:03:12    862s]     skew_group clk/func_mode: insertion delay [min=1.575, max=1.631], skew [0.055 vs 0.134]
[06/04 00:03:12    862s]         min path sink: Top_in/data_1_r_reg[36]/CK
[06/04 00:03:12    862s]         max path sink: Top_in/Buffer/data_buffer_reg[997]/CK
[06/04 00:03:12    862s]   Skew group summary before polishing:
[06/04 00:03:12    862s]     skew_group clk/func_mode: insertion delay [min=1.575, max=1.631], skew [0.055 vs 0.134]
[06/04 00:03:12    862s]   Merging balancing drivers for power...
[06/04 00:03:12    862s]     Clock DAG hash before 'Merging balancing drivers for power': 10779170293597991259 14301823164705766976
[06/04 00:03:12    862s]     Tried: 76 Succeeded: 0
[06/04 00:03:12    862s]     Clock DAG stats after 'Merging balancing drivers for power':
[06/04 00:03:12    862s]       cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:12    862s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:12    862s]       misc counts      : r=1, pp=0
[06/04 00:03:12    862s]       cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:12    862s]       cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:12    862s]       sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:12    862s]       wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
[06/04 00:03:12    862s]       wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
[06/04 00:03:12    862s]       hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
[06/04 00:03:12    862s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[06/04 00:03:12    862s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[06/04 00:03:12    862s]       Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:12    862s]       Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
[06/04 00:03:12    862s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[06/04 00:03:12    862s]        Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:12    862s]      Logics: XMD: 1 
[06/04 00:03:12    862s]     Clock DAG hash after 'Merging balancing drivers for power': 10779170293597991259 14301823164705766976
[06/04 00:03:12    862s]     Clock DAG hash after 'Merging balancing drivers for power': 10779170293597991259 14301823164705766976
[06/04 00:03:12    862s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[06/04 00:03:12    862s]       skew_group clk/func_mode: insertion delay [min=1.575, max=1.631], skew [0.055 vs 0.134]
[06/04 00:03:12    862s]           min path sink: Top_in/data_1_r_reg[36]/CK
[06/04 00:03:12    862s]           max path sink: Top_in/Buffer/data_buffer_reg[997]/CK
[06/04 00:03:12    862s]     Skew group summary after 'Merging balancing drivers for power':
[06/04 00:03:12    862s]       skew_group clk/func_mode: insertion delay [min=1.575, max=1.631], skew [0.055 vs 0.134]
[06/04 00:03:12    862s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:12    862s]   Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:03:12    862s]   Improving clock skew...
[06/04 00:03:12    862s]     Clock DAG hash before 'Improving clock skew': 10779170293597991259 14301823164705766976
[06/04 00:03:12    862s]     Clock DAG stats after 'Improving clock skew':
[06/04 00:03:12    862s]       cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:12    862s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:12    862s]       misc counts      : r=1, pp=0
[06/04 00:03:12    862s]       cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:12    862s]       cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:12    862s]       sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:12    862s]       wire capacitance : top=0.000pF, trunk=0.736pF, leaf=4.279pF, total=5.015pF
[06/04 00:03:12    862s]       wire lengths     : top=0.000um, trunk=5543.758um, leaf=29121.654um, total=34665.412um
[06/04 00:03:12    862s]       hp wire lengths  : top=0.000um, trunk=5366.280um, leaf=9708.240um, total=15074.520um
[06/04 00:03:12    862s]     Clock DAG net violations after 'Improving clock skew': none
[06/04 00:03:12    862s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[06/04 00:03:12    862s]       Trunk : target=0.222ns count=30 avg=0.176ns sd=0.038ns min=0.000ns max=0.218ns {1 <= 0.133ns, 16 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:12    862s]       Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 23 <= 0.200ns, 21 <= 0.211ns, 1 <= 0.222ns}
[06/04 00:03:12    862s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[06/04 00:03:12    862s]        Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:12    862s]      Logics: XMD: 1 
[06/04 00:03:12    862s]     Clock DAG hash after 'Improving clock skew': 10779170293597991259 14301823164705766976
[06/04 00:03:12    862s]     Clock DAG hash after 'Improving clock skew': 10779170293597991259 14301823164705766976
[06/04 00:03:12    862s]     Primary reporting skew groups after 'Improving clock skew':
[06/04 00:03:12    862s]       skew_group clk/func_mode: insertion delay [min=1.575, max=1.631, avg=1.606, sd=0.011], skew [0.055 vs 0.134], 100% {1.575, 1.631} (wid=0.085 ws=0.034) (gid=1.567 gs=0.055)
[06/04 00:03:12    862s]           min path sink: Top_in/data_1_r_reg[36]/CK
[06/04 00:03:12    862s]           max path sink: Top_in/Buffer/data_buffer_reg[997]/CK
[06/04 00:03:12    862s]     Skew group summary after 'Improving clock skew':
[06/04 00:03:12    862s]       skew_group clk/func_mode: insertion delay [min=1.575, max=1.631, avg=1.606, sd=0.011], skew [0.055 vs 0.134], 100% {1.575, 1.631} (wid=0.085 ws=0.034) (gid=1.567 gs=0.055)
[06/04 00:03:12    862s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:12    862s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:03:12    862s]   Moving gates to reduce wire capacitance...
[06/04 00:03:12    862s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 10779170293597991259 14301823164705766976
[06/04 00:03:12    862s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[06/04 00:03:12    862s]     Iteration 1...
[06/04 00:03:12    862s]       Artificially removing short and long paths...
[06/04 00:03:12    862s]         Clock DAG hash before 'Artificially removing short and long paths': 10779170293597991259 14301823164705766976
[06/04 00:03:12    862s]         For skew_group clk/func_mode target band (1.575, 1.631)
[06/04 00:03:12    862s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:12    862s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:03:12    862s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[06/04 00:03:12    862s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 10779170293597991259 14301823164705766976
[06/04 00:03:12    862s]         Legalizer releasing space for clock trees
[06/04 00:03:12    864s]         Legalizing clock trees...
[06/04 00:03:12    864s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[06/04 00:03:12    864s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:03:12    864s]         Legalizer API calls during this step: 496 succeeded with high effort: 496 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:12    864s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:01.4 real=0:00:00.5)
[06/04 00:03:12    864s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[06/04 00:03:12    864s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 11904681947579333317 8492141677790042838
[06/04 00:03:12    864s]         Moving gates: 
[06/04 00:03:12    864s]         Legalizer releasing space for clock trees
[06/04 00:03:13    864s]         ...20% ...40% ...60% ...80% Legalizing clock trees...
[06/04 00:03:13    867s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[06/04 00:03:13    867s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:03:13    867s]         ...100% 
[06/04 00:03:13    867s]         Legalizer API calls during this step: 1022 succeeded with high effort: 1022 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:13    867s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:03.3 real=0:00:00.7)
[06/04 00:03:13    867s]     Iteration 1 done.
[06/04 00:03:13    867s]     Iteration 2...
[06/04 00:03:13    867s]       Artificially removing short and long paths...
[06/04 00:03:13    867s]         Clock DAG hash before 'Artificially removing short and long paths': 17750125085627997396 12813782691524991175
[06/04 00:03:13    867s]         For skew_group clk/func_mode target band (1.569, 1.628)
[06/04 00:03:13    867s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:13    867s]       Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:03:13    867s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[06/04 00:03:13    867s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 17750125085627997396 12813782691524991175
[06/04 00:03:13    867s]         Legalizer releasing space for clock trees
[06/04 00:03:14    868s]         Legalizing clock trees...
[06/04 00:03:14    868s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[06/04 00:03:14    868s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:03:14    868s]         Legalizer API calls during this step: 440 succeeded with high effort: 440 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:14    868s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:01.2 real=0:00:00.4)
[06/04 00:03:14    868s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[06/04 00:03:14    868s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 16582849366612460691 6708213838310337040
[06/04 00:03:14    868s]         Moving gates: 
[06/04 00:03:14    868s]         Legalizer releasing space for clock trees
[06/04 00:03:14    869s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[06/04 00:03:15    872s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[06/04 00:03:15    872s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:03:15    872s]         100% 
[06/04 00:03:15    872s]         Legalizer API calls during this step: 1022 succeeded with high effort: 1022 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:15    872s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:03.2 real=0:00:00.9)
[06/04 00:03:15    872s]     Iteration 2 done.
[06/04 00:03:15    872s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[06/04 00:03:15    872s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[06/04 00:03:15    872s]       cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:15    872s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:15    872s]       misc counts      : r=1, pp=0
[06/04 00:03:15    872s]       cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:15    872s]       cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:15    872s]       sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:15    872s]       wire capacitance : top=0.000pF, trunk=0.661pF, leaf=4.269pF, total=4.930pF
[06/04 00:03:15    872s]       wire lengths     : top=0.000um, trunk=4984.538um, leaf=29046.503um, total=34031.041um
[06/04 00:03:15    872s]       hp wire lengths  : top=0.000um, trunk=4981.600um, leaf=9817.390um, total=14798.990um
[06/04 00:03:15    872s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[06/04 00:03:15    872s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[06/04 00:03:15    872s]       Trunk : target=0.222ns count=30 avg=0.174ns sd=0.038ns min=0.000ns max=0.217ns {1 <= 0.133ns, 18 <= 0.178ns, 3 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:15    872s]       Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.208ns {0 <= 0.133ns, 0 <= 0.178ns, 22 <= 0.200ns, 23 <= 0.211ns, 0 <= 0.222ns}
[06/04 00:03:15    872s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[06/04 00:03:15    872s]        Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:15    872s]      Logics: XMD: 1 
[06/04 00:03:15    872s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 7628039342707128381 13431936733523622758
[06/04 00:03:15    872s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 7628039342707128381 13431936733523622758
[06/04 00:03:15    872s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[06/04 00:03:15    872s]       skew_group clk/func_mode: insertion delay [min=1.570, max=1.622, avg=1.601, sd=0.011], skew [0.052 vs 0.134], 100% {1.570, 1.622} (wid=0.085 ws=0.034) (gid=1.559 gs=0.058)
[06/04 00:03:15    872s]           min path sink: Top_in/weight_1_r_reg[20]/CK
[06/04 00:03:15    872s]           max path sink: Top_in/data_2_r_reg[19]/CK
[06/04 00:03:15    872s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[06/04 00:03:15    872s]       skew_group clk/func_mode: insertion delay [min=1.570, max=1.622, avg=1.601, sd=0.011], skew [0.052 vs 0.134], 100% {1.570, 1.622} (wid=0.085 ws=0.034) (gid=1.559 gs=0.058)
[06/04 00:03:15    872s]     Legalizer API calls during this step: 2980 succeeded with high effort: 2980 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:15    872s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:09.4 real=0:00:02.8)
[06/04 00:03:15    872s]   Reducing clock tree power 3...
[06/04 00:03:15    872s]     Clock DAG hash before 'Reducing clock tree power 3': 7628039342707128381 13431936733523622758
[06/04 00:03:15    872s]     Artificially removing short and long paths...
[06/04 00:03:15    872s]       Clock DAG hash before 'Artificially removing short and long paths': 7628039342707128381 13431936733523622758
[06/04 00:03:15    872s]       For skew_group clk/func_mode target band (1.570, 1.622)
[06/04 00:03:15    872s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:15    872s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:03:15    872s]     Initial gate capacitance is (rise=9.989pF fall=9.989pF).
[06/04 00:03:15    872s]     Resizing gates: 
[06/04 00:03:15    872s]     Legalizer releasing space for clock trees
[06/04 00:03:15    872s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[06/04 00:03:15    872s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[06/04 00:03:15    872s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:03:15    872s]     100% 
[06/04 00:03:15    872s]     Clock DAG stats after 'Reducing clock tree power 3':
[06/04 00:03:15    872s]       cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:15    872s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:15    872s]       misc counts      : r=1, pp=0
[06/04 00:03:15    872s]       cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:15    872s]       cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:15    872s]       sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:15    872s]       wire capacitance : top=0.000pF, trunk=0.661pF, leaf=4.269pF, total=4.930pF
[06/04 00:03:15    872s]       wire lengths     : top=0.000um, trunk=4984.538um, leaf=29046.503um, total=34031.041um
[06/04 00:03:15    872s]       hp wire lengths  : top=0.000um, trunk=4981.600um, leaf=9817.390um, total=14798.990um
[06/04 00:03:15    872s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[06/04 00:03:15    872s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[06/04 00:03:15    872s]       Trunk : target=0.222ns count=30 avg=0.174ns sd=0.038ns min=0.000ns max=0.217ns {1 <= 0.133ns, 18 <= 0.178ns, 3 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:15    872s]       Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.208ns {0 <= 0.133ns, 0 <= 0.178ns, 22 <= 0.200ns, 23 <= 0.211ns, 0 <= 0.222ns}
[06/04 00:03:15    873s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[06/04 00:03:15    873s]        Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:15    873s]      Logics: XMD: 1 
[06/04 00:03:15    873s]     Clock DAG hash after 'Reducing clock tree power 3': 7628039342707128381 13431936733523622758
[06/04 00:03:15    873s]     Clock DAG hash after 'Reducing clock tree power 3': 7628039342707128381 13431936733523622758
[06/04 00:03:15    873s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[06/04 00:03:15    873s]       skew_group clk/func_mode: insertion delay [min=1.570, max=1.622, avg=1.601, sd=0.011], skew [0.052 vs 0.134], 100% {1.570, 1.622} (wid=0.085 ws=0.034) (gid=1.559 gs=0.058)
[06/04 00:03:15    873s]           min path sink: Top_in/weight_1_r_reg[20]/CK
[06/04 00:03:15    873s]           max path sink: Top_in/data_2_r_reg[19]/CK
[06/04 00:03:15    873s]     Skew group summary after 'Reducing clock tree power 3':
[06/04 00:03:15    873s]       skew_group clk/func_mode: insertion delay [min=1.570, max=1.622, avg=1.601, sd=0.011], skew [0.052 vs 0.134], 100% {1.570, 1.622} (wid=0.085 ws=0.034) (gid=1.559 gs=0.058)
[06/04 00:03:15    873s]     Legalizer API calls during this step: 146 succeeded with high effort: 146 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:15    873s]   Reducing clock tree power 3 done. (took cpu=0:00:00.8 real=0:00:00.3)
[06/04 00:03:15    873s]   Improving insertion delay...
[06/04 00:03:15    873s]     Clock DAG hash before 'Improving insertion delay': 7628039342707128381 13431936733523622758
[06/04 00:03:15    873s]     Clock DAG stats after 'Improving insertion delay':
[06/04 00:03:15    873s]       cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:15    873s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:15    873s]       misc counts      : r=1, pp=0
[06/04 00:03:15    873s]       cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:15    873s]       cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:15    873s]       sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:15    873s]       wire capacitance : top=0.000pF, trunk=0.661pF, leaf=4.269pF, total=4.930pF
[06/04 00:03:15    873s]       wire lengths     : top=0.000um, trunk=4984.538um, leaf=29046.503um, total=34031.041um
[06/04 00:03:15    873s]       hp wire lengths  : top=0.000um, trunk=4981.600um, leaf=9817.390um, total=14798.990um
[06/04 00:03:15    873s]     Clock DAG net violations after 'Improving insertion delay': none
[06/04 00:03:15    873s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[06/04 00:03:15    873s]       Trunk : target=0.222ns count=30 avg=0.174ns sd=0.038ns min=0.000ns max=0.217ns {1 <= 0.133ns, 18 <= 0.178ns, 3 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:15    873s]       Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.208ns {0 <= 0.133ns, 0 <= 0.178ns, 22 <= 0.200ns, 23 <= 0.211ns, 0 <= 0.222ns}
[06/04 00:03:15    873s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[06/04 00:03:15    873s]        Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:15    873s]      Logics: XMD: 1 
[06/04 00:03:15    873s]     Clock DAG hash after 'Improving insertion delay': 7628039342707128381 13431936733523622758
[06/04 00:03:15    873s]     Clock DAG hash after 'Improving insertion delay': 7628039342707128381 13431936733523622758
[06/04 00:03:15    873s]     Primary reporting skew groups after 'Improving insertion delay':
[06/04 00:03:15    873s]       skew_group clk/func_mode: insertion delay [min=1.570, max=1.622, avg=1.601, sd=0.011], skew [0.052 vs 0.134], 100% {1.570, 1.622} (wid=0.085 ws=0.034) (gid=1.559 gs=0.058)
[06/04 00:03:15    873s]           min path sink: Top_in/weight_1_r_reg[20]/CK
[06/04 00:03:15    873s]           max path sink: Top_in/data_2_r_reg[19]/CK
[06/04 00:03:15    873s]     Skew group summary after 'Improving insertion delay':
[06/04 00:03:15    873s]       skew_group clk/func_mode: insertion delay [min=1.570, max=1.622, avg=1.601, sd=0.011], skew [0.052 vs 0.134], 100% {1.570, 1.622} (wid=0.085 ws=0.034) (gid=1.559 gs=0.058)
[06/04 00:03:15    873s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:15    873s]   Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:03:15    873s]   Wire Opt OverFix...
[06/04 00:03:15    873s]     Clock DAG hash before 'Wire Opt OverFix': 7628039342707128381 13431936733523622758
[06/04 00:03:15    873s]     Wire Reduction extra effort...
[06/04 00:03:15    873s]       Clock DAG hash before 'Wire Reduction extra effort': 7628039342707128381 13431936733523622758
[06/04 00:03:15    873s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[06/04 00:03:15    873s]       Artificially removing short and long paths...
[06/04 00:03:15    873s]         Clock DAG hash before 'Artificially removing short and long paths': 7628039342707128381 13431936733523622758
[06/04 00:03:15    873s]         For skew_group clk/func_mode target band (1.570, 1.622)
[06/04 00:03:15    873s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:15    873s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:03:15    873s]       Global shorten wires A0...
[06/04 00:03:15    873s]         Clock DAG hash before 'Global shorten wires A0': 7628039342707128381 13431936733523622758
[06/04 00:03:15    873s]         Legalizer API calls during this step: 118 succeeded with high effort: 118 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:15    873s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:03:15    873s]       Move For Wirelength - core...
[06/04 00:03:15    873s]         Clock DAG hash before 'Move For Wirelength - core': 7628039342707128381 13431936733523622758
[06/04 00:03:16    873s]         Move for wirelength. considered=75, filtered=75, permitted=73, cannotCompute=5, computed=68, moveTooSmall=128, resolved=0, predictFail=14, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=50, ignoredLeafDriver=0, worse=93, accepted=23
[06/04 00:03:16    873s]         Max accepted move=145.060um, total accepted move=722.440um, average move=31.410um
[06/04 00:03:16    874s]         Move for wirelength. considered=75, filtered=75, permitted=73, cannotCompute=6, computed=67, moveTooSmall=132, resolved=0, predictFail=15, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=46, ignoredLeafDriver=0, worse=124, accepted=7
[06/04 00:03:16    874s]         Max accepted move=32.560um, total accepted move=190.160um, average move=27.165um
[06/04 00:03:16    874s]         Move for wirelength. considered=75, filtered=75, permitted=73, cannotCompute=6, computed=67, moveTooSmall=130, resolved=0, predictFail=15, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=51, ignoredLeafDriver=0, worse=132, accepted=3
[06/04 00:03:16    874s]         Max accepted move=27.280um, total accepted move=74.340um, average move=24.780um
[06/04 00:03:16    874s]         Legalizer API calls during this step: 581 succeeded with high effort: 581 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:16    874s]       Move For Wirelength - core done. (took cpu=0:00:01.2 real=0:00:01.2)
[06/04 00:03:16    874s]       Global shorten wires A1...
[06/04 00:03:16    874s]         Clock DAG hash before 'Global shorten wires A1': 738370947447560483 8448959593929633136
[06/04 00:03:16    874s]         Legalizer API calls during this step: 120 succeeded with high effort: 120 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:16    874s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:03:16    874s]       Move For Wirelength - core...
[06/04 00:03:16    874s]         Clock DAG hash before 'Move For Wirelength - core': 4156285818532976868 11858647900917380407
[06/04 00:03:16    874s]         Move for wirelength. considered=75, filtered=75, permitted=73, cannotCompute=73, computed=0, moveTooSmall=85, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[06/04 00:03:16    874s]         Max accepted move=0.000um, total accepted move=0.000um
[06/04 00:03:16    874s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:16    874s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:03:16    874s]       Global shorten wires B...
[06/04 00:03:16    874s]         Clock DAG hash before 'Global shorten wires B': 4156285818532976868 11858647900917380407
[06/04 00:03:17    874s]         Legalizer API calls during this step: 301 succeeded with high effort: 301 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:17    874s]       Global shorten wires B done. (took cpu=0:00:00.3 real=0:00:00.3)
[06/04 00:03:17    874s]       Move For Wirelength - branch...
[06/04 00:03:17    874s]         Clock DAG hash before 'Move For Wirelength - branch': 13920754470272768791 4551553371559247052
[06/04 00:03:17    874s]         Move for wirelength. considered=75, filtered=75, permitted=73, cannotCompute=0, computed=73, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=72, accepted=1
[06/04 00:03:17    874s]         Max accepted move=0.620um, total accepted move=0.620um, average move=0.620um
[06/04 00:03:17    874s]         Move for wirelength. considered=75, filtered=75, permitted=73, cannotCompute=72, computed=1, moveTooSmall=0, resolved=0, predictFail=85, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[06/04 00:03:17    874s]         Max accepted move=0.000um, total accepted move=0.000um
[06/04 00:03:17    874s]         Legalizer API calls during this step: 74 succeeded with high effort: 74 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:17    874s]       Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:03:17    874s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[06/04 00:03:17    875s]       Clock DAG stats after 'Wire Reduction extra effort':
[06/04 00:03:17    875s]         cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:17    875s]         sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:17    875s]         misc counts      : r=1, pp=0
[06/04 00:03:17    875s]         cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:17    875s]         cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:17    875s]         sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:17    875s]         wire capacitance : top=0.000pF, trunk=0.638pF, leaf=4.253pF, total=4.891pF
[06/04 00:03:17    875s]         wire lengths     : top=0.000um, trunk=4800.249um, leaf=28925.385um, total=33725.634um
[06/04 00:03:17    875s]         hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9792.110um, total=14569.430um
[06/04 00:03:17    875s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[06/04 00:03:17    875s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[06/04 00:03:17    875s]         Trunk : target=0.222ns count=30 avg=0.173ns sd=0.040ns min=0.000ns max=0.217ns {2 <= 0.133ns, 14 <= 0.178ns, 6 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:17    875s]         Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.209ns {0 <= 0.133ns, 0 <= 0.178ns, 22 <= 0.200ns, 23 <= 0.211ns, 0 <= 0.222ns}
[06/04 00:03:17    875s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[06/04 00:03:17    875s]          Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:17    875s]        Logics: XMD: 1 
[06/04 00:03:17    875s]       Clock DAG hash after 'Wire Reduction extra effort': 1878918433555996147 14812928048248614568
[06/04 00:03:17    875s]       Clock DAG hash after 'Wire Reduction extra effort': 1878918433555996147 14812928048248614568
[06/04 00:03:17    875s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[06/04 00:03:17    875s]         skew_group clk/func_mode: insertion delay [min=1.574, max=1.625, avg=1.599, sd=0.009], skew [0.051 vs 0.134], 100% {1.574, 1.625} (wid=0.086 ws=0.040) (gid=1.561 gs=0.056)
[06/04 00:03:17    875s]             min path sink: Top_in/weight_1_r_reg[20]/CK
[06/04 00:03:17    875s]             max path sink: Top_in/data_2_r_reg[17]/CK
[06/04 00:03:17    875s]       Skew group summary after 'Wire Reduction extra effort':
[06/04 00:03:17    875s]         skew_group clk/func_mode: insertion delay [min=1.574, max=1.625, avg=1.599, sd=0.009], skew [0.051 vs 0.134], 100% {1.574, 1.625} (wid=0.086 ws=0.040) (gid=1.561 gs=0.056)
[06/04 00:03:17    875s]       Legalizer API calls during this step: 1194 succeeded with high effort: 1194 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:17    875s]     Wire Reduction extra effort done. (took cpu=0:00:02.0 real=0:00:02.0)
[06/04 00:03:17    875s]     Optimizing orientation...
[06/04 00:03:17    875s]     FlipOpt...
[06/04 00:03:17    875s]     Disconnecting clock tree from netlist...
[06/04 00:03:17    875s]     Disconnecting clock tree from netlist done.
[06/04 00:03:17    875s]     Performing Single Threaded FlipOpt
[06/04 00:03:17    875s]     Optimizing orientation on clock cells...
[06/04 00:03:17    875s]       Orientation Wirelength Optimization: Attempted = 76 , Succeeded = 4 , Constraints Broken = 69 , CannotMove = 3 , Illegal = 0 , Other = 0
[06/04 00:03:17    875s]     Optimizing orientation on clock cells done.
[06/04 00:03:17    875s]     Resynthesising clock tree into netlist...
[06/04 00:03:17    875s]       Reset timing graph...
[06/04 00:03:17    875s] Ignoring AAE DB Resetting ...
[06/04 00:03:17    875s]       Reset timing graph done.
[06/04 00:03:17    875s]     Resynthesising clock tree into netlist done.
[06/04 00:03:17    875s]     FlipOpt done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 00:03:17    875s]     Optimizing orientation done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 00:03:17    875s] End AAE Lib Interpolated Model. (MEM=4365.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 00:03:17    875s]     Clock DAG stats after 'Wire Opt OverFix':
[06/04 00:03:17    875s]       cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:17    875s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:17    875s]       misc counts      : r=1, pp=0
[06/04 00:03:17    875s]       cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:17    875s]       cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:17    875s]       sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:17    875s]       wire capacitance : top=0.000pF, trunk=0.639pF, leaf=4.249pF, total=4.888pF
[06/04 00:03:17    875s]       wire lengths     : top=0.000um, trunk=4809.549um, leaf=28891.645um, total=33701.194um
[06/04 00:03:17    875s]       hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9792.110um, total=14569.430um
[06/04 00:03:17    875s]     Clock DAG net violations after 'Wire Opt OverFix': none
[06/04 00:03:17    875s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[06/04 00:03:17    875s]       Trunk : target=0.222ns count=30 avg=0.173ns sd=0.040ns min=0.000ns max=0.217ns {2 <= 0.133ns, 14 <= 0.178ns, 6 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:17    875s]       Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.209ns {0 <= 0.133ns, 0 <= 0.178ns, 22 <= 0.200ns, 23 <= 0.211ns, 0 <= 0.222ns}
[06/04 00:03:17    875s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[06/04 00:03:17    875s]        Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:17    875s]      Logics: XMD: 1 
[06/04 00:03:17    875s]     Clock DAG hash after 'Wire Opt OverFix': 5551912347825482194 3496469338016485601
[06/04 00:03:17    875s]     Clock DAG hash after 'Wire Opt OverFix': 5551912347825482194 3496469338016485601
[06/04 00:03:17    875s]     Primary reporting skew groups after 'Wire Opt OverFix':
[06/04 00:03:17    875s]       skew_group clk/func_mode: insertion delay [min=1.574, max=1.625, avg=1.599, sd=0.009], skew [0.050 vs 0.134], 100% {1.574, 1.625} (wid=0.086 ws=0.040) (gid=1.561 gs=0.056)
[06/04 00:03:17    875s]           min path sink: Top_in/weight_1_r_reg[20]/CK
[06/04 00:03:17    875s]           max path sink: Top_in/data_2_r_reg[17]/CK
[06/04 00:03:17    875s]     Skew group summary after 'Wire Opt OverFix':
[06/04 00:03:17    875s]       skew_group clk/func_mode: insertion delay [min=1.574, max=1.625, avg=1.599, sd=0.009], skew [0.050 vs 0.134], 100% {1.574, 1.625} (wid=0.086 ws=0.040) (gid=1.561 gs=0.056)
[06/04 00:03:17    875s]     Legalizer API calls during this step: 1194 succeeded with high effort: 1194 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:17    875s]   Wire Opt OverFix done. (took cpu=0:00:02.5 real=0:00:02.3)
[06/04 00:03:17    875s]   Total capacitance is (rise=14.877pF fall=14.877pF), of which (rise=4.888pF fall=4.888pF) is wire, and (rise=9.989pF fall=9.989pF) is gate.
[06/04 00:03:17    875s]   Stage::Polishing done. (took cpu=0:00:13.3 real=0:00:05.8)
[06/04 00:03:17    875s]   Stage::Updating netlist...
[06/04 00:03:17    875s]   Reset timing graph...
[06/04 00:03:17    875s] Ignoring AAE DB Resetting ...
[06/04 00:03:17    875s]   Reset timing graph done.
[06/04 00:03:17    875s]   Setting non-default rules before calling refine place.
[06/04 00:03:17    875s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[06/04 00:03:17    875s]   Leaving CCOpt scope - Cleaning up placement interface...
[06/04 00:03:17    875s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4365.5M, EPOCH TIME: 1717430597.932860
[06/04 00:03:17    875s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.031, MEM:4052.5M, EPOCH TIME: 1717430597.963719
[06/04 00:03:17    875s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[06/04 00:03:17    875s]   Leaving CCOpt scope - ClockRefiner...
[06/04 00:03:17    875s]   Assigned high priority to 73 instances.
[06/04 00:03:17    875s]   Soft fixed 74 clock instances.
[06/04 00:03:17    875s]   Performing Clock Only Refine Place.
[06/04 00:03:17    875s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[06/04 00:03:17    875s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4052.5M, EPOCH TIME: 1717430597.991170
[06/04 00:03:17    875s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4052.5M, EPOCH TIME: 1717430597.991414
[06/04 00:03:17    875s] z: 2, totalTracks: 1
[06/04 00:03:17    875s] z: 4, totalTracks: 1
[06/04 00:03:17    875s] z: 6, totalTracks: 1
[06/04 00:03:17    875s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:03:18    875s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4052.5M, EPOCH TIME: 1717430598.008665
[06/04 00:03:18    875s] Info: 73 insts are soft-fixed.
[06/04 00:03:18    875s] 
[06/04 00:03:18    875s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:03:18    875s] OPERPROF:       Starting CMU at level 4, MEM:4148.5M, EPOCH TIME: 1717430598.038237
[06/04 00:03:18    875s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.007, MEM:4180.5M, EPOCH TIME: 1717430598.045290
[06/04 00:03:18    875s] 
[06/04 00:03:18    875s] Bad Lib Cell Checking (CMU) is done! (0)
[06/04 00:03:18    875s] Info: 73 insts are soft-fixed.
[06/04 00:03:18    875s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.041, MEM:4052.5M, EPOCH TIME: 1717430598.049267
[06/04 00:03:18    875s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4052.5M, EPOCH TIME: 1717430598.049395
[06/04 00:03:18    875s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.004, MEM:4052.5M, EPOCH TIME: 1717430598.053258
[06/04 00:03:18    875s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=4052.5MB).
[06/04 00:03:18    875s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.066, MEM:4052.5M, EPOCH TIME: 1717430598.057325
[06/04 00:03:18    875s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.066, MEM:4052.5M, EPOCH TIME: 1717430598.057434
[06/04 00:03:18    875s] TDRefine: refinePlace mode is spiral
[06/04 00:03:18    875s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31065.7
[06/04 00:03:18    875s] OPERPROF: Starting RefinePlace at level 1, MEM:4052.5M, EPOCH TIME: 1717430598.057596
[06/04 00:03:18    875s] *** Starting refinePlace (0:14:36 mem=4052.5M) ***
[06/04 00:03:18    875s] Total net bbox length = 3.667e+05 (1.743e+05 1.924e+05) (ext = 1.716e+04)
[06/04 00:03:18    875s] 
[06/04 00:03:18    875s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:03:18    875s] Info: 73 insts are soft-fixed.
[06/04 00:03:18    875s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/04 00:03:18    875s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/04 00:03:18    875s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/04 00:03:18    875s] (I)      Default pattern map key = CHIP_default.
[06/04 00:03:18    875s] (I)      Default pattern map key = CHIP_default.
[06/04 00:03:18    875s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4052.5M, EPOCH TIME: 1717430598.092618
[06/04 00:03:18    875s] Starting refinePlace ...
[06/04 00:03:18    875s] (I)      Default pattern map key = CHIP_default.
[06/04 00:03:18    875s] One DDP V2 for no tweak run.
[06/04 00:03:18    875s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/04 00:03:18    875s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4052.5MB
[06/04 00:03:18    875s] Statistics of distance of Instance movement in refine placement:
[06/04 00:03:18    875s]   maximum (X+Y) =         0.00 um
[06/04 00:03:18    875s]   mean    (X+Y) =         0.00 um
[06/04 00:03:18    875s] Summary Report:
[06/04 00:03:18    875s] Instances move: 0 (out of 13799 movable)
[06/04 00:03:18    875s] Instances flipped: 0
[06/04 00:03:18    875s] Mean displacement: 0.00 um
[06/04 00:03:18    875s] Max displacement: 0.00 um 
[06/04 00:03:18    875s] Total instances moved : 0
[06/04 00:03:18    875s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.012, MEM:4052.5M, EPOCH TIME: 1717430598.104167
[06/04 00:03:18    875s] Total net bbox length = 3.667e+05 (1.743e+05 1.924e+05) (ext = 1.716e+04)
[06/04 00:03:18    875s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4052.5MB
[06/04 00:03:18    875s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=4052.5MB) @(0:14:36 - 0:14:36).
[06/04 00:03:18    875s] *** Finished refinePlace (0:14:36 mem=4052.5M) ***
[06/04 00:03:18    875s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31065.7
[06/04 00:03:18    875s] OPERPROF: Finished RefinePlace at level 1, CPU:0.060, REAL:0.053, MEM:4052.5M, EPOCH TIME: 1717430598.110993
[06/04 00:03:18    875s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4052.5M, EPOCH TIME: 1717430598.111130
[06/04 00:03:18    875s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.018, MEM:4052.5M, EPOCH TIME: 1717430598.128734
[06/04 00:03:18    875s]   ClockRefiner summary
[06/04 00:03:18    875s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2977).
[06/04 00:03:18    875s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 74).
[06/04 00:03:18    875s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2903).
[06/04 00:03:18    875s]   Restoring pStatusCts on 74 clock instances.
[06/04 00:03:18    875s]   Revert refine place priority changes on 0 instances.
[06/04 00:03:18    875s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.1)
[06/04 00:03:18    875s]   Stage::Updating netlist done. (took cpu=0:00:00.3 real=0:00:00.2)
[06/04 00:03:18    875s]   CCOpt::Phase::Implementation done. (took cpu=0:00:18.0 real=0:00:08.8)
[06/04 00:03:18    875s]   CCOpt::Phase::eGRPC...
[06/04 00:03:18    875s]   eGR Post Conditioning loop iteration 0...
[06/04 00:03:18    875s]     Clock implementation routing...
[06/04 00:03:18    875s]       Leaving CCOpt scope - Routing Tools...
[06/04 00:03:18    875s] Net route status summary:
[06/04 00:03:18    875s]   Clock:        75 (unrouted=75, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 00:03:18    875s]   Non-clock: 14151 (unrouted=208, trialRouted=13943, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=182, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 00:03:18    876s]       Routing using eGR only...
[06/04 00:03:18    876s]         Early Global Route - eGR only step...
[06/04 00:03:18    876s] (ccopt eGR): There are 75 nets for routing of which 74 have one or more fixed wires.
[06/04 00:03:18    876s] (ccopt eGR): Start to route 75 all nets
[06/04 00:03:18    876s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4052.51 MB )
[06/04 00:03:18    876s] (I)      ==================== Layers =====================
[06/04 00:03:18    876s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:03:18    876s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/04 00:03:18    876s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:03:18    876s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/04 00:03:18    876s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/04 00:03:18    876s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/04 00:03:18    876s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/04 00:03:18    876s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/04 00:03:18    876s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/04 00:03:18    876s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/04 00:03:18    876s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/04 00:03:18    876s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/04 00:03:18    876s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/04 00:03:18    876s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/04 00:03:18    876s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:03:18    876s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/04 00:03:18    876s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:03:18    876s] (I)      Started Import and model ( Curr Mem: 4052.51 MB )
[06/04 00:03:18    876s] (I)      Default pattern map key = CHIP_default.
[06/04 00:03:18    876s] (I)      == Non-default Options ==
[06/04 00:03:18    876s] (I)      Clean congestion better                            : true
[06/04 00:03:18    876s] (I)      Estimate vias on DPT layer                         : true
[06/04 00:03:18    876s] (I)      Clean congestion layer assignment rounds           : 3
[06/04 00:03:18    876s] (I)      Layer constraints as soft constraints              : true
[06/04 00:03:18    876s] (I)      Soft top layer                                     : true
[06/04 00:03:18    876s] (I)      Skip prospective layer relax nets                  : true
[06/04 00:03:18    876s] (I)      Better NDR handling                                : true
[06/04 00:03:18    876s] (I)      Improved NDR modeling in LA                        : true
[06/04 00:03:18    876s] (I)      Routing cost fix for NDR handling                  : true
[06/04 00:03:18    876s] (I)      Block tracks for preroutes                         : true
[06/04 00:03:18    876s] (I)      Assign IRoute by net group key                     : true
[06/04 00:03:18    876s] (I)      Block unroutable channels                          : true
[06/04 00:03:18    876s] (I)      Block unroutable channels 3D                       : true
[06/04 00:03:18    876s] (I)      Bound layer relaxed segment wl                     : true
[06/04 00:03:18    876s] (I)      Blocked pin reach length threshold                 : 2
[06/04 00:03:18    876s] (I)      Check blockage within NDR space in TA              : true
[06/04 00:03:18    876s] (I)      Skip must join for term with via pillar            : true
[06/04 00:03:18    876s] (I)      Model find APA for IO pin                          : true
[06/04 00:03:18    876s] (I)      On pin location for off pin term                   : true
[06/04 00:03:18    876s] (I)      Handle EOL spacing                                 : true
[06/04 00:03:18    876s] (I)      Merge PG vias by gap                               : true
[06/04 00:03:18    876s] (I)      Maximum routing layer                              : 6
[06/04 00:03:18    876s] (I)      Route selected nets only                           : true
[06/04 00:03:18    876s] (I)      Refine MST                                         : true
[06/04 00:03:18    876s] (I)      Honor PRL                                          : true
[06/04 00:03:18    876s] (I)      Strong congestion aware                            : true
[06/04 00:03:18    876s] (I)      Improved initial location for IRoutes              : true
[06/04 00:03:18    876s] (I)      Multi panel TA                                     : true
[06/04 00:03:18    876s] (I)      Penalize wire overlap                              : true
[06/04 00:03:18    876s] (I)      Expand small instance blockage                     : true
[06/04 00:03:18    876s] (I)      Reduce via in TA                                   : true
[06/04 00:03:18    876s] (I)      SS-aware routing                                   : true
[06/04 00:03:18    876s] (I)      Improve tree edge sharing                          : true
[06/04 00:03:18    876s] (I)      Improve 2D via estimation                          : true
[06/04 00:03:18    876s] (I)      Refine Steiner tree                                : true
[06/04 00:03:18    876s] (I)      Build spine tree                                   : true
[06/04 00:03:18    876s] (I)      Model pass through capacity                        : true
[06/04 00:03:18    876s] (I)      Extend blockages by a half GCell                   : true
[06/04 00:03:18    876s] (I)      Consider pin shapes                                : true
[06/04 00:03:18    876s] (I)      Consider pin shapes for all nodes                  : true
[06/04 00:03:18    876s] (I)      Consider NR APA                                    : true
[06/04 00:03:18    876s] (I)      Consider IO pin shape                              : true
[06/04 00:03:18    876s] (I)      Fix pin connection bug                             : true
[06/04 00:03:18    876s] (I)      Consider layer RC for local wires                  : true
[06/04 00:03:18    876s] (I)      Route to clock mesh pin                            : true
[06/04 00:03:18    876s] (I)      LA-aware pin escape length                         : 2
[06/04 00:03:18    876s] (I)      Connect multiple ports                             : true
[06/04 00:03:18    876s] (I)      Split for must join                                : true
[06/04 00:03:18    876s] (I)      Number of threads                                  : 8
[06/04 00:03:18    876s] (I)      Routing effort level                               : 10000
[06/04 00:03:18    876s] (I)      Prefer layer length threshold                      : 8
[06/04 00:03:18    876s] (I)      Overflow penalty cost                              : 10
[06/04 00:03:18    876s] (I)      A-star cost                                        : 0.300000
[06/04 00:03:18    876s] (I)      Misalignment cost                                  : 10.000000
[06/04 00:03:18    876s] (I)      Threshold for short IRoute                         : 6
[06/04 00:03:18    876s] (I)      Via cost during post routing                       : 1.000000
[06/04 00:03:18    876s] (I)      Layer congestion ratios                            : { { 1.0 } }
[06/04 00:03:18    876s] (I)      Source-to-sink ratio                               : 0.300000
[06/04 00:03:18    876s] (I)      Scenic ratio bound                                 : 3.000000
[06/04 00:03:18    876s] (I)      Segment layer relax scenic ratio                   : 1.250000
[06/04 00:03:18    876s] (I)      Source-sink aware LA ratio                         : 0.500000
[06/04 00:03:18    876s] (I)      PG-aware similar topology routing                  : true
[06/04 00:03:18    876s] (I)      Maze routing via cost fix                          : true
[06/04 00:03:18    876s] (I)      Apply PRL on PG terms                              : true
[06/04 00:03:18    876s] (I)      Apply PRL on obs objects                           : true
[06/04 00:03:18    876s] (I)      Handle range-type spacing rules                    : true
[06/04 00:03:18    876s] (I)      PG gap threshold multiplier                        : 10.000000
[06/04 00:03:18    876s] (I)      Parallel spacing query fix                         : true
[06/04 00:03:18    876s] (I)      Force source to root IR                            : true
[06/04 00:03:18    876s] (I)      Layer Weights                                      : L2:4 L3:2.5
[06/04 00:03:18    876s] (I)      Do not relax to DPT layer                          : true
[06/04 00:03:18    876s] (I)      No DPT in post routing                             : true
[06/04 00:03:18    876s] (I)      Modeling PG via merging fix                        : true
[06/04 00:03:18    876s] (I)      Shield aware TA                                    : true
[06/04 00:03:18    876s] (I)      Strong shield aware TA                             : true
[06/04 00:03:18    876s] (I)      Overflow calculation fix in LA                     : true
[06/04 00:03:18    876s] (I)      Post routing fix                                   : true
[06/04 00:03:18    876s] (I)      Strong post routing                                : true
[06/04 00:03:18    876s] (I)      Access via pillar from top                         : true
[06/04 00:03:18    876s] (I)      NDR via pillar fix                                 : true
[06/04 00:03:18    876s] (I)      Violation on path threshold                        : 1
[06/04 00:03:18    876s] (I)      Pass through capacity modeling                     : true
[06/04 00:03:18    876s] (I)      Select the non-relaxed segments in post routing stage : true
[06/04 00:03:18    876s] (I)      Select term pin box for io pin                     : true
[06/04 00:03:18    876s] (I)      Penalize NDR sharing                               : true
[06/04 00:03:18    876s] (I)      Enable special modeling                            : false
[06/04 00:03:18    876s] (I)      Keep fixed segments                                : true
[06/04 00:03:18    876s] (I)      Reorder net groups by key                          : true
[06/04 00:03:18    876s] (I)      Increase net scenic ratio                          : true
[06/04 00:03:18    876s] (I)      Method to set GCell size                           : row
[06/04 00:03:18    876s] (I)      Connect multiple ports and must join fix           : true
[06/04 00:03:18    876s] (I)      Avoid high resistance layers                       : true
[06/04 00:03:18    876s] (I)      Model find APA for IO pin fix                      : true
[06/04 00:03:18    876s] (I)      Avoid connecting non-metal layers                  : true
[06/04 00:03:18    876s] (I)      Use track pitch for NDR                            : true
[06/04 00:03:18    876s] (I)      Enable layer relax to lower layer                  : true
[06/04 00:03:18    876s] (I)      Enable layer relax to upper layer                  : true
[06/04 00:03:18    876s] (I)      Top layer relaxation fix                           : true
[06/04 00:03:18    876s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/04 00:03:18    876s] (I)      Use row-based GCell size
[06/04 00:03:18    876s] (I)      Use row-based GCell align
[06/04 00:03:18    876s] (I)      layer 0 area = 176400
[06/04 00:03:18    876s] (I)      layer 1 area = 194000
[06/04 00:03:18    876s] (I)      layer 2 area = 194000
[06/04 00:03:18    876s] (I)      layer 3 area = 194000
[06/04 00:03:18    876s] (I)      layer 4 area = 194000
[06/04 00:03:18    876s] (I)      layer 5 area = 9000000
[06/04 00:03:18    876s] (I)      GCell unit size   : 5040
[06/04 00:03:18    876s] (I)      GCell multiplier  : 1
[06/04 00:03:18    876s] (I)      GCell row height  : 5040
[06/04 00:03:18    876s] (I)      Actual row height : 5040
[06/04 00:03:18    876s] (I)      GCell align ref   : 220100 220200
[06/04 00:03:18    876s] [NR-eGR] Track table information for default rule: 
[06/04 00:03:18    876s] [NR-eGR] metal1 has single uniform track structure
[06/04 00:03:18    876s] [NR-eGR] metal2 has single uniform track structure
[06/04 00:03:18    876s] [NR-eGR] metal3 has single uniform track structure
[06/04 00:03:18    876s] [NR-eGR] metal4 has single uniform track structure
[06/04 00:03:18    876s] [NR-eGR] metal5 has single uniform track structure
[06/04 00:03:18    876s] [NR-eGR] metal6 has single uniform track structure
[06/04 00:03:18    876s] (I)      =================== Default via ====================
[06/04 00:03:18    876s] (I)      +---+------------------+---------------------------+
[06/04 00:03:18    876s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut           |
[06/04 00:03:18    876s] (I)      +---+------------------+---------------------------+
[06/04 00:03:18    876s] (I)      | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[06/04 00:03:18    876s] (I)      | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[06/04 00:03:18    876s] (I)      | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[06/04 00:03:18    876s] (I)      | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[06/04 00:03:18    876s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[06/04 00:03:18    876s] (I)      +---+------------------+---------------------------+
[06/04 00:03:18    876s] [NR-eGR] Read 138 PG shapes
[06/04 00:03:18    876s] [NR-eGR] Read 0 clock shapes
[06/04 00:03:18    876s] [NR-eGR] Read 0 other shapes
[06/04 00:03:18    876s] [NR-eGR] #Routing Blockages  : 0
[06/04 00:03:18    876s] [NR-eGR] #Instance Blockages : 3163
[06/04 00:03:18    876s] [NR-eGR] #PG Blockages       : 138
[06/04 00:03:18    876s] [NR-eGR] #Halo Blockages     : 0
[06/04 00:03:18    876s] [NR-eGR] #Boundary Blockages : 0
[06/04 00:03:18    876s] [NR-eGR] #Clock Blockages    : 0
[06/04 00:03:18    876s] [NR-eGR] #Other Blockages    : 0
[06/04 00:03:18    876s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/04 00:03:18    876s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 00:03:18    876s] [NR-eGR] Read 14044 nets ( ignored 13969 )
[06/04 00:03:18    876s] [NR-eGR] Connected 0 must-join pins/ports
[06/04 00:03:18    876s] (I)      early_global_route_priority property id does not exist.
[06/04 00:03:18    876s] (I)      Read Num Blocks=15932  Num Prerouted Wires=0  Num CS=0
[06/04 00:03:18    876s] (I)      Layer 1 (V) : #blockages 6673 : #preroutes 0
[06/04 00:03:18    876s] (I)      Layer 2 (H) : #blockages 1605 : #preroutes 0
[06/04 00:03:18    876s] (I)      Layer 3 (V) : #blockages 6414 : #preroutes 0
[06/04 00:03:18    876s] (I)      Layer 4 (H) : #blockages 773 : #preroutes 0
[06/04 00:03:18    876s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/04 00:03:18    876s] (I)      Moved 1 terms for better access 
[06/04 00:03:18    876s] (I)      Number of ignored nets                =      0
[06/04 00:03:18    876s] (I)      Number of connected nets              =      0
[06/04 00:03:18    876s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/04 00:03:18    876s] (I)      Number of clock nets                  =     75.  Ignored: No
[06/04 00:03:18    876s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/04 00:03:18    876s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/04 00:03:18    876s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/04 00:03:18    876s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/04 00:03:18    876s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/04 00:03:18    876s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/04 00:03:18    876s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 00:03:18    876s] [NR-eGR] There are 74 clock nets ( 74 with NDR ).
[06/04 00:03:18    876s] (I)      Ndr track 0 does not exist
[06/04 00:03:18    876s] (I)      Ndr track 0 does not exist
[06/04 00:03:18    876s] (I)      ---------------------Grid Graph Info--------------------
[06/04 00:03:18    876s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/04 00:03:18    876s] (I)      Core area           : (220100, 220200) - (1129640, 1129960)
[06/04 00:03:18    876s] (I)      Site width          :   620  (dbu)
[06/04 00:03:18    876s] (I)      Row height          :  5040  (dbu)
[06/04 00:03:18    876s] (I)      GCell row height    :  5040  (dbu)
[06/04 00:03:18    876s] (I)      GCell width         :  5040  (dbu)
[06/04 00:03:18    876s] (I)      GCell height        :  5040  (dbu)
[06/04 00:03:18    876s] (I)      Grid                :   268   268     6
[06/04 00:03:18    876s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/04 00:03:18    876s] (I)      Vertical capacity   :     0  5040     0  5040     0  5040
[06/04 00:03:18    876s] (I)      Horizontal capacity :     0     0  5040     0  5040     0
[06/04 00:03:18    876s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/04 00:03:18    876s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/04 00:03:18    876s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/04 00:03:18    876s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/04 00:03:18    876s] (I)      First track coord   :   400   310   400   310   400  2170
[06/04 00:03:18    876s] (I)      Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[06/04 00:03:18    876s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/04 00:03:18    876s] (I)      Num of masks        :     1     1     1     1     1     1
[06/04 00:03:18    876s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/04 00:03:18    876s] (I)      --------------------------------------------------------
[06/04 00:03:18    876s] 
[06/04 00:03:18    876s] [NR-eGR] ============ Routing rule table ============
[06/04 00:03:18    876s] [NR-eGR] Rule id: 0  Nets: 74
[06/04 00:03:18    876s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[06/04 00:03:18    876s] (I)                    Layer     2     3     4     5     6 
[06/04 00:03:18    876s] (I)                    Pitch  1240  1120  1240  1120  4400 
[06/04 00:03:18    876s] (I)             #Used tracks     2     2     2     2     2 
[06/04 00:03:18    876s] (I)       #Fully used tracks     1     1     1     1     1 
[06/04 00:03:18    876s] [NR-eGR] Rule id: 1  Nets: 0
[06/04 00:03:18    876s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/04 00:03:18    876s] (I)                    Layer    2    3    4    5     6 
[06/04 00:03:18    876s] (I)                    Pitch  620  560  620  560  2480 
[06/04 00:03:18    876s] (I)             #Used tracks    1    1    1    1     1 
[06/04 00:03:18    876s] (I)       #Fully used tracks    1    1    1    1     1 
[06/04 00:03:18    876s] [NR-eGR] ========================================
[06/04 00:03:18    876s] [NR-eGR] 
[06/04 00:03:18    876s] (I)      =============== Blocked Tracks ===============
[06/04 00:03:18    876s] (I)      +-------+---------+----------+---------------+
[06/04 00:03:18    876s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/04 00:03:18    876s] (I)      +-------+---------+----------+---------------+
[06/04 00:03:18    876s] (I)      |     1 |       0 |        0 |         0.00% |
[06/04 00:03:18    876s] (I)      |     2 |  583436 |   260858 |        44.71% |
[06/04 00:03:18    876s] (I)      |     3 |  646148 |   254420 |        39.37% |
[06/04 00:03:18    876s] (I)      |     4 |  583436 |   272597 |        46.72% |
[06/04 00:03:18    876s] (I)      |     5 |  646148 |   294783 |        45.62% |
[06/04 00:03:18    876s] (I)      |     6 |  145792 |    55087 |        37.78% |
[06/04 00:03:18    876s] (I)      +-------+---------+----------+---------------+
[06/04 00:03:18    876s] (I)      Finished Import and model ( CPU: 0.18 sec, Real: 0.17 sec, Curr Mem: 4059.52 MB )
[06/04 00:03:18    876s] (I)      Reset routing kernel
[06/04 00:03:18    876s] (I)      Started Global Routing ( Curr Mem: 4059.52 MB )
[06/04 00:03:18    876s] (I)      totalPins=3050  totalGlobalPin=3042 (99.74%)
[06/04 00:03:18    876s] (I)      total 2D Cap : 708381 = (395027 H, 313354 V)
[06/04 00:03:18    876s] [NR-eGR] Layer group 1: route 74 net(s) in layer range [3, 4]
[06/04 00:03:18    876s] (I)      
[06/04 00:03:18    876s] (I)      ============  Phase 1a Route ============
[06/04 00:03:18    876s] (I)      Usage: 6482 = (3081 H, 3401 V) = (0.78% H, 1.09% V) = (1.553e+04um H, 1.714e+04um V)
[06/04 00:03:18    876s] (I)      
[06/04 00:03:18    876s] (I)      ============  Phase 1b Route ============
[06/04 00:03:18    876s] (I)      Usage: 6482 = (3081 H, 3401 V) = (0.78% H, 1.09% V) = (1.553e+04um H, 1.714e+04um V)
[06/04 00:03:18    876s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.266928e+04um
[06/04 00:03:18    876s] (I)      
[06/04 00:03:18    876s] (I)      ============  Phase 1c Route ============
[06/04 00:03:18    876s] (I)      Usage: 6482 = (3081 H, 3401 V) = (0.78% H, 1.09% V) = (1.553e+04um H, 1.714e+04um V)
[06/04 00:03:18    876s] (I)      
[06/04 00:03:18    876s] (I)      ============  Phase 1d Route ============
[06/04 00:03:18    876s] (I)      Usage: 6482 = (3081 H, 3401 V) = (0.78% H, 1.09% V) = (1.553e+04um H, 1.714e+04um V)
[06/04 00:03:18    876s] (I)      
[06/04 00:03:18    876s] (I)      ============  Phase 1e Route ============
[06/04 00:03:18    876s] (I)      Usage: 6482 = (3081 H, 3401 V) = (0.78% H, 1.09% V) = (1.553e+04um H, 1.714e+04um V)
[06/04 00:03:18    876s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.266928e+04um
[06/04 00:03:18    876s] (I)      
[06/04 00:03:18    876s] (I)      ============  Phase 1f Route ============
[06/04 00:03:18    876s] (I)      Usage: 6482 = (3081 H, 3401 V) = (0.78% H, 1.09% V) = (1.553e+04um H, 1.714e+04um V)
[06/04 00:03:18    876s] (I)      
[06/04 00:03:18    876s] (I)      ============  Phase 1g Route ============
[06/04 00:03:18    876s] (I)      Usage: 6420 = (3070 H, 3350 V) = (0.78% H, 1.07% V) = (1.547e+04um H, 1.688e+04um V)
[06/04 00:03:18    876s] (I)      #Nets         : 74
[06/04 00:03:18    876s] (I)      #Relaxed nets : 10
[06/04 00:03:18    876s] (I)      Wire length   : 5231
[06/04 00:03:18    876s] [NR-eGR] Create a new net group with 10 nets and layer range [3, 6]
[06/04 00:03:18    876s] (I)      
[06/04 00:03:18    876s] (I)      ============  Phase 1h Route ============
[06/04 00:03:18    876s] (I)      Usage: 6422 = (3077 H, 3345 V) = (0.78% H, 1.07% V) = (1.551e+04um H, 1.686e+04um V)
[06/04 00:03:18    876s] (I)      total 2D Cap : 1154727 = (750095 H, 404632 V)
[06/04 00:03:18    876s] [NR-eGR] Layer group 2: route 10 net(s) in layer range [3, 6]
[06/04 00:03:18    876s] (I)      
[06/04 00:03:18    876s] (I)      ============  Phase 1a Route ============
[06/04 00:03:18    876s] (I)      Usage: 7668 = (3642 H, 4026 V) = (0.49% H, 0.99% V) = (1.836e+04um H, 2.029e+04um V)
[06/04 00:03:18    876s] (I)      
[06/04 00:03:18    876s] (I)      ============  Phase 1b Route ============
[06/04 00:03:18    876s] (I)      Usage: 7668 = (3642 H, 4026 V) = (0.49% H, 0.99% V) = (1.836e+04um H, 2.029e+04um V)
[06/04 00:03:18    876s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.864672e+04um
[06/04 00:03:18    876s] (I)      
[06/04 00:03:18    876s] (I)      ============  Phase 1c Route ============
[06/04 00:03:18    876s] (I)      Usage: 7668 = (3642 H, 4026 V) = (0.49% H, 0.99% V) = (1.836e+04um H, 2.029e+04um V)
[06/04 00:03:18    876s] (I)      
[06/04 00:03:18    876s] (I)      ============  Phase 1d Route ============
[06/04 00:03:18    876s] (I)      Usage: 7668 = (3642 H, 4026 V) = (0.49% H, 0.99% V) = (1.836e+04um H, 2.029e+04um V)
[06/04 00:03:18    876s] (I)      
[06/04 00:03:18    876s] (I)      ============  Phase 1e Route ============
[06/04 00:03:18    876s] (I)      Usage: 7668 = (3642 H, 4026 V) = (0.49% H, 0.99% V) = (1.836e+04um H, 2.029e+04um V)
[06/04 00:03:18    876s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.864672e+04um
[06/04 00:03:18    876s] (I)      
[06/04 00:03:18    876s] (I)      ============  Phase 1f Route ============
[06/04 00:03:18    876s] (I)      Usage: 7668 = (3642 H, 4026 V) = (0.49% H, 0.99% V) = (1.836e+04um H, 2.029e+04um V)
[06/04 00:03:18    876s] (I)      
[06/04 00:03:18    876s] (I)      ============  Phase 1g Route ============
[06/04 00:03:18    876s] (I)      Usage: 7611 = (3621 H, 3990 V) = (0.48% H, 0.99% V) = (1.825e+04um H, 2.011e+04um V)
[06/04 00:03:18    876s] (I)      #Nets         : 10
[06/04 00:03:18    876s] (I)      #Relaxed nets : 10
[06/04 00:03:18    876s] (I)      Wire length   : 0
[06/04 00:03:18    876s] [NR-eGR] Create a new net group with 10 nets and layer range [2, 6]
[06/04 00:03:18    876s] (I)      
[06/04 00:03:18    876s] (I)      ============  Phase 1h Route ============
[06/04 00:03:18    876s] (I)      Usage: 7611 = (3621 H, 3990 V) = (0.48% H, 0.99% V) = (1.825e+04um H, 2.011e+04um V)
[06/04 00:03:18    876s] (I)      total 2D Cap : 1505010 = (750095 H, 754915 V)
[06/04 00:03:18    876s] [NR-eGR] Layer group 3: route 10 net(s) in layer range [2, 6]
[06/04 00:03:18    876s] (I)      
[06/04 00:03:18    876s] (I)      ============  Phase 1a Route ============
[06/04 00:03:18    876s] (I)      Usage: 10073 = (4751 H, 5322 V) = (0.63% H, 0.70% V) = (2.395e+04um H, 2.682e+04um V)
[06/04 00:03:18    876s] (I)      
[06/04 00:03:18    876s] (I)      ============  Phase 1b Route ============
[06/04 00:03:18    876s] (I)      Usage: 10073 = (4751 H, 5322 V) = (0.63% H, 0.70% V) = (2.395e+04um H, 2.682e+04um V)
[06/04 00:03:18    876s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.076792e+04um
[06/04 00:03:18    876s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/04 00:03:18    876s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/04 00:03:18    876s] (I)      
[06/04 00:03:18    876s] (I)      ============  Phase 1c Route ============
[06/04 00:03:18    876s] (I)      Usage: 10073 = (4751 H, 5322 V) = (0.63% H, 0.70% V) = (2.395e+04um H, 2.682e+04um V)
[06/04 00:03:18    876s] (I)      
[06/04 00:03:18    876s] (I)      ============  Phase 1d Route ============
[06/04 00:03:18    876s] (I)      Usage: 10073 = (4751 H, 5322 V) = (0.63% H, 0.70% V) = (2.395e+04um H, 2.682e+04um V)
[06/04 00:03:18    876s] (I)      
[06/04 00:03:18    876s] (I)      ============  Phase 1e Route ============
[06/04 00:03:18    876s] (I)      Usage: 10073 = (4751 H, 5322 V) = (0.63% H, 0.70% V) = (2.395e+04um H, 2.682e+04um V)
[06/04 00:03:18    876s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.076792e+04um
[06/04 00:03:18    876s] (I)      
[06/04 00:03:18    876s] (I)      ============  Phase 1f Route ============
[06/04 00:03:18    876s] (I)      Usage: 10073 = (4751 H, 5322 V) = (0.63% H, 0.70% V) = (2.395e+04um H, 2.682e+04um V)
[06/04 00:03:18    876s] (I)      
[06/04 00:03:18    876s] (I)      ============  Phase 1g Route ============
[06/04 00:03:18    876s] (I)      Usage: 10073 = (4751 H, 5322 V) = (0.63% H, 0.70% V) = (2.395e+04um H, 2.682e+04um V)
[06/04 00:03:18    876s] (I)      
[06/04 00:03:18    876s] (I)      ============  Phase 1h Route ============
[06/04 00:03:18    876s] (I)      Usage: 10071 = (4746 H, 5325 V) = (0.63% H, 0.71% V) = (2.392e+04um H, 2.684e+04um V)
[06/04 00:03:18    876s] (I)      
[06/04 00:03:18    876s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 00:03:18    876s] [NR-eGR]                        OverCon            
[06/04 00:03:18    876s] [NR-eGR]                         #Gcell     %Gcell
[06/04 00:03:18    876s] [NR-eGR]        Layer             (1-0)    OverCon
[06/04 00:03:18    876s] [NR-eGR] ----------------------------------------------
[06/04 00:03:18    876s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/04 00:03:18    876s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/04 00:03:18    876s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[06/04 00:03:18    876s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[06/04 00:03:18    876s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[06/04 00:03:18    876s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[06/04 00:03:18    876s] [NR-eGR] ----------------------------------------------
[06/04 00:03:18    876s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[06/04 00:03:18    876s] [NR-eGR] 
[06/04 00:03:18    876s] (I)      Finished Global Routing ( CPU: 0.32 sec, Real: 0.17 sec, Curr Mem: 4067.53 MB )
[06/04 00:03:18    876s] (I)      total 2D Cap : 1509090 = (751813 H, 757277 V)
[06/04 00:03:18    876s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/04 00:03:18    876s] (I)      ============= Track Assignment ============
[06/04 00:03:18    876s] (I)      Started Track Assignment (8T) ( Curr Mem: 4067.53 MB )
[06/04 00:03:18    876s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[06/04 00:03:18    876s] (I)      Run Multi-thread track assignment
[06/04 00:03:18    876s] (I)      Finished Track Assignment (8T) ( CPU: 0.11 sec, Real: 0.03 sec, Curr Mem: 4067.53 MB )
[06/04 00:03:18    876s] (I)      Started Export ( Curr Mem: 4067.53 MB )
[06/04 00:03:18    876s] [NR-eGR]                 Length (um)    Vias 
[06/04 00:03:18    876s] [NR-eGR] ------------------------------------
[06/04 00:03:18    876s] [NR-eGR]  metal1  (1H)             0   44547 
[06/04 00:03:18    876s] [NR-eGR]  metal2  (2V)        169970   57742 
[06/04 00:03:18    876s] [NR-eGR]  metal3  (3H)        183670    3334 
[06/04 00:03:18    876s] [NR-eGR]  metal4  (4V)         51261     158 
[06/04 00:03:18    876s] [NR-eGR]  metal5  (5H)         10864       9 
[06/04 00:03:18    876s] [NR-eGR]  metal6  (6V)           315       0 
[06/04 00:03:18    876s] [NR-eGR] ------------------------------------
[06/04 00:03:18    876s] [NR-eGR]          Total       416080  105790 
[06/04 00:03:18    876s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:03:18    876s] [NR-eGR] Total half perimeter of net bounding box: 366653um
[06/04 00:03:18    876s] [NR-eGR] Total length: 416080um, number of vias: 105790
[06/04 00:03:18    876s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:03:18    876s] [NR-eGR] Total eGR-routed clock nets wire length: 33907um, number of vias: 7860
[06/04 00:03:18    876s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:03:18    876s] [NR-eGR] Report for selected net(s) only.
[06/04 00:03:18    876s] [NR-eGR]                 Length (um)  Vias 
[06/04 00:03:18    876s] [NR-eGR] ----------------------------------
[06/04 00:03:18    876s] [NR-eGR]  metal1  (1H)             0  3049 
[06/04 00:03:18    876s] [NR-eGR]  metal2  (2V)          8194  3514 
[06/04 00:03:18    876s] [NR-eGR]  metal3  (3H)         16468  1287 
[06/04 00:03:18    876s] [NR-eGR]  metal4  (4V)          9083    10 
[06/04 00:03:18    876s] [NR-eGR]  metal5  (5H)           162     0 
[06/04 00:03:18    876s] [NR-eGR]  metal6  (6V)             0     0 
[06/04 00:03:18    876s] [NR-eGR] ----------------------------------
[06/04 00:03:18    876s] [NR-eGR]          Total        33907  7860 
[06/04 00:03:18    876s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:03:18    876s] [NR-eGR] Total half perimeter of net bounding box: 14530um
[06/04 00:03:18    876s] [NR-eGR] Total length: 33907um, number of vias: 7860
[06/04 00:03:18    876s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:03:18    876s] [NR-eGR] Total routed clock nets wire length: 33907um, number of vias: 7860
[06/04 00:03:18    876s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:03:18    876s] (I)      Finished Export ( CPU: 0.09 sec, Real: 0.05 sec, Curr Mem: 4059.52 MB )
[06/04 00:03:18    876s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.72 sec, Real: 0.45 sec, Curr Mem: 4053.52 MB )
[06/04 00:03:18    876s] (I)      ====================================== Runtime Summary ======================================
[06/04 00:03:18    876s] (I)       Step                                          %       Start      Finish      Real       CPU 
[06/04 00:03:18    876s] (I)      ---------------------------------------------------------------------------------------------
[06/04 00:03:18    876s] (I)       Early Global Route kernel               100.00%  315.58 sec  316.03 sec  0.45 sec  0.72 sec 
[06/04 00:03:18    876s] (I)       +-Import and model                       38.95%  315.59 sec  315.76 sec  0.17 sec  0.18 sec 
[06/04 00:03:18    876s] (I)       | +-Create place DB                      12.95%  315.59 sec  315.65 sec  0.06 sec  0.07 sec 
[06/04 00:03:18    876s] (I)       | | +-Import place data                  12.89%  315.59 sec  315.65 sec  0.06 sec  0.07 sec 
[06/04 00:03:18    876s] (I)       | | | +-Read instances and placement      4.15%  315.59 sec  315.61 sec  0.02 sec  0.02 sec 
[06/04 00:03:18    876s] (I)       | | | +-Read nets                         8.61%  315.61 sec  315.65 sec  0.04 sec  0.04 sec 
[06/04 00:03:18    876s] (I)       | +-Create route DB                      22.35%  315.65 sec  315.75 sec  0.10 sec  0.09 sec 
[06/04 00:03:18    876s] (I)       | | +-Import route data (8T)             21.68%  315.65 sec  315.75 sec  0.10 sec  0.09 sec 
[06/04 00:03:18    876s] (I)       | | | +-Read blockages ( Layer 2-6 )      3.75%  315.65 sec  315.67 sec  0.02 sec  0.02 sec 
[06/04 00:03:18    876s] (I)       | | | | +-Read routing blockages          0.01%  315.65 sec  315.65 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | | | +-Read instance blockages         1.07%  315.65 sec  315.66 sec  0.00 sec  0.01 sec 
[06/04 00:03:18    876s] (I)       | | | | +-Read PG blockages               2.20%  315.66 sec  315.67 sec  0.01 sec  0.01 sec 
[06/04 00:03:18    876s] (I)       | | | | +-Read clock blockages            0.01%  315.67 sec  315.67 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | | | +-Read other blockages            0.01%  315.67 sec  315.67 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | | | +-Read halo blockages             0.05%  315.67 sec  315.67 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | | | +-Read boundary cut boxes         0.00%  315.67 sec  315.67 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | | +-Read blackboxes                   0.01%  315.67 sec  315.67 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | | +-Read prerouted                    1.39%  315.67 sec  315.68 sec  0.01 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | | +-Read unlegalized nets             0.56%  315.68 sec  315.68 sec  0.00 sec  0.01 sec 
[06/04 00:03:18    876s] (I)       | | | +-Read nets                         0.10%  315.68 sec  315.68 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | | +-Set up via pillars                0.00%  315.68 sec  315.68 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | | +-Initialize 3D grid graph          1.00%  315.68 sec  315.69 sec  0.00 sec  0.01 sec 
[06/04 00:03:18    876s] (I)       | | | +-Model blockage capacity          12.28%  315.69 sec  315.74 sec  0.06 sec  0.05 sec 
[06/04 00:03:18    876s] (I)       | | | | +-Initialize 3D capacity         11.38%  315.69 sec  315.74 sec  0.05 sec  0.05 sec 
[06/04 00:03:18    876s] (I)       | | | +-Move terms for access (8T)        0.85%  315.74 sec  315.75 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | +-Read aux data                         0.00%  315.75 sec  315.75 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | +-Others data preparation               0.11%  315.75 sec  315.75 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | +-Create route kernel                   2.63%  315.75 sec  315.76 sec  0.01 sec  0.02 sec 
[06/04 00:03:18    876s] (I)       +-Global Routing                         36.85%  315.76 sec  315.93 sec  0.17 sec  0.32 sec 
[06/04 00:03:18    876s] (I)       | +-Initialization                        0.19%  315.76 sec  315.76 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | +-Net group 1                          18.45%  315.76 sec  315.85 sec  0.08 sec  0.23 sec 
[06/04 00:03:18    876s] (I)       | | +-Generate topology (8T)              1.52%  315.76 sec  315.77 sec  0.01 sec  0.02 sec 
[06/04 00:03:18    876s] (I)       | | +-Phase 1a                            1.31%  315.78 sec  315.79 sec  0.01 sec  0.01 sec 
[06/04 00:03:18    876s] (I)       | | | +-Pattern routing (8T)              0.94%  315.78 sec  315.79 sec  0.00 sec  0.01 sec 
[06/04 00:03:18    876s] (I)       | | +-Phase 1b                            0.35%  315.79 sec  315.79 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | +-Phase 1c                            0.01%  315.79 sec  315.79 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | +-Phase 1d                            0.01%  315.79 sec  315.79 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | +-Phase 1e                            0.24%  315.79 sec  315.79 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | | +-Route legalization                0.10%  315.79 sec  315.79 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | | | +-Legalize Blockage Violations    0.04%  315.79 sec  315.79 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | +-Phase 1f                            0.01%  315.79 sec  315.79 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | +-Phase 1g                            2.77%  315.79 sec  315.80 sec  0.01 sec  0.02 sec 
[06/04 00:03:18    876s] (I)       | | | +-Post Routing                      2.71%  315.79 sec  315.80 sec  0.01 sec  0.02 sec 
[06/04 00:03:18    876s] (I)       | | +-Phase 1h                            1.73%  315.81 sec  315.81 sec  0.01 sec  0.01 sec 
[06/04 00:03:18    876s] (I)       | | | +-Post Routing                      1.66%  315.81 sec  315.81 sec  0.01 sec  0.01 sec 
[06/04 00:03:18    876s] (I)       | | +-Layer assignment (8T)               7.46%  315.81 sec  315.85 sec  0.03 sec  0.16 sec 
[06/04 00:03:18    876s] (I)       | +-Net group 2                           6.29%  315.85 sec  315.88 sec  0.03 sec  0.03 sec 
[06/04 00:03:18    876s] (I)       | | +-Generate topology (8T)              0.70%  315.85 sec  315.85 sec  0.00 sec  0.01 sec 
[06/04 00:03:18    876s] (I)       | | +-Phase 1a                            0.93%  315.86 sec  315.87 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | | +-Pattern routing (8T)              0.79%  315.86 sec  315.87 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | +-Phase 1b                            0.14%  315.87 sec  315.87 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | +-Phase 1c                            0.01%  315.87 sec  315.87 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | +-Phase 1d                            0.01%  315.87 sec  315.87 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | +-Phase 1e                            0.21%  315.87 sec  315.87 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | | +-Route legalization                0.06%  315.87 sec  315.87 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | | | +-Legalize Blockage Violations    0.01%  315.87 sec  315.87 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | +-Phase 1f                            0.01%  315.87 sec  315.87 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | +-Phase 1g                            0.72%  315.87 sec  315.87 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | | +-Post Routing                      0.65%  315.87 sec  315.87 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | +-Phase 1h                            0.19%  315.87 sec  315.88 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | | +-Post Routing                      0.13%  315.87 sec  315.87 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | +-Net group 3                           9.70%  315.88 sec  315.92 sec  0.04 sec  0.05 sec 
[06/04 00:03:18    876s] (I)       | | +-Generate topology (8T)              0.46%  315.88 sec  315.88 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | +-Phase 1a                            1.19%  315.89 sec  315.90 sec  0.01 sec  0.01 sec 
[06/04 00:03:18    876s] (I)       | | | +-Pattern routing (8T)              0.75%  315.89 sec  315.90 sec  0.00 sec  0.01 sec 
[06/04 00:03:18    876s] (I)       | | | +-Add via demand to 2D              0.30%  315.90 sec  315.90 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | +-Phase 1b                            0.15%  315.90 sec  315.90 sec  0.00 sec  0.01 sec 
[06/04 00:03:18    876s] (I)       | | +-Phase 1c                            0.01%  315.90 sec  315.90 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | +-Phase 1d                            0.01%  315.90 sec  315.90 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | +-Phase 1e                            0.61%  315.90 sec  315.90 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | | +-Route legalization                0.05%  315.90 sec  315.90 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | | | +-Legalize Blockage Violations    0.00%  315.90 sec  315.90 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | +-Phase 1f                            0.01%  315.90 sec  315.90 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | +-Phase 1g                            0.21%  315.90 sec  315.91 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | | +-Post Routing                      0.14%  315.90 sec  315.91 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | +-Phase 1h                            0.21%  315.91 sec  315.91 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | | +-Post Routing                      0.14%  315.91 sec  315.91 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | | +-Layer assignment (8T)               1.15%  315.91 sec  315.92 sec  0.01 sec  0.01 sec 
[06/04 00:03:18    876s] (I)       +-Export 3D cong map                      3.87%  315.93 sec  315.95 sec  0.02 sec  0.01 sec 
[06/04 00:03:18    876s] (I)       | +-Export 2D cong map                    0.50%  315.94 sec  315.95 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       +-Extract Global 3D Wires                 0.04%  315.95 sec  315.95 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       +-Track Assignment (8T)                   5.58%  315.95 sec  315.97 sec  0.02 sec  0.11 sec 
[06/04 00:03:18    876s] (I)       | +-Initialization                        0.01%  315.95 sec  315.95 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       | +-Track Assignment Kernel               5.37%  315.95 sec  315.97 sec  0.02 sec  0.11 sec 
[06/04 00:03:18    876s] (I)       | +-Free Memory                           0.00%  315.97 sec  315.97 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       +-Export                                 11.61%  315.97 sec  316.02 sec  0.05 sec  0.09 sec 
[06/04 00:03:18    876s] (I)       | +-Export DB wires                       1.73%  315.97 sec  315.98 sec  0.01 sec  0.02 sec 
[06/04 00:03:18    876s] (I)       | | +-Export all nets (8T)                1.05%  315.97 sec  315.98 sec  0.00 sec  0.01 sec 
[06/04 00:03:18    876s] (I)       | | +-Set wire vias (8T)                  0.51%  315.98 sec  315.98 sec  0.00 sec  0.01 sec 
[06/04 00:03:18    876s] (I)       | +-Report wirelength                     7.40%  315.98 sec  316.01 sec  0.03 sec  0.03 sec 
[06/04 00:03:18    876s] (I)       | +-Update net boxes                      2.21%  316.01 sec  316.02 sec  0.01 sec  0.04 sec 
[06/04 00:03:18    876s] (I)       | +-Update timing                         0.00%  316.02 sec  316.02 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)       +-Postprocess design                      1.04%  316.02 sec  316.03 sec  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)      ==================== Summary by functions =====================
[06/04 00:03:18    876s] (I)       Lv  Step                                %      Real       CPU 
[06/04 00:03:18    876s] (I)      ---------------------------------------------------------------
[06/04 00:03:18    876s] (I)        0  Early Global Route kernel     100.00%  0.45 sec  0.72 sec 
[06/04 00:03:18    876s] (I)        1  Import and model               38.95%  0.17 sec  0.18 sec 
[06/04 00:03:18    876s] (I)        1  Global Routing                 36.85%  0.17 sec  0.32 sec 
[06/04 00:03:18    876s] (I)        1  Export                         11.61%  0.05 sec  0.09 sec 
[06/04 00:03:18    876s] (I)        1  Track Assignment (8T)           5.58%  0.02 sec  0.11 sec 
[06/04 00:03:18    876s] (I)        1  Export 3D cong map              3.87%  0.02 sec  0.01 sec 
[06/04 00:03:18    876s] (I)        1  Postprocess design              1.04%  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)        1  Extract Global 3D Wires         0.04%  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)        2  Create route DB                22.35%  0.10 sec  0.09 sec 
[06/04 00:03:18    876s] (I)        2  Net group 1                    18.45%  0.08 sec  0.23 sec 
[06/04 00:03:18    876s] (I)        2  Create place DB                12.95%  0.06 sec  0.07 sec 
[06/04 00:03:18    876s] (I)        2  Net group 3                     9.70%  0.04 sec  0.05 sec 
[06/04 00:03:18    876s] (I)        2  Report wirelength               7.40%  0.03 sec  0.03 sec 
[06/04 00:03:18    876s] (I)        2  Net group 2                     6.29%  0.03 sec  0.03 sec 
[06/04 00:03:18    876s] (I)        2  Track Assignment Kernel         5.37%  0.02 sec  0.11 sec 
[06/04 00:03:18    876s] (I)        2  Create route kernel             2.63%  0.01 sec  0.02 sec 
[06/04 00:03:18    876s] (I)        2  Update net boxes                2.21%  0.01 sec  0.04 sec 
[06/04 00:03:18    876s] (I)        2  Export DB wires                 1.73%  0.01 sec  0.02 sec 
[06/04 00:03:18    876s] (I)        2  Export 2D cong map              0.50%  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)        2  Initialization                  0.20%  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)        2  Others data preparation         0.11%  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)        3  Import route data (8T)         21.68%  0.10 sec  0.09 sec 
[06/04 00:03:18    876s] (I)        3  Import place data              12.89%  0.06 sec  0.07 sec 
[06/04 00:03:18    876s] (I)        3  Layer assignment (8T)           8.61%  0.04 sec  0.17 sec 
[06/04 00:03:18    876s] (I)        3  Phase 1g                        3.70%  0.02 sec  0.02 sec 
[06/04 00:03:18    876s] (I)        3  Phase 1a                        3.43%  0.02 sec  0.02 sec 
[06/04 00:03:18    876s] (I)        3  Generate topology (8T)          2.68%  0.01 sec  0.03 sec 
[06/04 00:03:18    876s] (I)        3  Phase 1h                        2.13%  0.01 sec  0.01 sec 
[06/04 00:03:18    876s] (I)        3  Phase 1e                        1.06%  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)        3  Export all nets (8T)            1.05%  0.00 sec  0.01 sec 
[06/04 00:03:18    876s] (I)        3  Phase 1b                        0.63%  0.00 sec  0.01 sec 
[06/04 00:03:18    876s] (I)        3  Set wire vias (8T)              0.51%  0.00 sec  0.01 sec 
[06/04 00:03:18    876s] (I)        3  Phase 1d                        0.03%  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)        3  Phase 1c                        0.03%  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)        3  Phase 1f                        0.03%  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)        4  Model blockage capacity        12.28%  0.06 sec  0.05 sec 
[06/04 00:03:18    876s] (I)        4  Read nets                       8.71%  0.04 sec  0.04 sec 
[06/04 00:03:18    876s] (I)        4  Post Routing                    5.43%  0.02 sec  0.03 sec 
[06/04 00:03:18    876s] (I)        4  Read instances and placement    4.15%  0.02 sec  0.02 sec 
[06/04 00:03:18    876s] (I)        4  Read blockages ( Layer 2-6 )    3.75%  0.02 sec  0.02 sec 
[06/04 00:03:18    876s] (I)        4  Pattern routing (8T)            2.48%  0.01 sec  0.02 sec 
[06/04 00:03:18    876s] (I)        4  Read prerouted                  1.39%  0.01 sec  0.00 sec 
[06/04 00:03:18    876s] (I)        4  Initialize 3D grid graph        1.00%  0.00 sec  0.01 sec 
[06/04 00:03:18    876s] (I)        4  Move terms for access (8T)      0.85%  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)        4  Read unlegalized nets           0.56%  0.00 sec  0.01 sec 
[06/04 00:03:18    876s] (I)        4  Add via demand to 2D            0.30%  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)        4  Route legalization              0.21%  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)        4  Read blackboxes                 0.01%  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)        5  Initialize 3D capacity         11.38%  0.05 sec  0.05 sec 
[06/04 00:03:18    876s] (I)        5  Read PG blockages               2.20%  0.01 sec  0.01 sec 
[06/04 00:03:18    876s] (I)        5  Read instance blockages         1.07%  0.00 sec  0.01 sec 
[06/04 00:03:18    876s] (I)        5  Legalize Blockage Violations    0.06%  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)        5  Read halo blockages             0.05%  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)        5  Read clock blockages            0.01%  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)        5  Read other blockages            0.01%  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[06/04 00:03:18    876s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[06/04 00:03:18    876s]         Early Global Route - eGR only step done. (took cpu=0:00:00.9 real=0:00:00.6)
[06/04 00:03:18    876s]       Routing using eGR only done.
[06/04 00:03:18    876s] Net route status summary:
[06/04 00:03:18    876s]   Clock:        75 (unrouted=1, trialRouted=0, noStatus=0, routed=74, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 00:03:18    876s]   Non-clock: 14151 (unrouted=208, trialRouted=13943, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=182, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 00:03:18    876s] 
[06/04 00:03:18    876s] CCOPT: Done with clock implementation routing.
[06/04 00:03:18    876s] 
[06/04 00:03:18    876s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.0 real=0:00:00.7)
[06/04 00:03:18    876s]     Clock implementation routing done.
[06/04 00:03:18    876s]     Leaving CCOpt scope - extractRC...
[06/04 00:03:18    876s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[06/04 00:03:18    876s] Extraction called for design 'CHIP' of instances=14129 and nets=14226 using extraction engine 'preRoute' .
[06/04 00:03:18    876s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/04 00:03:18    876s] Type 'man IMPEXT-3530' for more detail.
[06/04 00:03:18    876s] PreRoute RC Extraction called for design CHIP.
[06/04 00:03:18    876s] RC Extraction called in multi-corner(2) mode.
[06/04 00:03:18    876s] RCMode: PreRoute
[06/04 00:03:18    876s]       RC Corner Indexes            0       1   
[06/04 00:03:18    876s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/04 00:03:18    876s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/04 00:03:18    876s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/04 00:03:18    876s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/04 00:03:18    876s] Shrink Factor                : 1.00000
[06/04 00:03:18    876s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/04 00:03:18    876s] Using capacitance table file ...
[06/04 00:03:18    876s] 
[06/04 00:03:18    876s] Trim Metal Layers:
[06/04 00:03:18    876s] LayerId::1 widthSet size::4
[06/04 00:03:18    876s] LayerId::2 widthSet size::4
[06/04 00:03:18    876s] LayerId::3 widthSet size::4
[06/04 00:03:18    876s] LayerId::4 widthSet size::4
[06/04 00:03:18    876s] LayerId::5 widthSet size::4
[06/04 00:03:18    876s] LayerId::6 widthSet size::2
[06/04 00:03:18    876s] Updating RC grid for preRoute extraction ...
[06/04 00:03:18    876s] eee: pegSigSF::1.070000
[06/04 00:03:18    876s] Initializing multi-corner capacitance tables ... 
[06/04 00:03:18    876s] Initializing multi-corner resistance tables ...
[06/04 00:03:18    877s] eee: l::1 avDens::0.104380 usedTrk::3790.037303 availTrk::36310.005502 sigTrk::3790.037303
[06/04 00:03:18    877s] eee: l::2 avDens::0.128608 usedTrk::3372.427772 availTrk::26222.555154 sigTrk::3372.427772
[06/04 00:03:18    877s] eee: l::3 avDens::0.117729 usedTrk::3644.252784 availTrk::30954.686018 sigTrk::3644.252784
[06/04 00:03:18    877s] eee: l::4 avDens::0.083199 usedTrk::2442.984132 availTrk::29363.041353 sigTrk::2442.984132
[06/04 00:03:18    877s] eee: l::5 avDens::0.098555 usedTrk::1535.082936 availTrk::15575.920810 sigTrk::1535.082936
[06/04 00:03:18    877s] eee: l::6 avDens::0.034141 usedTrk::6.244444 availTrk::182.903226 sigTrk::6.244444
[06/04 00:03:18    877s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 00:03:18    877s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.248615 ; uaWl: 1.000000 ; uaWlH: 0.139188 ; aWlH: 0.000000 ; Pmax: 0.823300 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 82 ; wHLS: 1.320000 ;
[06/04 00:03:19    877s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 4053.523M)
[06/04 00:03:19    877s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[06/04 00:03:19    877s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 00:03:19    877s]     Leaving CCOpt scope - Initializing placement interface...
[06/04 00:03:19    877s] OPERPROF: Starting DPlace-Init at level 1, MEM:4053.5M, EPOCH TIME: 1717430599.110324
[06/04 00:03:19    877s] z: 2, totalTracks: 1
[06/04 00:03:19    877s] z: 4, totalTracks: 1
[06/04 00:03:19    877s] z: 6, totalTracks: 1
[06/04 00:03:19    877s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:03:19    877s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4053.5M, EPOCH TIME: 1717430599.126464
[06/04 00:03:19    877s] 
[06/04 00:03:19    877s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:03:19    877s] OPERPROF:     Starting CMU at level 3, MEM:4149.5M, EPOCH TIME: 1717430599.155307
[06/04 00:03:19    877s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:4181.5M, EPOCH TIME: 1717430599.161816
[06/04 00:03:19    877s] 
[06/04 00:03:19    877s] Bad Lib Cell Checking (CMU) is done! (0)
[06/04 00:03:19    877s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.039, MEM:4053.5M, EPOCH TIME: 1717430599.165252
[06/04 00:03:19    877s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4053.5M, EPOCH TIME: 1717430599.165422
[06/04 00:03:19    877s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.005, MEM:4053.5M, EPOCH TIME: 1717430599.170412
[06/04 00:03:19    877s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4053.5MB).
[06/04 00:03:19    877s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.066, MEM:4053.5M, EPOCH TIME: 1717430599.176649
[06/04 00:03:19    877s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:03:19    877s]     Legalizer reserving space for clock trees
[06/04 00:03:19    877s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[06/04 00:03:19    877s]     Calling post conditioning for eGRPC...
[06/04 00:03:19    877s]       eGRPC...
[06/04 00:03:19    877s]         eGRPC active optimizations:
[06/04 00:03:19    877s]          - Move Down
[06/04 00:03:19    877s]          - Downsizing before DRV sizing
[06/04 00:03:19    877s]          - DRV fixing with sizing
[06/04 00:03:19    877s]          - Move to fanout
[06/04 00:03:19    877s]          - Cloning
[06/04 00:03:19    877s]         
[06/04 00:03:19    877s]         Currently running CTS, using active skew data
[06/04 00:03:19    877s]         Reset bufferability constraints...
[06/04 00:03:19    877s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[06/04 00:03:19    877s]         Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/04 00:03:19    877s] End AAE Lib Interpolated Model. (MEM=4053.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 00:03:19    877s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_worst.
[06/04 00:03:19    877s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[06/04 00:03:19    877s]         Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[06/04 00:03:19    877s]         Reset bufferability constraints done. (took cpu=0:00:00.2 real=0:00:00.0)
[06/04 00:03:19    877s]         Clock DAG stats eGRPC initial state:
[06/04 00:03:19    877s]           cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:19    877s]           sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:19    877s]           misc counts      : r=1, pp=0
[06/04 00:03:19    877s]           cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:19    877s]           cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:19    877s]           sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:19    877s]           wire capacitance : top=0.000pF, trunk=0.650pF, leaf=4.368pF, total=5.018pF
[06/04 00:03:19    877s]           wire lengths     : top=0.000um, trunk=4814.920um, leaf=29092.200um, total=33907.120um
[06/04 00:03:19    877s]           hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9792.110um, total=14569.430um
[06/04 00:03:19    877s]         Clock DAG net violations eGRPC initial state:
[06/04 00:03:19    877s]           Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/04 00:03:19    877s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[06/04 00:03:19    877s]           Trunk : target=0.222ns count=30 avg=0.173ns sd=0.039ns min=0.000ns max=0.217ns {2 <= 0.133ns, 14 <= 0.178ns, 6 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:19    877s]           Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 22 <= 0.200ns, 23 <= 0.211ns, 0 <= 0.222ns}
[06/04 00:03:19    877s]         Clock DAG library cell distribution eGRPC initial state {count}:
[06/04 00:03:19    877s]            Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:19    877s]          Logics: XMD: 1 
[06/04 00:03:19    877s]         Clock DAG hash eGRPC initial state: 5551912347825482194 3496469338016485601
[06/04 00:03:19    877s]         Clock DAG hash eGRPC initial state: 5551912347825482194 3496469338016485601
[06/04 00:03:19    877s]         Primary reporting skew groups eGRPC initial state:
[06/04 00:03:19    877s]           skew_group clk/func_mode: insertion delay [min=1.584, max=1.630, avg=1.603, sd=0.010], skew [0.046 vs 0.134], 100% {1.584, 1.630} (wid=0.082 ws=0.034) (gid=1.566 gs=0.054)
[06/04 00:03:19    877s]               min path sink: Top_in/data_1_r_reg[36]/CK
[06/04 00:03:19    877s]               max path sink: Top_in/data_2_r_reg[19]/CK
[06/04 00:03:19    877s]         Skew group summary eGRPC initial state:
[06/04 00:03:19    877s]           skew_group clk/func_mode: insertion delay [min=1.584, max=1.630, avg=1.603, sd=0.010], skew [0.046 vs 0.134], 100% {1.584, 1.630} (wid=0.082 ws=0.034) (gid=1.566 gs=0.054)
[06/04 00:03:19    877s]         eGRPC Moving buffers...
[06/04 00:03:19    877s]           Clock DAG hash before 'eGRPC Moving buffers': 5551912347825482194 3496469338016485601
[06/04 00:03:19    877s]           Violation analysis...
[06/04 00:03:19    877s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:03:19    877s]           Clock DAG stats after 'eGRPC Moving buffers':
[06/04 00:03:19    877s]             cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:19    877s]             sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:19    877s]             misc counts      : r=1, pp=0
[06/04 00:03:19    877s]             cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:19    877s]             cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:19    877s]             sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:19    877s]             wire capacitance : top=0.000pF, trunk=0.650pF, leaf=4.368pF, total=5.018pF
[06/04 00:03:19    877s]             wire lengths     : top=0.000um, trunk=4814.920um, leaf=29092.200um, total=33907.120um
[06/04 00:03:19    877s]             hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9792.110um, total=14569.430um
[06/04 00:03:19    877s]           Clock DAG net violations after 'eGRPC Moving buffers':
[06/04 00:03:19    877s]             Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/04 00:03:19    877s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[06/04 00:03:19    877s]             Trunk : target=0.222ns count=30 avg=0.173ns sd=0.039ns min=0.000ns max=0.217ns {2 <= 0.133ns, 14 <= 0.178ns, 6 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:19    877s]             Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 22 <= 0.200ns, 23 <= 0.211ns, 0 <= 0.222ns}
[06/04 00:03:19    877s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[06/04 00:03:19    877s]              Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:19    877s]            Logics: XMD: 1 
[06/04 00:03:19    877s]           Clock DAG hash after 'eGRPC Moving buffers': 5551912347825482194 3496469338016485601
[06/04 00:03:19    877s]           Clock DAG hash after 'eGRPC Moving buffers': 5551912347825482194 3496469338016485601
[06/04 00:03:19    877s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[06/04 00:03:19    877s]             skew_group clk/func_mode: insertion delay [min=1.584, max=1.630], skew [0.046 vs 0.134]
[06/04 00:03:19    877s]                 min path sink: Top_in/data_1_r_reg[36]/CK
[06/04 00:03:19    877s]                 max path sink: Top_in/data_2_r_reg[19]/CK
[06/04 00:03:19    877s]           Skew group summary after 'eGRPC Moving buffers':
[06/04 00:03:19    877s]             skew_group clk/func_mode: insertion delay [min=1.584, max=1.630], skew [0.046 vs 0.134]
[06/04 00:03:19    877s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:19    877s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:03:19    877s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[06/04 00:03:19    877s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 5551912347825482194 3496469338016485601
[06/04 00:03:19    877s]           Artificially removing long paths...
[06/04 00:03:19    877s]             Clock DAG hash before 'Artificially removing long paths': 5551912347825482194 3496469338016485601
[06/04 00:03:19    877s]             Artificially shortened 211 long paths. The largest offset applied was 0.007ns.
[06/04 00:03:19    877s]             
[06/04 00:03:19    877s]             
[06/04 00:03:19    877s]             Skew Group Offsets:
[06/04 00:03:19    877s]             
[06/04 00:03:19    877s]             -------------------------------------------------------------------------------------------
[06/04 00:03:19    877s]             Skew Group       Num.     Num.       Offset        Max        Previous Max.    Current Max.
[06/04 00:03:19    877s]                              Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[06/04 00:03:19    877s]             -------------------------------------------------------------------------------------------
[06/04 00:03:19    877s]             clk/func_mode    2903       211        7.268%      0.007ns       1.630ns         1.623ns
[06/04 00:03:19    877s]             -------------------------------------------------------------------------------------------
[06/04 00:03:19    877s]             
[06/04 00:03:19    877s]             Offsets Histogram:
[06/04 00:03:19    877s]             
[06/04 00:03:19    877s]             -------------------------------
[06/04 00:03:19    877s]             From (ns)    To (ns)      Count
[06/04 00:03:19    877s]             -------------------------------
[06/04 00:03:19    877s]             below          0.000         5
[06/04 00:03:19    877s]               0.000        0.005       135
[06/04 00:03:19    877s]               0.005      and above      71
[06/04 00:03:19    877s]             -------------------------------
[06/04 00:03:19    877s]             
[06/04 00:03:19    877s]             Mean=0.004ns Median=0.004ns Std.Dev=0.002ns
[06/04 00:03:19    877s]             
[06/04 00:03:19    877s]             
[06/04 00:03:19    877s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:19    877s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:03:19    877s]           Modifying slew-target multiplier from 1 to 0.9
[06/04 00:03:19    877s]           Downsizing prefiltering...
[06/04 00:03:19    877s]           Downsizing prefiltering done.
[06/04 00:03:19    877s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[06/04 00:03:19    877s]           DoDownSizing Summary : numSized = 0, numUnchanged = 14, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 56, numSkippedDueToCloseToSkewTarget = 5
[06/04 00:03:19    877s]           CCOpt-eGRPC Downsizing: considered: 14, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 14, unsuccessful: 0, sized: 0
[06/04 00:03:19    877s]           Reverting slew-target multiplier from 0.9 to 1
[06/04 00:03:19    877s]           Reverting Artificially removing long paths...
[06/04 00:03:19    877s]             Clock DAG hash before 'Reverting Artificially removing long paths': 5551912347825482194 3496469338016485601
[06/04 00:03:19    877s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:19    877s]           Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:03:19    878s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/04 00:03:19    878s]             cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:19    878s]             sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:19    878s]             misc counts      : r=1, pp=0
[06/04 00:03:19    878s]             cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:19    878s]             cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:19    878s]             sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:19    878s]             wire capacitance : top=0.000pF, trunk=0.650pF, leaf=4.368pF, total=5.018pF
[06/04 00:03:19    878s]             wire lengths     : top=0.000um, trunk=4814.920um, leaf=29092.200um, total=33907.120um
[06/04 00:03:19    878s]             hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9792.110um, total=14569.430um
[06/04 00:03:19    878s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/04 00:03:19    878s]             Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/04 00:03:19    878s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/04 00:03:19    878s]             Trunk : target=0.222ns count=30 avg=0.173ns sd=0.039ns min=0.000ns max=0.217ns {2 <= 0.133ns, 14 <= 0.178ns, 6 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:19    878s]             Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 22 <= 0.200ns, 23 <= 0.211ns, 0 <= 0.222ns}
[06/04 00:03:19    878s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[06/04 00:03:19    878s]              Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:19    878s]            Logics: XMD: 1 
[06/04 00:03:19    878s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 5551912347825482194 3496469338016485601
[06/04 00:03:19    878s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 5551912347825482194 3496469338016485601
[06/04 00:03:19    878s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/04 00:03:19    878s]             skew_group clk/func_mode: insertion delay [min=1.584, max=1.630], skew [0.046 vs 0.134]
[06/04 00:03:19    878s]                 min path sink: Top_in/data_1_r_reg[36]/CK
[06/04 00:03:19    878s]                 max path sink: Top_in/data_2_r_reg[19]/CK
[06/04 00:03:19    878s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/04 00:03:19    878s]             skew_group clk/func_mode: insertion delay [min=1.584, max=1.630], skew [0.046 vs 0.134]
[06/04 00:03:19    878s]           Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:19    878s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.3 real=0:00:00.3)
[06/04 00:03:19    878s]         eGRPC Fixing DRVs...
[06/04 00:03:19    878s]           Clock DAG hash before 'eGRPC Fixing DRVs': 5551912347825482194 3496469338016485601
[06/04 00:03:19    878s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[06/04 00:03:19    878s]           CCOpt-eGRPC: considered: 75, tested: 75, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[06/04 00:03:19    878s]           
[06/04 00:03:19    878s]           PRO Statistics: Fix DRVs (cell sizing):
[06/04 00:03:19    878s]           =======================================
[06/04 00:03:19    878s]           
[06/04 00:03:19    878s]           Cell changes by Net Type:
[06/04 00:03:19    878s]           
[06/04 00:03:19    878s]           -------------------------------------------------------------------------------------------------
[06/04 00:03:19    878s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[06/04 00:03:19    878s]           -------------------------------------------------------------------------------------------------
[06/04 00:03:19    878s]           top                0            0           0            0                    0                0
[06/04 00:03:19    878s]           trunk              0            0           0            0                    0                0
[06/04 00:03:19    878s]           leaf               0            0           0            0                    0                0
[06/04 00:03:19    878s]           -------------------------------------------------------------------------------------------------
[06/04 00:03:19    878s]           Total              0            0           0            0                    0                0
[06/04 00:03:19    878s]           -------------------------------------------------------------------------------------------------
[06/04 00:03:19    878s]           
[06/04 00:03:19    878s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[06/04 00:03:19    878s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[06/04 00:03:19    878s]           
[06/04 00:03:19    878s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[06/04 00:03:19    878s]             cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:19    878s]             sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:19    878s]             misc counts      : r=1, pp=0
[06/04 00:03:19    878s]             cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:19    878s]             cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:19    878s]             sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:19    878s]             wire capacitance : top=0.000pF, trunk=0.650pF, leaf=4.368pF, total=5.018pF
[06/04 00:03:19    878s]             wire lengths     : top=0.000um, trunk=4814.920um, leaf=29092.200um, total=33907.120um
[06/04 00:03:19    878s]             hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9792.110um, total=14569.430um
[06/04 00:03:19    878s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[06/04 00:03:19    878s]             Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/04 00:03:19    878s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[06/04 00:03:19    878s]             Trunk : target=0.222ns count=30 avg=0.173ns sd=0.039ns min=0.000ns max=0.217ns {2 <= 0.133ns, 14 <= 0.178ns, 6 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:19    878s]             Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 22 <= 0.200ns, 23 <= 0.211ns, 0 <= 0.222ns}
[06/04 00:03:19    878s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[06/04 00:03:19    878s]              Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:19    878s]            Logics: XMD: 1 
[06/04 00:03:19    878s]           Clock DAG hash after 'eGRPC Fixing DRVs': 5551912347825482194 3496469338016485601
[06/04 00:03:19    878s]           Clock DAG hash after 'eGRPC Fixing DRVs': 5551912347825482194 3496469338016485601
[06/04 00:03:19    878s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[06/04 00:03:19    878s]             skew_group clk/func_mode: insertion delay [min=1.584, max=1.630], skew [0.046 vs 0.134]
[06/04 00:03:19    878s]                 min path sink: Top_in/data_1_r_reg[36]/CK
[06/04 00:03:19    878s]                 max path sink: Top_in/data_2_r_reg[19]/CK
[06/04 00:03:19    878s]           Skew group summary after 'eGRPC Fixing DRVs':
[06/04 00:03:19    878s]             skew_group clk/func_mode: insertion delay [min=1.584, max=1.630], skew [0.046 vs 0.134]
[06/04 00:03:19    878s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:19    878s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:03:19    878s]         
[06/04 00:03:19    878s]         Slew Diagnostics: After DRV fixing
[06/04 00:03:19    878s]         ==================================
[06/04 00:03:19    878s]         
[06/04 00:03:19    878s]         Global Causes:
[06/04 00:03:19    878s]         
[06/04 00:03:19    878s]         -------------------------------------
[06/04 00:03:19    878s]         Cause
[06/04 00:03:19    878s]         -------------------------------------
[06/04 00:03:19    878s]         DRV fixing with buffering is disabled
[06/04 00:03:19    878s]         -------------------------------------
[06/04 00:03:19    878s]         
[06/04 00:03:19    878s]         Top 5 overslews:
[06/04 00:03:19    878s]         
[06/04 00:03:19    878s]         ---------------------------------
[06/04 00:03:19    878s]         Overslew    Causes    Driving Pin
[06/04 00:03:19    878s]         ---------------------------------
[06/04 00:03:19    878s]           (empty table)
[06/04 00:03:19    878s]         ---------------------------------
[06/04 00:03:19    878s]         
[06/04 00:03:19    878s]         Slew diagnostics counts from the 0 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[06/04 00:03:19    878s]         
[06/04 00:03:19    878s]         -------------------
[06/04 00:03:19    878s]         Cause    Occurences
[06/04 00:03:19    878s]         -------------------
[06/04 00:03:19    878s]           (empty table)
[06/04 00:03:19    878s]         -------------------
[06/04 00:03:19    878s]         
[06/04 00:03:19    878s]         Violation diagnostics counts from the 1 nodes that have violations:
[06/04 00:03:19    878s]         
[06/04 00:03:19    878s]         ----------------------------------
[06/04 00:03:19    878s]         Cause                   Occurences
[06/04 00:03:19    878s]         ----------------------------------
[06/04 00:03:19    878s]         Sizing not permitted        1
[06/04 00:03:19    878s]         ----------------------------------
[06/04 00:03:19    878s]         
[06/04 00:03:19    878s]         Reconnecting optimized routes...
[06/04 00:03:19    878s]         Reset timing graph...
[06/04 00:03:19    878s] Ignoring AAE DB Resetting ...
[06/04 00:03:19    878s]         Reset timing graph done.
[06/04 00:03:19    878s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[06/04 00:03:19    878s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:03:19    878s]         Violation analysis...
[06/04 00:03:19    878s] End AAE Lib Interpolated Model. (MEM=3846.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 00:03:19    878s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:03:19    878s]         Clock instances to consider for cloning: 0
[06/04 00:03:19    878s]         Reset timing graph...
[06/04 00:03:19    878s] Ignoring AAE DB Resetting ...
[06/04 00:03:19    878s]         Reset timing graph done.
[06/04 00:03:19    878s]         Set dirty flag on 0 instances, 0 nets
[06/04 00:03:20    878s]         Clock DAG stats before routing clock trees:
[06/04 00:03:20    878s]           cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:20    878s]           sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:20    878s]           misc counts      : r=1, pp=0
[06/04 00:03:20    878s]           cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:20    878s]           cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:20    878s]           sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:20    878s]           wire capacitance : top=0.000pF, trunk=0.650pF, leaf=4.368pF, total=5.018pF
[06/04 00:03:20    878s]           wire lengths     : top=0.000um, trunk=4814.920um, leaf=29092.200um, total=33907.120um
[06/04 00:03:20    878s]           hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9792.110um, total=14569.430um
[06/04 00:03:20    878s]         Clock DAG net violations before routing clock trees:
[06/04 00:03:20    878s]           Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/04 00:03:20    878s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[06/04 00:03:20    878s]           Trunk : target=0.222ns count=30 avg=0.173ns sd=0.039ns min=0.000ns max=0.217ns {2 <= 0.133ns, 14 <= 0.178ns, 6 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:20    878s]           Leaf  : target=0.222ns count=45 avg=0.199ns sd=0.006ns min=0.186ns max=0.211ns {0 <= 0.133ns, 0 <= 0.178ns, 22 <= 0.200ns, 23 <= 0.211ns, 0 <= 0.222ns}
[06/04 00:03:20    878s]         Clock DAG library cell distribution before routing clock trees {count}:
[06/04 00:03:20    878s]            Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:20    878s]          Logics: XMD: 1 
[06/04 00:03:20    878s]         Clock DAG hash before routing clock trees: 5551912347825482194 3496469338016485601
[06/04 00:03:20    878s]         Clock DAG hash before routing clock trees: 5551912347825482194 3496469338016485601
[06/04 00:03:20    878s]         Primary reporting skew groups before routing clock trees:
[06/04 00:03:20    878s]           skew_group clk/func_mode: insertion delay [min=1.584, max=1.630, avg=1.603, sd=0.010], skew [0.046 vs 0.134], 100% {1.584, 1.630} (wid=0.082 ws=0.034) (gid=1.566 gs=0.054)
[06/04 00:03:20    878s]               min path sink: Top_in/data_1_r_reg[36]/CK
[06/04 00:03:20    878s]               max path sink: Top_in/data_2_r_reg[19]/CK
[06/04 00:03:20    878s]         Skew group summary before routing clock trees:
[06/04 00:03:20    878s]           skew_group clk/func_mode: insertion delay [min=1.584, max=1.630, avg=1.603, sd=0.010], skew [0.046 vs 0.134], 100% {1.584, 1.630} (wid=0.082 ws=0.034) (gid=1.566 gs=0.054)
[06/04 00:03:20    878s]       eGRPC done.
[06/04 00:03:20    878s]     Calling post conditioning for eGRPC done.
[06/04 00:03:20    878s]   eGR Post Conditioning loop iteration 0 done.
[06/04 00:03:20    878s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[06/04 00:03:20    878s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[06/04 00:03:20    878s]   Leaving CCOpt scope - Cleaning up placement interface...
[06/04 00:03:20    878s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3846.7M, EPOCH TIME: 1717430600.065340
[06/04 00:03:20    878s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.027, MEM:3473.7M, EPOCH TIME: 1717430600.092730
[06/04 00:03:20    878s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[06/04 00:03:20    878s]   Leaving CCOpt scope - ClockRefiner...
[06/04 00:03:20    878s]   Assigned high priority to 0 instances.
[06/04 00:03:20    878s]   Soft fixed 74 clock instances.
[06/04 00:03:20    878s]   Performing Single Pass Refine Place.
[06/04 00:03:20    878s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[06/04 00:03:20    878s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3473.7M, EPOCH TIME: 1717430600.116330
[06/04 00:03:20    878s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3473.7M, EPOCH TIME: 1717430600.116539
[06/04 00:03:20    878s] z: 2, totalTracks: 1
[06/04 00:03:20    878s] z: 4, totalTracks: 1
[06/04 00:03:20    878s] z: 6, totalTracks: 1
[06/04 00:03:20    878s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:03:20    878s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3473.7M, EPOCH TIME: 1717430600.132441
[06/04 00:03:20    878s] Info: 73 insts are soft-fixed.
[06/04 00:03:20    878s] 
[06/04 00:03:20    878s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:03:20    878s] OPERPROF:       Starting CMU at level 4, MEM:3569.8M, EPOCH TIME: 1717430600.160193
[06/04 00:03:20    878s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.007, MEM:3601.8M, EPOCH TIME: 1717430600.166778
[06/04 00:03:20    878s] 
[06/04 00:03:20    878s] Bad Lib Cell Checking (CMU) is done! (0)
[06/04 00:03:20    878s] Info: 73 insts are soft-fixed.
[06/04 00:03:20    878s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.038, MEM:3473.7M, EPOCH TIME: 1717430600.170787
[06/04 00:03:20    878s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3473.7M, EPOCH TIME: 1717430600.170919
[06/04 00:03:20    878s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.010, REAL:0.004, MEM:3473.7M, EPOCH TIME: 1717430600.174901
[06/04 00:03:20    878s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3473.7MB).
[06/04 00:03:20    878s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.062, MEM:3473.7M, EPOCH TIME: 1717430600.178727
[06/04 00:03:20    878s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.062, MEM:3473.7M, EPOCH TIME: 1717430600.178830
[06/04 00:03:20    878s] TDRefine: refinePlace mode is spiral
[06/04 00:03:20    878s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31065.8
[06/04 00:03:20    878s] OPERPROF: Starting RefinePlace at level 1, MEM:3473.7M, EPOCH TIME: 1717430600.178989
[06/04 00:03:20    878s] *** Starting refinePlace (0:14:38 mem=3473.7M) ***
[06/04 00:03:20    878s] Total net bbox length = 3.667e+05 (1.743e+05 1.924e+05) (ext = 1.716e+04)
[06/04 00:03:20    878s] 
[06/04 00:03:20    878s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:03:20    878s] Info: 73 insts are soft-fixed.
[06/04 00:03:20    878s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/04 00:03:20    878s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/04 00:03:20    878s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/04 00:03:20    878s] (I)      Default pattern map key = CHIP_default.
[06/04 00:03:20    878s] (I)      Default pattern map key = CHIP_default.
[06/04 00:03:20    878s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3473.7M, EPOCH TIME: 1717430600.213217
[06/04 00:03:20    878s] Starting refinePlace ...
[06/04 00:03:20    878s] (I)      Default pattern map key = CHIP_default.
[06/04 00:03:20    878s] One DDP V2 for no tweak run.
[06/04 00:03:20    878s] (I)      Default pattern map key = CHIP_default.
[06/04 00:03:20    878s] ** Cut row section cpu time 0:00:00.0.
[06/04 00:03:20    878s]    Spread Effort: high, standalone mode, useDDP on.
[06/04 00:03:20    879s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=3473.7MB) @(0:14:39 - 0:14:39).
[06/04 00:03:20    879s] Move report: preRPlace moves 262 insts, mean move: 2.59 um, max move: 9.38 um 
[06/04 00:03:20    879s] 	Max move on inst (Top_in/buffer_pmp_reg[455]): (1023.62, 598.20) --> (1019.28, 603.24)
[06/04 00:03:20    879s] 	Length: 19 sites, height: 1 rows, site name: core_5040, cell type: QDFFRBN
[06/04 00:03:20    879s] wireLenOptFixPriorityInst 2903 inst fixed
[06/04 00:03:20    879s] 
[06/04 00:03:20    879s] Running Spiral MT with 8 threads  fetchWidth=81 
[06/04 00:03:20    879s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/04 00:03:20    879s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[06/04 00:03:20    879s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/04 00:03:20    879s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=3473.7MB) @(0:14:39 - 0:14:40).
[06/04 00:03:20    879s] Move report: Detail placement moves 262 insts, mean move: 2.59 um, max move: 9.38 um 
[06/04 00:03:20    879s] 	Max move on inst (Top_in/buffer_pmp_reg[455]): (1023.62, 598.20) --> (1019.28, 603.24)
[06/04 00:03:20    879s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 3473.7MB
[06/04 00:03:20    879s] Statistics of distance of Instance movement in refine placement:
[06/04 00:03:20    879s]   maximum (X+Y) =         9.38 um
[06/04 00:03:20    879s]   inst (Top_in/buffer_pmp_reg[455]) with max move: (1023.62, 598.2) -> (1019.28, 603.24)
[06/04 00:03:20    879s]   mean    (X+Y) =         2.59 um
[06/04 00:03:20    879s] Summary Report:
[06/04 00:03:20    879s] Instances move: 262 (out of 13799 movable)
[06/04 00:03:20    879s] Instances flipped: 0
[06/04 00:03:20    879s] Mean displacement: 2.59 um
[06/04 00:03:20    879s] Max displacement: 9.38 um (Instance: Top_in/buffer_pmp_reg[455]) (1023.62, 598.2) -> (1019.28, 603.24)
[06/04 00:03:20    879s] 	Length: 19 sites, height: 1 rows, site name: core_5040, cell type: QDFFRBN
[06/04 00:03:20    879s] Total instances moved : 262
[06/04 00:03:20    879s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.100, REAL:0.474, MEM:3473.7M, EPOCH TIME: 1717430600.687332
[06/04 00:03:20    879s] Total net bbox length = 3.670e+05 (1.745e+05 1.925e+05) (ext = 1.717e+04)
[06/04 00:03:20    879s] Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 3473.7MB
[06/04 00:03:20    879s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:00.0, mem=3473.7MB) @(0:14:38 - 0:14:40).
[06/04 00:03:20    879s] *** Finished refinePlace (0:14:40 mem=3473.7M) ***
[06/04 00:03:20    879s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31065.8
[06/04 00:03:20    879s] OPERPROF: Finished RefinePlace at level 1, CPU:1.150, REAL:0.515, MEM:3473.7M, EPOCH TIME: 1717430600.694097
[06/04 00:03:20    879s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3473.7M, EPOCH TIME: 1717430600.694223
[06/04 00:03:20    879s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.024, MEM:3473.7M, EPOCH TIME: 1717430600.718168
[06/04 00:03:20    879s]   ClockRefiner summary
[06/04 00:03:20    879s]   All clock instances: Moved 49, flipped 3 and cell swapped 0 (out of a total of 2977).
[06/04 00:03:20    879s]   The largest move was 9.38 um for Top_in/buffer_pmp_reg[455].
[06/04 00:03:20    879s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 74).
[06/04 00:03:20    879s]   Clock sinks: Moved 49, flipped 3 and cell swapped 0 (out of a total of 2903).
[06/04 00:03:20    879s]   The largest move was 9.38 um for Top_in/buffer_pmp_reg[455].
[06/04 00:03:20    879s]   Restoring pStatusCts on 74 clock instances.
[06/04 00:03:20    879s]   Revert refine place priority changes on 0 instances.
[06/04 00:03:20    879s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.3 real=0:00:00.6)
[06/04 00:03:20    879s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:03.8 real=0:00:02.6)
[06/04 00:03:20    879s]   CCOpt::Phase::Routing...
[06/04 00:03:20    879s]   Clock implementation routing...
[06/04 00:03:20    879s]     Leaving CCOpt scope - Routing Tools...
[06/04 00:03:20    879s] Net route status summary:
[06/04 00:03:20    879s]   Clock:        75 (unrouted=0, trialRouted=0, noStatus=0, routed=74, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 00:03:20    879s]   Non-clock: 14151 (unrouted=208, trialRouted=13943, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=182, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 00:03:20    879s]     Routing using eGR in eGR->NR Step...
[06/04 00:03:20    879s]       Early Global Route - eGR->Nr High Frequency step...
[06/04 00:03:20    879s] (ccopt eGR): There are 75 nets for routing of which 74 have one or more fixed wires.
[06/04 00:03:20    879s] (ccopt eGR): Start to route 75 all nets
[06/04 00:03:20    879s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3473.74 MB )
[06/04 00:03:20    879s] (I)      ==================== Layers =====================
[06/04 00:03:20    879s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:03:20    879s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/04 00:03:20    879s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:03:20    879s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/04 00:03:20    879s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/04 00:03:20    879s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/04 00:03:20    879s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/04 00:03:20    879s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/04 00:03:20    879s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/04 00:03:20    879s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/04 00:03:20    879s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/04 00:03:20    879s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/04 00:03:20    879s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/04 00:03:20    879s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/04 00:03:20    879s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:03:20    879s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/04 00:03:20    879s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:03:20    879s] (I)      Started Import and model ( Curr Mem: 3473.74 MB )
[06/04 00:03:20    879s] (I)      Default pattern map key = CHIP_default.
[06/04 00:03:20    879s] (I)      == Non-default Options ==
[06/04 00:03:20    879s] (I)      Clean congestion better                            : true
[06/04 00:03:20    879s] (I)      Estimate vias on DPT layer                         : true
[06/04 00:03:20    879s] (I)      Clean congestion layer assignment rounds           : 3
[06/04 00:03:20    879s] (I)      Layer constraints as soft constraints              : true
[06/04 00:03:20    879s] (I)      Soft top layer                                     : true
[06/04 00:03:20    879s] (I)      Skip prospective layer relax nets                  : true
[06/04 00:03:20    879s] (I)      Better NDR handling                                : true
[06/04 00:03:20    879s] (I)      Improved NDR modeling in LA                        : true
[06/04 00:03:20    879s] (I)      Routing cost fix for NDR handling                  : true
[06/04 00:03:20    879s] (I)      Block tracks for preroutes                         : true
[06/04 00:03:20    879s] (I)      Assign IRoute by net group key                     : true
[06/04 00:03:20    879s] (I)      Block unroutable channels                          : true
[06/04 00:03:20    879s] (I)      Block unroutable channels 3D                       : true
[06/04 00:03:20    879s] (I)      Bound layer relaxed segment wl                     : true
[06/04 00:03:20    879s] (I)      Blocked pin reach length threshold                 : 2
[06/04 00:03:20    879s] (I)      Check blockage within NDR space in TA              : true
[06/04 00:03:20    879s] (I)      Skip must join for term with via pillar            : true
[06/04 00:03:20    879s] (I)      Model find APA for IO pin                          : true
[06/04 00:03:20    879s] (I)      On pin location for off pin term                   : true
[06/04 00:03:20    879s] (I)      Handle EOL spacing                                 : true
[06/04 00:03:20    879s] (I)      Merge PG vias by gap                               : true
[06/04 00:03:20    879s] (I)      Maximum routing layer                              : 6
[06/04 00:03:20    879s] (I)      Route selected nets only                           : true
[06/04 00:03:20    879s] (I)      Refine MST                                         : true
[06/04 00:03:20    879s] (I)      Honor PRL                                          : true
[06/04 00:03:20    879s] (I)      Strong congestion aware                            : true
[06/04 00:03:20    879s] (I)      Improved initial location for IRoutes              : true
[06/04 00:03:20    879s] (I)      Multi panel TA                                     : true
[06/04 00:03:20    879s] (I)      Penalize wire overlap                              : true
[06/04 00:03:20    879s] (I)      Expand small instance blockage                     : true
[06/04 00:03:20    879s] (I)      Reduce via in TA                                   : true
[06/04 00:03:20    879s] (I)      SS-aware routing                                   : true
[06/04 00:03:20    879s] (I)      Improve tree edge sharing                          : true
[06/04 00:03:20    879s] (I)      Improve 2D via estimation                          : true
[06/04 00:03:20    879s] (I)      Refine Steiner tree                                : true
[06/04 00:03:20    879s] (I)      Build spine tree                                   : true
[06/04 00:03:20    879s] (I)      Model pass through capacity                        : true
[06/04 00:03:20    879s] (I)      Extend blockages by a half GCell                   : true
[06/04 00:03:20    879s] (I)      Consider pin shapes                                : true
[06/04 00:03:20    879s] (I)      Consider pin shapes for all nodes                  : true
[06/04 00:03:20    879s] (I)      Consider NR APA                                    : true
[06/04 00:03:20    879s] (I)      Consider IO pin shape                              : true
[06/04 00:03:20    879s] (I)      Fix pin connection bug                             : true
[06/04 00:03:20    879s] (I)      Consider layer RC for local wires                  : true
[06/04 00:03:20    879s] (I)      Route to clock mesh pin                            : true
[06/04 00:03:20    879s] (I)      LA-aware pin escape length                         : 2
[06/04 00:03:20    879s] (I)      Connect multiple ports                             : true
[06/04 00:03:20    879s] (I)      Split for must join                                : true
[06/04 00:03:20    879s] (I)      Number of threads                                  : 8
[06/04 00:03:20    879s] (I)      Routing effort level                               : 10000
[06/04 00:03:20    879s] (I)      Prefer layer length threshold                      : 8
[06/04 00:03:20    879s] (I)      Overflow penalty cost                              : 10
[06/04 00:03:20    879s] (I)      A-star cost                                        : 0.300000
[06/04 00:03:20    879s] (I)      Misalignment cost                                  : 10.000000
[06/04 00:03:20    879s] (I)      Threshold for short IRoute                         : 6
[06/04 00:03:20    879s] (I)      Via cost during post routing                       : 1.000000
[06/04 00:03:20    879s] (I)      Layer congestion ratios                            : { { 1.0 } }
[06/04 00:03:20    879s] (I)      Source-to-sink ratio                               : 0.300000
[06/04 00:03:20    879s] (I)      Scenic ratio bound                                 : 3.000000
[06/04 00:03:20    879s] (I)      Segment layer relax scenic ratio                   : 1.250000
[06/04 00:03:20    879s] (I)      Source-sink aware LA ratio                         : 0.500000
[06/04 00:03:20    879s] (I)      PG-aware similar topology routing                  : true
[06/04 00:03:20    879s] (I)      Maze routing via cost fix                          : true
[06/04 00:03:20    879s] (I)      Apply PRL on PG terms                              : true
[06/04 00:03:20    879s] (I)      Apply PRL on obs objects                           : true
[06/04 00:03:20    879s] (I)      Handle range-type spacing rules                    : true
[06/04 00:03:20    879s] (I)      PG gap threshold multiplier                        : 10.000000
[06/04 00:03:20    879s] (I)      Parallel spacing query fix                         : true
[06/04 00:03:20    879s] (I)      Force source to root IR                            : true
[06/04 00:03:20    879s] (I)      Layer Weights                                      : L2:4 L3:2.5
[06/04 00:03:20    879s] (I)      Do not relax to DPT layer                          : true
[06/04 00:03:20    879s] (I)      No DPT in post routing                             : true
[06/04 00:03:20    879s] (I)      Modeling PG via merging fix                        : true
[06/04 00:03:20    879s] (I)      Shield aware TA                                    : true
[06/04 00:03:20    879s] (I)      Strong shield aware TA                             : true
[06/04 00:03:20    879s] (I)      Overflow calculation fix in LA                     : true
[06/04 00:03:20    879s] (I)      Post routing fix                                   : true
[06/04 00:03:20    879s] (I)      Strong post routing                                : true
[06/04 00:03:20    879s] (I)      Access via pillar from top                         : true
[06/04 00:03:20    879s] (I)      NDR via pillar fix                                 : true
[06/04 00:03:20    879s] (I)      Violation on path threshold                        : 1
[06/04 00:03:20    879s] (I)      Pass through capacity modeling                     : true
[06/04 00:03:20    879s] (I)      Select the non-relaxed segments in post routing stage : true
[06/04 00:03:20    879s] (I)      Select term pin box for io pin                     : true
[06/04 00:03:20    879s] (I)      Penalize NDR sharing                               : true
[06/04 00:03:20    879s] (I)      Enable special modeling                            : false
[06/04 00:03:20    879s] (I)      Keep fixed segments                                : true
[06/04 00:03:20    879s] (I)      Reorder net groups by key                          : true
[06/04 00:03:20    879s] (I)      Increase net scenic ratio                          : true
[06/04 00:03:20    879s] (I)      Method to set GCell size                           : row
[06/04 00:03:20    879s] (I)      Connect multiple ports and must join fix           : true
[06/04 00:03:20    879s] (I)      Avoid high resistance layers                       : true
[06/04 00:03:20    879s] (I)      Model find APA for IO pin fix                      : true
[06/04 00:03:20    879s] (I)      Avoid connecting non-metal layers                  : true
[06/04 00:03:20    879s] (I)      Use track pitch for NDR                            : true
[06/04 00:03:20    879s] (I)      Enable layer relax to lower layer                  : true
[06/04 00:03:20    879s] (I)      Enable layer relax to upper layer                  : true
[06/04 00:03:20    879s] (I)      Top layer relaxation fix                           : true
[06/04 00:03:20    879s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/04 00:03:20    879s] (I)      Use row-based GCell size
[06/04 00:03:20    879s] (I)      Use row-based GCell align
[06/04 00:03:20    879s] (I)      layer 0 area = 176400
[06/04 00:03:20    879s] (I)      layer 1 area = 194000
[06/04 00:03:20    879s] (I)      layer 2 area = 194000
[06/04 00:03:20    879s] (I)      layer 3 area = 194000
[06/04 00:03:20    879s] (I)      layer 4 area = 194000
[06/04 00:03:20    879s] (I)      layer 5 area = 9000000
[06/04 00:03:20    879s] (I)      GCell unit size   : 5040
[06/04 00:03:20    879s] (I)      GCell multiplier  : 1
[06/04 00:03:20    879s] (I)      GCell row height  : 5040
[06/04 00:03:20    879s] (I)      Actual row height : 5040
[06/04 00:03:20    879s] (I)      GCell align ref   : 220100 220200
[06/04 00:03:20    879s] [NR-eGR] Track table information for default rule: 
[06/04 00:03:20    879s] [NR-eGR] metal1 has single uniform track structure
[06/04 00:03:20    879s] [NR-eGR] metal2 has single uniform track structure
[06/04 00:03:20    879s] [NR-eGR] metal3 has single uniform track structure
[06/04 00:03:20    879s] [NR-eGR] metal4 has single uniform track structure
[06/04 00:03:20    879s] [NR-eGR] metal5 has single uniform track structure
[06/04 00:03:20    879s] [NR-eGR] metal6 has single uniform track structure
[06/04 00:03:20    879s] (I)      =================== Default via ====================
[06/04 00:03:20    879s] (I)      +---+------------------+---------------------------+
[06/04 00:03:20    879s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut           |
[06/04 00:03:20    879s] (I)      +---+------------------+---------------------------+
[06/04 00:03:20    879s] (I)      | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[06/04 00:03:20    879s] (I)      | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[06/04 00:03:20    879s] (I)      | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[06/04 00:03:20    879s] (I)      | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[06/04 00:03:20    879s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[06/04 00:03:20    879s] (I)      +---+------------------+---------------------------+
[06/04 00:03:20    879s] [NR-eGR] Read 138 PG shapes
[06/04 00:03:20    879s] [NR-eGR] Read 0 clock shapes
[06/04 00:03:20    879s] [NR-eGR] Read 0 other shapes
[06/04 00:03:20    879s] [NR-eGR] #Routing Blockages  : 0
[06/04 00:03:20    879s] [NR-eGR] #Instance Blockages : 3163
[06/04 00:03:20    879s] [NR-eGR] #PG Blockages       : 138
[06/04 00:03:20    879s] [NR-eGR] #Halo Blockages     : 0
[06/04 00:03:20    879s] [NR-eGR] #Boundary Blockages : 0
[06/04 00:03:20    879s] [NR-eGR] #Clock Blockages    : 0
[06/04 00:03:20    879s] [NR-eGR] #Other Blockages    : 0
[06/04 00:03:20    879s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/04 00:03:20    879s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/04 00:03:20    879s] [NR-eGR] Read 14044 nets ( ignored 13969 )
[06/04 00:03:20    879s] [NR-eGR] Connected 0 must-join pins/ports
[06/04 00:03:20    879s] (I)      early_global_route_priority property id does not exist.
[06/04 00:03:21    879s] (I)      Read Num Blocks=15932  Num Prerouted Wires=0  Num CS=0
[06/04 00:03:21    879s] (I)      Layer 1 (V) : #blockages 6673 : #preroutes 0
[06/04 00:03:21    880s] (I)      Layer 2 (H) : #blockages 1605 : #preroutes 0
[06/04 00:03:21    880s] (I)      Layer 3 (V) : #blockages 6414 : #preroutes 0
[06/04 00:03:21    880s] (I)      Layer 4 (H) : #blockages 773 : #preroutes 0
[06/04 00:03:21    880s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/04 00:03:21    880s] (I)      Moved 1 terms for better access 
[06/04 00:03:21    880s] (I)      Number of ignored nets                =      0
[06/04 00:03:21    880s] (I)      Number of connected nets              =      0
[06/04 00:03:21    880s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/04 00:03:21    880s] (I)      Number of clock nets                  =     75.  Ignored: No
[06/04 00:03:21    880s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/04 00:03:21    880s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/04 00:03:21    880s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/04 00:03:21    880s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/04 00:03:21    880s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/04 00:03:21    880s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/04 00:03:21    880s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 00:03:21    880s] [NR-eGR] There are 74 clock nets ( 74 with NDR ).
[06/04 00:03:21    880s] (I)      Ndr track 0 does not exist
[06/04 00:03:21    880s] (I)      Ndr track 0 does not exist
[06/04 00:03:21    880s] (I)      ---------------------Grid Graph Info--------------------
[06/04 00:03:21    880s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/04 00:03:21    880s] (I)      Core area           : (220100, 220200) - (1129640, 1129960)
[06/04 00:03:21    880s] (I)      Site width          :   620  (dbu)
[06/04 00:03:21    880s] (I)      Row height          :  5040  (dbu)
[06/04 00:03:21    880s] (I)      GCell row height    :  5040  (dbu)
[06/04 00:03:21    880s] (I)      GCell width         :  5040  (dbu)
[06/04 00:03:21    880s] (I)      GCell height        :  5040  (dbu)
[06/04 00:03:21    880s] (I)      Grid                :   268   268     6
[06/04 00:03:21    880s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/04 00:03:21    880s] (I)      Vertical capacity   :     0  5040     0  5040     0  5040
[06/04 00:03:21    880s] (I)      Horizontal capacity :     0     0  5040     0  5040     0
[06/04 00:03:21    880s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/04 00:03:21    880s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/04 00:03:21    880s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/04 00:03:21    880s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/04 00:03:21    880s] (I)      First track coord   :   400   310   400   310   400  2170
[06/04 00:03:21    880s] (I)      Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[06/04 00:03:21    880s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/04 00:03:21    880s] (I)      Num of masks        :     1     1     1     1     1     1
[06/04 00:03:21    880s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/04 00:03:21    880s] (I)      --------------------------------------------------------
[06/04 00:03:21    880s] 
[06/04 00:03:21    880s] [NR-eGR] ============ Routing rule table ============
[06/04 00:03:21    880s] [NR-eGR] Rule id: 0  Nets: 74
[06/04 00:03:21    880s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[06/04 00:03:21    880s] (I)                    Layer     2     3     4     5     6 
[06/04 00:03:21    880s] (I)                    Pitch  1240  1120  1240  1120  4400 
[06/04 00:03:21    880s] (I)             #Used tracks     2     2     2     2     2 
[06/04 00:03:21    880s] (I)       #Fully used tracks     1     1     1     1     1 
[06/04 00:03:21    880s] [NR-eGR] Rule id: 1  Nets: 0
[06/04 00:03:21    880s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/04 00:03:21    880s] (I)                    Layer    2    3    4    5     6 
[06/04 00:03:21    880s] (I)                    Pitch  620  560  620  560  2480 
[06/04 00:03:21    880s] (I)             #Used tracks    1    1    1    1     1 
[06/04 00:03:21    880s] (I)       #Fully used tracks    1    1    1    1     1 
[06/04 00:03:21    880s] [NR-eGR] ========================================
[06/04 00:03:21    880s] [NR-eGR] 
[06/04 00:03:21    880s] (I)      =============== Blocked Tracks ===============
[06/04 00:03:21    880s] (I)      +-------+---------+----------+---------------+
[06/04 00:03:21    880s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/04 00:03:21    880s] (I)      +-------+---------+----------+---------------+
[06/04 00:03:21    880s] (I)      |     1 |       0 |        0 |         0.00% |
[06/04 00:03:21    880s] (I)      |     2 |  583436 |   260858 |        44.71% |
[06/04 00:03:21    880s] (I)      |     3 |  646148 |   254420 |        39.37% |
[06/04 00:03:21    880s] (I)      |     4 |  583436 |   272597 |        46.72% |
[06/04 00:03:21    880s] (I)      |     5 |  646148 |   294783 |        45.62% |
[06/04 00:03:21    880s] (I)      |     6 |  145792 |    55087 |        37.78% |
[06/04 00:03:21    880s] (I)      +-------+---------+----------+---------------+
[06/04 00:03:21    880s] (I)      Finished Import and model ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 3480.75 MB )
[06/04 00:03:21    880s] (I)      Reset routing kernel
[06/04 00:03:21    880s] (I)      Started Global Routing ( Curr Mem: 3480.75 MB )
[06/04 00:03:21    880s] (I)      totalPins=3050  totalGlobalPin=3043 (99.77%)
[06/04 00:03:21    880s] (I)      total 2D Cap : 708381 = (395027 H, 313354 V)
[06/04 00:03:21    880s] [NR-eGR] Layer group 1: route 74 net(s) in layer range [3, 4]
[06/04 00:03:21    880s] (I)      
[06/04 00:03:21    880s] (I)      ============  Phase 1a Route ============
[06/04 00:03:21    880s] (I)      Usage: 6480 = (3077 H, 3403 V) = (0.78% H, 1.09% V) = (1.551e+04um H, 1.715e+04um V)
[06/04 00:03:21    880s] (I)      
[06/04 00:03:21    880s] (I)      ============  Phase 1b Route ============
[06/04 00:03:21    880s] (I)      Usage: 6480 = (3077 H, 3403 V) = (0.78% H, 1.09% V) = (1.551e+04um H, 1.715e+04um V)
[06/04 00:03:21    880s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.265920e+04um
[06/04 00:03:21    880s] (I)      
[06/04 00:03:21    880s] (I)      ============  Phase 1c Route ============
[06/04 00:03:21    880s] (I)      Usage: 6480 = (3077 H, 3403 V) = (0.78% H, 1.09% V) = (1.551e+04um H, 1.715e+04um V)
[06/04 00:03:21    880s] (I)      
[06/04 00:03:21    880s] (I)      ============  Phase 1d Route ============
[06/04 00:03:21    880s] (I)      Usage: 6480 = (3077 H, 3403 V) = (0.78% H, 1.09% V) = (1.551e+04um H, 1.715e+04um V)
[06/04 00:03:21    880s] (I)      
[06/04 00:03:21    880s] (I)      ============  Phase 1e Route ============
[06/04 00:03:21    880s] (I)      Usage: 6480 = (3077 H, 3403 V) = (0.78% H, 1.09% V) = (1.551e+04um H, 1.715e+04um V)
[06/04 00:03:21    880s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.265920e+04um
[06/04 00:03:21    880s] (I)      
[06/04 00:03:21    880s] (I)      ============  Phase 1f Route ============
[06/04 00:03:21    880s] (I)      Usage: 6480 = (3077 H, 3403 V) = (0.78% H, 1.09% V) = (1.551e+04um H, 1.715e+04um V)
[06/04 00:03:21    880s] (I)      
[06/04 00:03:21    880s] (I)      ============  Phase 1g Route ============
[06/04 00:03:21    880s] (I)      Usage: 6418 = (3068 H, 3350 V) = (0.78% H, 1.07% V) = (1.546e+04um H, 1.688e+04um V)
[06/04 00:03:21    880s] (I)      #Nets         : 74
[06/04 00:03:21    880s] (I)      #Relaxed nets : 10
[06/04 00:03:21    880s] (I)      Wire length   : 5230
[06/04 00:03:21    880s] [NR-eGR] Create a new net group with 10 nets and layer range [3, 6]
[06/04 00:03:21    880s] (I)      
[06/04 00:03:21    880s] (I)      ============  Phase 1h Route ============
[06/04 00:03:21    880s] (I)      Usage: 6420 = (3075 H, 3345 V) = (0.78% H, 1.07% V) = (1.550e+04um H, 1.686e+04um V)
[06/04 00:03:21    880s] (I)      total 2D Cap : 1154727 = (750095 H, 404632 V)
[06/04 00:03:21    880s] [NR-eGR] Layer group 2: route 10 net(s) in layer range [3, 6]
[06/04 00:03:21    880s] (I)      
[06/04 00:03:21    880s] (I)      ============  Phase 1a Route ============
[06/04 00:03:21    880s] (I)      Usage: 7665 = (3636 H, 4029 V) = (0.48% H, 1.00% V) = (1.833e+04um H, 2.031e+04um V)
[06/04 00:03:21    880s] (I)      
[06/04 00:03:21    880s] (I)      ============  Phase 1b Route ============
[06/04 00:03:21    880s] (I)      Usage: 7665 = (3636 H, 4029 V) = (0.48% H, 1.00% V) = (1.833e+04um H, 2.031e+04um V)
[06/04 00:03:21    880s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.863160e+04um
[06/04 00:03:21    880s] (I)      
[06/04 00:03:21    880s] (I)      ============  Phase 1c Route ============
[06/04 00:03:21    880s] (I)      Usage: 7665 = (3636 H, 4029 V) = (0.48% H, 1.00% V) = (1.833e+04um H, 2.031e+04um V)
[06/04 00:03:21    880s] (I)      
[06/04 00:03:21    880s] (I)      ============  Phase 1d Route ============
[06/04 00:03:21    880s] (I)      Usage: 7665 = (3636 H, 4029 V) = (0.48% H, 1.00% V) = (1.833e+04um H, 2.031e+04um V)
[06/04 00:03:21    880s] (I)      
[06/04 00:03:21    880s] (I)      ============  Phase 1e Route ============
[06/04 00:03:21    880s] (I)      Usage: 7665 = (3636 H, 4029 V) = (0.48% H, 1.00% V) = (1.833e+04um H, 2.031e+04um V)
[06/04 00:03:21    880s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.863160e+04um
[06/04 00:03:21    880s] (I)      
[06/04 00:03:21    880s] (I)      ============  Phase 1f Route ============
[06/04 00:03:21    880s] (I)      Usage: 7665 = (3636 H, 4029 V) = (0.48% H, 1.00% V) = (1.833e+04um H, 2.031e+04um V)
[06/04 00:03:21    880s] (I)      
[06/04 00:03:21    880s] (I)      ============  Phase 1g Route ============
[06/04 00:03:21    880s] (I)      Usage: 7608 = (3616 H, 3992 V) = (0.48% H, 0.99% V) = (1.822e+04um H, 2.012e+04um V)
[06/04 00:03:21    880s] (I)      #Nets         : 10
[06/04 00:03:21    880s] (I)      #Relaxed nets : 10
[06/04 00:03:21    880s] (I)      Wire length   : 0
[06/04 00:03:21    880s] [NR-eGR] Create a new net group with 10 nets and layer range [2, 6]
[06/04 00:03:21    880s] (I)      
[06/04 00:03:21    880s] (I)      ============  Phase 1h Route ============
[06/04 00:03:21    880s] (I)      Usage: 7608 = (3616 H, 3992 V) = (0.48% H, 0.99% V) = (1.822e+04um H, 2.012e+04um V)
[06/04 00:03:21    880s] (I)      total 2D Cap : 1505010 = (750095 H, 754915 V)
[06/04 00:03:21    880s] [NR-eGR] Layer group 3: route 10 net(s) in layer range [2, 6]
[06/04 00:03:21    880s] (I)      
[06/04 00:03:21    880s] (I)      ============  Phase 1a Route ============
[06/04 00:03:21    880s] (I)      Usage: 10068 = (4740 H, 5328 V) = (0.63% H, 0.71% V) = (2.389e+04um H, 2.685e+04um V)
[06/04 00:03:21    880s] (I)      
[06/04 00:03:21    880s] (I)      ============  Phase 1b Route ============
[06/04 00:03:21    880s] (I)      Usage: 10068 = (4740 H, 5328 V) = (0.63% H, 0.71% V) = (2.389e+04um H, 2.685e+04um V)
[06/04 00:03:21    880s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.074272e+04um
[06/04 00:03:21    880s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/04 00:03:21    880s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/04 00:03:21    880s] (I)      
[06/04 00:03:21    880s] (I)      ============  Phase 1c Route ============
[06/04 00:03:21    880s] (I)      Usage: 10068 = (4740 H, 5328 V) = (0.63% H, 0.71% V) = (2.389e+04um H, 2.685e+04um V)
[06/04 00:03:21    880s] (I)      
[06/04 00:03:21    880s] (I)      ============  Phase 1d Route ============
[06/04 00:03:21    880s] (I)      Usage: 10068 = (4740 H, 5328 V) = (0.63% H, 0.71% V) = (2.389e+04um H, 2.685e+04um V)
[06/04 00:03:21    880s] (I)      
[06/04 00:03:21    880s] (I)      ============  Phase 1e Route ============
[06/04 00:03:21    880s] (I)      Usage: 10068 = (4740 H, 5328 V) = (0.63% H, 0.71% V) = (2.389e+04um H, 2.685e+04um V)
[06/04 00:03:21    880s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.074272e+04um
[06/04 00:03:21    880s] (I)      
[06/04 00:03:21    880s] (I)      ============  Phase 1f Route ============
[06/04 00:03:21    880s] (I)      Usage: 10068 = (4740 H, 5328 V) = (0.63% H, 0.71% V) = (2.389e+04um H, 2.685e+04um V)
[06/04 00:03:21    880s] (I)      
[06/04 00:03:21    880s] (I)      ============  Phase 1g Route ============
[06/04 00:03:21    880s] (I)      Usage: 10068 = (4740 H, 5328 V) = (0.63% H, 0.71% V) = (2.389e+04um H, 2.685e+04um V)
[06/04 00:03:21    880s] (I)      
[06/04 00:03:21    880s] (I)      ============  Phase 1h Route ============
[06/04 00:03:21    880s] (I)      Usage: 10066 = (4735 H, 5331 V) = (0.63% H, 0.71% V) = (2.386e+04um H, 2.687e+04um V)
[06/04 00:03:21    880s] (I)      
[06/04 00:03:21    880s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 00:03:21    880s] [NR-eGR]                        OverCon            
[06/04 00:03:21    880s] [NR-eGR]                         #Gcell     %Gcell
[06/04 00:03:21    880s] [NR-eGR]        Layer             (1-0)    OverCon
[06/04 00:03:21    880s] [NR-eGR] ----------------------------------------------
[06/04 00:03:21    880s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/04 00:03:21    880s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/04 00:03:21    880s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[06/04 00:03:21    880s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[06/04 00:03:21    880s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[06/04 00:03:21    880s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[06/04 00:03:21    880s] [NR-eGR] ----------------------------------------------
[06/04 00:03:21    880s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[06/04 00:03:21    880s] [NR-eGR] 
[06/04 00:03:21    880s] (I)      Finished Global Routing ( CPU: 0.34 sec, Real: 0.17 sec, Curr Mem: 3488.76 MB )
[06/04 00:03:21    880s] (I)      total 2D Cap : 1509090 = (751813 H, 757277 V)
[06/04 00:03:21    880s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/04 00:03:21    880s] (I)      ============= Track Assignment ============
[06/04 00:03:21    880s] (I)      Started Track Assignment (8T) ( Curr Mem: 3488.76 MB )
[06/04 00:03:21    880s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[06/04 00:03:21    880s] (I)      Run Multi-thread track assignment
[06/04 00:03:21    880s] (I)      Finished Track Assignment (8T) ( CPU: 0.09 sec, Real: 0.02 sec, Curr Mem: 3488.76 MB )
[06/04 00:03:21    880s] (I)      Started Export ( Curr Mem: 3488.76 MB )
[06/04 00:03:21    880s] [NR-eGR]                 Length (um)    Vias 
[06/04 00:03:21    880s] [NR-eGR] ------------------------------------
[06/04 00:03:21    880s] [NR-eGR]  metal1  (1H)             0   44547 
[06/04 00:03:21    880s] [NR-eGR]  metal2  (2V)        170048   57756 
[06/04 00:03:21    880s] [NR-eGR]  metal3  (3H)        183672    3323 
[06/04 00:03:21    880s] [NR-eGR]  metal4  (4V)         51178     158 
[06/04 00:03:21    880s] [NR-eGR]  metal5  (5H)         10864       9 
[06/04 00:03:21    880s] [NR-eGR]  metal6  (6V)           315       0 
[06/04 00:03:21    880s] [NR-eGR] ------------------------------------
[06/04 00:03:21    880s] [NR-eGR]          Total       416077  105793 
[06/04 00:03:21    880s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:03:21    880s] [NR-eGR] Total half perimeter of net bounding box: 367016um
[06/04 00:03:21    880s] [NR-eGR] Total length: 416077um, number of vias: 105793
[06/04 00:03:21    880s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:03:21    880s] [NR-eGR] Total eGR-routed clock nets wire length: 33904um, number of vias: 7863
[06/04 00:03:21    880s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:03:21    880s] [NR-eGR] Report for selected net(s) only.
[06/04 00:03:21    880s] [NR-eGR]                 Length (um)  Vias 
[06/04 00:03:21    880s] [NR-eGR] ----------------------------------
[06/04 00:03:21    880s] [NR-eGR]  metal1  (1H)             0  3049 
[06/04 00:03:21    880s] [NR-eGR]  metal2  (2V)          8271  3528 
[06/04 00:03:21    880s] [NR-eGR]  metal3  (3H)         16470  1276 
[06/04 00:03:21    880s] [NR-eGR]  metal4  (4V)          9001    10 
[06/04 00:03:21    880s] [NR-eGR]  metal5  (5H)           162     0 
[06/04 00:03:21    880s] [NR-eGR]  metal6  (6V)             0     0 
[06/04 00:03:21    880s] [NR-eGR] ----------------------------------
[06/04 00:03:21    880s] [NR-eGR]          Total        33905  7863 
[06/04 00:03:21    880s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:03:21    880s] [NR-eGR] Total half perimeter of net bounding box: 14538um
[06/04 00:03:21    880s] [NR-eGR] Total length: 33905um, number of vias: 7863
[06/04 00:03:21    880s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:03:21    880s] [NR-eGR] Total routed clock nets wire length: 33904um, number of vias: 7863
[06/04 00:03:21    880s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:03:21    880s] (I)      Finished Export ( CPU: 0.09 sec, Real: 0.05 sec, Curr Mem: 3480.75 MB )
[06/04 00:03:21    880s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.72 sec, Real: 0.44 sec, Curr Mem: 3474.75 MB )
[06/04 00:03:21    880s] (I)      ====================================== Runtime Summary ======================================
[06/04 00:03:21    880s] (I)       Step                                          %       Start      Finish      Real       CPU 
[06/04 00:03:21    880s] (I)      ---------------------------------------------------------------------------------------------
[06/04 00:03:21    880s] (I)       Early Global Route kernel               100.00%  318.18 sec  318.63 sec  0.44 sec  0.72 sec 
[06/04 00:03:21    880s] (I)       +-Import and model                       39.45%  318.19 sec  318.36 sec  0.17 sec  0.18 sec 
[06/04 00:03:21    880s] (I)       | +-Create place DB                      13.20%  318.19 sec  318.25 sec  0.06 sec  0.05 sec 
[06/04 00:03:21    880s] (I)       | | +-Import place data                  13.14%  318.19 sec  318.25 sec  0.06 sec  0.05 sec 
[06/04 00:03:21    880s] (I)       | | | +-Read instances and placement      4.16%  318.19 sec  318.21 sec  0.02 sec  0.02 sec 
[06/04 00:03:21    880s] (I)       | | | +-Read nets                         8.85%  318.21 sec  318.25 sec  0.04 sec  0.03 sec 
[06/04 00:03:21    880s] (I)       | +-Create route DB                      22.62%  318.25 sec  318.35 sec  0.10 sec  0.11 sec 
[06/04 00:03:21    880s] (I)       | | +-Import route data (8T)             21.96%  318.25 sec  318.35 sec  0.10 sec  0.11 sec 
[06/04 00:03:21    880s] (I)       | | | +-Read blockages ( Layer 2-6 )      3.58%  318.26 sec  318.27 sec  0.02 sec  0.01 sec 
[06/04 00:03:21    880s] (I)       | | | | +-Read routing blockages          0.00%  318.26 sec  318.26 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | | | +-Read instance blockages         1.05%  318.26 sec  318.26 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | | | +-Read PG blockages               2.05%  318.26 sec  318.27 sec  0.01 sec  0.01 sec 
[06/04 00:03:21    880s] (I)       | | | | +-Read clock blockages            0.01%  318.27 sec  318.27 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | | | +-Read other blockages            0.01%  318.27 sec  318.27 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | | | +-Read halo blockages             0.04%  318.27 sec  318.27 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | | | +-Read boundary cut boxes         0.00%  318.27 sec  318.27 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | | +-Read blackboxes                   0.01%  318.27 sec  318.27 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | | +-Read prerouted                    1.57%  318.27 sec  318.28 sec  0.01 sec  0.01 sec 
[06/04 00:03:21    880s] (I)       | | | +-Read unlegalized nets             0.66%  318.28 sec  318.28 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | | +-Read nets                         0.10%  318.28 sec  318.28 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | | +-Set up via pillars                0.00%  318.28 sec  318.28 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | | +-Initialize 3D grid graph          0.97%  318.28 sec  318.29 sec  0.00 sec  0.01 sec 
[06/04 00:03:21    880s] (I)       | | | +-Model blockage capacity          12.50%  318.29 sec  318.34 sec  0.06 sec  0.05 sec 
[06/04 00:03:21    880s] (I)       | | | | +-Initialize 3D capacity         11.60%  318.29 sec  318.34 sec  0.05 sec  0.05 sec 
[06/04 00:03:21    880s] (I)       | | | +-Move terms for access (8T)        0.82%  318.34 sec  318.35 sec  0.00 sec  0.01 sec 
[06/04 00:03:21    880s] (I)       | +-Read aux data                         0.00%  318.35 sec  318.35 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | +-Others data preparation               0.11%  318.35 sec  318.35 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | +-Create route kernel                   2.63%  318.35 sec  318.36 sec  0.01 sec  0.01 sec 
[06/04 00:03:21    880s] (I)       +-Global Routing                         37.38%  318.37 sec  318.53 sec  0.17 sec  0.34 sec 
[06/04 00:03:21    880s] (I)       | +-Initialization                        0.21%  318.37 sec  318.37 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | +-Net group 1                          19.04%  318.37 sec  318.45 sec  0.08 sec  0.24 sec 
[06/04 00:03:21    880s] (I)       | | +-Generate topology (8T)              1.47%  318.37 sec  318.37 sec  0.01 sec  0.02 sec 
[06/04 00:03:21    880s] (I)       | | +-Phase 1a                            1.33%  318.38 sec  318.39 sec  0.01 sec  0.01 sec 
[06/04 00:03:21    880s] (I)       | | | +-Pattern routing (8T)              0.96%  318.39 sec  318.39 sec  0.00 sec  0.01 sec 
[06/04 00:03:21    880s] (I)       | | +-Phase 1b                            0.35%  318.39 sec  318.39 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | +-Phase 1c                            0.01%  318.39 sec  318.39 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | +-Phase 1d                            0.01%  318.39 sec  318.39 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | +-Phase 1e                            0.24%  318.39 sec  318.39 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | | +-Route legalization                0.09%  318.39 sec  318.39 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | | | +-Legalize Blockage Violations    0.04%  318.39 sec  318.39 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | +-Phase 1f                            0.01%  318.39 sec  318.39 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | +-Phase 1g                            2.89%  318.39 sec  318.41 sec  0.01 sec  0.02 sec 
[06/04 00:03:21    880s] (I)       | | | +-Post Routing                      2.82%  318.39 sec  318.41 sec  0.01 sec  0.02 sec 
[06/04 00:03:21    880s] (I)       | | +-Phase 1h                            1.76%  318.41 sec  318.42 sec  0.01 sec  0.01 sec 
[06/04 00:03:21    880s] (I)       | | | +-Post Routing                      1.69%  318.41 sec  318.42 sec  0.01 sec  0.01 sec 
[06/04 00:03:21    880s] (I)       | | +-Layer assignment (8T)               7.76%  318.42 sec  318.45 sec  0.03 sec  0.16 sec 
[06/04 00:03:21    880s] (I)       | +-Net group 2                           6.24%  318.45 sec  318.48 sec  0.03 sec  0.04 sec 
[06/04 00:03:21    880s] (I)       | | +-Generate topology (8T)              0.67%  318.45 sec  318.45 sec  0.00 sec  0.01 sec 
[06/04 00:03:21    880s] (I)       | | +-Phase 1a                            0.89%  318.47 sec  318.47 sec  0.00 sec  0.02 sec 
[06/04 00:03:21    880s] (I)       | | | +-Pattern routing (8T)              0.76%  318.47 sec  318.47 sec  0.00 sec  0.02 sec 
[06/04 00:03:21    880s] (I)       | | +-Phase 1b                            0.14%  318.47 sec  318.47 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | +-Phase 1c                            0.01%  318.47 sec  318.47 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | +-Phase 1d                            0.01%  318.47 sec  318.47 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | +-Phase 1e                            0.20%  318.47 sec  318.47 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | | +-Route legalization                0.06%  318.47 sec  318.47 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | | | +-Legalize Blockage Violations    0.01%  318.47 sec  318.47 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | +-Phase 1f                            0.01%  318.47 sec  318.47 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | +-Phase 1g                            0.71%  318.47 sec  318.48 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | | +-Post Routing                      0.65%  318.47 sec  318.48 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | +-Phase 1h                            0.19%  318.48 sec  318.48 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | | +-Post Routing                      0.13%  318.48 sec  318.48 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | +-Net group 3                           9.61%  318.48 sec  318.52 sec  0.04 sec  0.05 sec 
[06/04 00:03:21    880s] (I)       | | +-Generate topology (8T)              0.44%  318.48 sec  318.48 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | +-Phase 1a                            1.21%  318.50 sec  318.50 sec  0.01 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | | +-Pattern routing (8T)              0.75%  318.50 sec  318.50 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | | +-Add via demand to 2D              0.32%  318.50 sec  318.50 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | +-Phase 1b                            0.14%  318.50 sec  318.50 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | +-Phase 1c                            0.01%  318.50 sec  318.50 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | +-Phase 1d                            0.01%  318.50 sec  318.50 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | +-Phase 1e                            0.20%  318.51 sec  318.51 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | | +-Route legalization                0.05%  318.51 sec  318.51 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | | | +-Legalize Blockage Violations    0.00%  318.51 sec  318.51 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | +-Phase 1f                            0.01%  318.51 sec  318.51 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | | +-Phase 1g                            0.21%  318.51 sec  318.51 sec  0.00 sec  0.01 sec 
[06/04 00:03:21    880s] (I)       | | | +-Post Routing                      0.14%  318.51 sec  318.51 sec  0.00 sec  0.01 sec 
[06/04 00:03:21    880s] (I)       | | +-Phase 1h                            0.21%  318.51 sec  318.51 sec  0.00 sec  0.01 sec 
[06/04 00:03:21    880s] (I)       | | | +-Post Routing                      0.14%  318.51 sec  318.51 sec  0.00 sec  0.01 sec 
[06/04 00:03:21    880s] (I)       | | +-Layer assignment (8T)               1.23%  318.52 sec  318.52 sec  0.01 sec  0.01 sec 
[06/04 00:03:21    880s] (I)       +-Export 3D cong map                      3.82%  318.53 sec  318.55 sec  0.02 sec  0.01 sec 
[06/04 00:03:21    880s] (I)       | +-Export 2D cong map                    0.52%  318.55 sec  318.55 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       +-Extract Global 3D Wires                 0.04%  318.55 sec  318.55 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       +-Track Assignment (8T)                   5.32%  318.55 sec  318.57 sec  0.02 sec  0.09 sec 
[06/04 00:03:21    880s] (I)       | +-Initialization                        0.01%  318.55 sec  318.55 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | +-Track Assignment Kernel               5.12%  318.55 sec  318.57 sec  0.02 sec  0.09 sec 
[06/04 00:03:21    880s] (I)       | +-Free Memory                           0.00%  318.57 sec  318.57 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       +-Export                                 11.18%  318.57 sec  318.62 sec  0.05 sec  0.09 sec 
[06/04 00:03:21    880s] (I)       | +-Export DB wires                       1.57%  318.57 sec  318.58 sec  0.01 sec  0.02 sec 
[06/04 00:03:21    880s] (I)       | | +-Export all nets (8T)                0.94%  318.57 sec  318.58 sec  0.00 sec  0.02 sec 
[06/04 00:03:21    880s] (I)       | | +-Set wire vias (8T)                  0.47%  318.58 sec  318.58 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       | +-Report wirelength                     7.17%  318.58 sec  318.61 sec  0.03 sec  0.03 sec 
[06/04 00:03:21    880s] (I)       | +-Update net boxes                      2.18%  318.61 sec  318.62 sec  0.01 sec  0.04 sec 
[06/04 00:03:21    880s] (I)       | +-Update timing                         0.00%  318.62 sec  318.62 sec  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)       +-Postprocess design                      0.78%  318.62 sec  318.63 sec  0.00 sec  0.01 sec 
[06/04 00:03:21    880s] (I)      ==================== Summary by functions =====================
[06/04 00:03:21    880s] (I)       Lv  Step                                %      Real       CPU 
[06/04 00:03:21    880s] (I)      ---------------------------------------------------------------
[06/04 00:03:21    880s] (I)        0  Early Global Route kernel     100.00%  0.44 sec  0.72 sec 
[06/04 00:03:21    880s] (I)        1  Import and model               39.45%  0.17 sec  0.18 sec 
[06/04 00:03:21    880s] (I)        1  Global Routing                 37.38%  0.17 sec  0.34 sec 
[06/04 00:03:21    880s] (I)        1  Export                         11.18%  0.05 sec  0.09 sec 
[06/04 00:03:21    880s] (I)        1  Track Assignment (8T)           5.32%  0.02 sec  0.09 sec 
[06/04 00:03:21    880s] (I)        1  Export 3D cong map              3.82%  0.02 sec  0.01 sec 
[06/04 00:03:21    880s] (I)        1  Postprocess design              0.78%  0.00 sec  0.01 sec 
[06/04 00:03:21    880s] (I)        1  Extract Global 3D Wires         0.04%  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)        2  Create route DB                22.62%  0.10 sec  0.11 sec 
[06/04 00:03:21    880s] (I)        2  Net group 1                    19.04%  0.08 sec  0.24 sec 
[06/04 00:03:21    880s] (I)        2  Create place DB                13.20%  0.06 sec  0.05 sec 
[06/04 00:03:21    880s] (I)        2  Net group 3                     9.61%  0.04 sec  0.05 sec 
[06/04 00:03:21    880s] (I)        2  Report wirelength               7.17%  0.03 sec  0.03 sec 
[06/04 00:03:21    880s] (I)        2  Net group 2                     6.24%  0.03 sec  0.04 sec 
[06/04 00:03:21    880s] (I)        2  Track Assignment Kernel         5.12%  0.02 sec  0.09 sec 
[06/04 00:03:21    880s] (I)        2  Create route kernel             2.63%  0.01 sec  0.01 sec 
[06/04 00:03:21    880s] (I)        2  Update net boxes                2.18%  0.01 sec  0.04 sec 
[06/04 00:03:21    880s] (I)        2  Export DB wires                 1.57%  0.01 sec  0.02 sec 
[06/04 00:03:21    880s] (I)        2  Export 2D cong map              0.52%  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)        2  Initialization                  0.22%  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)        2  Others data preparation         0.11%  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)        3  Import route data (8T)         21.96%  0.10 sec  0.11 sec 
[06/04 00:03:21    880s] (I)        3  Import place data              13.14%  0.06 sec  0.05 sec 
[06/04 00:03:21    880s] (I)        3  Layer assignment (8T)           9.00%  0.04 sec  0.17 sec 
[06/04 00:03:21    880s] (I)        3  Phase 1g                        3.80%  0.02 sec  0.03 sec 
[06/04 00:03:21    880s] (I)        3  Phase 1a                        3.43%  0.02 sec  0.03 sec 
[06/04 00:03:21    880s] (I)        3  Generate topology (8T)          2.59%  0.01 sec  0.03 sec 
[06/04 00:03:21    880s] (I)        3  Phase 1h                        2.16%  0.01 sec  0.02 sec 
[06/04 00:03:21    880s] (I)        3  Export all nets (8T)            0.94%  0.00 sec  0.02 sec 
[06/04 00:03:21    880s] (I)        3  Phase 1e                        0.64%  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)        3  Phase 1b                        0.63%  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)        3  Set wire vias (8T)              0.47%  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)        3  Phase 1f                        0.03%  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)        3  Phase 1c                        0.03%  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)        3  Phase 1d                        0.03%  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)        4  Model blockage capacity        12.50%  0.06 sec  0.05 sec 
[06/04 00:03:21    880s] (I)        4  Read nets                       8.95%  0.04 sec  0.03 sec 
[06/04 00:03:21    880s] (I)        4  Post Routing                    5.56%  0.02 sec  0.05 sec 
[06/04 00:03:21    880s] (I)        4  Read instances and placement    4.16%  0.02 sec  0.02 sec 
[06/04 00:03:21    880s] (I)        4  Read blockages ( Layer 2-6 )    3.58%  0.02 sec  0.01 sec 
[06/04 00:03:21    880s] (I)        4  Pattern routing (8T)            2.47%  0.01 sec  0.03 sec 
[06/04 00:03:21    880s] (I)        4  Read prerouted                  1.57%  0.01 sec  0.01 sec 
[06/04 00:03:21    880s] (I)        4  Initialize 3D grid graph        0.97%  0.00 sec  0.01 sec 
[06/04 00:03:21    880s] (I)        4  Move terms for access (8T)      0.82%  0.00 sec  0.01 sec 
[06/04 00:03:21    880s] (I)        4  Read unlegalized nets           0.66%  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)        4  Add via demand to 2D            0.32%  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)        4  Route legalization              0.21%  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)        4  Read blackboxes                 0.01%  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)        5  Initialize 3D capacity         11.60%  0.05 sec  0.05 sec 
[06/04 00:03:21    880s] (I)        5  Read PG blockages               2.05%  0.01 sec  0.01 sec 
[06/04 00:03:21    880s] (I)        5  Read instance blockages         1.05%  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)        5  Legalize Blockage Violations    0.05%  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)        5  Read halo blockages             0.04%  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)        5  Read clock blockages            0.01%  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)        5  Read other blockages            0.01%  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[06/04 00:03:21    880s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[06/04 00:03:21    880s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.8 real=0:00:00.6)
[06/04 00:03:21    880s]     Routing using eGR in eGR->NR Step done.
[06/04 00:03:21    880s]     Routing using NR in eGR->NR Step...
[06/04 00:03:21    880s] 
[06/04 00:03:21    880s] CCOPT: Preparing to route 75 clock nets with NanoRoute.
[06/04 00:03:21    880s]   All net are default rule.
[06/04 00:03:21    880s]   Preferred NanoRoute mode settings: Current
[06/04 00:03:21    880s] -droutePostRouteSpreadWire auto
[06/04 00:03:21    880s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/04 00:03:21    880s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[06/04 00:03:21    880s] To increase the message display limit, refer to the product command reference manual.
[06/04 00:03:21    880s]       Clock detailed routing...
[06/04 00:03:21    880s]         NanoRoute...
[06/04 00:03:21    880s] % Begin globalDetailRoute (date=06/04 00:03:21, mem=2057.2M)
[06/04 00:03:21    880s] 
[06/04 00:03:21    880s] globalDetailRoute
[06/04 00:03:21    880s] 
[06/04 00:03:21    880s] #Start globalDetailRoute on Tue Jun  4 00:03:21 2024
[06/04 00:03:21    880s] #
[06/04 00:03:21    880s] ### Time Record (globalDetailRoute) is installed.
[06/04 00:03:21    880s] ### Time Record (Pre Callback) is installed.
[06/04 00:03:21    880s] ### Time Record (Pre Callback) is uninstalled.
[06/04 00:03:21    880s] ### Time Record (DB Import) is installed.
[06/04 00:03:21    880s] ### Time Record (Timing Data Generation) is installed.
[06/04 00:03:21    880s] ### Time Record (Timing Data Generation) is uninstalled.
[06/04 00:03:21    880s] ### Net info: total nets: 14226
[06/04 00:03:21    880s] ### Net info: dirty nets: 0
[06/04 00:03:21    880s] ### Net info: marked as disconnected nets: 0
[06/04 00:03:21    880s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=75)
[06/04 00:03:21    881s] #num needed restored net=0
[06/04 00:03:21    881s] #need_extraction net=0 (total=14226)
[06/04 00:03:21    881s] ### Net info: fully routed nets: 74
[06/04 00:03:21    881s] ### Net info: trivial (< 2 pins) nets: 182
[06/04 00:03:21    881s] ### Net info: unrouted nets: 13970
[06/04 00:03:21    881s] ### Net info: re-extraction nets: 0
[06/04 00:03:21    881s] ### Net info: selected nets: 75
[06/04 00:03:21    881s] ### Net info: ignored nets: 0
[06/04 00:03:21    881s] ### Net info: skip routing nets: 0
[06/04 00:03:21    881s] ### import design signature (5): route=219937805 fixed_route=280697400 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=669337801 dirty_area=0 del_dirty_area=0 cell=1766960668 placement=727874857 pin_access=1 inst_pattern=1
[06/04 00:03:21    881s] ### Time Record (DB Import) is uninstalled.
[06/04 00:03:21    881s] #NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
[06/04 00:03:21    881s] #Wire/Via statistics before line assignment ...
[06/04 00:03:21    881s] #Total number of nets with non-default rule or having extra spacing = 75
[06/04 00:03:21    881s] #Total wire length = 33904 um.
[06/04 00:03:21    881s] #Total half perimeter of net bounding box = 14730 um.
[06/04 00:03:21    881s] #Total wire length on LAYER metal1 = 0 um.
[06/04 00:03:21    881s] #Total wire length on LAYER metal2 = 8271 um.
[06/04 00:03:21    881s] #Total wire length on LAYER metal3 = 16470 um.
[06/04 00:03:21    881s] #Total wire length on LAYER metal4 = 9001 um.
[06/04 00:03:21    881s] #Total wire length on LAYER metal5 = 162 um.
[06/04 00:03:21    881s] #Total wire length on LAYER metal6 = 0 um.
[06/04 00:03:21    881s] #Total number of vias = 7863
[06/04 00:03:21    881s] #Up-Via Summary (total 7863):
[06/04 00:03:21    881s] #           
[06/04 00:03:21    881s] #-----------------------
[06/04 00:03:21    881s] # metal1           3049
[06/04 00:03:21    881s] # metal2           3528
[06/04 00:03:21    881s] # metal3           1276
[06/04 00:03:21    881s] # metal4             10
[06/04 00:03:21    881s] #-----------------------
[06/04 00:03:21    881s] #                  7863 
[06/04 00:03:21    881s] #
[06/04 00:03:21    881s] ### Time Record (Data Preparation) is installed.
[06/04 00:03:21    881s] #Start routing data preparation on Tue Jun  4 00:03:21 2024
[06/04 00:03:21    881s] #
[06/04 00:03:21    881s] #Minimum voltage of a net in the design = 0.000.
[06/04 00:03:21    881s] #Maximum voltage of a net in the design = 1.980.
[06/04 00:03:21    881s] #Voltage range [0.000 - 1.980] has 14224 nets.
[06/04 00:03:21    881s] #Voltage range [0.000 - 0.000] has 1 net.
[06/04 00:03:21    881s] #Voltage range [1.620 - 1.980] has 1 net.
[06/04 00:03:21    881s] #Build and mark too close pins for the same net.
[06/04 00:03:21    881s] ### Time Record (Cell Pin Access) is installed.
[06/04 00:03:21    881s] #Initial pin access analysis.
[06/04 00:03:22    885s] #Detail pin access analysis.
[06/04 00:03:22    885s] ### Time Record (Cell Pin Access) is uninstalled.
[06/04 00:03:22    885s] # metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
[06/04 00:03:22    885s] # metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[06/04 00:03:22    885s] # metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[06/04 00:03:22    885s] # metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[06/04 00:03:22    885s] # metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[06/04 00:03:22    885s] # metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
[06/04 00:03:22    885s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2073.44 (MB), peak = 2442.57 (MB)
[06/04 00:03:22    885s] #Regenerating Ggrids automatically.
[06/04 00:03:22    885s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
[06/04 00:03:22    885s] #Using automatically generated G-grids.
[06/04 00:03:22    885s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[06/04 00:03:23    886s] #Done routing data preparation.
[06/04 00:03:23    886s] #cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2076.64 (MB), peak = 2442.57 (MB)
[06/04 00:03:23    886s] ### Time Record (Data Preparation) is uninstalled.
[06/04 00:03:23    886s] #Data initialization: cpu:00:00:06, real:00:00:02, mem:2.0 GB, peak:2.4 GB --2.59 [8]--
[06/04 00:03:23    886s] 
[06/04 00:03:23    886s] Trim Metal Layers:
[06/04 00:03:23    886s] LayerId::1 widthSet size::4
[06/04 00:03:23    886s] LayerId::2 widthSet size::4
[06/04 00:03:23    886s] LayerId::3 widthSet size::4
[06/04 00:03:23    886s] LayerId::4 widthSet size::4
[06/04 00:03:23    886s] LayerId::5 widthSet size::4
[06/04 00:03:23    886s] LayerId::6 widthSet size::2
[06/04 00:03:23    886s] Updating RC grid for preRoute extraction ...
[06/04 00:03:23    886s] eee: pegSigSF::1.070000
[06/04 00:03:23    886s] Initializing multi-corner capacitance tables ... 
[06/04 00:03:23    886s] Initializing multi-corner resistance tables ...
[06/04 00:03:23    886s] eee: l::1 avDens::0.104380 usedTrk::3790.037303 availTrk::36310.005502 sigTrk::3790.037303
[06/04 00:03:23    886s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/04 00:03:23    886s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/04 00:03:23    886s] eee: l::4 avDens::0.118736 usedTrk::1425.906349 availTrk::12009.088421 sigTrk::1425.906349
[06/04 00:03:23    886s] eee: l::5 avDens::0.162786 usedTrk::1319.531547 availTrk::8105.920810 sigTrk::1319.531547
[06/04 00:03:23    886s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/04 00:03:23    886s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 00:03:23    886s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.249998 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.823300 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 82 ; wHLS: 1.320000 ;
[06/04 00:03:23    886s] #Successfully loaded pre-route RC model
[06/04 00:03:23    886s] #Enabled timing driven Line Assignment.
[06/04 00:03:23    886s] ### Time Record (Line Assignment) is installed.
[06/04 00:03:23    886s] #
[06/04 00:03:23    886s] #Begin Line Assignment ...
[06/04 00:03:23    886s] #
[06/04 00:03:23    886s] #Begin build data ...
[06/04 00:03:23    886s] #
[06/04 00:03:23    886s] #Distribution of nets:
[06/04 00:03:23    886s] #     7371 ( 2         pin),   3512 ( 3         pin),   1346 ( 4         pin),
[06/04 00:03:23    886s] #      435 ( 5         pin),    393 ( 6         pin),    915 ( 7         pin),
[06/04 00:03:23    886s] #        3 (50-59      pin),     31 (60-69      pin),     11 (70-79      pin),
[06/04 00:03:23    886s] #        0 (>=2000     pin).
[06/04 00:03:23    886s] #Total: 14226 nets, 14017 non-trivial nets, 74 fully global routed, 74 clocks,
[06/04 00:03:23    886s] #       74 nets have extra space, 74 nets have layer range, 74 nets have weight,
[06/04 00:03:23    886s] #       74 nets have avoid detour, 74 nets have priority.
[06/04 00:03:23    886s] #
[06/04 00:03:23    886s] #Nets in 1 layer range:
[06/04 00:03:23    886s] #   (metal3, metal4) :       74 ( 0.5%)
[06/04 00:03:23    886s] #
[06/04 00:03:23    886s] #74 nets selected.
[06/04 00:03:23    886s] #
[06/04 00:03:24    887s] #End build data: cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.4 GB --3.38 [8]--
[06/04 00:03:24    887s] #
[06/04 00:03:24    887s] #Net length summary:
[06/04 00:03:24    887s] #Layer    H-Len   V-Len         Total       #Up-Via
[06/04 00:03:24    887s] #--------------------------------------------------
[06/04 00:03:24    887s] #metal1       0       0       0(  0%)    3049( 39%)
[06/04 00:03:24    887s] #metal2       0    8271    8271( 24%)    3528( 45%)
[06/04 00:03:24    887s] #metal3   16469       0   16469( 49%)    1278( 16%)
[06/04 00:03:24    887s] #metal4       0    9000    9000( 27%)      10(  0%)
[06/04 00:03:24    887s] #metal5     162       0     162(  0%)       0(  0%)
[06/04 00:03:24    887s] #metal6       0       0       0(  0%)       0(  0%)
[06/04 00:03:24    887s] #--------------------------------------------------
[06/04 00:03:24    887s] #         16632   17272   33904          7865      
[06/04 00:03:24    888s] ### Top 1 overlap violations ...
[06/04 00:03:24    888s] ###   Net: i_clk_p_i
[06/04 00:03:24    888s] ###     metal4: (212.8300, 1210.0010, 213.1100, 1210.7990), length: 0.7980, total: 0.7980
[06/04 00:03:24    888s] ###       fixed object
[06/04 00:03:24    888s] #
[06/04 00:03:24    888s] #Net length and overlap summary:
[06/04 00:03:24    888s] #Layer    H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
[06/04 00:03:24    888s] #----------------------------------------------------------------------------------------------
[06/04 00:03:24    888s] #metal1      63       0      63(  0%)    3049( 41%)       0(  0%)      0(  0.0%)      0(  0.0%)
[06/04 00:03:24    888s] #metal2       0    8966    8966( 26%)    3263( 44%)       0(  0%)      0(  0.0%)      0(  0.0%)
[06/04 00:03:24    888s] #metal3   16258       0   16258( 48%)    1053( 14%)       0(  0%)      0(  0.0%)      0(  0.0%)
[06/04 00:03:24    888s] #metal4       0    8769    8769( 26%)       7(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[06/04 00:03:24    888s] #metal5     146       0     146(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[06/04 00:03:24    888s] #metal6       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[06/04 00:03:24    888s] #----------------------------------------------------------------------------------------------
[06/04 00:03:24    888s] #         16469   17736   34205          7372             0            0              0        
[06/04 00:03:24    888s] #
[06/04 00:03:24    888s] #Line Assignment statistics:
[06/04 00:03:24    888s] #Cpu time = 00:00:02
[06/04 00:03:24    888s] #Elapsed time = 00:00:01
[06/04 00:03:24    888s] #Increased memory = 8.51 (MB)
[06/04 00:03:24    888s] #Total memory = 2098.45 (MB)
[06/04 00:03:24    888s] #Peak memory = 2442.57 (MB)
[06/04 00:03:24    888s] #End Line Assignment: cpu:00:00:02, real:00:00:01, mem:2.0 GB, peak:2.4 GB --2.87 [8]--
[06/04 00:03:24    888s] #
[06/04 00:03:24    888s] #Begin assignment summary ...
[06/04 00:03:24    888s] #
[06/04 00:03:24    888s] #  Total number of segments             = 4405
[06/04 00:03:24    888s] #  Total number of overlap segments     =    1 (  0.0%)
[06/04 00:03:24    888s] #  Total number of assigned segments    = 1729 ( 39.3%)
[06/04 00:03:24    888s] #  Total number of shifted segments     =   14 (  0.3%)
[06/04 00:03:24    888s] #  Average movement of shifted segments =    5.71 tracks
[06/04 00:03:24    888s] #
[06/04 00:03:24    888s] #  Total number of overlaps             =    0
[06/04 00:03:24    888s] #  Total length of overlaps             =    0 um
[06/04 00:03:24    888s] #
[06/04 00:03:24    888s] #End assignment summary.
[06/04 00:03:24    888s] ### Time Record (Line Assignment) is uninstalled.
[06/04 00:03:24    888s] #Wire/Via statistics after line assignment ...
[06/04 00:03:24    888s] #Total number of nets with non-default rule or having extra spacing = 75
[06/04 00:03:24    888s] #Total wire length = 32135 um.
[06/04 00:03:24    888s] #Total half perimeter of net bounding box = 14790 um.
[06/04 00:03:24    888s] #Total wire length on LAYER metal1 = 14 um.
[06/04 00:03:24    888s] #Total wire length on LAYER metal2 = 6947 um.
[06/04 00:03:24    888s] #Total wire length on LAYER metal3 = 16259 um.
[06/04 00:03:24    888s] #Total wire length on LAYER metal4 = 8768 um.
[06/04 00:03:24    888s] #Total wire length on LAYER metal5 = 147 um.
[06/04 00:03:24    888s] #Total wire length on LAYER metal6 = 0 um.
[06/04 00:03:24    888s] #Total number of vias = 7372
[06/04 00:03:24    888s] #Up-Via Summary (total 7372):
[06/04 00:03:24    888s] #           
[06/04 00:03:24    888s] #-----------------------
[06/04 00:03:24    888s] # metal1           3049
[06/04 00:03:24    888s] # metal2           3263
[06/04 00:03:24    888s] # metal3           1053
[06/04 00:03:24    888s] # metal4              7
[06/04 00:03:24    888s] #-----------------------
[06/04 00:03:24    888s] #                  7372 
[06/04 00:03:24    888s] #
[06/04 00:03:24    888s] #Routing data preparation, pin analysis, line assignment statistics:
[06/04 00:03:24    888s] #Cpu time = 00:00:08
[06/04 00:03:24    888s] #Elapsed time = 00:00:03
[06/04 00:03:24    888s] #Increased memory = 18.45 (MB)
[06/04 00:03:24    888s] #Total memory = 2082.11 (MB)
[06/04 00:03:24    888s] #Peak memory = 2442.57 (MB)
[06/04 00:03:24    888s] #RTESIG:78da9593514fc32010c77df6535cd81e6ae22607b4a50fbe98f8aa66515f175c59d3d882
[06/04 00:03:24    888s] #       01aad9b797a98999a97423bc00bfdcddff7fc76cfe7cbb02c270897ce191d235c2dd8a31
[06/04 00:03:24    888s] #       1af782a2a0570cd7f1e9e9869ccfe6f70f8f0c0828efdbc6ac7b5bebeb4d6737af10dabe
[06/04 00:03:24    888s] #       35cdf70d12c87c70f17c0983d70ebc0e219e2e7e029410dca0217bb1b61b259057b0559d
[06/04 00:03:24    888s] #       4f318c0b6014b2d604dd6837ce54ec304ebd33aa6f3750ebad1abaf007e79c4e55961715
[06/04 00:03:24    888s] #       9060df6c679b1d74364afe689d4e0b2e640164c29492211035041bb1a09d516e37ca5552
[06/04 00:03:24    888s] #       4c5a83711d0849cb4664e234bc3a092ff26859e4a3326d867ebc64c6f8e454e43942ce97
[06/04 00:03:24    888s] #       15dd2fc8b69d55619c2c7309e4cba664d2b22800f3f40ca1e4b17bef3cdd3e948500e283
[06/04 00:03:24    888s] #       32b5727532a9dcfb61ac4996c6a894537e30a4e25765eac3a138e23f61ce8e800a3c0612
[06/04 00:03:24    888s] #       4740556cd1bf759f7d0203d26b6a
[06/04 00:03:24    888s] #
[06/04 00:03:24    888s] #Skip comparing routing design signature in db-snapshot flow
[06/04 00:03:24    888s] #Using superthreading with total 8 threads.
[06/04 00:03:24    888s] ### Time Record (Detail Routing) is installed.
[06/04 00:03:24    888s] #
[06/04 00:03:24    888s] #Server cad16.ee.ntu.edu.tw is up on port 52993 ...
[06/04 00:03:24    888s] #
[06/04 00:03:24    888s] ### Launching client 1 using command:
[06/04 00:03:24    888s] ### nanoroute -batch -log client_log/cad16.ee.ntu.edu.tw_31065.client_1.log -server cad16.ee.ntu.edu.tw 52993 8 1717430860 droute 
[06/04 00:03:25    889s] ### drc_pitch = 14800 ( 14.8000 um) drc_range = 8400 (  8.4000 um) route_pitch = 14800 ( 14.8000 um) patch_pitch = 16000 ( 16.0000 um) top_route_layer = 6 top_pin_layer = 6
[06/04 00:03:25    889s] #
[06/04 00:03:25    889s] #Start Detail Routing..
[06/04 00:03:25    889s] #start initial detail routing ...
[06/04 00:03:25    889s] ### Design has 76 dirty nets
[06/04 00:03:25    889s] ### starting 8 local threads.
[06/04 00:03:25    893s] #    Client 1 from cad16.ee.ntu.edu.tw is connected
[06/04 00:03:25    893s] #    Sending design data to client 1 on host cad16.
[06/04 00:03:26    898s] ### local thread 4 exited.
[06/04 00:03:26    898s] ### local thread 7 exited.
[06/04 00:03:26    898s] ### local thread 3 exited.
[06/04 00:03:26    899s] ### local thread 1 exited.
[06/04 00:03:29    915s] ### Routing stats: routing = 29.82% drc-check-only = 3.28%
[06/04 00:03:29    915s] #   number of violations = 0
[06/04 00:03:29    915s] #    client cpu time = 00:00:09, memory = 71.81 (MB)
[06/04 00:03:29    915s] #cpu time = 00:00:27, elapsed time = 00:00:04, memory = 2088.50 (MB), peak = 2442.57 (MB)
[06/04 00:03:29    915s] #Complete Detail Routing.
[06/04 00:03:29    915s] #Total number of nets with non-default rule or having extra spacing = 75
[06/04 00:03:29    915s] #Total wire length = 37530 um.
[06/04 00:03:29    915s] #Total half perimeter of net bounding box = 14790 um.
[06/04 00:03:29    915s] #Total wire length on LAYER metal1 = 109 um.
[06/04 00:03:29    915s] #Total wire length on LAYER metal2 = 4322 um.
[06/04 00:03:29    915s] #Total wire length on LAYER metal3 = 20702 um.
[06/04 00:03:29    915s] #Total wire length on LAYER metal4 = 12252 um.
[06/04 00:03:29    915s] #Total wire length on LAYER metal5 = 144 um.
[06/04 00:03:29    915s] #Total wire length on LAYER metal6 = 0 um.
[06/04 00:03:29    915s] #Total number of vias = 7703
[06/04 00:03:29    915s] #Up-Via Summary (total 7703):
[06/04 00:03:29    915s] #           
[06/04 00:03:29    915s] #-----------------------
[06/04 00:03:29    915s] # metal1           3048
[06/04 00:03:29    915s] # metal2           2800
[06/04 00:03:29    915s] # metal3           1848
[06/04 00:03:29    915s] # metal4              7
[06/04 00:03:29    915s] #-----------------------
[06/04 00:03:29    915s] #                  7703 
[06/04 00:03:29    915s] #
[06/04 00:03:29    915s] #Total number of DRC violations = 0
[06/04 00:03:29    915s] ### Time Record (Detail Routing) is uninstalled.
[06/04 00:03:29    915s] #Cpu time = 00:00:27
[06/04 00:03:29    915s] #Elapsed time = 00:00:05
[06/04 00:03:29    915s] #Increased memory = 6.25 (MB)
[06/04 00:03:29    915s] #Total memory = 2088.52 (MB)
[06/04 00:03:29    915s] #Peak memory = 2442.57 (MB)
[06/04 00:03:29    915s] #Skip updating routing design signature in db-snapshot flow
[06/04 00:03:29    915s] #detailRoute Statistics:
[06/04 00:03:29    915s] #Cpu time = 00:00:27
[06/04 00:03:29    915s] #Elapsed time = 00:00:05
[06/04 00:03:29    915s] #Increased memory = 6.41 (MB)
[06/04 00:03:29    915s] #Total memory = 2088.52 (MB)
[06/04 00:03:29    915s] #Peak memory = 2442.57 (MB)
[06/04 00:03:29    915s] ### Time Record (DB Export) is installed.
[06/04 00:03:29    915s] ### export design design signature (10): route=1349449072 fixed_route=280697400 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1865523872 dirty_area=0 del_dirty_area=0 cell=1766960668 placement=727874857 pin_access=2054255479 inst_pattern=1
[06/04 00:03:29    916s] #	no debugging net set
[06/04 00:03:29    916s] ### Time Record (DB Export) is uninstalled.
[06/04 00:03:29    916s] ### Time Record (Post Callback) is installed.
[06/04 00:03:29    916s] ### Time Record (Post Callback) is uninstalled.
[06/04 00:03:29    916s] #Client cpu time = 00:00:09
[06/04 00:03:29    916s] #Client peak memory = 228.48 (MB)
[06/04 00:03:29    916s] #
[06/04 00:03:29    916s] #globalDetailRoute statistics:
[06/04 00:03:29    916s] #Cpu time = 00:00:36
[06/04 00:03:29    916s] #Elapsed time = 00:00:08
[06/04 00:03:29    916s] #Increased memory = 39.52 (MB)
[06/04 00:03:29    916s] #Total memory = 2096.75 (MB)
[06/04 00:03:29    916s] #Peak memory = 2442.57 (MB)
[06/04 00:03:29    916s] #Number of warnings = 0
[06/04 00:03:29    916s] #Total number of warnings = 0
[06/04 00:03:29    916s] #Number of fails = 0
[06/04 00:03:29    916s] #Total number of fails = 0
[06/04 00:03:29    916s] #Complete globalDetailRoute on Tue Jun  4 00:03:29 2024
[06/04 00:03:29    916s] #
[06/04 00:03:30    916s] ### import design signature (11): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2054255479 inst_pattern=1
[06/04 00:03:30    916s] ### Time Record (globalDetailRoute) is uninstalled.
[06/04 00:03:30    916s] ### 
[06/04 00:03:30    916s] ###   Scalability Statistics
[06/04 00:03:30    916s] ### 
[06/04 00:03:30    916s] ### --------------------------------+----------------+----------------+----------------+
[06/04 00:03:30    916s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[06/04 00:03:30    916s] ### --------------------------------+----------------+----------------+----------------+
[06/04 00:03:30    916s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[06/04 00:03:30    916s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[06/04 00:03:30    916s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[06/04 00:03:30    916s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[06/04 00:03:30    916s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[06/04 00:03:30    916s] ###   Cell Pin Access               |        00:00:04|        00:00:01|             1.0|
[06/04 00:03:30    916s] ###   Data Preparation              |        00:00:02|        00:00:01|             1.0|
[06/04 00:03:30    916s] ###   Detail Routing                |        00:00:27|        00:00:05|             5.8|
[06/04 00:03:30    916s] ###   Line Assignment               |        00:00:02|        00:00:01|             1.0|
[06/04 00:03:30    916s] ###   Entire Command                |        00:00:36|        00:00:09|             3.8|
[06/04 00:03:30    916s] ### --------------------------------+----------------+----------------+----------------+
[06/04 00:03:30    916s] ### 
[06/04 00:03:30    916s] % End globalDetailRoute (date=06/04 00:03:30, total cpu=0:00:35.6, real=0:00:09.0, peak res=2338.9M, current mem=2090.8M)
[06/04 00:03:30    916s]         NanoRoute done. (took cpu=0:00:26.9 real=0:00:09.4)
[06/04 00:03:30    916s]       Clock detailed routing done.
[06/04 00:03:30    916s] Skipping check of guided vs. routed net lengths.
[06/04 00:03:30    916s] Set FIXED routing status on 74 net(s)
[06/04 00:03:30    916s] Set FIXED placed status on 73 instance(s)
[06/04 00:03:30    916s]       Route Remaining Unrouted Nets...
[06/04 00:03:30    916s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[06/04 00:03:30    916s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3510.3M, EPOCH TIME: 1717430610.904103
[06/04 00:03:30    916s] All LLGs are deleted
[06/04 00:03:30    916s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3510.3M, EPOCH TIME: 1717430610.904274
[06/04 00:03:30    916s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.008, MEM:3510.3M, EPOCH TIME: 1717430610.912285
[06/04 00:03:30    916s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.009, MEM:3510.3M, EPOCH TIME: 1717430610.912688
[06/04 00:03:30    916s] ### Creating LA Mngr. totSessionCpu=0:15:16 mem=3510.3M
[06/04 00:03:30    916s] ### Creating LA Mngr, finished. totSessionCpu=0:15:16 mem=3510.3M
[06/04 00:03:30    916s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3510.28 MB )
[06/04 00:03:30    916s] (I)      ==================== Layers =====================
[06/04 00:03:30    916s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:03:30    916s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/04 00:03:30    916s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:03:30    916s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/04 00:03:30    916s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/04 00:03:30    916s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/04 00:03:30    916s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/04 00:03:30    916s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/04 00:03:30    916s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/04 00:03:30    916s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/04 00:03:30    916s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/04 00:03:30    916s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/04 00:03:30    916s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/04 00:03:30    916s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/04 00:03:30    916s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:03:30    916s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/04 00:03:30    916s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:03:30    916s] (I)      Started Import and model ( Curr Mem: 3510.28 MB )
[06/04 00:03:30    916s] (I)      Default pattern map key = CHIP_default.
[06/04 00:03:30    916s] (I)      == Non-default Options ==
[06/04 00:03:30    916s] (I)      Maximum routing layer                              : 6
[06/04 00:03:30    916s] (I)      Number of threads                                  : 8
[06/04 00:03:30    916s] (I)      Method to set GCell size                           : row
[06/04 00:03:30    916s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/04 00:03:30    916s] (I)      Use row-based GCell size
[06/04 00:03:30    916s] (I)      Use row-based GCell align
[06/04 00:03:30    916s] (I)      layer 0 area = 176400
[06/04 00:03:30    916s] (I)      layer 1 area = 194000
[06/04 00:03:30    916s] (I)      layer 2 area = 194000
[06/04 00:03:30    916s] (I)      layer 3 area = 194000
[06/04 00:03:30    916s] (I)      layer 4 area = 194000
[06/04 00:03:30    916s] (I)      layer 5 area = 9000000
[06/04 00:03:30    916s] (I)      GCell unit size   : 5040
[06/04 00:03:30    916s] (I)      GCell multiplier  : 1
[06/04 00:03:30    916s] (I)      GCell row height  : 5040
[06/04 00:03:30    916s] (I)      Actual row height : 5040
[06/04 00:03:30    916s] (I)      GCell align ref   : 220100 220200
[06/04 00:03:30    916s] [NR-eGR] Track table information for default rule: 
[06/04 00:03:30    916s] [NR-eGR] metal1 has single uniform track structure
[06/04 00:03:30    916s] [NR-eGR] metal2 has single uniform track structure
[06/04 00:03:30    916s] [NR-eGR] metal3 has single uniform track structure
[06/04 00:03:30    916s] [NR-eGR] metal4 has single uniform track structure
[06/04 00:03:30    916s] [NR-eGR] metal5 has single uniform track structure
[06/04 00:03:30    916s] [NR-eGR] metal6 has single uniform track structure
[06/04 00:03:30    916s] (I)      ================= Default via ==================
[06/04 00:03:30    916s] (I)      +---+------------------+-----------------------+
[06/04 00:03:30    916s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut       |
[06/04 00:03:30    916s] (I)      +---+------------------+-----------------------+
[06/04 00:03:30    916s] (I)      | 1 |    4  VIA12_VV   |   33  VIA12_HH_2cut_E |
[06/04 00:03:30    916s] (I)      | 2 |    7  VIA23_VH   |   43  VIA23_HH_2cut_E |
[06/04 00:03:30    916s] (I)      | 3 |   11  VIA34_VH   |   53  VIA34_HH_2cut_E |
[06/04 00:03:30    916s] (I)      | 4 |   15  VIA45_VH   |   63  VIA45_HH_2cut_E |
[06/04 00:03:30    916s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N |
[06/04 00:03:30    916s] (I)      +---+------------------+-----------------------+
[06/04 00:03:31    916s] [NR-eGR] Read 32964 PG shapes
[06/04 00:03:31    916s] [NR-eGR] Read 0 clock shapes
[06/04 00:03:31    916s] [NR-eGR] Read 0 other shapes
[06/04 00:03:31    916s] [NR-eGR] #Routing Blockages  : 0
[06/04 00:03:31    916s] [NR-eGR] #Instance Blockages : 3163
[06/04 00:03:31    916s] [NR-eGR] #PG Blockages       : 32964
[06/04 00:03:31    916s] [NR-eGR] #Halo Blockages     : 0
[06/04 00:03:31    916s] [NR-eGR] #Boundary Blockages : 0
[06/04 00:03:31    916s] [NR-eGR] #Clock Blockages    : 0
[06/04 00:03:31    916s] [NR-eGR] #Other Blockages    : 0
[06/04 00:03:31    916s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/04 00:03:31    916s] [NR-eGR] Num Prerouted Nets = 74  Num Prerouted Wires = 7423
[06/04 00:03:31    916s] [NR-eGR] Read 14044 nets ( ignored 74 )
[06/04 00:03:31    916s] (I)      early_global_route_priority property id does not exist.
[06/04 00:03:31    916s] (I)      Read Num Blocks=36127  Num Prerouted Wires=7423  Num CS=0
[06/04 00:03:31    916s] (I)      Layer 1 (V) : #blockages 12465 : #preroutes 3559
[06/04 00:03:31    916s] (I)      Layer 2 (H) : #blockages 12465 : #preroutes 3389
[06/04 00:03:31    916s] (I)      Layer 3 (V) : #blockages 8269 : #preroutes 472
[06/04 00:03:31    916s] (I)      Layer 4 (H) : #blockages 2461 : #preroutes 3
[06/04 00:03:31    916s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/04 00:03:31    916s] (I)      Number of ignored nets                =     74
[06/04 00:03:31    916s] (I)      Number of connected nets              =      0
[06/04 00:03:31    916s] (I)      Number of fixed nets                  =     74.  Ignored: Yes
[06/04 00:03:31    916s] (I)      Number of clock nets                  =     75.  Ignored: No
[06/04 00:03:31    916s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/04 00:03:31    916s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/04 00:03:31    916s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/04 00:03:31    916s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/04 00:03:31    916s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/04 00:03:31    916s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/04 00:03:31    916s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 00:03:31    916s] (I)      Ndr track 0 does not exist
[06/04 00:03:31    916s] (I)      Ndr track 0 does not exist
[06/04 00:03:31    916s] (I)      ---------------------Grid Graph Info--------------------
[06/04 00:03:31    916s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/04 00:03:31    916s] (I)      Core area           : (220100, 220200) - (1129640, 1129960)
[06/04 00:03:31    916s] (I)      Site width          :   620  (dbu)
[06/04 00:03:31    916s] (I)      Row height          :  5040  (dbu)
[06/04 00:03:31    916s] (I)      GCell row height    :  5040  (dbu)
[06/04 00:03:31    916s] (I)      GCell width         :  5040  (dbu)
[06/04 00:03:31    916s] (I)      GCell height        :  5040  (dbu)
[06/04 00:03:31    916s] (I)      Grid                :   268   268     6
[06/04 00:03:31    916s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/04 00:03:31    916s] (I)      Vertical capacity   :     0  5040     0  5040     0  5040
[06/04 00:03:31    916s] (I)      Horizontal capacity :     0     0  5040     0  5040     0
[06/04 00:03:31    916s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/04 00:03:31    916s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/04 00:03:31    916s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/04 00:03:31    916s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/04 00:03:31    916s] (I)      First track coord   :   400   310   400   310   400  2170
[06/04 00:03:31    916s] (I)      Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[06/04 00:03:31    916s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/04 00:03:31    916s] (I)      Num of masks        :     1     1     1     1     1     1
[06/04 00:03:31    916s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/04 00:03:31    916s] (I)      --------------------------------------------------------
[06/04 00:03:31    916s] 
[06/04 00:03:31    916s] [NR-eGR] ============ Routing rule table ============
[06/04 00:03:31    916s] [NR-eGR] Rule id: 0  Nets: 0
[06/04 00:03:31    916s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[06/04 00:03:31    916s] (I)                    Layer     2     3     4     5     6 
[06/04 00:03:31    916s] (I)                    Pitch  1240  1120  1240  1120  4400 
[06/04 00:03:31    916s] (I)             #Used tracks     2     2     2     2     2 
[06/04 00:03:31    916s] (I)       #Fully used tracks     1     1     1     1     1 
[06/04 00:03:31    916s] [NR-eGR] Rule id: 1  Nets: 13943
[06/04 00:03:31    916s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/04 00:03:31    916s] (I)                    Layer    2    3    4    5     6 
[06/04 00:03:31    916s] (I)                    Pitch  620  560  620  560  2480 
[06/04 00:03:31    916s] (I)             #Used tracks    1    1    1    1     1 
[06/04 00:03:31    916s] (I)       #Fully used tracks    1    1    1    1     1 
[06/04 00:03:31    916s] [NR-eGR] ========================================
[06/04 00:03:31    916s] [NR-eGR] 
[06/04 00:03:31    916s] (I)      =============== Blocked Tracks ===============
[06/04 00:03:31    916s] (I)      +-------+---------+----------+---------------+
[06/04 00:03:31    916s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/04 00:03:31    916s] (I)      +-------+---------+----------+---------------+
[06/04 00:03:31    916s] (I)      |     1 |       0 |        0 |         0.00% |
[06/04 00:03:31    916s] (I)      |     2 |  583436 |   262257 |        44.95% |
[06/04 00:03:31    916s] (I)      |     3 |  646148 |   255775 |        39.58% |
[06/04 00:03:31    916s] (I)      |     4 |  583436 |   274012 |        46.97% |
[06/04 00:03:31    916s] (I)      |     5 |  646148 |   296409 |        45.87% |
[06/04 00:03:31    916s] (I)      |     6 |  145792 |    55402 |        38.00% |
[06/04 00:03:31    916s] (I)      +-------+---------+----------+---------------+
[06/04 00:03:31    916s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3520.59 MB )
[06/04 00:03:31    916s] (I)      Reset routing kernel
[06/04 00:03:31    916s] (I)      Started Global Routing ( Curr Mem: 3520.59 MB )
[06/04 00:03:31    916s] (I)      totalPins=41498  totalGlobalPin=38870 (93.67%)
[06/04 00:03:31    916s] (I)      total 2D Cap : 1495484 = (746789 H, 748695 V)
[06/04 00:03:31    916s] [NR-eGR] Layer group 1: route 13943 net(s) in layer range [2, 6]
[06/04 00:03:31    916s] (I)      
[06/04 00:03:31    916s] (I)      ============  Phase 1a Route ============
[06/04 00:03:31    916s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 16
[06/04 00:03:31    916s] (I)      Usage: 72877 = (34584 H, 38293 V) = (4.63% H, 5.11% V) = (1.743e+05um H, 1.930e+05um V)
[06/04 00:03:31    916s] (I)      
[06/04 00:03:31    916s] (I)      ============  Phase 1b Route ============
[06/04 00:03:31    916s] (I)      Usage: 72877 = (34584 H, 38293 V) = (4.63% H, 5.11% V) = (1.743e+05um H, 1.930e+05um V)
[06/04 00:03:31    916s] (I)      Overflow of layer group 1: 0.04% H + 0.04% V. EstWL: 3.673001e+05um
[06/04 00:03:31    916s] (I)      Congestion metric : 0.04%H 0.04%V, 0.08%HV
[06/04 00:03:31    916s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/04 00:03:31    916s] (I)      
[06/04 00:03:31    916s] (I)      ============  Phase 1c Route ============
[06/04 00:03:31    916s] (I)      Level2 Grid: 54 x 54
[06/04 00:03:31    916s] (I)      Usage: 72877 = (34584 H, 38293 V) = (4.63% H, 5.11% V) = (1.743e+05um H, 1.930e+05um V)
[06/04 00:03:31    916s] (I)      
[06/04 00:03:31    916s] (I)      ============  Phase 1d Route ============
[06/04 00:03:31    916s] (I)      Usage: 72877 = (34584 H, 38293 V) = (4.63% H, 5.11% V) = (1.743e+05um H, 1.930e+05um V)
[06/04 00:03:31    916s] (I)      
[06/04 00:03:31    916s] (I)      ============  Phase 1e Route ============
[06/04 00:03:31    916s] (I)      Usage: 72877 = (34584 H, 38293 V) = (4.63% H, 5.11% V) = (1.743e+05um H, 1.930e+05um V)
[06/04 00:03:31    916s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.04% V. EstWL: 3.673001e+05um
[06/04 00:03:31    916s] (I)      
[06/04 00:03:31    916s] (I)      ============  Phase 1l Route ============
[06/04 00:03:31    917s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/04 00:03:31    917s] (I)      Layer  2:     348453     50346         3      214167      367514    (36.82%) 
[06/04 00:03:31    917s] (I)      Layer  3:     393045     45866         0      237114      406890    (36.82%) 
[06/04 00:03:31    917s] (I)      Layer  4:     310785     15415         0      260999      320682    (44.87%) 
[06/04 00:03:31    917s] (I)      Layer  5:     351804      2314         0      284139      359865    (44.12%) 
[06/04 00:03:31    917s] (I)      Layer  6:      90776        37         0       54123       91297    (37.22%) 
[06/04 00:03:31    917s] (I)      Total:       1494863    113978         3     1050541     1546247    (40.46%) 
[06/04 00:03:31    917s] (I)      
[06/04 00:03:31    917s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 00:03:31    917s] [NR-eGR]                        OverCon            
[06/04 00:03:31    917s] [NR-eGR]                         #Gcell     %Gcell
[06/04 00:03:31    917s] [NR-eGR]        Layer             (1-2)    OverCon
[06/04 00:03:31    917s] [NR-eGR] ----------------------------------------------
[06/04 00:03:31    917s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/04 00:03:31    917s] [NR-eGR]  metal2 ( 2)         3( 0.01%)   ( 0.01%) 
[06/04 00:03:31    917s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[06/04 00:03:31    917s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[06/04 00:03:31    917s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[06/04 00:03:31    917s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[06/04 00:03:31    917s] [NR-eGR] ----------------------------------------------
[06/04 00:03:31    917s] [NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[06/04 00:03:31    917s] [NR-eGR] 
[06/04 00:03:31    917s] (I)      Finished Global Routing ( CPU: 0.53 sec, Real: 0.21 sec, Curr Mem: 3531.60 MB )
[06/04 00:03:31    917s] (I)      total 2D Cap : 1501919 = (748184 H, 753735 V)
[06/04 00:03:31    917s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/04 00:03:31    917s] (I)      ============= Track Assignment ============
[06/04 00:03:31    917s] (I)      Started Track Assignment (8T) ( Curr Mem: 3531.60 MB )
[06/04 00:03:31    917s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[06/04 00:03:31    917s] (I)      Run Multi-thread track assignment
[06/04 00:03:31    917s] (I)      Finished Track Assignment (8T) ( CPU: 0.41 sec, Real: 0.07 sec, Curr Mem: 3531.60 MB )
[06/04 00:03:31    917s] (I)      Started Export ( Curr Mem: 3531.60 MB )
[06/04 00:03:31    917s] [NR-eGR]                 Length (um)    Vias 
[06/04 00:03:31    917s] [NR-eGR] ------------------------------------
[06/04 00:03:31    917s] [NR-eGR]  metal1  (1H)           109   44546 
[06/04 00:03:31    917s] [NR-eGR]  metal2  (2V)        167844   57118 
[06/04 00:03:31    917s] [NR-eGR]  metal3  (3H)        187691    3827 
[06/04 00:03:31    917s] [NR-eGR]  metal4  (4V)         52955     179 
[06/04 00:03:31    917s] [NR-eGR]  metal5  (5H)         11358       6 
[06/04 00:03:31    917s] [NR-eGR]  metal6  (6V)           187       0 
[06/04 00:03:31    917s] [NR-eGR] ------------------------------------
[06/04 00:03:31    917s] [NR-eGR]          Total       420144  105676 
[06/04 00:03:31    917s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:03:31    917s] [NR-eGR] Total half perimeter of net bounding box: 367016um
[06/04 00:03:31    917s] [NR-eGR] Total length: 420144um, number of vias: 105676
[06/04 00:03:31    917s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:03:31    917s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[06/04 00:03:31    917s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:03:31    917s] (I)      Finished Export ( CPU: 0.20 sec, Real: 0.08 sec, Curr Mem: 3523.59 MB )
[06/04 00:03:31    917s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.36 sec, Real: 0.56 sec, Curr Mem: 3516.59 MB )
[06/04 00:03:31    917s] (I)      ======================================== Runtime Summary ========================================
[06/04 00:03:31    917s] (I)       Step                                              %       Start      Finish      Real       CPU 
[06/04 00:03:31    917s] (I)      -------------------------------------------------------------------------------------------------
[06/04 00:03:31    917s] (I)       Early Global Route kernel                   100.00%  328.22 sec  328.77 sec  0.56 sec  1.36 sec 
[06/04 00:03:31    917s] (I)       +-Import and model                           26.96%  328.22 sec  328.37 sec  0.15 sec  0.15 sec 
[06/04 00:03:31    917s] (I)       | +-Create place DB                          10.60%  328.22 sec  328.28 sec  0.06 sec  0.06 sec 
[06/04 00:03:31    917s] (I)       | | +-Import place data                      10.55%  328.22 sec  328.28 sec  0.06 sec  0.06 sec 
[06/04 00:03:31    917s] (I)       | | | +-Read instances and placement          3.58%  328.22 sec  328.24 sec  0.02 sec  0.02 sec 
[06/04 00:03:31    917s] (I)       | | | +-Read nets                             6.87%  328.24 sec  328.28 sec  0.04 sec  0.04 sec 
[06/04 00:03:31    917s] (I)       | +-Create route DB                          13.27%  328.28 sec  328.35 sec  0.07 sec  0.07 sec 
[06/04 00:03:31    917s] (I)       | | +-Import route data (8T)                 13.13%  328.28 sec  328.35 sec  0.07 sec  0.07 sec 
[06/04 00:03:31    917s] (I)       | | | +-Read blockages ( Layer 2-6 )          2.13%  328.29 sec  328.30 sec  0.01 sec  0.01 sec 
[06/04 00:03:31    917s] (I)       | | | | +-Read routing blockages              0.00%  328.29 sec  328.29 sec  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)       | | | | +-Read instance blockages             0.81%  328.29 sec  328.29 sec  0.00 sec  0.01 sec 
[06/04 00:03:31    917s] (I)       | | | | +-Read PG blockages                   0.95%  328.29 sec  328.30 sec  0.01 sec  0.00 sec 
[06/04 00:03:31    917s] (I)       | | | | +-Read clock blockages                0.01%  328.30 sec  328.30 sec  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)       | | | | +-Read other blockages                0.01%  328.30 sec  328.30 sec  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)       | | | | +-Read halo blockages                 0.03%  328.30 sec  328.30 sec  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)       | | | | +-Read boundary cut boxes             0.00%  328.30 sec  328.30 sec  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)       | | | +-Read blackboxes                       0.01%  328.30 sec  328.30 sec  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)       | | | +-Read prerouted                        0.67%  328.30 sec  328.30 sec  0.00 sec  0.01 sec 
[06/04 00:03:31    917s] (I)       | | | +-Read unlegalized nets                 0.27%  328.30 sec  328.30 sec  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)       | | | +-Read nets                             1.17%  328.30 sec  328.31 sec  0.01 sec  0.01 sec 
[06/04 00:03:31    917s] (I)       | | | +-Set up via pillars                    0.01%  328.31 sec  328.31 sec  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)       | | | +-Initialize 3D grid graph              0.39%  328.31 sec  328.32 sec  0.00 sec  0.01 sec 
[06/04 00:03:31    917s] (I)       | | | +-Model blockage capacity               6.60%  328.32 sec  328.35 sec  0.04 sec  0.03 sec 
[06/04 00:03:31    917s] (I)       | | | | +-Initialize 3D capacity              6.10%  328.32 sec  328.35 sec  0.03 sec  0.02 sec 
[06/04 00:03:31    917s] (I)       | +-Read aux data                             0.00%  328.36 sec  328.36 sec  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)       | +-Others data preparation                   0.24%  328.36 sec  328.36 sec  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)       | +-Create route kernel                       2.21%  328.36 sec  328.37 sec  0.01 sec  0.02 sec 
[06/04 00:03:31    917s] (I)       +-Global Routing                             37.05%  328.37 sec  328.58 sec  0.21 sec  0.53 sec 
[06/04 00:03:31    917s] (I)       | +-Initialization                            0.88%  328.37 sec  328.38 sec  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)       | +-Net group 1                              31.64%  328.38 sec  328.56 sec  0.18 sec  0.50 sec 
[06/04 00:03:31    917s] (I)       | | +-Generate topology (8T)                  1.46%  328.38 sec  328.39 sec  0.01 sec  0.02 sec 
[06/04 00:03:31    917s] (I)       | | +-Phase 1a                                9.13%  328.40 sec  328.45 sec  0.05 sec  0.17 sec 
[06/04 00:03:31    917s] (I)       | | | +-Pattern routing (8T)                  6.54%  328.40 sec  328.44 sec  0.04 sec  0.16 sec 
[06/04 00:03:31    917s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.17%  328.44 sec  328.45 sec  0.01 sec  0.01 sec 
[06/04 00:03:31    917s] (I)       | | | +-Add via demand to 2D                  1.19%  328.45 sec  328.45 sec  0.01 sec  0.00 sec 
[06/04 00:03:31    917s] (I)       | | +-Phase 1b                                2.11%  328.45 sec  328.47 sec  0.01 sec  0.01 sec 
[06/04 00:03:31    917s] (I)       | | | +-Monotonic routing (8T)                1.95%  328.45 sec  328.47 sec  0.01 sec  0.01 sec 
[06/04 00:03:31    917s] (I)       | | +-Phase 1c                                1.66%  328.47 sec  328.48 sec  0.01 sec  0.02 sec 
[06/04 00:03:31    917s] (I)       | | | +-Two level Routing                     1.61%  328.47 sec  328.48 sec  0.01 sec  0.02 sec 
[06/04 00:03:31    917s] (I)       | | | | +-Two Level Routing (Regular)         1.06%  328.47 sec  328.47 sec  0.01 sec  0.01 sec 
[06/04 00:03:31    917s] (I)       | | | | +-Two Level Routing (Strong)          0.21%  328.47 sec  328.48 sec  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)       | | +-Phase 1d                                2.55%  328.48 sec  328.49 sec  0.01 sec  0.04 sec 
[06/04 00:03:31    917s] (I)       | | | +-Detoured routing (8T)                 2.48%  328.48 sec  328.49 sec  0.01 sec  0.04 sec 
[06/04 00:03:31    917s] (I)       | | +-Phase 1e                                0.60%  328.49 sec  328.49 sec  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)       | | | +-Route legalization                    0.48%  328.49 sec  328.49 sec  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)       | | | | +-Legalize Blockage Violations        0.44%  328.49 sec  328.49 sec  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)       | | +-Phase 1l                               10.90%  328.49 sec  328.56 sec  0.06 sec  0.21 sec 
[06/04 00:03:31    917s] (I)       | | | +-Layer assignment (8T)                 9.62%  328.50 sec  328.55 sec  0.05 sec  0.20 sec 
[06/04 00:03:31    917s] (I)       | +-Clean cong LA                             0.00%  328.56 sec  328.56 sec  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)       +-Export 3D cong map                          4.37%  328.58 sec  328.60 sec  0.02 sec  0.03 sec 
[06/04 00:03:31    917s] (I)       | +-Export 2D cong map                        0.44%  328.60 sec  328.60 sec  0.00 sec  0.01 sec 
[06/04 00:03:31    917s] (I)       +-Extract Global 3D Wires                     0.58%  328.60 sec  328.61 sec  0.00 sec  0.01 sec 
[06/04 00:03:31    917s] (I)       +-Track Assignment (8T)                      13.01%  328.61 sec  328.68 sec  0.07 sec  0.41 sec 
[06/04 00:03:31    917s] (I)       | +-Initialization                            0.72%  328.61 sec  328.61 sec  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)       | +-Track Assignment Kernel                  12.12%  328.61 sec  328.68 sec  0.07 sec  0.41 sec 
[06/04 00:03:31    917s] (I)       | +-Free Memory                               0.01%  328.68 sec  328.68 sec  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)       +-Export                                     14.03%  328.68 sec  328.76 sec  0.08 sec  0.20 sec 
[06/04 00:03:31    917s] (I)       | +-Export DB wires                           6.90%  328.68 sec  328.72 sec  0.04 sec  0.13 sec 
[06/04 00:03:31    917s] (I)       | | +-Export all nets (8T)                    5.16%  328.69 sec  328.71 sec  0.03 sec  0.08 sec 
[06/04 00:03:31    917s] (I)       | | +-Set wire vias (8T)                      0.82%  328.71 sec  328.72 sec  0.00 sec  0.03 sec 
[06/04 00:03:31    917s] (I)       | +-Report wirelength                         5.42%  328.72 sec  328.75 sec  0.03 sec  0.03 sec 
[06/04 00:03:31    917s] (I)       | +-Update net boxes                          1.49%  328.75 sec  328.76 sec  0.01 sec  0.04 sec 
[06/04 00:03:31    917s] (I)       | +-Update timing                             0.00%  328.76 sec  328.76 sec  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)       +-Postprocess design                          0.98%  328.76 sec  328.77 sec  0.01 sec  0.01 sec 
[06/04 00:03:31    917s] (I)      ======================= Summary by functions ========================
[06/04 00:03:31    917s] (I)       Lv  Step                                      %      Real       CPU 
[06/04 00:03:31    917s] (I)      ---------------------------------------------------------------------
[06/04 00:03:31    917s] (I)        0  Early Global Route kernel           100.00%  0.56 sec  1.36 sec 
[06/04 00:03:31    917s] (I)        1  Global Routing                       37.05%  0.21 sec  0.53 sec 
[06/04 00:03:31    917s] (I)        1  Import and model                     26.96%  0.15 sec  0.15 sec 
[06/04 00:03:31    917s] (I)        1  Export                               14.03%  0.08 sec  0.20 sec 
[06/04 00:03:31    917s] (I)        1  Track Assignment (8T)                13.01%  0.07 sec  0.41 sec 
[06/04 00:03:31    917s] (I)        1  Export 3D cong map                    4.37%  0.02 sec  0.03 sec 
[06/04 00:03:31    917s] (I)        1  Postprocess design                    0.98%  0.01 sec  0.01 sec 
[06/04 00:03:31    917s] (I)        1  Extract Global 3D Wires               0.58%  0.00 sec  0.01 sec 
[06/04 00:03:31    917s] (I)        2  Net group 1                          31.64%  0.18 sec  0.50 sec 
[06/04 00:03:31    917s] (I)        2  Create route DB                      13.27%  0.07 sec  0.07 sec 
[06/04 00:03:31    917s] (I)        2  Track Assignment Kernel              12.12%  0.07 sec  0.41 sec 
[06/04 00:03:31    917s] (I)        2  Create place DB                      10.60%  0.06 sec  0.06 sec 
[06/04 00:03:31    917s] (I)        2  Export DB wires                       6.90%  0.04 sec  0.13 sec 
[06/04 00:03:31    917s] (I)        2  Report wirelength                     5.42%  0.03 sec  0.03 sec 
[06/04 00:03:31    917s] (I)        2  Create route kernel                   2.21%  0.01 sec  0.02 sec 
[06/04 00:03:31    917s] (I)        2  Initialization                        1.59%  0.01 sec  0.00 sec 
[06/04 00:03:31    917s] (I)        2  Update net boxes                      1.49%  0.01 sec  0.04 sec 
[06/04 00:03:31    917s] (I)        2  Export 2D cong map                    0.44%  0.00 sec  0.01 sec 
[06/04 00:03:31    917s] (I)        2  Others data preparation               0.24%  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)        3  Import route data (8T)               13.13%  0.07 sec  0.07 sec 
[06/04 00:03:31    917s] (I)        3  Phase 1l                             10.90%  0.06 sec  0.21 sec 
[06/04 00:03:31    917s] (I)        3  Import place data                    10.55%  0.06 sec  0.06 sec 
[06/04 00:03:31    917s] (I)        3  Phase 1a                              9.13%  0.05 sec  0.17 sec 
[06/04 00:03:31    917s] (I)        3  Export all nets (8T)                  5.16%  0.03 sec  0.08 sec 
[06/04 00:03:31    917s] (I)        3  Phase 1d                              2.55%  0.01 sec  0.04 sec 
[06/04 00:03:31    917s] (I)        3  Phase 1b                              2.11%  0.01 sec  0.01 sec 
[06/04 00:03:31    917s] (I)        3  Phase 1c                              1.66%  0.01 sec  0.02 sec 
[06/04 00:03:31    917s] (I)        3  Generate topology (8T)                1.46%  0.01 sec  0.02 sec 
[06/04 00:03:31    917s] (I)        3  Set wire vias (8T)                    0.82%  0.00 sec  0.03 sec 
[06/04 00:03:31    917s] (I)        3  Phase 1e                              0.60%  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)        4  Layer assignment (8T)                 9.62%  0.05 sec  0.20 sec 
[06/04 00:03:31    917s] (I)        4  Read nets                             8.03%  0.04 sec  0.05 sec 
[06/04 00:03:31    917s] (I)        4  Model blockage capacity               6.60%  0.04 sec  0.03 sec 
[06/04 00:03:31    917s] (I)        4  Pattern routing (8T)                  6.54%  0.04 sec  0.16 sec 
[06/04 00:03:31    917s] (I)        4  Read instances and placement          3.58%  0.02 sec  0.02 sec 
[06/04 00:03:31    917s] (I)        4  Detoured routing (8T)                 2.48%  0.01 sec  0.04 sec 
[06/04 00:03:31    917s] (I)        4  Read blockages ( Layer 2-6 )          2.13%  0.01 sec  0.01 sec 
[06/04 00:03:31    917s] (I)        4  Monotonic routing (8T)                1.95%  0.01 sec  0.01 sec 
[06/04 00:03:31    917s] (I)        4  Two level Routing                     1.61%  0.01 sec  0.02 sec 
[06/04 00:03:31    917s] (I)        4  Add via demand to 2D                  1.19%  0.01 sec  0.00 sec 
[06/04 00:03:31    917s] (I)        4  Pattern Routing Avoiding Blockages    1.17%  0.01 sec  0.01 sec 
[06/04 00:03:31    917s] (I)        4  Read prerouted                        0.67%  0.00 sec  0.01 sec 
[06/04 00:03:31    917s] (I)        4  Route legalization                    0.48%  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)        4  Initialize 3D grid graph              0.39%  0.00 sec  0.01 sec 
[06/04 00:03:31    917s] (I)        4  Read unlegalized nets                 0.27%  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)        5  Initialize 3D capacity                6.10%  0.03 sec  0.02 sec 
[06/04 00:03:31    917s] (I)        5  Two Level Routing (Regular)           1.06%  0.01 sec  0.01 sec 
[06/04 00:03:31    917s] (I)        5  Read PG blockages                     0.95%  0.01 sec  0.00 sec 
[06/04 00:03:31    917s] (I)        5  Read instance blockages               0.81%  0.00 sec  0.01 sec 
[06/04 00:03:31    917s] (I)        5  Legalize Blockage Violations          0.44%  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)        5  Two Level Routing (Strong)            0.21%  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[06/04 00:03:31    917s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[06/04 00:03:31    917s]       Route Remaining Unrouted Nets done. (took cpu=0:00:01.4 real=0:00:00.6)
[06/04 00:03:31    917s]     Routing using NR in eGR->NR Step done.
[06/04 00:03:31    917s] Net route status summary:
[06/04 00:03:31    917s]   Clock:        75 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=74, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 00:03:31    917s]   Non-clock: 14151 (unrouted=208, trialRouted=13943, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=182, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 00:03:31    917s] 
[06/04 00:03:31    917s] CCOPT: Done with clock implementation routing.
[06/04 00:03:31    917s] 
[06/04 00:03:31    917s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:29.4 real=0:00:10.8)
[06/04 00:03:31    917s]   Clock implementation routing done.
[06/04 00:03:31    917s]   Leaving CCOpt scope - extractRC...
[06/04 00:03:31    917s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[06/04 00:03:31    917s] Extraction called for design 'CHIP' of instances=14129 and nets=14226 using extraction engine 'preRoute' .
[06/04 00:03:31    917s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/04 00:03:31    917s] Type 'man IMPEXT-3530' for more detail.
[06/04 00:03:31    917s] PreRoute RC Extraction called for design CHIP.
[06/04 00:03:31    917s] RC Extraction called in multi-corner(2) mode.
[06/04 00:03:31    917s] RCMode: PreRoute
[06/04 00:03:31    917s]       RC Corner Indexes            0       1   
[06/04 00:03:31    917s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/04 00:03:31    917s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/04 00:03:31    917s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/04 00:03:31    917s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/04 00:03:31    917s] Shrink Factor                : 1.00000
[06/04 00:03:31    917s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/04 00:03:31    917s] Using capacitance table file ...
[06/04 00:03:31    917s] 
[06/04 00:03:31    917s] Trim Metal Layers:
[06/04 00:03:31    917s] LayerId::1 widthSet size::4
[06/04 00:03:31    917s] LayerId::2 widthSet size::4
[06/04 00:03:31    917s] LayerId::3 widthSet size::4
[06/04 00:03:31    917s] LayerId::4 widthSet size::4
[06/04 00:03:31    917s] LayerId::5 widthSet size::4
[06/04 00:03:31    917s] LayerId::6 widthSet size::2
[06/04 00:03:31    917s] Updating RC grid for preRoute extraction ...
[06/04 00:03:31    917s] eee: pegSigSF::1.070000
[06/04 00:03:31    917s] Initializing multi-corner capacitance tables ... 
[06/04 00:03:31    917s] Initializing multi-corner resistance tables ...
[06/04 00:03:31    917s] eee: l::1 avDens::0.104440 usedTrk::3792.202365 availTrk::36310.005502 sigTrk::3792.202365
[06/04 00:03:31    917s] eee: l::2 avDens::0.128593 usedTrk::3330.234507 availTrk::25897.393863 sigTrk::3330.234507
[06/04 00:03:31    917s] eee: l::3 avDens::0.119265 usedTrk::3724.022427 availTrk::31224.686018 sigTrk::3724.022427
[06/04 00:03:31    917s] eee: l::4 avDens::0.082966 usedTrk::2476.600006 availTrk::29850.783288 sigTrk::2476.600006
[06/04 00:03:31    917s] eee: l::5 avDens::0.099761 usedTrk::1544.896627 availTrk::15485.920810 sigTrk::1544.896627
[06/04 00:03:31    917s] eee: l::6 avDens::0.030435 usedTrk::3.711111 availTrk::121.935484 sigTrk::3.711111
[06/04 00:03:31    917s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 00:03:31    917s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.248637 ; uaWl: 1.000000 ; uaWlH: 0.136179 ; aWlH: 0.000000 ; Pmax: 0.822900 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 82 ; wHLS: 1.320000 ;
[06/04 00:03:31    918s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3510.594M)
[06/04 00:03:31    918s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[06/04 00:03:31    918s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[06/04 00:03:31    918s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_worst.
[06/04 00:03:31    918s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[06/04 00:03:31    918s]   Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/04 00:03:31    918s] End AAE Lib Interpolated Model. (MEM=3510.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 00:03:31    918s]   Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
[06/04 00:03:31    918s]   Clock DAG stats after routing clock trees:
[06/04 00:03:31    918s]     cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:31    918s]     sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:31    918s]     misc counts      : r=1, pp=0
[06/04 00:03:31    918s]     cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:31    918s]     cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:31    918s]     sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:31    918s]     wire capacitance : top=0.000pF, trunk=0.655pF, leaf=4.661pF, total=5.316pF
[06/04 00:03:31    918s]     wire lengths     : top=0.000um, trunk=4872.170um, leaf=32657.840um, total=37530.010um
[06/04 00:03:31    918s]     hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9799.550um, total=14576.870um
[06/04 00:03:31    918s]   Clock DAG net violations after routing clock trees:
[06/04 00:03:31    918s]     Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/04 00:03:31    918s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[06/04 00:03:31    918s]     Trunk : target=0.222ns count=30 avg=0.173ns sd=0.039ns min=0.000ns max=0.217ns {2 <= 0.133ns, 15 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:31    918s]     Leaf  : target=0.222ns count=45 avg=0.202ns sd=0.006ns min=0.186ns max=0.214ns {0 <= 0.133ns, 0 <= 0.178ns, 18 <= 0.200ns, 25 <= 0.211ns, 2 <= 0.222ns}
[06/04 00:03:31    918s]   Clock DAG library cell distribution after routing clock trees {count}:
[06/04 00:03:31    918s]      Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:31    918s]    Logics: XMD: 1 
[06/04 00:03:31    918s]   Clock DAG hash after routing clock trees: 1363777778627254927 7084312802111957596
[06/04 00:03:31    918s]   Clock DAG hash after routing clock trees: 1363777778627254927 7084312802111957596
[06/04 00:03:31    918s]   Primary reporting skew groups after routing clock trees:
[06/04 00:03:31    918s]     skew_group clk/func_mode: insertion delay [min=1.583, max=1.634, avg=1.604, sd=0.010], skew [0.050 vs 0.134], 100% {1.583, 1.634} (wid=0.080 ws=0.034) (gid=1.570 gs=0.055)
[06/04 00:03:31    918s]         min path sink: Top_in/data_1_r_reg[36]/CK
[06/04 00:03:31    918s]         max path sink: Top_in/buffer_pmp_reg[804]/CK
[06/04 00:03:31    918s]   Skew group summary after routing clock trees:
[06/04 00:03:31    918s]     skew_group clk/func_mode: insertion delay [min=1.583, max=1.634, avg=1.604, sd=0.010], skew [0.050 vs 0.134], 100% {1.583, 1.634} (wid=0.080 ws=0.034) (gid=1.570 gs=0.055)
[06/04 00:03:31    918s]   CCOpt::Phase::Routing done. (took cpu=0:00:30.2 real=0:00:11.3)
[06/04 00:03:31    918s]   CCOpt::Phase::PostConditioning...
[06/04 00:03:32    918s]   Leaving CCOpt scope - Initializing placement interface...
[06/04 00:03:32    918s] OPERPROF: Starting DPlace-Init at level 1, MEM:4452.2M, EPOCH TIME: 1717430612.024011
[06/04 00:03:32    918s] z: 2, totalTracks: 1
[06/04 00:03:32    918s] z: 4, totalTracks: 1
[06/04 00:03:32    918s] z: 6, totalTracks: 1
[06/04 00:03:32    918s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:03:32    918s] All LLGs are deleted
[06/04 00:03:32    918s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4452.2M, EPOCH TIME: 1717430612.038033
[06/04 00:03:32    918s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:4452.2M, EPOCH TIME: 1717430612.038569
[06/04 00:03:32    918s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4452.2M, EPOCH TIME: 1717430612.043428
[06/04 00:03:32    918s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4580.2M, EPOCH TIME: 1717430612.048469
[06/04 00:03:32    918s] Core basic site is core_5040
[06/04 00:03:32    918s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4580.2M, EPOCH TIME: 1717430612.062033
[06/04 00:03:32    918s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.007, MEM:4580.2M, EPOCH TIME: 1717430612.068591
[06/04 00:03:32    918s] Fast DP-INIT is on for default
[06/04 00:03:32    918s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 00:03:32    918s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.026, MEM:4580.2M, EPOCH TIME: 1717430612.074435
[06/04 00:03:32    918s] 
[06/04 00:03:32    918s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:03:32    918s] OPERPROF:     Starting CMU at level 3, MEM:4580.2M, EPOCH TIME: 1717430612.087214
[06/04 00:03:32    918s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.007, MEM:4580.2M, EPOCH TIME: 1717430612.093770
[06/04 00:03:32    918s] 
[06/04 00:03:32    918s] Bad Lib Cell Checking (CMU) is done! (0)
[06/04 00:03:32    918s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.054, MEM:4452.2M, EPOCH TIME: 1717430612.097275
[06/04 00:03:32    918s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4452.2M, EPOCH TIME: 1717430612.097401
[06/04 00:03:32    918s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:4452.2M, EPOCH TIME: 1717430612.101293
[06/04 00:03:32    918s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4452.2MB).
[06/04 00:03:32    918s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.081, MEM:4452.2M, EPOCH TIME: 1717430612.104710
[06/04 00:03:32    918s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:03:32    918s]   Removing CTS place status from clock tree and sinks.
[06/04 00:03:32    918s]   Removed CTS place status from 73 clock cells (out of 76 ) and 0 clock sinks (out of 0 ).
[06/04 00:03:32    918s]   Legalizer reserving space for clock trees
[06/04 00:03:32    918s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'ipad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '62.620um' and height = '140.120um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[06/04 00:03:32    918s]   PostConditioning...
[06/04 00:03:32    918s]     PostConditioning active optimizations:
[06/04 00:03:32    918s]      - DRV fixing with initial upsizing, sizing and buffering
[06/04 00:03:32    918s]      - Skew fixing with sizing
[06/04 00:03:32    918s]     
[06/04 00:03:32    918s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
[06/04 00:03:32    918s]     Currently running CTS, using active skew data
[06/04 00:03:32    918s]     Reset bufferability constraints...
[06/04 00:03:32    918s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[06/04 00:03:32    918s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:03:32    918s]     PostConditioning Upsizing To Fix DRVs...
[06/04 00:03:32    918s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 1363777778627254927 7084312802111957596
[06/04 00:03:32    918s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[06/04 00:03:32    918s]       CCOpt-PostConditioning: considered: 75, tested: 75, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[06/04 00:03:32    918s]       
[06/04 00:03:32    918s]       PRO Statistics: Fix DRVs (initial upsizing):
[06/04 00:03:32    918s]       ============================================
[06/04 00:03:32    918s]       
[06/04 00:03:32    918s]       Cell changes by Net Type:
[06/04 00:03:32    918s]       
[06/04 00:03:32    918s]       -------------------------------------------------------------------------------------------------
[06/04 00:03:32    918s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[06/04 00:03:32    918s]       -------------------------------------------------------------------------------------------------
[06/04 00:03:32    918s]       top                0            0           0            0                    0                0
[06/04 00:03:32    918s]       trunk              0            0           0            0                    0                0
[06/04 00:03:32    918s]       leaf               0            0           0            0                    0                0
[06/04 00:03:32    918s]       -------------------------------------------------------------------------------------------------
[06/04 00:03:32    918s]       Total              0            0           0            0                    0                0
[06/04 00:03:32    918s]       -------------------------------------------------------------------------------------------------
[06/04 00:03:32    918s]       
[06/04 00:03:32    918s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[06/04 00:03:32    918s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[06/04 00:03:32    918s]       
[06/04 00:03:32    918s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[06/04 00:03:32    918s]         cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:32    918s]         sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:32    918s]         misc counts      : r=1, pp=0
[06/04 00:03:32    918s]         cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:32    918s]         cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:32    918s]         sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:32    918s]         wire capacitance : top=0.000pF, trunk=0.655pF, leaf=4.661pF, total=5.316pF
[06/04 00:03:32    918s]         wire lengths     : top=0.000um, trunk=4872.170um, leaf=32657.840um, total=37530.010um
[06/04 00:03:32    918s]         hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9799.550um, total=14576.870um
[06/04 00:03:32    918s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[06/04 00:03:32    918s]         Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/04 00:03:32    918s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[06/04 00:03:32    918s]         Trunk : target=0.222ns count=30 avg=0.173ns sd=0.039ns min=0.000ns max=0.217ns {2 <= 0.133ns, 15 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:32    918s]         Leaf  : target=0.222ns count=45 avg=0.202ns sd=0.006ns min=0.186ns max=0.214ns {0 <= 0.133ns, 0 <= 0.178ns, 18 <= 0.200ns, 25 <= 0.211ns, 2 <= 0.222ns}
[06/04 00:03:32    918s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[06/04 00:03:32    918s]          Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:32    918s]        Logics: XMD: 1 
[06/04 00:03:32    918s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 1363777778627254927 7084312802111957596
[06/04 00:03:32    918s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 1363777778627254927 7084312802111957596
[06/04 00:03:32    918s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[06/04 00:03:32    918s]         skew_group clk/func_mode: insertion delay [min=1.583, max=1.634], skew [0.050 vs 0.134]
[06/04 00:03:32    918s]             min path sink: Top_in/data_1_r_reg[36]/CK
[06/04 00:03:32    918s]             max path sink: Top_in/buffer_pmp_reg[804]/CK
[06/04 00:03:32    918s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[06/04 00:03:32    918s]         skew_group clk/func_mode: insertion delay [min=1.583, max=1.634], skew [0.050 vs 0.134]
[06/04 00:03:32    918s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:32    918s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:03:32    918s]     Recomputing CTS skew targets...
[06/04 00:03:32    918s]     Resolving skew group constraints...
[06/04 00:03:32    918s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[06/04 00:03:32    918s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/func_mode from 0.568ns to 1.633ns.
[06/04 00:03:32    918s] Type 'man IMPCCOPT-1059' for more detail.
[06/04 00:03:32    918s]       
[06/04 00:03:32    918s]       Slackened skew group targets:
[06/04 00:03:32    918s]       
[06/04 00:03:32    918s]       -------------------------------------------------------------
[06/04 00:03:32    918s]       Skew group       Desired    Slackened    Desired    Slackened
[06/04 00:03:32    918s]                        Target     Target       Target     Target
[06/04 00:03:32    918s]                        Max ID     Max ID       Skew       Skew
[06/04 00:03:32    918s]       -------------------------------------------------------------
[06/04 00:03:32    918s]       clk/func_mode     0.568       1.633         -           -
[06/04 00:03:32    918s]       -------------------------------------------------------------
[06/04 00:03:32    918s]       
[06/04 00:03:32    918s]       
[06/04 00:03:32    918s]     Resolving skew group constraints done.
[06/04 00:03:32    918s]     Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/04 00:03:32    918s]     PostConditioning Fixing DRVs...
[06/04 00:03:32    918s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 1363777778627254927 7084312802111957596
[06/04 00:03:32    918s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[06/04 00:03:32    919s]       CCOpt-PostConditioning: considered: 75, tested: 75, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[06/04 00:03:32    919s]       
[06/04 00:03:32    919s]       PRO Statistics: Fix DRVs (cell sizing):
[06/04 00:03:32    919s]       =======================================
[06/04 00:03:32    919s]       
[06/04 00:03:32    919s]       Cell changes by Net Type:
[06/04 00:03:32    919s]       
[06/04 00:03:32    919s]       -------------------------------------------------------------------------------------------------
[06/04 00:03:32    919s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[06/04 00:03:32    919s]       -------------------------------------------------------------------------------------------------
[06/04 00:03:32    919s]       top                0            0           0            0                    0                0
[06/04 00:03:32    919s]       trunk              0            0           0            0                    0                0
[06/04 00:03:32    919s]       leaf               0            0           0            0                    0                0
[06/04 00:03:32    919s]       -------------------------------------------------------------------------------------------------
[06/04 00:03:32    919s]       Total              0            0           0            0                    0                0
[06/04 00:03:32    919s]       -------------------------------------------------------------------------------------------------
[06/04 00:03:32    919s]       
[06/04 00:03:32    919s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[06/04 00:03:32    919s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[06/04 00:03:32    919s]       
[06/04 00:03:32    919s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[06/04 00:03:32    919s]         cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:32    919s]         sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:32    919s]         misc counts      : r=1, pp=0
[06/04 00:03:32    919s]         cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:32    919s]         cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:32    919s]         sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:32    919s]         wire capacitance : top=0.000pF, trunk=0.655pF, leaf=4.661pF, total=5.316pF
[06/04 00:03:32    919s]         wire lengths     : top=0.000um, trunk=4872.170um, leaf=32657.840um, total=37530.010um
[06/04 00:03:32    919s]         hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9799.550um, total=14576.870um
[06/04 00:03:32    919s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[06/04 00:03:32    919s]         Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/04 00:03:32    919s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[06/04 00:03:32    919s]         Trunk : target=0.222ns count=30 avg=0.173ns sd=0.039ns min=0.000ns max=0.217ns {2 <= 0.133ns, 15 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:32    919s]         Leaf  : target=0.222ns count=45 avg=0.202ns sd=0.006ns min=0.186ns max=0.214ns {0 <= 0.133ns, 0 <= 0.178ns, 18 <= 0.200ns, 25 <= 0.211ns, 2 <= 0.222ns}
[06/04 00:03:32    919s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[06/04 00:03:32    919s]          Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:32    919s]        Logics: XMD: 1 
[06/04 00:03:32    919s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 1363777778627254927 7084312802111957596
[06/04 00:03:32    919s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 1363777778627254927 7084312802111957596
[06/04 00:03:32    919s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[06/04 00:03:32    919s]         skew_group clk/func_mode: insertion delay [min=1.583, max=1.634], skew [0.050 vs 0.134]
[06/04 00:03:32    919s]             min path sink: Top_in/data_1_r_reg[36]/CK
[06/04 00:03:32    919s]             max path sink: Top_in/buffer_pmp_reg[804]/CK
[06/04 00:03:32    919s]       Skew group summary after 'PostConditioning Fixing DRVs':
[06/04 00:03:32    919s]         skew_group clk/func_mode: insertion delay [min=1.583, max=1.634], skew [0.050 vs 0.134]
[06/04 00:03:32    919s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:32    919s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:03:32    919s]     Buffering to fix DRVs...
[06/04 00:03:32    919s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[06/04 00:03:32    919s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[06/04 00:03:32    919s]     Inserted 0 buffers and inverters.
[06/04 00:03:32    919s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[06/04 00:03:32    919s]     CCOpt-PostConditioning: nets considered: 75, nets tested: 75, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
[06/04 00:03:32    919s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[06/04 00:03:32    919s]       cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:32    919s]       sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:32    919s]       misc counts      : r=1, pp=0
[06/04 00:03:32    919s]       cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:32    919s]       cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:32    919s]       sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:32    919s]       wire capacitance : top=0.000pF, trunk=0.655pF, leaf=4.661pF, total=5.316pF
[06/04 00:03:32    919s]       wire lengths     : top=0.000um, trunk=4872.170um, leaf=32657.840um, total=37530.010um
[06/04 00:03:32    919s]       hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9799.550um, total=14576.870um
[06/04 00:03:32    919s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[06/04 00:03:32    919s]       Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/04 00:03:32    919s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[06/04 00:03:32    919s]       Trunk : target=0.222ns count=30 avg=0.173ns sd=0.039ns min=0.000ns max=0.217ns {2 <= 0.133ns, 15 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:32    919s]       Leaf  : target=0.222ns count=45 avg=0.202ns sd=0.006ns min=0.186ns max=0.214ns {0 <= 0.133ns, 0 <= 0.178ns, 18 <= 0.200ns, 25 <= 0.211ns, 2 <= 0.222ns}
[06/04 00:03:32    919s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[06/04 00:03:32    919s]        Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:32    919s]      Logics: XMD: 1 
[06/04 00:03:32    919s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 1363777778627254927 7084312802111957596
[06/04 00:03:32    919s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 1363777778627254927 7084312802111957596
[06/04 00:03:32    919s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[06/04 00:03:32    919s]       skew_group clk/func_mode: insertion delay [min=1.583, max=1.634, avg=1.604, sd=0.010], skew [0.050 vs 0.134], 100% {1.583, 1.634} (wid=0.080 ws=0.034) (gid=1.570 gs=0.055)
[06/04 00:03:32    919s]           min path sink: Top_in/data_1_r_reg[36]/CK
[06/04 00:03:32    919s]           max path sink: Top_in/buffer_pmp_reg[804]/CK
[06/04 00:03:32    919s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[06/04 00:03:32    919s]       skew_group clk/func_mode: insertion delay [min=1.583, max=1.634, avg=1.604, sd=0.010], skew [0.050 vs 0.134], 100% {1.583, 1.634} (wid=0.080 ws=0.034) (gid=1.570 gs=0.055)
[06/04 00:03:32    919s]     Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:03:32    919s]     
[06/04 00:03:32    919s]     Slew Diagnostics: After DRV fixing
[06/04 00:03:32    919s]     ==================================
[06/04 00:03:32    919s]     
[06/04 00:03:32    919s]     Global Causes:
[06/04 00:03:32    919s]     
[06/04 00:03:32    919s]     -----
[06/04 00:03:32    919s]     Cause
[06/04 00:03:32    919s]     -----
[06/04 00:03:32    919s]       (empty table)
[06/04 00:03:32    919s]     -----
[06/04 00:03:32    919s]     
[06/04 00:03:32    919s]     Top 5 overslews:
[06/04 00:03:32    919s]     
[06/04 00:03:32    919s]     ---------------------------------
[06/04 00:03:32    919s]     Overslew    Causes    Driving Pin
[06/04 00:03:32    919s]     ---------------------------------
[06/04 00:03:32    919s]       (empty table)
[06/04 00:03:32    919s]     ---------------------------------
[06/04 00:03:32    919s]     
[06/04 00:03:32    919s]     Slew diagnostics counts from the 0 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[06/04 00:03:32    919s]     
[06/04 00:03:32    919s]     -------------------
[06/04 00:03:32    919s]     Cause    Occurences
[06/04 00:03:32    919s]     -------------------
[06/04 00:03:32    919s]       (empty table)
[06/04 00:03:32    919s]     -------------------
[06/04 00:03:32    919s]     
[06/04 00:03:32    919s]     Violation diagnostics counts from the 1 nodes that have violations:
[06/04 00:03:32    919s]     
[06/04 00:03:32    919s]     ------------------------------------------------
[06/04 00:03:32    919s]     Cause                                 Occurences
[06/04 00:03:32    919s]     ------------------------------------------------
[06/04 00:03:32    919s]     Sizing not permitted                      1
[06/04 00:03:32    919s]     Cannot buffer as net is dont touch        1
[06/04 00:03:32    919s]     ------------------------------------------------
[06/04 00:03:32    919s]     
[06/04 00:03:32    919s]     PostConditioning Fixing Skew by cell sizing...
[06/04 00:03:32    919s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 1363777778627254927 7084312802111957596
[06/04 00:03:32    919s]       Path optimization required 0 stage delay updates 
[06/04 00:03:32    919s]       Resized 0 clock insts to decrease delay.
[06/04 00:03:32    919s]       Fixing short paths with downsize only
[06/04 00:03:32    919s]       Path optimization required 0 stage delay updates 
[06/04 00:03:32    919s]       Resized 0 clock insts to increase delay.
[06/04 00:03:32    919s]       
[06/04 00:03:32    919s]       PRO Statistics: Fix Skew (cell sizing):
[06/04 00:03:32    919s]       =======================================
[06/04 00:03:32    919s]       
[06/04 00:03:32    919s]       Cell changes by Net Type:
[06/04 00:03:32    919s]       
[06/04 00:03:32    919s]       -------------------------------------------------------------------------------------------------
[06/04 00:03:32    919s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[06/04 00:03:32    919s]       -------------------------------------------------------------------------------------------------
[06/04 00:03:32    919s]       top                0            0           0            0                    0                0
[06/04 00:03:32    919s]       trunk              0            0           0            0                    0                0
[06/04 00:03:32    919s]       leaf               0            0           0            0                    0                0
[06/04 00:03:32    919s]       -------------------------------------------------------------------------------------------------
[06/04 00:03:32    919s]       Total              0            0           0            0                    0                0
[06/04 00:03:32    919s]       -------------------------------------------------------------------------------------------------
[06/04 00:03:32    919s]       
[06/04 00:03:32    919s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[06/04 00:03:32    919s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[06/04 00:03:32    919s]       
[06/04 00:03:32    919s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[06/04 00:03:32    919s]         cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:32    919s]         sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:32    919s]         misc counts      : r=1, pp=0
[06/04 00:03:32    919s]         cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:32    919s]         cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:32    919s]         sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:32    919s]         wire capacitance : top=0.000pF, trunk=0.655pF, leaf=4.661pF, total=5.316pF
[06/04 00:03:32    919s]         wire lengths     : top=0.000um, trunk=4872.170um, leaf=32657.840um, total=37530.010um
[06/04 00:03:32    919s]         hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9799.550um, total=14576.870um
[06/04 00:03:32    919s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[06/04 00:03:32    919s]         Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/04 00:03:32    919s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[06/04 00:03:32    919s]         Trunk : target=0.222ns count=30 avg=0.173ns sd=0.039ns min=0.000ns max=0.217ns {2 <= 0.133ns, 15 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:32    919s]         Leaf  : target=0.222ns count=45 avg=0.202ns sd=0.006ns min=0.186ns max=0.214ns {0 <= 0.133ns, 0 <= 0.178ns, 18 <= 0.200ns, 25 <= 0.211ns, 2 <= 0.222ns}
[06/04 00:03:32    919s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[06/04 00:03:32    919s]          Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:32    919s]        Logics: XMD: 1 
[06/04 00:03:32    919s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 1363777778627254927 7084312802111957596
[06/04 00:03:32    919s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 1363777778627254927 7084312802111957596
[06/04 00:03:32    919s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[06/04 00:03:32    919s]         skew_group clk/func_mode: insertion delay [min=1.583, max=1.634, avg=1.604, sd=0.010], skew [0.050 vs 0.134], 100% {1.583, 1.634} (wid=0.080 ws=0.034) (gid=1.570 gs=0.055)
[06/04 00:03:32    919s]             min path sink: Top_in/data_1_r_reg[36]/CK
[06/04 00:03:32    919s]             max path sink: Top_in/buffer_pmp_reg[804]/CK
[06/04 00:03:32    919s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[06/04 00:03:32    919s]         skew_group clk/func_mode: insertion delay [min=1.583, max=1.634, avg=1.604, sd=0.010], skew [0.050 vs 0.134], 100% {1.583, 1.634} (wid=0.080 ws=0.034) (gid=1.570 gs=0.055)
[06/04 00:03:32    919s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/04 00:03:32    919s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:03:32    919s]     Reconnecting optimized routes...
[06/04 00:03:32    919s]     Reset timing graph...
[06/04 00:03:32    919s] Ignoring AAE DB Resetting ...
[06/04 00:03:32    919s]     Reset timing graph done.
[06/04 00:03:32    919s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[06/04 00:03:32    919s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:03:32    919s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[06/04 00:03:32    919s]     Set dirty flag on 0 instances, 0 nets
[06/04 00:03:32    919s]   PostConditioning done.
[06/04 00:03:32    919s] Net route status summary:
[06/04 00:03:32    919s]   Clock:        75 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=74, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 00:03:32    919s]   Non-clock: 14151 (unrouted=208, trialRouted=13943, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=182, (crossesIlmBoundary AND tooFewTerms=0)])
[06/04 00:03:32    919s]   Update timing and DAG stats after post-conditioning...
[06/04 00:03:32    919s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/04 00:03:32    919s]   Clock tree timing engine global stage delay update for DC_max:setup.late...
[06/04 00:03:32    919s] End AAE Lib Interpolated Model. (MEM=3863.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 00:03:32    919s]   Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
[06/04 00:03:32    919s]   Clock DAG stats after post-conditioning:
[06/04 00:03:32    919s]     cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:32    919s]     sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:32    919s]     misc counts      : r=1, pp=0
[06/04 00:03:32    919s]     cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:32    919s]     cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:32    919s]     sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:32    919s]     wire capacitance : top=0.000pF, trunk=0.655pF, leaf=4.661pF, total=5.316pF
[06/04 00:03:32    919s]     wire lengths     : top=0.000um, trunk=4872.170um, leaf=32657.840um, total=37530.010um
[06/04 00:03:32    919s]     hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9799.550um, total=14576.870um
[06/04 00:03:32    919s]   Clock DAG net violations after post-conditioning:
[06/04 00:03:32    919s]     Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/04 00:03:32    919s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[06/04 00:03:32    919s]     Trunk : target=0.222ns count=30 avg=0.173ns sd=0.039ns min=0.000ns max=0.217ns {2 <= 0.133ns, 15 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:32    919s]     Leaf  : target=0.222ns count=45 avg=0.202ns sd=0.006ns min=0.186ns max=0.214ns {0 <= 0.133ns, 0 <= 0.178ns, 18 <= 0.200ns, 25 <= 0.211ns, 2 <= 0.222ns}
[06/04 00:03:32    919s]   Clock DAG library cell distribution after post-conditioning {count}:
[06/04 00:03:32    919s]      Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:32    919s]    Logics: XMD: 1 
[06/04 00:03:32    919s]   Clock DAG hash after post-conditioning: 1363777778627254927 7084312802111957596
[06/04 00:03:32    919s]   Clock DAG hash after post-conditioning: 1363777778627254927 7084312802111957596
[06/04 00:03:32    919s]   Primary reporting skew groups after post-conditioning:
[06/04 00:03:32    919s]     skew_group clk/func_mode: insertion delay [min=1.583, max=1.634, avg=1.604, sd=0.010], skew [0.050 vs 0.134], 100% {1.583, 1.634} (wid=0.080 ws=0.034) (gid=1.570 gs=0.055)
[06/04 00:03:32    919s]         min path sink: Top_in/data_1_r_reg[36]/CK
[06/04 00:03:32    919s]         max path sink: Top_in/buffer_pmp_reg[804]/CK
[06/04 00:03:32    919s]   Skew group summary after post-conditioning:
[06/04 00:03:32    919s]     skew_group clk/func_mode: insertion delay [min=1.583, max=1.634, avg=1.604, sd=0.010], skew [0.050 vs 0.134], 100% {1.583, 1.634} (wid=0.080 ws=0.034) (gid=1.570 gs=0.055)
[06/04 00:03:32    919s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.2 real=0:00:00.9)
[06/04 00:03:32    919s]   Setting CTS place status to fixed for clock tree and sinks.
[06/04 00:03:32    919s]   numClockCells = 76, numClockCellsFixed = 76, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[06/04 00:03:32    919s]   Post-balance tidy up or trial balance steps...
[06/04 00:03:32    919s]   
[06/04 00:03:32    919s]   Clock DAG stats at end of CTS:
[06/04 00:03:32    919s]   ==============================
[06/04 00:03:32    919s]   
[06/04 00:03:32    919s]   -----------------------------------------------------------
[06/04 00:03:32    919s]   Cell type                 Count    Area         Capacitance
[06/04 00:03:32    919s]   -----------------------------------------------------------
[06/04 00:03:32    919s]   Buffers                     0          0.000       0.000
[06/04 00:03:32    919s]   Inverters                  73       3415.406       3.985
[06/04 00:03:32    919s]   Integrated Clock Gates      0          0.000       0.000
[06/04 00:03:32    919s]   Discrete Clock Gates        0          0.000       0.000
[06/04 00:03:32    919s]   Clock Logic                 1       8774.314       0.004
[06/04 00:03:32    919s]   All                        74      12189.721       3.989
[06/04 00:03:32    919s]   -----------------------------------------------------------
[06/04 00:03:32    919s]   
[06/04 00:03:32    919s]   
[06/04 00:03:32    919s]   Clock DAG sink counts at end of CTS:
[06/04 00:03:32    919s]   ====================================
[06/04 00:03:32    919s]   
[06/04 00:03:32    919s]   -------------------------
[06/04 00:03:32    919s]   Sink type           Count
[06/04 00:03:32    919s]   -------------------------
[06/04 00:03:32    919s]   Regular             2903
[06/04 00:03:32    919s]   Enable Latch           0
[06/04 00:03:32    919s]   Load Capacitance       0
[06/04 00:03:32    919s]   Antenna Diode          0
[06/04 00:03:32    919s]   Node Sink              0
[06/04 00:03:32    919s]   Total               2903
[06/04 00:03:32    919s]   -------------------------
[06/04 00:03:32    919s]   
[06/04 00:03:32    919s]   
[06/04 00:03:32    919s]   Clock DAG wire lengths at end of CTS:
[06/04 00:03:32    919s]   =====================================
[06/04 00:03:32    919s]   
[06/04 00:03:32    919s]   --------------------
[06/04 00:03:32    919s]   Type     Wire Length
[06/04 00:03:32    919s]   --------------------
[06/04 00:03:32    919s]   Top           0.000
[06/04 00:03:32    919s]   Trunk      4872.170
[06/04 00:03:32    919s]   Leaf      32657.840
[06/04 00:03:32    919s]   Total     37530.010
[06/04 00:03:32    919s]   --------------------
[06/04 00:03:32    919s]   
[06/04 00:03:32    919s]   
[06/04 00:03:32    919s]   Clock DAG hp wire lengths at end of CTS:
[06/04 00:03:32    919s]   ========================================
[06/04 00:03:32    919s]   
[06/04 00:03:32    919s]   -----------------------
[06/04 00:03:32    919s]   Type     hp Wire Length
[06/04 00:03:32    919s]   -----------------------
[06/04 00:03:32    919s]   Top            0.000
[06/04 00:03:32    919s]   Trunk       4777.320
[06/04 00:03:32    919s]   Leaf        9799.550
[06/04 00:03:32    919s]   Total      14576.870
[06/04 00:03:32    919s]   -----------------------
[06/04 00:03:32    919s]   
[06/04 00:03:32    919s]   
[06/04 00:03:32    919s]   Clock DAG capacitances at end of CTS:
[06/04 00:03:32    919s]   =====================================
[06/04 00:03:32    919s]   
[06/04 00:03:32    919s]   ---------------------------------
[06/04 00:03:32    919s]   Type     Gate     Wire     Total
[06/04 00:03:32    919s]   ---------------------------------
[06/04 00:03:32    919s]   Top      0.000    0.000     0.000
[06/04 00:03:32    919s]   Trunk    3.989    0.655     4.645
[06/04 00:03:32    919s]   Leaf     5.999    4.661    10.661
[06/04 00:03:32    919s]   Total    9.989    5.316    15.305
[06/04 00:03:32    919s]   ---------------------------------
[06/04 00:03:32    919s]   
[06/04 00:03:32    919s]   
[06/04 00:03:32    919s]   Clock DAG sink capacitances at end of CTS:
[06/04 00:03:32    919s]   ==========================================
[06/04 00:03:32    919s]   
[06/04 00:03:32    919s]   -----------------------------------------------
[06/04 00:03:32    919s]   Total    Average    Std. Dev.    Min      Max
[06/04 00:03:32    919s]   -----------------------------------------------
[06/04 00:03:32    919s]   5.999     0.002       0.000      0.002    0.002
[06/04 00:03:32    919s]   -----------------------------------------------
[06/04 00:03:32    919s]   
[06/04 00:03:32    919s]   
[06/04 00:03:32    919s]   Clock DAG net violations at end of CTS:
[06/04 00:03:32    919s]   =======================================
[06/04 00:03:32    919s]   
[06/04 00:03:32    919s]   -----------------------------------------------------------------------------------
[06/04 00:03:32    919s]   Type           Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[06/04 00:03:32    919s]   -----------------------------------------------------------------------------------
[06/04 00:03:32    919s]   Capacitance    pF         1       0.004       0.000      0.004    [0.004]
[06/04 00:03:32    919s]   -----------------------------------------------------------------------------------
[06/04 00:03:32    919s]   
[06/04 00:03:32    919s]   
[06/04 00:03:32    919s]   Clock DAG primary half-corner transition distribution at end of CTS:
[06/04 00:03:32    919s]   ====================================================================
[06/04 00:03:32    919s]   
[06/04 00:03:32    919s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/04 00:03:32    919s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
[06/04 00:03:32    919s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/04 00:03:32    919s]   Trunk       0.222      30       0.173       0.039      0.000    0.217    {2 <= 0.133ns, 15 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}          -
[06/04 00:03:32    919s]   Leaf        0.222      45       0.202       0.006      0.186    0.214    {0 <= 0.133ns, 0 <= 0.178ns, 18 <= 0.200ns, 25 <= 0.211ns, 2 <= 0.222ns}         -
[06/04 00:03:32    919s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/04 00:03:32    919s]   
[06/04 00:03:32    919s]   
[06/04 00:03:32    919s]   Clock DAG library cell distribution at end of CTS:
[06/04 00:03:32    919s]   ==================================================
[06/04 00:03:32    919s]   
[06/04 00:03:32    919s]   ------------------------------------------
[06/04 00:03:32    919s]   Name       Type        Inst     Inst Area 
[06/04 00:03:32    919s]                          Count    (um^2)
[06/04 00:03:32    919s]   ------------------------------------------
[06/04 00:03:32    919s]   INV12CK    inverter     62       3099.802
[06/04 00:03:32    919s]   INV8CK     inverter      4        137.491
[06/04 00:03:32    919s]   INV6CK     inverter      5        140.616
[06/04 00:03:32    919s]   INV4CK     inverter      2         37.498
[06/04 00:03:32    919s]   XMD        logic         1       8774.314
[06/04 00:03:32    919s]   ------------------------------------------
[06/04 00:03:32    919s]   
[06/04 00:03:32    919s]   Clock DAG hash at end of CTS: 1363777778627254927 7084312802111957596
[06/04 00:03:32    919s]   Clock DAG hash at end of CTS: 1363777778627254927 7084312802111957596
[06/04 00:03:33    919s]   
[06/04 00:03:33    919s]   Primary reporting skew groups summary at end of CTS:
[06/04 00:03:33    919s]   ====================================================
[06/04 00:03:33    919s]   
[06/04 00:03:33    919s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/04 00:03:33    919s]   Half-corner          Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[06/04 00:03:33    919s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/04 00:03:33    919s]   DC_max:setup.late    clk/func_mode    1.583     1.634     0.050       0.134         0.034           0.008           1.604        0.010     100% {1.583, 1.634}
[06/04 00:03:33    919s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/04 00:03:33    919s]   
[06/04 00:03:33    919s]   
[06/04 00:03:33    919s]   Skew group summary at end of CTS:
[06/04 00:03:33    919s]   =================================
[06/04 00:03:33    919s]   
[06/04 00:03:33    919s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/04 00:03:33    919s]   Half-corner          Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[06/04 00:03:33    919s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/04 00:03:33    919s]   DC_max:setup.late    clk/func_mode    1.583     1.634     0.050       0.134         0.034           0.008           1.604        0.010     100% {1.583, 1.634}
[06/04 00:03:33    919s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/04 00:03:33    919s]   
[06/04 00:03:33    919s]   
[06/04 00:03:33    919s]   Found a total of 0 clock tree pins with a slew violation.
[06/04 00:03:33    919s]   
[06/04 00:03:33    919s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:03:33    919s] Synthesizing clock trees done.
[06/04 00:03:33    919s] Tidy Up And Update Timing...
[06/04 00:03:33    919s] External - Set all clocks to propagated mode...
[06/04 00:03:33    919s] Innovus updating I/O latencies
[06/04 00:03:34    922s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/04 00:03:34    922s] #################################################################################
[06/04 00:03:34    922s] # Design Stage: PreRoute
[06/04 00:03:34    922s] # Design Name: CHIP
[06/04 00:03:34    922s] # Design Mode: 90nm
[06/04 00:03:34    922s] # Analysis Mode: MMMC Non-OCV 
[06/04 00:03:34    922s] # Parasitics Mode: No SPEF/RCDB 
[06/04 00:03:34    922s] # Signoff Settings: SI Off 
[06/04 00:03:34    922s] #################################################################################
[06/04 00:03:34    923s] Topological Sorting (REAL = 0:00:00.0, MEM = 4500.0M, InitMEM = 4499.0M)
[06/04 00:03:34    924s] Start delay calculation (fullDC) (8 T). (MEM=4500.02)
[06/04 00:03:34    924s] End AAE Lib Interpolated Model. (MEM=4511.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 00:03:35    927s] Total number of fetched objects 14113
[06/04 00:03:35    928s] Total number of fetched objects 14113
[06/04 00:03:35    929s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[06/04 00:03:35    929s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[06/04 00:03:35    929s] End delay calculation. (MEM=4885.38 CPU=0:00:02.7 REAL=0:00:00.0)
[06/04 00:03:35    929s] End delay calculation (fullDC). (MEM=4885.38 CPU=0:00:05.6 REAL=0:00:01.0)
[06/04 00:03:35    929s] *** CDM Built up (cpu=0:00:07.3  real=0:00:01.0  mem= 4885.4M) ***
[06/04 00:03:35    930s] Setting all clocks to propagated mode.
[06/04 00:03:35    930s] External - Set all clocks to propagated mode done. (took cpu=0:00:10.3 real=0:00:02.9)
[06/04 00:03:36    930s] Clock DAG stats after update timingGraph:
[06/04 00:03:36    930s]   cell counts      : b=0, i=73, icg=0, dcg=0, l=1, total=74
[06/04 00:03:36    930s]   sink counts      : regular=2903, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=2903
[06/04 00:03:36    930s]   misc counts      : r=1, pp=0
[06/04 00:03:36    930s]   cell areas       : b=0.000um^2, i=3415.406um^2, icg=0.000um^2, dcg=0.000um^2, l=8774.314um^2, total=12189.721um^2
[06/04 00:03:36    930s]   cell capacitance : b=0.000pF, i=3.985pF, icg=0.000pF, dcg=0.000pF, l=0.004pF, total=3.989pF
[06/04 00:03:36    930s]   sink capacitance : total=5.999pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
[06/04 00:03:36    930s]   wire capacitance : top=0.000pF, trunk=0.655pF, leaf=4.661pF, total=5.316pF
[06/04 00:03:36    930s]   wire lengths     : top=0.000um, trunk=4872.170um, leaf=32657.840um, total=37530.010um
[06/04 00:03:36    930s]   hp wire lengths  : top=0.000um, trunk=4777.320um, leaf=9799.550um, total=14576.870um
[06/04 00:03:36    930s] Clock DAG net violations after update timingGraph:
[06/04 00:03:36    930s]   Capacitance : {count=1, worst=[0.004pF]} avg=0.004pF sd=0.000pF sum=0.004pF
[06/04 00:03:36    930s] Clock DAG primary half-corner transition distribution after update timingGraph:
[06/04 00:03:36    930s]   Trunk : target=0.222ns count=30 avg=0.173ns sd=0.039ns min=0.000ns max=0.217ns {2 <= 0.133ns, 15 <= 0.178ns, 5 <= 0.200ns, 5 <= 0.211ns, 3 <= 0.222ns}
[06/04 00:03:36    930s]   Leaf  : target=0.222ns count=45 avg=0.202ns sd=0.006ns min=0.186ns max=0.214ns {0 <= 0.133ns, 0 <= 0.178ns, 18 <= 0.200ns, 25 <= 0.211ns, 2 <= 0.222ns}
[06/04 00:03:36    930s] Clock DAG library cell distribution after update timingGraph {count}:
[06/04 00:03:36    930s]    Invs: INV12CK: 62 INV8CK: 4 INV6CK: 5 INV4CK: 2 
[06/04 00:03:36    930s]  Logics: XMD: 1 
[06/04 00:03:36    930s] Clock DAG hash after update timingGraph: 1363777778627254927 7084312802111957596
[06/04 00:03:36    930s] Clock DAG hash after update timingGraph: 1363777778627254927 7084312802111957596
[06/04 00:03:36    930s] Primary reporting skew groups after update timingGraph:
[06/04 00:03:36    930s]   skew_group clk/func_mode: insertion delay [min=1.583, max=1.634, avg=1.604, sd=0.010], skew [0.050 vs 0.134], 100% {1.583, 1.634} (wid=0.080 ws=0.034) (gid=1.570 gs=0.055)
[06/04 00:03:36    930s]       min path sink: Top_in/data_1_r_reg[36]/CK
[06/04 00:03:36    930s]       max path sink: Top_in/buffer_pmp_reg[804]/CK
[06/04 00:03:36    930s] Skew group summary after update timingGraph:
[06/04 00:03:36    930s]   skew_group clk/func_mode: insertion delay [min=1.583, max=1.634, avg=1.604, sd=0.010], skew [0.050 vs 0.134], 100% {1.583, 1.634} (wid=0.080 ws=0.034) (gid=1.570 gs=0.055)
[06/04 00:03:36    930s] Logging CTS constraint violations...
[06/04 00:03:36    930s]   Clock tree clk has 1 max_capacitance violation.
[06/04 00:03:36    930s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (222.030,1348.660), in power domain auto-default. Achieved capacitance of 0.004pF.
[06/04 00:03:36    930s] Type 'man IMPCCOPT-1033' for more detail.
[06/04 00:03:36    930s] **WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.500ns (+/- 0.067ns) for skew group clk/func_mode. Achieved longest insertion delay of 1.634ns.
[06/04 00:03:36    930s] Type 'man IMPCCOPT-1026' for more detail.
[06/04 00:03:36    930s] Logging CTS constraint violations done.
[06/04 00:03:36    930s] Tidy Up And Update Timing done. (took cpu=0:00:10.4 real=0:00:03.1)
[06/04 00:03:36    930s] Copying last skew targets (including wire skew targets) from clk/func_mode to clk/scan_mode (the duplicate skew group).
[06/04 00:03:36    930s] Copying last insertion target (including wire insertion delay target) from clk/func_mode to clk/scan_mode (the duplicate skew group).
[06/04 00:03:36    930s] Runtime done. (took cpu=0:01:29 real=0:00:46.7)
[06/04 00:03:36    930s] Runtime Report Coverage % = 99.9
[06/04 00:03:36    930s] Runtime Summary
[06/04 00:03:36    930s] ===============
[06/04 00:03:36    930s] Clock Runtime:  (61%) Core CTS          28.60 (Init 2.36, Construction 14.23, Implementation 8.67, eGRPC 1.16, PostConditioning 0.92, Other 1.27)
[06/04 00:03:36    930s] Clock Runtime:  (28%) CTS services      13.06 (RefinePlace 1.49, EarlyGlobalClock 1.41, NanoRoute 9.39, ExtractRC 0.76, TimingAnalysis 0.00)
[06/04 00:03:36    930s] Clock Runtime:  (10%) Other CTS          4.96 (Init 0.81, CongRepair/EGR-DP 1.21, TimingUpdate 2.95, Other 0.00)
[06/04 00:03:36    930s] Clock Runtime: (100%) Total             46.62
[06/04 00:03:36    930s] 
[06/04 00:03:36    930s] 
[06/04 00:03:36    930s] Runtime Summary:
[06/04 00:03:36    930s] ================
[06/04 00:03:36    930s] 
[06/04 00:03:36    930s] ------------------------------------------------------------------------------------------------------------------
[06/04 00:03:36    930s] wall   % time  children  called  name
[06/04 00:03:36    930s] ------------------------------------------------------------------------------------------------------------------
[06/04 00:03:36    930s] 46.66  100.00   46.66      0       
[06/04 00:03:36    930s] 46.66  100.00   46.62      1     Runtime
[06/04 00:03:36    930s]  0.18    0.39    0.18      1     CCOpt::Phase::Initialization
[06/04 00:03:36    930s]  0.18    0.39    0.18      1       Check Prerequisites
[06/04 00:03:36    930s]  0.18    0.38    0.00      1         Leaving CCOpt scope - CheckPlace
[06/04 00:03:36    930s]  2.86    6.12    2.83      1     CCOpt::Phase::PreparingToBalance
[06/04 00:03:36    930s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[06/04 00:03:36    930s]  0.63    1.34    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[06/04 00:03:36    930s]  0.23    0.50    0.17      1       Legalization setup
[06/04 00:03:36    930s]  0.15    0.33    0.00      2         Leaving CCOpt scope - Initializing placement interface
[06/04 00:03:36    930s]  0.02    0.04    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[06/04 00:03:36    930s]  1.97    4.22    0.01      1       Validating CTS configuration
[06/04 00:03:36    930s]  0.00    0.00    0.00      1         Checking module port directions
[06/04 00:03:36    930s]  0.01    0.02    0.00      1         Clock tree timing engine global stage delay update for DC_max:setup.late
[06/04 00:03:36    930s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[06/04 00:03:36    930s]  0.12    0.26    0.09      1     Preparing To Balance
[06/04 00:03:36    930s]  0.03    0.06    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[06/04 00:03:36    930s]  0.06    0.13    0.00      1       Leaving CCOpt scope - Initializing placement interface
[06/04 00:03:36    930s] 16.66   35.70   16.66      1     CCOpt::Phase::Construction
[06/04 00:03:36    930s]  6.31   13.53    6.29      1       Stage::Clustering
[06/04 00:03:36    930s]  4.37    9.37    4.22      1         Clustering
[06/04 00:03:36    930s]  0.03    0.05    0.00      1           Initialize for clustering
[06/04 00:03:36    930s]  3.21    6.87    0.00      1           Bottom-up phase
[06/04 00:03:36    930s]  0.99    2.12    0.87      1           Legalizing clock trees
[06/04 00:03:36    930s]  0.75    1.60    0.00      1             Leaving CCOpt scope - ClockRefiner
[06/04 00:03:36    930s]  0.02    0.04    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[06/04 00:03:36    930s]  0.07    0.15    0.00      1             Leaving CCOpt scope - Initializing placement interface
[06/04 00:03:36    930s]  0.04    0.08    0.00      1             Clock tree timing engine global stage delay update for DC_max:setup.late
[06/04 00:03:36    930s]  1.92    4.12    1.72      1         CongRepair After Initial Clustering
[06/04 00:03:36    930s]  1.43    3.07    1.17      1           Leaving CCOpt scope - Early Global Route
[06/04 00:03:36    930s]  0.57    1.23    0.00      1             Early Global Route - eGR only step
[06/04 00:03:36    930s]  0.60    1.28    0.00      1             Congestion Repair
[06/04 00:03:36    930s]  0.26    0.55    0.00      1           Leaving CCOpt scope - extractRC
[06/04 00:03:36    930s]  0.04    0.08    0.00      1           Clock tree timing engine global stage delay update for DC_max:setup.late
[06/04 00:03:36    930s]  0.23    0.48    0.22      1       Stage::DRV Fixing
[06/04 00:03:36    930s]  0.10    0.22    0.00      1         Fixing clock tree slew time and max cap violations
[06/04 00:03:36    930s]  0.12    0.26    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[06/04 00:03:36    930s] 10.12   21.69   10.11      1       Stage::Insertion Delay Reduction
[06/04 00:03:36    930s]  0.06    0.13    0.00      1         Removing unnecessary root buffering
[06/04 00:03:36    930s]  0.06    0.13    0.00      1         Removing unconstrained drivers
[06/04 00:03:36    930s]  0.11    0.23    0.00      1         Reducing insertion delay 1
[06/04 00:03:36    930s]  6.76   14.48    0.00      1         Removing longest path buffering
[06/04 00:03:36    930s]  3.12    6.69    0.00      1         Reducing insertion delay 2
[06/04 00:03:36    930s]  8.81   18.88    8.80      1     CCOpt::Phase::Implementation
[06/04 00:03:36    930s]  0.83    1.78    0.82      1       Stage::Reducing Power
[06/04 00:03:36    930s]  0.11    0.23    0.00      1         Improving clock tree routing
[06/04 00:03:36    930s]  0.62    1.32    0.02      1         Reducing clock tree power 1
[06/04 00:03:36    930s]  0.02    0.05    0.00      3           Legalizing clock trees
[06/04 00:03:36    930s]  0.10    0.21    0.00      1         Reducing clock tree power 2
[06/04 00:03:36    930s]  1.92    4.12    1.81      1       Stage::Balancing
[06/04 00:03:36    930s]  1.20    2.58    1.14      1         Approximately balancing fragments step
[06/04 00:03:36    930s]  0.28    0.60    0.00      1           Resolve constraints - Approximately balancing fragments
[06/04 00:03:36    930s]  0.14    0.30    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[06/04 00:03:36    930s]  0.09    0.19    0.00      1           Moving gates to improve sub-tree skew
[06/04 00:03:36    930s]  0.55    1.17    0.00      1           Approximately balancing fragments bottom up
[06/04 00:03:36    930s]  0.09    0.19    0.00      1           Approximately balancing fragments, wire and cell delays
[06/04 00:03:36    930s]  0.15    0.32    0.00      1         Improving fragments clock skew
[06/04 00:03:36    930s]  0.29    0.62    0.22      1         Approximately balancing step
[06/04 00:03:36    930s]  0.14    0.31    0.00      1           Resolve constraints - Approximately balancing
[06/04 00:03:36    930s]  0.08    0.17    0.00      1           Approximately balancing, wire and cell delays
[06/04 00:03:36    930s]  0.07    0.15    0.00      1         Fixing clock tree overload
[06/04 00:03:36    930s]  0.10    0.22    0.00      1         Approximately balancing paths
[06/04 00:03:36    930s]  5.83   12.49    5.72      1       Stage::Polishing
[06/04 00:03:36    930s]  0.03    0.06    0.00      1         Clock tree timing engine global stage delay update for DC_max:setup.late
[06/04 00:03:36    930s]  0.06    0.14    0.00      1         Merging balancing drivers for power
[06/04 00:03:36    930s]  0.11    0.24    0.00      1         Improving clock skew
[06/04 00:03:36    930s]  2.81    6.03    2.59      1         Moving gates to reduce wire capacitance
[06/04 00:03:36    930s]  0.14    0.30    0.00      2           Artificially removing short and long paths
[06/04 00:03:36    930s]  0.49    1.05    0.03      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[06/04 00:03:36    930s]  0.03    0.06    0.00      1             Legalizing clock trees
[06/04 00:03:36    930s]  0.68    1.45    0.01      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[06/04 00:03:36    930s]  0.01    0.02    0.00      1             Legalizing clock trees
[06/04 00:03:36    930s]  0.41    0.88    0.03      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[06/04 00:03:36    930s]  0.03    0.07    0.00      1             Legalizing clock trees
[06/04 00:03:36    930s]  0.87    1.86    0.01      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[06/04 00:03:36    930s]  0.01    0.02    0.00      1             Legalizing clock trees
[06/04 00:03:36    930s]  0.27    0.59    0.05      1         Reducing clock tree power 3
[06/04 00:03:36    930s]  0.04    0.09    0.00      1           Artificially removing short and long paths
[06/04 00:03:36    930s]  0.01    0.02    0.00      1           Legalizing clock trees
[06/04 00:03:36    930s]  0.10    0.21    0.00      1         Improving insertion delay
[06/04 00:03:36    930s]  2.33    4.98    2.14      1         Wire Opt OverFix
[06/04 00:03:36    930s]  1.96    4.20    1.83      1           Wire Reduction extra effort
[06/04 00:03:36    930s]  0.04    0.08    0.00      1             Artificially removing short and long paths
[06/04 00:03:36    930s]  0.03    0.06    0.00      1             Global shorten wires A0
[06/04 00:03:36    930s]  1.27    2.73    0.00      2             Move For Wirelength - core
[06/04 00:03:36    930s]  0.03    0.07    0.00      1             Global shorten wires A1
[06/04 00:03:36    930s]  0.34    0.72    0.00      1             Global shorten wires B
[06/04 00:03:36    930s]  0.12    0.26    0.00      1             Move For Wirelength - branch
[06/04 00:03:36    930s]  0.18    0.38    0.18      1           Optimizing orientation
[06/04 00:03:36    930s]  0.18    0.38    0.00      1             FlipOpt
[06/04 00:03:36    930s]  0.22    0.48    0.17      1       Stage::Updating netlist
[06/04 00:03:36    930s]  0.03    0.07    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[06/04 00:03:36    930s]  0.14    0.30    0.00      1         Leaving CCOpt scope - ClockRefiner
[06/04 00:03:36    930s]  2.59    5.55    2.25      1     CCOpt::Phase::eGRPC
[06/04 00:03:36    930s]  0.68    1.45    0.58      1       Leaving CCOpt scope - Routing Tools
[06/04 00:03:36    930s]  0.58    1.23    0.00      1         Early Global Route - eGR only step
[06/04 00:03:36    930s]  0.25    0.53    0.00      1       Leaving CCOpt scope - extractRC
[06/04 00:03:36    930s]  0.07    0.14    0.00      1       Leaving CCOpt scope - Initializing placement interface
[06/04 00:03:36    930s]  0.03    0.07    0.03      1       Reset bufferability constraints
[06/04 00:03:36    930s]  0.03    0.07    0.00      1         Clock tree timing engine global stage delay update for DC_max:setup.late
[06/04 00:03:36    930s]  0.10    0.21    0.03      1       eGRPC Moving buffers
[06/04 00:03:36    930s]  0.03    0.07    0.00      1         Violation analysis
[06/04 00:03:36    930s]  0.35    0.75    0.03      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[06/04 00:03:36    930s]  0.02    0.05    0.00      1         Artificially removing long paths
[06/04 00:03:36    930s]  0.01    0.02    0.00      1         Reverting Artificially removing long paths
[06/04 00:03:36    930s]  0.08    0.18    0.00      1       eGRPC Fixing DRVs
[06/04 00:03:36    930s]  0.03    0.06    0.00      1       Reconnecting optimized routes
[06/04 00:03:36    930s]  0.03    0.07    0.00      1       Violation analysis
[06/04 00:03:36    930s]  0.03    0.06    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[06/04 00:03:36    930s]  0.61    1.30    0.00      1       Leaving CCOpt scope - ClockRefiner
[06/04 00:03:36    930s] 11.28   24.16   11.10      1     CCOpt::Phase::Routing
[06/04 00:03:36    930s] 10.77   23.09   10.56      1       Leaving CCOpt scope - Routing Tools
[06/04 00:03:36    930s]  0.56    1.19    0.00      1         Early Global Route - eGR->Nr High Frequency step
[06/04 00:03:36    930s]  9.39   20.13    0.00      1         NanoRoute
[06/04 00:03:36    930s]  0.61    1.31    0.00      1         Route Remaining Unrouted Nets
[06/04 00:03:36    930s]  0.25    0.54    0.00      1       Leaving CCOpt scope - extractRC
[06/04 00:03:36    930s]  0.07    0.15    0.00      1       Clock tree timing engine global stage delay update for DC_max:setup.late
[06/04 00:03:36    930s]  0.92    1.97    0.72      1     CCOpt::Phase::PostConditioning
[06/04 00:03:36    930s]  0.08    0.18    0.00      1       Leaving CCOpt scope - Initializing placement interface
[06/04 00:03:36    930s]  0.00    0.00    0.00      1       Reset bufferability constraints
[06/04 00:03:36    930s]  0.10    0.21    0.00      1       PostConditioning Upsizing To Fix DRVs
[06/04 00:03:36    930s]  0.17    0.36    0.00      1       Recomputing CTS skew targets
[06/04 00:03:36    930s]  0.07    0.15    0.00      1       PostConditioning Fixing DRVs
[06/04 00:03:36    930s]  0.10    0.21    0.00      1       Buffering to fix DRVs
[06/04 00:03:36    930s]  0.11    0.24    0.00      1       PostConditioning Fixing Skew by cell sizing
[06/04 00:03:36    930s]  0.03    0.07    0.00      1       Reconnecting optimized routes
[06/04 00:03:36    930s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[06/04 00:03:36    930s]  0.06    0.13    0.00      1       Clock tree timing engine global stage delay update for DC_max:setup.late
[06/04 00:03:36    930s]  0.12    0.26    0.00      1     Post-balance tidy up or trial balance steps
[06/04 00:03:36    930s]  3.08    6.60    2.95      1     Tidy Up And Update Timing
[06/04 00:03:36    930s]  2.95    6.32    0.00      1       External - Set all clocks to propagated mode
[06/04 00:03:36    930s] ------------------------------------------------------------------------------------------------------------------
[06/04 00:03:36    930s] 
[06/04 00:03:36    930s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/04 00:03:36    930s] Leaving CCOpt scope - Cleaning up placement interface...
[06/04 00:03:36    930s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4799.3M, EPOCH TIME: 1717430616.157365
[06/04 00:03:36    930s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.110, REAL:0.064, MEM:4105.3M, EPOCH TIME: 1717430616.221693
[06/04 00:03:36    930s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/04 00:03:36    930s] Synthesizing clock trees with CCOpt done.
[06/04 00:03:36    930s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/04 00:03:36    930s] Type 'man IMPSP-9025' for more detail.
[06/04 00:03:36    930s] Set place::cacheFPlanSiteMark to 0
[06/04 00:03:36    930s] All LLGs are deleted
[06/04 00:03:36    930s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3593.2M, EPOCH TIME: 1717430616.266972
[06/04 00:03:36    930s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:3593.2M, EPOCH TIME: 1717430616.268886
[06/04 00:03:36    930s] Info: pop threads available for lower-level modules during optimization.
[06/04 00:03:36    930s] 
[06/04 00:03:36    930s] *** Summary of all messages that are not suppressed in this session:
[06/04 00:03:36    930s] Severity  ID               Count  Summary                                  
[06/04 00:03:36    930s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[06/04 00:03:36    930s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[06/04 00:03:36    930s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[06/04 00:03:36    930s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[06/04 00:03:36    930s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[06/04 00:03:36    930s] WARNING   IMPCCOPT-1059        2  Slackened off %s from %s to %s.          
[06/04 00:03:36    930s] WARNING   IMPCCOPT-2406       14  Clock halo disabled on instance '%s'. Cl...
[06/04 00:03:36    930s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[06/04 00:03:36    930s] WARNING   IMPCCOPT-2171        6  Unable to get/extract RC parasitics for ...
[06/04 00:03:36    930s] WARNING   IMPCCOPT-2169        6  Cannot extract parasitics for %s net '%s...
[06/04 00:03:36    930s] WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
[06/04 00:03:36    930s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[06/04 00:03:36    930s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[06/04 00:03:36    930s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[06/04 00:03:36    930s] *** Message Summary: 42 warning(s), 0 error(s)
[06/04 00:03:36    930s] 
[06/04 00:03:36    930s] *** ccopt_design #1 [finish] : cpu/real = 0:01:37.9/0:00:46.9 (2.1), totSession cpu/real = 0:15:30.5/0:13:07.2 (1.2), mem = 3593.2M
[06/04 00:03:36    930s] 
[06/04 00:03:36    930s] =============================================================================================
[06/04 00:03:36    930s]  Final TAT Report for ccopt_design #1                                           21.13-s100_1
[06/04 00:03:36    930s] =============================================================================================
[06/04 00:03:36    930s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 00:03:36    930s] ---------------------------------------------------------------------------------------------
[06/04 00:03:36    930s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:03:36    930s] [ IncrReplace            ]      1   0:00:00.6  (   1.2 % )     0:00:00.6 /  0:00:01.4    2.3
[06/04 00:03:36    930s] [ EarlyGlobalRoute       ]      5   0:00:02.6  (   5.5 % )     0:00:02.6 /  0:00:05.0    2.0
[06/04 00:03:36    930s] [ DetailRoute            ]      1   0:00:04.7  (  10.0 % )     0:00:04.7 /  0:00:27.0    5.8
[06/04 00:03:36    930s] [ ExtractRC              ]      3   0:00:00.7  (   1.6 % )     0:00:00.7 /  0:00:00.7    1.0
[06/04 00:03:36    930s] [ FullDelayCalc          ]      1   0:00:01.0  (   2.2 % )     0:00:01.0 /  0:00:05.6    5.4
[06/04 00:03:36    930s] [ MISC                   ]          0:00:37.2  (  79.5 % )     0:00:37.2 /  0:00:58.2    1.6
[06/04 00:03:36    930s] ---------------------------------------------------------------------------------------------
[06/04 00:03:36    930s]  ccopt_design #1 TOTAL              0:00:46.9  ( 100.0 % )     0:00:46.9 /  0:01:37.9    2.1
[06/04 00:03:36    930s] ---------------------------------------------------------------------------------------------
[06/04 00:03:36    930s] 
[06/04 00:03:36    930s] #% End ccopt_design (date=06/04 00:03:36, total cpu=0:01:38, real=0:00:47.0, peak res=2338.9M, current mem=2093.9M)
[06/04 00:03:51    931s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[06/04 00:03:51    931s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
[06/04 00:03:51    931s] *** timeDesign #2 [begin] : totSession cpu/real = 0:15:31.5/0:13:22.5 (1.2), mem = 3597.4M
[06/04 00:03:51    931s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3590.4M, EPOCH TIME: 1717430631.588144
[06/04 00:03:51    931s] All LLGs are deleted
[06/04 00:03:51    931s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3590.4M, EPOCH TIME: 1717430631.588289
[06/04 00:03:51    931s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3590.4M, EPOCH TIME: 1717430631.588402
[06/04 00:03:51    931s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3590.4M, EPOCH TIME: 1717430631.588568
[06/04 00:03:51    931s] Start to check current routing status for nets...
[06/04 00:03:51    931s] All nets are already routed correctly.
[06/04 00:03:51    931s] End to check current routing status for nets (mem=3590.4M)
[06/04 00:03:51    931s] Effort level <high> specified for reg2reg path_group
[06/04 00:03:52    933s] All LLGs are deleted
[06/04 00:03:52    933s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3658.7M, EPOCH TIME: 1717430632.136463
[06/04 00:03:52    933s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3658.7M, EPOCH TIME: 1717430632.136928
[06/04 00:03:52    933s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3658.7M, EPOCH TIME: 1717430632.142726
[06/04 00:03:52    933s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3786.7M, EPOCH TIME: 1717430632.147317
[06/04 00:03:52    933s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3786.7M, EPOCH TIME: 1717430632.161581
[06/04 00:03:52    933s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.008, MEM:3738.7M, EPOCH TIME: 1717430632.169940
[06/04 00:03:52    933s] Fast DP-INIT is on for default
[06/04 00:03:52    933s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.028, MEM:3738.7M, EPOCH TIME: 1717430632.175675
[06/04 00:03:52    933s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.040, MEM:3610.7M, EPOCH TIME: 1717430632.182516
[06/04 00:03:52    933s] All LLGs are deleted
[06/04 00:03:52    933s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3610.7M, EPOCH TIME: 1717430632.198057
[06/04 00:03:52    933s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3610.7M, EPOCH TIME: 1717430632.198498
[06/04 00:03:52    933s] Starting delay calculation for Setup views
[06/04 00:03:52    933s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/04 00:03:52    933s] #################################################################################
[06/04 00:03:52    933s] # Design Stage: PreRoute
[06/04 00:03:52    933s] # Design Name: CHIP
[06/04 00:03:52    933s] # Design Mode: 90nm
[06/04 00:03:52    933s] # Analysis Mode: MMMC Non-OCV 
[06/04 00:03:52    933s] # Parasitics Mode: No SPEF/RCDB 
[06/04 00:03:52    933s] # Signoff Settings: SI Off 
[06/04 00:03:52    933s] #################################################################################
[06/04 00:03:52    933s] Topological Sorting (REAL = 0:00:00.0, MEM = 3608.7M, InitMEM = 3608.7M)
[06/04 00:03:52    933s] Calculate delays in BcWc mode...
[06/04 00:03:52    933s] Calculate delays in BcWc mode...
[06/04 00:03:52    933s] Start delay calculation (fullDC) (8 T). (MEM=3608.7)
[06/04 00:03:52    933s] End AAE Lib Interpolated Model. (MEM=3620.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 00:03:53    940s] Total number of fetched objects 14113
[06/04 00:03:53    940s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[06/04 00:03:53    940s] End delay calculation. (MEM=3922.71 CPU=0:00:05.7 REAL=0:00:01.0)
[06/04 00:03:53    940s] End delay calculation (fullDC). (MEM=3922.71 CPU=0:00:07.1 REAL=0:00:01.0)
[06/04 00:03:53    940s] *** CDM Built up (cpu=0:00:07.3  real=0:00:01.0  mem= 3922.7M) ***
[06/04 00:03:53    942s] *** Done Building Timing Graph (cpu=0:00:08.7 real=0:00:01.0 totSessionCpu=0:15:42 mem=3922.7M)
[06/04 00:03:57    944s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.066  | -0.066  | -0.033  |
|           TNS (ns):| -4.926  | -3.134  | -1.792  |
|    Violating Paths:|   278   |   114   |   164   |
|          All Paths:|  5806   |  2903   |  3073   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |     15 (15)      |
|   max_fanout   |      0 (0)       |     0      |     45 (45)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/04 00:03:57    944s] Density: 44.717%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
[06/04 00:03:57    944s] Total CPU time: 13.42 sec
[06/04 00:03:57    944s] Total Real time: 6.0 sec
[06/04 00:03:57    944s] Total Memory Usage: 3653.9375 Mbytes
[06/04 00:03:57    944s] Info: pop threads available for lower-level modules during optimization.
[06/04 00:03:57    944s] *** timeDesign #2 [finish] : cpu/real = 0:00:13.4/0:00:06.2 (2.2), totSession cpu/real = 0:15:45.0/0:13:28.6 (1.2), mem = 3653.9M
[06/04 00:03:57    944s] 
[06/04 00:03:57    944s] =============================================================================================
[06/04 00:03:57    944s]  Final TAT Report for timeDesign #2                                             21.13-s100_1
[06/04 00:03:57    944s] =============================================================================================
[06/04 00:03:57    944s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 00:03:57    944s] ---------------------------------------------------------------------------------------------
[06/04 00:03:57    944s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:03:57    944s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.5 % )     0:00:05.5 /  0:00:11.5    2.1
[06/04 00:03:57    944s] [ DrvReport              ]      1   0:00:03.0  (  48.1 % )     0:00:03.0 /  0:00:01.5    0.5
[06/04 00:03:57    944s] [ TimingUpdate           ]      1   0:00:00.2  (   3.3 % )     0:00:01.6 /  0:00:08.7    5.4
[06/04 00:03:57    944s] [ FullDelayCalc          ]      1   0:00:01.4  (  22.6 % )     0:00:01.4 /  0:00:07.5    5.3
[06/04 00:03:57    944s] [ TimingReport           ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.5    3.7
[06/04 00:03:57    944s] [ GenerateReports        ]      1   0:00:00.7  (  11.5 % )     0:00:00.7 /  0:00:00.7    1.0
[06/04 00:03:57    944s] [ MISC                   ]          0:00:00.7  (  10.8 % )     0:00:00.7 /  0:00:01.9    2.8
[06/04 00:03:57    944s] ---------------------------------------------------------------------------------------------
[06/04 00:03:57    944s]  timeDesign #2 TOTAL                0:00:06.2  ( 100.0 % )     0:00:06.2 /  0:00:13.4    2.2
[06/04 00:03:57    944s] ---------------------------------------------------------------------------------------------
[06/04 00:03:57    944s] 
[06/04 00:04:14    945s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[06/04 00:04:14    945s] <CMD> optDesign -postCTS
[06/04 00:04:14    945s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2210.8M, totSessionCpu=0:15:46 **
[06/04 00:04:14    945s] Info: 8 threads available for lower-level modules during optimization.
[06/04 00:04:14    945s] GigaOpt running with 8 threads.
[06/04 00:04:14    945s] **INFO: User settings:
[06/04 00:04:14    945s] setExtractRCMode -engine                            preRoute
[06/04 00:04:14    945s] setUsefulSkewMode -maxAllowedDelay                  1
[06/04 00:04:14    945s] setUsefulSkewMode -noBoundary                       false
[06/04 00:04:14    945s] setDelayCalMode -enable_high_fanout                 true
[06/04 00:04:14    945s] setDelayCalMode -engine                             aae
[06/04 00:04:14    945s] setDelayCalMode -ignoreNetLoad                      false
[06/04 00:04:14    945s] setDelayCalMode -socv_accuracy_mode                 low
[06/04 00:04:14    945s] setOptMode -activeHoldViews                         { av_func_mode_min av_scan_mode_min }
[06/04 00:04:14    945s] setOptMode -activeSetupViews                        { av_func_mode_max av_scan_mode_max }
[06/04 00:04:14    945s] setOptMode -autoSetupViews                          {av_scan_mode_max av_func_mode_max}
[06/04 00:04:14    945s] setOptMode -autoTDGRSetupViews                      { av_scan_mode_max}
[06/04 00:04:14    945s] setOptMode -drcMargin                               0
[06/04 00:04:14    945s] setOptMode -fixCap                                  true
[06/04 00:04:14    945s] setOptMode -fixDrc                                  true
[06/04 00:04:14    945s] setOptMode -fixFanoutLoad                           true
[06/04 00:04:14    945s] setOptMode -fixTran                                 true
[06/04 00:04:14    945s] setOptMode -optimizeFF                              true
[06/04 00:04:14    945s] setOptMode -preserveAllSequential                   false
[06/04 00:04:14    945s] setOptMode -setupTargetSlack                        0
[06/04 00:04:14    945s] setPlaceMode -place_design_floorplan_mode           false
[06/04 00:04:14    945s] setPlaceMode -place_detail_check_route              false
[06/04 00:04:14    945s] setPlaceMode -place_detail_preserve_routing         true
[06/04 00:04:14    945s] setPlaceMode -place_detail_remove_affected_routing  false
[06/04 00:04:14    945s] setPlaceMode -place_detail_swap_eeq_cells           false
[06/04 00:04:14    945s] setPlaceMode -place_global_clock_gate_aware         true
[06/04 00:04:14    945s] setPlaceMode -place_global_cong_effort              auto
[06/04 00:04:14    945s] setPlaceMode -place_global_ignore_scan              true
[06/04 00:04:14    945s] setPlaceMode -place_global_ignore_spare             false
[06/04 00:04:14    945s] setPlaceMode -place_global_max_density              0.7
[06/04 00:04:14    945s] setPlaceMode -place_global_module_aware_spare       false
[06/04 00:04:14    945s] setPlaceMode -place_global_place_io_pins            false
[06/04 00:04:14    945s] setPlaceMode -place_global_reorder_scan             true
[06/04 00:04:14    945s] setPlaceMode -powerDriven                           false
[06/04 00:04:14    945s] setPlaceMode -timingDriven                          true
[06/04 00:04:14    945s] setAnalysisMode -analysisType                       bcwc
[06/04 00:04:14    945s] setAnalysisMode -checkType                          setup
[06/04 00:04:14    945s] setAnalysisMode -clkSrcPath                         true
[06/04 00:04:14    945s] setAnalysisMode -clockPropagation                   sdcControl
[06/04 00:04:14    945s] setAnalysisMode -skew                               true
[06/04 00:04:14    945s] setAnalysisMode -usefulSkew                         true
[06/04 00:04:14    945s] setAnalysisMode -virtualIPO                         false
[06/04 00:04:14    945s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[06/04 00:04:14    945s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[06/04 00:04:14    945s] 
[06/04 00:04:14    945s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/04 00:04:14    946s] Need call spDPlaceInit before registerPrioInstLoc.
[06/04 00:04:14    946s] *** optDesign #1 [begin] : totSession cpu/real = 0:15:46.7/0:13:45.2 (1.1), mem = 3653.0M
[06/04 00:04:14    946s] *** InitOpt #2 [begin] : totSession cpu/real = 0:15:46.7/0:13:45.2 (1.1), mem = 3653.0M
[06/04 00:04:14    946s] OPERPROF: Starting DPlace-Init at level 1, MEM:3653.0M, EPOCH TIME: 1717430654.347187
[06/04 00:04:14    946s] z: 2, totalTracks: 1
[06/04 00:04:14    946s] z: 4, totalTracks: 1
[06/04 00:04:14    946s] z: 6, totalTracks: 1
[06/04 00:04:14    946s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:04:14    946s] All LLGs are deleted
[06/04 00:04:14    946s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3653.0M, EPOCH TIME: 1717430654.367637
[06/04 00:04:14    946s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3653.0M, EPOCH TIME: 1717430654.368122
[06/04 00:04:14    946s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3653.0M, EPOCH TIME: 1717430654.373757
[06/04 00:04:14    946s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3781.1M, EPOCH TIME: 1717430654.378979
[06/04 00:04:14    946s] Core basic site is core_5040
[06/04 00:04:14    946s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3781.1M, EPOCH TIME: 1717430654.393812
[06/04 00:04:14    946s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.008, MEM:3782.5M, EPOCH TIME: 1717430654.402203
[06/04 00:04:14    946s] Fast DP-INIT is on for default
[06/04 00:04:14    946s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 00:04:14    946s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.029, MEM:3782.5M, EPOCH TIME: 1717430654.407981
[06/04 00:04:14    946s] 
[06/04 00:04:14    946s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:04:14    946s] OPERPROF:     Starting CMU at level 3, MEM:3782.5M, EPOCH TIME: 1717430654.413039
[06/04 00:04:14    946s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.008, MEM:3782.5M, EPOCH TIME: 1717430654.421022
[06/04 00:04:14    946s] 
[06/04 00:04:14    946s] Bad Lib Cell Checking (CMU) is done! (0)
[06/04 00:04:14    946s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.051, MEM:3654.5M, EPOCH TIME: 1717430654.424548
[06/04 00:04:14    946s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3654.5M, EPOCH TIME: 1717430654.424705
[06/04 00:04:14    946s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.005, MEM:3654.5M, EPOCH TIME: 1717430654.429399
[06/04 00:04:14    946s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3654.5MB).
[06/04 00:04:14    946s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.086, MEM:3654.5M, EPOCH TIME: 1717430654.433211
[06/04 00:04:14    946s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3654.5M, EPOCH TIME: 1717430654.433474
[06/04 00:04:14    946s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.024, MEM:3654.5M, EPOCH TIME: 1717430654.457295
[06/04 00:04:14    946s] 
[06/04 00:04:14    946s] Creating Lib Analyzer ...
[06/04 00:04:14    946s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[06/04 00:04:14    946s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/04 00:04:14    946s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[06/04 00:04:14    946s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[06/04 00:04:14    946s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[06/04 00:04:14    946s] 
[06/04 00:04:14    946s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 00:04:19    952s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:52 mem=3660.5M
[06/04 00:04:19    952s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:52 mem=3660.5M
[06/04 00:04:19    952s] Creating Lib Analyzer, finished. 
[06/04 00:04:19    952s] Effort level <high> specified for reg2reg path_group
[06/04 00:04:20    955s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[06/04 00:04:20    955s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[06/04 00:04:20    955s] 			Cell ZMA2GSD is dont_touch but not dont_use
[06/04 00:04:20    955s] 			Cell ZMA2GSD is dont_touch but not dont_use
[06/04 00:04:20    955s] 			Cell ZMA2GSC is dont_touch but not dont_use
[06/04 00:04:20    955s] 			Cell ZMA2GSC is dont_touch but not dont_use
[06/04 00:04:20    955s] 			Cell YA2GSD is dont_touch but not dont_use
[06/04 00:04:20    955s] 			Cell YA2GSD is dont_touch but not dont_use
[06/04 00:04:20    955s] 			Cell YA2GSC is dont_touch but not dont_use
[06/04 00:04:20    955s] 			Cell YA2GSC is dont_touch but not dont_use
[06/04 00:04:20    955s] 			Cell XMD is dont_touch but not dont_use
[06/04 00:04:20    955s] 			Cell XMD is dont_touch but not dont_use
[06/04 00:04:20    955s] 			Cell XMC is dont_touch but not dont_use
[06/04 00:04:20    955s] 			Cell XMC is dont_touch but not dont_use
[06/04 00:04:20    955s] 			Cell PUI is dont_touch but not dont_use
[06/04 00:04:20    955s] 			Cell PUI is dont_touch but not dont_use
[06/04 00:04:20    955s] 			Cell PDIX is dont_touch but not dont_use
[06/04 00:04:20    955s] 			Cell PDIX is dont_touch but not dont_use
[06/04 00:04:20    955s] 			Cell PDI is dont_touch but not dont_use
[06/04 00:04:20    955s] 			Cell PDI is dont_touch but not dont_use
[06/04 00:04:20    955s] 			Cell BHD1 is dont_touch but not dont_use
[06/04 00:04:20    955s] 			Cell BHD1 is dont_touch but not dont_use
[06/04 00:04:20    955s] 	...
[06/04 00:04:20    955s] 	Reporting only the 20 first cells found...
[06/04 00:04:20    955s] 
[06/04 00:04:20    955s] **optDesign ... cpu = 0:00:09, real = 0:00:06, mem = 2221.7M, totSessionCpu=0:15:55 **
[06/04 00:04:20    955s] *** optDesign -postCTS ***
[06/04 00:04:20    955s] DRC Margin: user margin 0.0; extra margin 0.2
[06/04 00:04:20    955s] Hold Target Slack: user slack 0
[06/04 00:04:20    955s] Setup Target Slack: user slack 0; extra slack 0.0
[06/04 00:04:20    955s] setUsefulSkewMode -ecoRoute false
[06/04 00:04:20    955s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3630.5M, EPOCH TIME: 1717430660.756222
[06/04 00:04:20    955s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.034, MEM:3662.5M, EPOCH TIME: 1717430660.790068
[06/04 00:04:20    955s] 
[06/04 00:04:20    955s] TimeStamp Deleting Cell Server Begin ...
[06/04 00:04:20    955s] Deleting Lib Analyzer.
[06/04 00:04:20    955s] 
[06/04 00:04:20    955s] TimeStamp Deleting Cell Server End ...
[06/04 00:04:20    955s] Multi-VT timing optimization disabled based on library information.
[06/04 00:04:20    955s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/04 00:04:20    955s] 
[06/04 00:04:20    955s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/04 00:04:20    955s] Summary for sequential cells identification: 
[06/04 00:04:20    955s]   Identified SBFF number: 42
[06/04 00:04:20    955s]   Identified MBFF number: 0
[06/04 00:04:20    955s]   Identified SB Latch number: 0
[06/04 00:04:20    955s]   Identified MB Latch number: 0
[06/04 00:04:20    955s]   Not identified SBFF number: 10
[06/04 00:04:20    955s]   Not identified MBFF number: 0
[06/04 00:04:20    955s]   Not identified SB Latch number: 0
[06/04 00:04:20    955s]   Not identified MB Latch number: 0
[06/04 00:04:20    955s]   Number of sequential cells which are not FFs: 27
[06/04 00:04:20    955s]  Visiting view : av_func_mode_max
[06/04 00:04:20    955s]    : PowerDomain = none : Weighted F : unweighted  = 53.90 (1.000) with rcCorner = 0
[06/04 00:04:20    955s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = -1
[06/04 00:04:20    955s]  Visiting view : av_scan_mode_max
[06/04 00:04:20    955s]    : PowerDomain = none : Weighted F : unweighted  = 53.90 (1.000) with rcCorner = 0
[06/04 00:04:20    955s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = -1
[06/04 00:04:20    955s]  Visiting view : av_func_mode_min
[06/04 00:04:20    955s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = 1
[06/04 00:04:20    955s]    : PowerDomain = none : Weighted F : unweighted  = 21.40 (1.000) with rcCorner = -1
[06/04 00:04:20    955s]  Visiting view : av_scan_mode_min
[06/04 00:04:20    955s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = 1
[06/04 00:04:20    955s]    : PowerDomain = none : Weighted F : unweighted  = 21.40 (1.000) with rcCorner = -1
[06/04 00:04:20    955s] TLC MultiMap info (StdDelay):
[06/04 00:04:20    955s]   : DC_min + lib_min + 1 + no RcCorner := 21.4ps
[06/04 00:04:20    955s]   : DC_min + lib_min + 1 + RC_best := 22.6ps
[06/04 00:04:20    955s]   : DC_max + lib_max + 1 + no RcCorner := 51.3ps
[06/04 00:04:20    955s]   : DC_max + lib_max + 1 + RC_worst := 53.9ps
[06/04 00:04:20    955s]  Setting StdDelay to: 53.9ps
[06/04 00:04:20    955s] 
[06/04 00:04:20    955s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/04 00:04:20    955s] 
[06/04 00:04:20    955s] TimeStamp Deleting Cell Server Begin ...
[06/04 00:04:20    955s] 
[06/04 00:04:20    955s] TimeStamp Deleting Cell Server End ...
[06/04 00:04:20    955s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3662.5M, EPOCH TIME: 1717430660.903355
[06/04 00:04:20    955s] All LLGs are deleted
[06/04 00:04:20    955s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3662.5M, EPOCH TIME: 1717430660.903522
[06/04 00:04:20    955s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3662.5M, EPOCH TIME: 1717430660.903700
[06/04 00:04:20    955s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.004, MEM:3656.5M, EPOCH TIME: 1717430660.907122
[06/04 00:04:20    955s] Start to check current routing status for nets...
[06/04 00:04:20    955s] All nets are already routed correctly.
[06/04 00:04:20    955s] End to check current routing status for nets (mem=3656.5M)
[06/04 00:04:21    955s] All LLGs are deleted
[06/04 00:04:21    955s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3656.5M, EPOCH TIME: 1717430661.003793
[06/04 00:04:21    955s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3656.5M, EPOCH TIME: 1717430661.004205
[06/04 00:04:21    955s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3656.5M, EPOCH TIME: 1717430661.009168
[06/04 00:04:21    955s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3752.5M, EPOCH TIME: 1717430661.013465
[06/04 00:04:21    955s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3752.5M, EPOCH TIME: 1717430661.025815
[06/04 00:04:21    955s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.008, MEM:3784.6M, EPOCH TIME: 1717430661.033904
[06/04 00:04:21    955s] Fast DP-INIT is on for default
[06/04 00:04:21    955s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:3784.6M, EPOCH TIME: 1717430661.039460
[06/04 00:04:21    955s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.038, MEM:3656.5M, EPOCH TIME: 1717430661.046964
[06/04 00:04:21    957s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.066  | -0.066  | -0.033  |
|           TNS (ns):| -4.926  | -3.134  | -1.792  |
|    Violating Paths:|   278   |   114   |   164   |
|          All Paths:|  5806   |  2903   |  3073   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |     15 (15)      |
|   max_fanout   |      0 (0)       |     0      |     45 (45)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.717%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:07, mem = 2212.7M, totSessionCpu=0:15:57 **
[06/04 00:04:21    957s] *** InitOpt #2 [finish] : cpu/real = 0:00:10.6/0:00:07.2 (1.5), totSession cpu/real = 0:15:57.2/0:13:52.4 (1.1), mem = 3653.1M
[06/04 00:04:21    957s] 
[06/04 00:04:21    957s] =============================================================================================
[06/04 00:04:21    957s]  Step TAT Report for InitOpt #2                                                 21.13-s100_1
[06/04 00:04:21    957s] =============================================================================================
[06/04 00:04:21    957s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 00:04:21    957s] ---------------------------------------------------------------------------------------------
[06/04 00:04:21    957s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:04:21    957s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.1 % )     0:00:00.5 /  0:00:01.6    2.9
[06/04 00:04:21    957s] [ DrvReport              ]      1   0:00:00.3  (   4.3 % )     0:00:00.3 /  0:00:00.9    2.8
[06/04 00:04:21    957s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.5
[06/04 00:04:21    957s] [ LibAnalyzerInit        ]      1   0:00:05.4  (  74.4 % )     0:00:05.4 /  0:00:05.4    1.0
[06/04 00:04:21    957s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:04:21    957s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:04:21    957s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:04:21    957s] [ TimingReport           ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.6    3.9
[06/04 00:04:21    957s] [ MISC                   ]          0:00:01.3  (  17.9 % )     0:00:01.3 /  0:00:03.6    2.8
[06/04 00:04:21    957s] ---------------------------------------------------------------------------------------------
[06/04 00:04:21    957s]  InitOpt #2 TOTAL                   0:00:07.2  ( 100.0 % )     0:00:07.2 /  0:00:10.6    1.5
[06/04 00:04:21    957s] ---------------------------------------------------------------------------------------------
[06/04 00:04:21    957s] 
[06/04 00:04:21    957s] ** INFO : this run is activating low effort ccoptDesign flow
[06/04 00:04:21    957s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 00:04:21    957s] ### Creating PhyDesignMc. totSessionCpu=0:15:57 mem=3653.1M
[06/04 00:04:21    957s] OPERPROF: Starting DPlace-Init at level 1, MEM:3653.1M, EPOCH TIME: 1717430661.542028
[06/04 00:04:21    957s] z: 2, totalTracks: 1
[06/04 00:04:21    957s] z: 4, totalTracks: 1
[06/04 00:04:21    957s] z: 6, totalTracks: 1
[06/04 00:04:21    957s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:04:21    957s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3653.1M, EPOCH TIME: 1717430661.558205
[06/04 00:04:21    957s] 
[06/04 00:04:21    957s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:04:21    957s] 
[06/04 00:04:21    957s]  Skipping Bad Lib Cell Checking (CMU) !
[06/04 00:04:21    957s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:3654.6M, EPOCH TIME: 1717430661.594690
[06/04 00:04:21    957s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3654.6M, EPOCH TIME: 1717430661.594852
[06/04 00:04:21    957s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.004, MEM:3654.6M, EPOCH TIME: 1717430661.598711
[06/04 00:04:21    957s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3654.6MB).
[06/04 00:04:21    957s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.061, MEM:3654.6M, EPOCH TIME: 1717430661.602607
[06/04 00:04:21    957s] InstCnt mismatch: prevInstCnt = 13726, ttlInstCnt = 13799
[06/04 00:04:21    957s] TotalInstCnt at PhyDesignMc Initialization: 13,799
[06/04 00:04:21    957s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:57 mem=3654.6M
[06/04 00:04:21    957s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3654.6M, EPOCH TIME: 1717430661.648405
[06/04 00:04:21    957s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.021, MEM:3654.6M, EPOCH TIME: 1717430661.669231
[06/04 00:04:21    957s] TotalInstCnt at PhyDesignMc Destruction: 13,799
[06/04 00:04:21    957s] OPTC: m1 20.0 20.0
[06/04 00:04:21    958s] #optDebug: fT-E <X 2 0 0 1>
[06/04 00:04:21    958s] -congRepairInPostCTS false                 # bool, default=false, private
[06/04 00:04:22    960s] 
[06/04 00:04:22    960s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/04 00:04:22    960s] Summary for sequential cells identification: 
[06/04 00:04:22    960s]   Identified SBFF number: 42
[06/04 00:04:22    960s]   Identified MBFF number: 0
[06/04 00:04:22    960s]   Identified SB Latch number: 0
[06/04 00:04:22    960s]   Identified MB Latch number: 0
[06/04 00:04:22    960s]   Not identified SBFF number: 10
[06/04 00:04:22    960s]   Not identified MBFF number: 0
[06/04 00:04:22    960s]   Not identified SB Latch number: 0
[06/04 00:04:22    960s]   Not identified MB Latch number: 0
[06/04 00:04:22    960s]   Number of sequential cells which are not FFs: 27
[06/04 00:04:22    960s]  Visiting view : av_func_mode_max
[06/04 00:04:22    960s]    : PowerDomain = none : Weighted F : unweighted  = 53.90 (1.000) with rcCorner = 0
[06/04 00:04:22    960s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = -1
[06/04 00:04:22    960s]  Visiting view : av_scan_mode_max
[06/04 00:04:22    960s]    : PowerDomain = none : Weighted F : unweighted  = 53.90 (1.000) with rcCorner = 0
[06/04 00:04:22    960s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = -1
[06/04 00:04:22    960s]  Visiting view : av_func_mode_min
[06/04 00:04:22    960s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = 1
[06/04 00:04:22    960s]    : PowerDomain = none : Weighted F : unweighted  = 21.40 (1.000) with rcCorner = -1
[06/04 00:04:22    960s]  Visiting view : av_scan_mode_min
[06/04 00:04:22    960s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = 1
[06/04 00:04:22    960s]    : PowerDomain = none : Weighted F : unweighted  = 21.40 (1.000) with rcCorner = -1
[06/04 00:04:22    960s] TLC MultiMap info (StdDelay):
[06/04 00:04:22    960s]   : DC_min + lib_min + 1 + no RcCorner := 21.4ps
[06/04 00:04:22    960s]   : DC_min + lib_min + 1 + RC_best := 22.6ps
[06/04 00:04:22    960s]   : DC_max + lib_max + 1 + no RcCorner := 51.3ps
[06/04 00:04:22    960s]   : DC_max + lib_max + 1 + RC_worst := 53.9ps
[06/04 00:04:22    960s]  Setting StdDelay to: 53.9ps
[06/04 00:04:22    960s] 
[06/04 00:04:22    960s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/04 00:04:22    960s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 107.8
[06/04 00:04:22    960s] Begin: GigaOpt Route Type Constraints Refinement
[06/04 00:04:22    960s] *** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:16:00.1/0:13:53.1 (1.2), mem = 3624.6M
[06/04 00:04:22    960s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31065.11
[06/04 00:04:22    960s] ### Creating RouteCongInterface, started
[06/04 00:04:22    960s] 
[06/04 00:04:22    960s] Creating Lib Analyzer ...
[06/04 00:04:22    960s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[06/04 00:04:22    960s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/04 00:04:22    960s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[06/04 00:04:22    960s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[06/04 00:04:22    960s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[06/04 00:04:22    960s] 
[06/04 00:04:22    960s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 00:04:27    965s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:05 mem=3660.6M
[06/04 00:04:27    965s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:05 mem=3660.6M
[06/04 00:04:27    965s] Creating Lib Analyzer, finished. 
[06/04 00:04:27    965s] #optDebug: Start CG creation (mem=3660.6M)
[06/04 00:04:27    965s]  ...initializing CG  maxDriveDist 2921.174000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 292.117000 
[06/04 00:04:28    966s] (cpu=0:00:00.8, mem=3777.8M)
[06/04 00:04:28    966s]  ...processing cgPrt (cpu=0:00:00.8, mem=3777.8M)
[06/04 00:04:28    966s]  ...processing cgEgp (cpu=0:00:00.8, mem=3777.8M)
[06/04 00:04:28    966s]  ...processing cgPbk (cpu=0:00:00.8, mem=3777.8M)
[06/04 00:04:28    966s]  ...processing cgNrb(cpu=0:00:00.8, mem=3777.8M)
[06/04 00:04:28    966s]  ...processing cgObs (cpu=0:00:00.8, mem=3777.8M)
[06/04 00:04:28    966s]  ...processing cgCon (cpu=0:00:00.8, mem=3777.8M)
[06/04 00:04:28    966s]  ...processing cgPdm (cpu=0:00:00.8, mem=3777.8M)
[06/04 00:04:28    966s] #optDebug: Finish CG creation (cpu=0:00:00.8, mem=3777.8M)
[06/04 00:04:28    966s] ### Creating LA Mngr. totSessionCpu=0:16:06 mem=3777.8M
[06/04 00:04:28    966s] ### Creating LA Mngr, finished. totSessionCpu=0:16:06 mem=3777.8M
[06/04 00:04:28    966s] 
[06/04 00:04:28    966s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[06/04 00:04:28    966s] 
[06/04 00:04:28    966s] #optDebug: {0, 1.000}
[06/04 00:04:28    966s] ### Creating RouteCongInterface, finished
[06/04 00:04:28    966s] Updated routing constraints on 0 nets.
[06/04 00:04:28    966s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31065.11
[06/04 00:04:28    966s] Bottom Preferred Layer:
[06/04 00:04:28    966s] +---------------+------------+----------+
[06/04 00:04:28    966s] |     Layer     |    CLK     |   Rule   |
[06/04 00:04:28    966s] +---------------+------------+----------+
[06/04 00:04:28    966s] | metal3 (z=3)  |         75 | default  |
[06/04 00:04:28    966s] +---------------+------------+----------+
[06/04 00:04:28    966s] Via Pillar Rule:
[06/04 00:04:28    966s]     None
[06/04 00:04:28    966s] *** CongRefineRouteType #2 [finish] : cpu/real = 0:00:06.3/0:00:06.2 (1.0), totSession cpu/real = 0:16:06.5/0:13:59.4 (1.2), mem = 3777.8M
[06/04 00:04:28    966s] 
[06/04 00:04:28    966s] =============================================================================================
[06/04 00:04:28    966s]  Step TAT Report for CongRefineRouteType #2                                     21.13-s100_1
[06/04 00:04:28    966s] =============================================================================================
[06/04 00:04:28    966s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 00:04:28    966s] ---------------------------------------------------------------------------------------------
[06/04 00:04:28    966s] [ LibAnalyzerInit        ]      1   0:00:05.3  (  85.0 % )     0:00:05.3 /  0:00:05.3    1.0
[06/04 00:04:28    966s] [ RouteCongInterfaceInit ]      1   0:00:00.9  (  14.5 % )     0:00:06.2 /  0:00:06.2    1.0
[06/04 00:04:28    966s] [ MISC                   ]          0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    2.9
[06/04 00:04:28    966s] ---------------------------------------------------------------------------------------------
[06/04 00:04:28    966s]  CongRefineRouteType #2 TOTAL       0:00:06.2  ( 100.0 % )     0:00:06.2 /  0:00:06.3    1.0
[06/04 00:04:28    966s] ---------------------------------------------------------------------------------------------
[06/04 00:04:28    966s] 
[06/04 00:04:28    966s] End: GigaOpt Route Type Constraints Refinement
[06/04 00:04:28    966s] *** Starting optimizing excluded clock nets MEM= 3777.8M) ***
[06/04 00:04:28    966s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3777.8M) ***
[06/04 00:04:28    966s] *** Starting optimizing excluded clock nets MEM= 3777.8M) ***
[06/04 00:04:28    966s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3777.8M) ***
[06/04 00:04:28    966s] Info: Done creating the CCOpt slew target map.
[06/04 00:04:28    966s] Begin: GigaOpt high fanout net optimization
[06/04 00:04:28    966s] GigaOpt HFN: use maxLocalDensity 1.2
[06/04 00:04:28    966s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/04 00:04:28    966s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:16:06.5/0:13:59.4 (1.2), mem = 3777.8M
[06/04 00:04:28    966s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/04 00:04:28    966s] Info: 27 io nets excluded
[06/04 00:04:28    966s] Info: 74 nets with fixed/cover wires excluded.
[06/04 00:04:28    966s] Info: 75 clock nets excluded from IPO operation.
[06/04 00:04:28    966s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31065.12
[06/04 00:04:28    966s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 00:04:28    966s] ### Creating PhyDesignMc. totSessionCpu=0:16:07 mem=3777.8M
[06/04 00:04:28    966s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/04 00:04:28    966s] OPERPROF: Starting DPlace-Init at level 1, MEM:3777.8M, EPOCH TIME: 1717430668.619108
[06/04 00:04:28    966s] z: 2, totalTracks: 1
[06/04 00:04:28    966s] z: 4, totalTracks: 1
[06/04 00:04:28    966s] z: 6, totalTracks: 1
[06/04 00:04:28    966s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:04:28    966s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3777.8M, EPOCH TIME: 1717430668.639394
[06/04 00:04:28    966s] 
[06/04 00:04:28    966s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:04:28    966s] 
[06/04 00:04:28    966s]  Skipping Bad Lib Cell Checking (CMU) !
[06/04 00:04:28    966s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:3777.8M, EPOCH TIME: 1717430668.673486
[06/04 00:04:28    966s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3777.8M, EPOCH TIME: 1717430668.673665
[06/04 00:04:28    966s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:3777.8M, EPOCH TIME: 1717430668.677217
[06/04 00:04:28    966s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3777.8MB).
[06/04 00:04:28    966s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.062, MEM:3777.8M, EPOCH TIME: 1717430668.680722
[06/04 00:04:28    966s] TotalInstCnt at PhyDesignMc Initialization: 13,799
[06/04 00:04:28    966s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:07 mem=3777.8M
[06/04 00:04:28    966s] ### Creating RouteCongInterface, started
[06/04 00:04:28    966s] 
[06/04 00:04:28    966s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[06/04 00:04:28    966s] 
[06/04 00:04:28    966s] #optDebug: {0, 1.000}
[06/04 00:04:28    966s] ### Creating RouteCongInterface, finished
[06/04 00:04:28    966s] {MG  {5 0 69.8 1.29582} }
[06/04 00:04:28    966s] ### Creating LA Mngr. totSessionCpu=0:16:07 mem=3777.8M
[06/04 00:04:28    966s] ### Creating LA Mngr, finished. totSessionCpu=0:16:07 mem=3777.8M
[06/04 00:04:29    967s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/04 00:04:29    967s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/04 00:04:29    967s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/04 00:04:29    967s] Total-nets :: 14044, Stn-nets :: 27, ratio :: 0.192253 %, Total-len 420144, Stn-len 0
[06/04 00:04:29    967s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3909.9M, EPOCH TIME: 1717430669.482816
[06/04 00:04:29    967s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.023, MEM:3724.3M, EPOCH TIME: 1717430669.505945
[06/04 00:04:29    967s] TotalInstCnt at PhyDesignMc Destruction: 13,799
[06/04 00:04:29    967s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31065.12
[06/04 00:04:29    967s] *** DrvOpt #4 [finish] : cpu/real = 0:00:01.4/0:00:00.9 (1.5), totSession cpu/real = 0:16:07.9/0:14:00.4 (1.2), mem = 3724.3M
[06/04 00:04:29    967s] 
[06/04 00:04:29    967s] =============================================================================================
[06/04 00:04:29    967s]  Step TAT Report for DrvOpt #4                                                  21.13-s100_1
[06/04 00:04:29    967s] =============================================================================================
[06/04 00:04:29    967s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 00:04:29    967s] ---------------------------------------------------------------------------------------------
[06/04 00:04:29    967s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:04:29    967s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  15.2 % )     0:00:00.1 /  0:00:00.2    1.6
[06/04 00:04:29    967s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    1.1
[06/04 00:04:29    967s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:04:29    967s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:04:29    967s] [ MISC                   ]          0:00:00.7  (  78.2 % )     0:00:00.7 /  0:00:01.1    1.5
[06/04 00:04:29    967s] ---------------------------------------------------------------------------------------------
[06/04 00:04:29    967s]  DrvOpt #4 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:01.4    1.5
[06/04 00:04:29    967s] ---------------------------------------------------------------------------------------------
[06/04 00:04:29    967s] 
[06/04 00:04:29    967s] GigaOpt HFN: restore maxLocalDensity to 0.98
[06/04 00:04:29    967s] End: GigaOpt high fanout net optimization
[06/04 00:04:30    968s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/04 00:04:30    968s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:04:30    970s] Deleting Lib Analyzer.
[06/04 00:04:30    970s] 
[06/04 00:04:30    970s] Optimization is working on the following views:
[06/04 00:04:30    970s]   Setup views: av_scan_mode_max 
[06/04 00:04:30    970s]   Hold  views: av_func_mode_min av_scan_mode_min 
[06/04 00:04:30    970s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/04 00:04:30    970s] Begin: GigaOpt Global Optimization
[06/04 00:04:30    970s] *info: use new DP (enabled)
[06/04 00:04:30    970s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[06/04 00:04:30    970s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/04 00:04:30    970s] Info: 27 io nets excluded
[06/04 00:04:30    970s] Info: 74 nets with fixed/cover wires excluded.
[06/04 00:04:30    970s] Info: 75 clock nets excluded from IPO operation.
[06/04 00:04:30    970s] *** GlobalOpt #2 [begin] : totSession cpu/real = 0:16:10.9/0:14:01.6 (1.2), mem = 3864.0M
[06/04 00:04:30    970s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31065.13
[06/04 00:04:30    970s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 00:04:30    970s] ### Creating PhyDesignMc. totSessionCpu=0:16:11 mem=3864.0M
[06/04 00:04:30    970s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/04 00:04:30    970s] OPERPROF: Starting DPlace-Init at level 1, MEM:3864.0M, EPOCH TIME: 1717430670.771719
[06/04 00:04:30    970s] z: 2, totalTracks: 1
[06/04 00:04:30    970s] z: 4, totalTracks: 1
[06/04 00:04:30    970s] z: 6, totalTracks: 1
[06/04 00:04:30    970s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:04:30    970s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3864.0M, EPOCH TIME: 1717430670.788144
[06/04 00:04:30    970s] 
[06/04 00:04:30    970s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:04:30    970s] 
[06/04 00:04:30    970s]  Skipping Bad Lib Cell Checking (CMU) !
[06/04 00:04:30    970s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:3896.0M, EPOCH TIME: 1717430670.820223
[06/04 00:04:30    970s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3896.0M, EPOCH TIME: 1717430670.820398
[06/04 00:04:30    970s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:3896.0M, EPOCH TIME: 1717430670.823852
[06/04 00:04:30    970s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3896.0MB).
[06/04 00:04:30    970s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.056, MEM:3896.0M, EPOCH TIME: 1717430670.827253
[06/04 00:04:30    971s] TotalInstCnt at PhyDesignMc Initialization: 13,799
[06/04 00:04:30    971s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:11 mem=3896.0M
[06/04 00:04:30    971s] ### Creating RouteCongInterface, started
[06/04 00:04:30    971s] 
[06/04 00:04:30    971s] Creating Lib Analyzer ...
[06/04 00:04:30    971s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[06/04 00:04:30    971s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/04 00:04:30    971s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[06/04 00:04:30    971s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[06/04 00:04:30    971s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[06/04 00:04:30    971s] 
[06/04 00:04:30    971s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 00:04:34    974s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:15 mem=3896.0M
[06/04 00:04:34    974s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:15 mem=3896.0M
[06/04 00:04:34    974s] Creating Lib Analyzer, finished. 
[06/04 00:04:34    974s] 
[06/04 00:04:34    974s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[06/04 00:04:34    974s] 
[06/04 00:04:34    974s] #optDebug: {0, 1.000}
[06/04 00:04:34    974s] ### Creating RouteCongInterface, finished
[06/04 00:04:34    974s] {MG  {5 0 69.8 1.29582} }
[06/04 00:04:34    974s] ### Creating LA Mngr. totSessionCpu=0:16:15 mem=3896.0M
[06/04 00:04:34    974s] ### Creating LA Mngr, finished. totSessionCpu=0:16:15 mem=3896.0M
[06/04 00:04:35    975s] *info: 27 io nets excluded
[06/04 00:04:35    975s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/04 00:04:35    975s] *info: 75 clock nets excluded
[06/04 00:04:35    976s] *info: 180 no-driver nets excluded.
[06/04 00:04:35    976s] *info: 74 nets with fixed/cover wires excluded.
[06/04 00:04:35    976s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4123.1M, EPOCH TIME: 1717430675.996185
[06/04 00:04:35    976s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:4123.1M, EPOCH TIME: 1717430675.996809
[06/04 00:04:36    976s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[06/04 00:04:36    976s] Info: End MT loop @oiCellDelayCachingJob.
[06/04 00:04:36    977s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/04 00:04:36    977s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:04:36    977s] ** GigaOpt Global Opt WNS Slack -0.066  TNS Slack -4.926 
[06/04 00:04:36    977s] +--------+--------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/04 00:04:36    977s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|               End Point                |
[06/04 00:04:36    977s] +--------+--------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/04 00:04:36    977s] |  -0.066|  -4.926|   44.72%|   0:00:00.0| 4123.1M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
[06/04 00:04:37    983s] |  -0.066|  -4.927|   44.71%|   0:00:01.0| 4391.1M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
[06/04 00:04:37    984s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:04:37    984s] |  -0.066|  -4.859|   44.71%|   0:00:00.0| 4395.1M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
[06/04 00:04:37    984s] |  -0.066|  -4.859|   44.71%|   0:00:00.0| 4396.1M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
[06/04 00:04:38    988s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:04:38    988s] |  -0.055|  -1.843|   44.72%|   0:00:01.0| 4411.9M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[20]/D   |
[06/04 00:04:39    993s] |  -0.055|  -1.841|   44.72%|   0:00:01.0| 4419.4M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[20]/D   |
[06/04 00:04:39    993s] |  -0.055|  -1.841|   44.72%|   0:00:00.0| 4419.4M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[20]/D   |
[06/04 00:04:39    993s] |  -0.055|  -1.841|   44.72%|   0:00:00.0| 4419.4M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[20]/D   |
[06/04 00:04:39    994s] |  -0.054|  -1.772|   44.73%|   0:00:00.0| 4419.4M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
[06/04 00:04:39    997s] |  -0.054|  -1.764|   44.73%|   0:00:00.0| 4421.9M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
[06/04 00:04:39    997s] |  -0.054|  -1.764|   44.73%|   0:00:00.0| 4421.9M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
[06/04 00:04:39    997s] |  -0.054|  -1.764|   44.73%|   0:00:00.0| 4421.9M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
[06/04 00:04:40    998s] |  -0.054|  -1.717|   44.74%|   0:00:01.0| 4423.9M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
[06/04 00:04:40   1000s] |  -0.054|  -1.717|   44.74%|   0:00:00.0| 4425.5M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
[06/04 00:04:40   1000s] |  -0.054|  -1.717|   44.74%|   0:00:00.0| 4425.5M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
[06/04 00:04:40   1000s] |  -0.054|  -1.717|   44.74%|   0:00:00.0| 4425.5M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
[06/04 00:04:40   1001s] |  -0.054|  -1.703|   44.74%|   0:00:00.0| 4425.4M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
[06/04 00:04:41   1002s] |  -0.054|  -1.703|   44.74%|   0:00:01.0| 4425.5M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
[06/04 00:04:41   1002s] +--------+--------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/04 00:04:41   1002s] 
[06/04 00:04:41   1002s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:25.6 real=0:00:05.0 mem=4425.5M) ***
[06/04 00:04:41   1002s] 
[06/04 00:04:41   1002s] *** Finish post-CTS Setup Fixing (cpu=0:00:25.6 real=0:00:05.0 mem=4425.5M) ***
[06/04 00:04:41   1002s] Bottom Preferred Layer:
[06/04 00:04:41   1002s] +---------------+------------+----------+
[06/04 00:04:41   1002s] |     Layer     |    CLK     |   Rule   |
[06/04 00:04:41   1002s] +---------------+------------+----------+
[06/04 00:04:41   1002s] | metal3 (z=3)  |         75 | default  |
[06/04 00:04:41   1002s] +---------------+------------+----------+
[06/04 00:04:41   1002s] Via Pillar Rule:
[06/04 00:04:41   1002s]     None
[06/04 00:04:41   1002s] ** GigaOpt Global Opt End WNS Slack -0.054  TNS Slack -1.703 
[06/04 00:04:41   1002s] Total-nets :: 14045, Stn-nets :: 61, ratio :: 0.434318 %, Total-len 420099, Stn-len 1820.11
[06/04 00:04:41   1002s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4216.0M, EPOCH TIME: 1717430681.174906
[06/04 00:04:41   1002s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.040, MEM:3853.5M, EPOCH TIME: 1717430681.215112
[06/04 00:04:41   1002s] TotalInstCnt at PhyDesignMc Destruction: 13,800
[06/04 00:04:41   1002s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31065.13
[06/04 00:04:41   1002s] *** GlobalOpt #2 [finish] : cpu/real = 0:00:31.9/0:00:10.4 (3.1), totSession cpu/real = 0:16:42.8/0:14:12.1 (1.2), mem = 3853.5M
[06/04 00:04:41   1002s] 
[06/04 00:04:41   1002s] =============================================================================================
[06/04 00:04:41   1002s]  Step TAT Report for GlobalOpt #2                                               21.13-s100_1
[06/04 00:04:41   1002s] =============================================================================================
[06/04 00:04:41   1002s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 00:04:41   1002s] ---------------------------------------------------------------------------------------------
[06/04 00:04:41   1002s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.1
[06/04 00:04:41   1002s] [ LibAnalyzerInit        ]      1   0:00:03.8  (  36.1 % )     0:00:03.8 /  0:00:03.8    1.0
[06/04 00:04:41   1002s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:04:41   1002s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.2    1.6
[06/04 00:04:41   1002s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:03.8 /  0:00:03.9    1.0
[06/04 00:04:41   1002s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:04:41   1002s] [ BottleneckAnalyzerInit ]      5   0:00:01.1  (  10.6 % )     0:00:01.1 /  0:00:05.5    4.9
[06/04 00:04:41   1002s] [ TransformInit          ]      1   0:00:01.2  (  11.5 % )     0:00:01.2 /  0:00:01.2    1.0
[06/04 00:04:41   1002s] [ OptSingleIteration     ]     17   0:00:00.1  (   0.6 % )     0:00:03.4 /  0:00:19.9    5.9
[06/04 00:04:41   1002s] [ OptGetWeight           ]     17   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[06/04 00:04:41   1002s] [ OptEval                ]     17   0:00:01.6  (  15.5 % )     0:00:01.6 /  0:00:11.7    7.2
[06/04 00:04:41   1002s] [ OptCommit              ]     17   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    1.0
[06/04 00:04:41   1002s] [ PostCommitDelayUpdate  ]     17   0:00:00.1  (   0.5 % )     0:00:00.4 /  0:00:01.1    2.7
[06/04 00:04:41   1002s] [ IncrDelayCalc          ]     57   0:00:00.3  (   3.3 % )     0:00:00.3 /  0:00:01.0    2.9
[06/04 00:04:41   1002s] [ SetupOptGetWorkingSet  ]     17   0:00:00.4  (   3.8 % )     0:00:00.4 /  0:00:02.2    5.6
[06/04 00:04:41   1002s] [ SetupOptGetActiveNode  ]     17   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.9    6.8
[06/04 00:04:41   1002s] [ SetupOptSlackGraph     ]     17   0:00:00.4  (   3.9 % )     0:00:00.4 /  0:00:02.6    6.5
[06/04 00:04:41   1002s] [ IncrTimingUpdate       ]      9   0:00:00.3  (   2.6 % )     0:00:00.3 /  0:00:01.2    4.4
[06/04 00:04:41   1002s] [ MISC                   ]          0:00:00.6  (   5.6 % )     0:00:00.6 /  0:00:01.0    1.7
[06/04 00:04:41   1002s] ---------------------------------------------------------------------------------------------
[06/04 00:04:41   1002s]  GlobalOpt #2 TOTAL                 0:00:10.4  ( 100.0 % )     0:00:10.4 /  0:00:31.9    3.1
[06/04 00:04:41   1002s] ---------------------------------------------------------------------------------------------
[06/04 00:04:41   1002s] 
[06/04 00:04:41   1002s] End: GigaOpt Global Optimization
[06/04 00:04:41   1002s] *** Timing NOT met, worst failing slack is -0.054
[06/04 00:04:41   1002s] *** Check timing (0:00:00.0)
[06/04 00:04:41   1002s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/04 00:04:41   1002s] Deleting Lib Analyzer.
[06/04 00:04:41   1002s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[06/04 00:04:41   1002s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/04 00:04:41   1002s] Info: 27 io nets excluded
[06/04 00:04:41   1002s] Info: 74 nets with fixed/cover wires excluded.
[06/04 00:04:41   1002s] Info: 75 clock nets excluded from IPO operation.
[06/04 00:04:41   1002s] ### Creating LA Mngr. totSessionCpu=0:16:43 mem=3853.5M
[06/04 00:04:41   1002s] ### Creating LA Mngr, finished. totSessionCpu=0:16:43 mem=3853.5M
[06/04 00:04:41   1002s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/04 00:04:41   1002s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3853.5M, EPOCH TIME: 1717430681.327651
[06/04 00:04:41   1002s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.036, MEM:3853.5M, EPOCH TIME: 1717430681.363778
[06/04 00:04:41   1003s] Begin: GigaOpt Optimization in WNS mode
[06/04 00:04:41   1003s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[06/04 00:04:41   1003s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/04 00:04:41   1003s] Info: 27 io nets excluded
[06/04 00:04:41   1003s] Info: 74 nets with fixed/cover wires excluded.
[06/04 00:04:41   1003s] Info: 75 clock nets excluded from IPO operation.
[06/04 00:04:41   1003s] *** WnsOpt #2 [begin] : totSession cpu/real = 0:16:43.6/0:14:12.8 (1.2), mem = 3851.5M
[06/04 00:04:41   1003s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31065.14
[06/04 00:04:41   1003s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 00:04:41   1003s] ### Creating PhyDesignMc. totSessionCpu=0:16:44 mem=3851.5M
[06/04 00:04:41   1003s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/04 00:04:41   1003s] OPERPROF: Starting DPlace-Init at level 1, MEM:3851.5M, EPOCH TIME: 1717430681.916816
[06/04 00:04:41   1003s] z: 2, totalTracks: 1
[06/04 00:04:41   1003s] z: 4, totalTracks: 1
[06/04 00:04:41   1003s] z: 6, totalTracks: 1
[06/04 00:04:41   1003s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:04:41   1003s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3851.5M, EPOCH TIME: 1717430681.932920
[06/04 00:04:41   1003s] 
[06/04 00:04:41   1003s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:04:41   1003s] 
[06/04 00:04:41   1003s]  Skipping Bad Lib Cell Checking (CMU) !
[06/04 00:04:41   1003s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.031, MEM:3851.5M, EPOCH TIME: 1717430681.964378
[06/04 00:04:41   1003s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3851.5M, EPOCH TIME: 1717430681.964567
[06/04 00:04:41   1003s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.004, MEM:3851.5M, EPOCH TIME: 1717430681.968431
[06/04 00:04:41   1003s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3851.5MB).
[06/04 00:04:41   1003s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.055, MEM:3851.5M, EPOCH TIME: 1717430681.972293
[06/04 00:04:42   1003s] TotalInstCnt at PhyDesignMc Initialization: 13,800
[06/04 00:04:42   1003s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:44 mem=3851.5M
[06/04 00:04:42   1003s] ### Creating RouteCongInterface, started
[06/04 00:04:42   1003s] 
[06/04 00:04:42   1003s] Creating Lib Analyzer ...
[06/04 00:04:42   1003s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[06/04 00:04:42   1003s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/04 00:04:42   1003s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[06/04 00:04:42   1003s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[06/04 00:04:42   1003s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[06/04 00:04:42   1003s] 
[06/04 00:04:42   1003s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 00:04:45   1007s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:48 mem=3855.5M
[06/04 00:04:45   1007s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:48 mem=3855.5M
[06/04 00:04:45   1007s] Creating Lib Analyzer, finished. 
[06/04 00:04:45   1007s] 
[06/04 00:04:45   1007s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[06/04 00:04:45   1007s] 
[06/04 00:04:45   1007s] #optDebug: {0, 1.000}
[06/04 00:04:45   1007s] ### Creating RouteCongInterface, finished
[06/04 00:04:45   1007s] {MG  {5 0 69.8 1.29582} }
[06/04 00:04:45   1007s] ### Creating LA Mngr. totSessionCpu=0:16:48 mem=3855.5M
[06/04 00:04:45   1007s] ### Creating LA Mngr, finished. totSessionCpu=0:16:48 mem=3855.5M
[06/04 00:04:46   1008s] *info: 27 io nets excluded
[06/04 00:04:46   1008s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/04 00:04:46   1008s] *info: 75 clock nets excluded
[06/04 00:04:46   1008s] *info: 180 no-driver nets excluded.
[06/04 00:04:46   1008s] *info: 74 nets with fixed/cover wires excluded.
[06/04 00:04:47   1009s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.31065.3
[06/04 00:04:47   1009s] PathGroup :  reg2reg  TargetSlack : 0.0539 
[06/04 00:04:47   1009s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/04 00:04:47   1009s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:04:47   1009s] ** GigaOpt Optimizer WNS Slack -0.054 TNS Slack -1.703 Density 44.74
[06/04 00:04:47   1009s] Optimizer WNS Pass 0
[06/04 00:04:47   1009s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.000|-0.000|
|reg2reg   |-0.054|-1.702|
|HEPG      |-0.054|-1.702|
|All Paths |-0.054|-1.703|
+----------+------+------+

[06/04 00:04:47   1009s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4235.2M, EPOCH TIME: 1717430687.300908
[06/04 00:04:47   1009s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4235.2M, EPOCH TIME: 1717430687.301347
[06/04 00:04:47   1009s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[06/04 00:04:47   1009s] Info: End MT loop @oiCellDelayCachingJob.
[06/04 00:04:47   1009s] Active Path Group: reg2reg  
[06/04 00:04:47   1009s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/04 00:04:47   1009s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|               End Point                |
[06/04 00:04:47   1009s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/04 00:04:47   1009s] |  -0.054|   -0.054|  -1.702|   -1.703|   44.74%|   0:00:00.0| 4235.2M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[19]/D   |
[06/04 00:04:48   1015s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:04:48   1015s] |  -0.027|   -0.027|  -0.280|   -0.280|   44.82%|   0:00:01.0| 4430.8M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[21]/D   |
[06/04 00:04:49   1017s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:04:49   1017s] |  -0.003|   -0.003|  -0.003|   -0.003|   44.86%|   0:00:01.0| 4435.8M|av_scan_mode_max|  reg2reg| Top_in/pConv_0/product_2_r_reg[21]/D   |
[06/04 00:04:50   1022s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:04:50   1022s] |   0.009|   -0.000|   0.000|   -0.000|   44.93%|   0:00:01.0| 4443.8M|av_scan_mode_max|  reg2reg| Top_in/pConv_1/product_1_r_reg[18]/D   |
[06/04 00:04:50   1024s] |   0.034|   -0.000|   0.000|   -0.000|   44.95%|   0:00:00.0| 4445.8M|av_scan_mode_max|  reg2reg| Top_in/pConv_2/product_1_r_reg[21]/D   |
[06/04 00:04:51   1031s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:04:51   1031s] |   0.037|   -0.003|   0.000|   -0.007|   45.00%|   0:00:01.0| 4453.8M|av_scan_mode_max|  reg2reg| Top_in/pConv_2/product_1_r_reg[21]/D   |
[06/04 00:04:52   1033s] |   0.061|   -0.003|   0.000|   -0.007|   45.01%|   0:00:01.0| 4453.8M|av_scan_mode_max|  reg2reg| Top_in/pConv_0/product_1_r_reg[21]/D   |
[06/04 00:04:52   1033s] |   0.061|   -0.003|   0.000|   -0.007|   45.01%|   0:00:00.0| 4453.8M|av_scan_mode_max|  reg2reg| Top_in/pConv_0/product_1_r_reg[21]/D   |
[06/04 00:04:52   1033s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/04 00:04:52   1033s] 
[06/04 00:04:52   1033s] *** Finish Core Optimize Step (cpu=0:00:23.3 real=0:00:05.0 mem=4453.8M) ***
[06/04 00:04:52   1033s] Active Path Group: default 
[06/04 00:04:52   1033s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/04 00:04:52   1033s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|               End Point                |
[06/04 00:04:52   1033s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/04 00:04:52   1033s] |  -0.003|   -0.003|  -0.007|   -0.007|   45.01%|   0:00:00.0| 4453.8M|av_scan_mode_max|  default| Top_in/pmp_1_r_reg[0]/RB               |
[06/04 00:04:52   1036s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:04:52   1036s] |   0.007|    0.007|   0.000|    0.000|   45.03%|   0:00:00.0| 4472.9M|av_scan_mode_max|  default| Top_in/Buffer/data_buffer_reg[749]/RB  |
[06/04 00:04:53   1038s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:04:53   1038s] |   0.028|    0.028|   0.000|    0.000|   45.05%|   0:00:01.0| 4492.0M|av_scan_mode_max|  default| Top_in/data_0_r_reg[6]/D               |
[06/04 00:04:53   1042s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:04:54   1043s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:04:54   1043s] |   0.051|    0.051|   0.000|    0.000|   45.07%|   0:00:00.0| 4492.0M|av_scan_mode_max|  default| Top_in/buffer_pmp_reg[689]/RB          |
[06/04 00:04:54   1045s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:04:54   1046s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:04:54   1046s] |   0.072|    0.061|   0.000|    0.000|   45.09%|   0:00:00.0| 4492.0M|av_scan_mode_max|  default| Top_in/data_0_r_reg[20]/D              |
[06/04 00:04:54   1046s] |   0.072|    0.061|   0.000|    0.000|   45.09%|   0:00:00.0| 4492.0M|av_scan_mode_max|  default| Top_in/data_0_r_reg[20]/D              |
[06/04 00:04:54   1046s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+----------------------------------------+
[06/04 00:04:54   1046s] 
[06/04 00:04:54   1046s] *** Finish Core Optimize Step (cpu=0:00:13.2 real=0:00:02.0 mem=4492.0M) ***
[06/04 00:04:54   1046s] 
[06/04 00:04:54   1046s] *** Finished Optimize Step Cumulative (cpu=0:00:36.6 real=0:00:07.0 mem=4492.0M) ***
[06/04 00:04:54   1046s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.072|0.000|
|reg2reg   |0.061|0.000|
|HEPG      |0.061|0.000|
|All Paths |0.061|0.000|
+----------+-----+-----+

[06/04 00:04:54   1046s] ** GigaOpt Optimizer WNS Slack 0.061 TNS Slack 0.000 Density 45.09
[06/04 00:04:54   1046s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31065.3
[06/04 00:04:54   1046s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4492.0M, EPOCH TIME: 1717430694.649826
[06/04 00:04:54   1046s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.025, MEM:4466.0M, EPOCH TIME: 1717430694.674487
[06/04 00:04:54   1046s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4466.0M, EPOCH TIME: 1717430694.680834
[06/04 00:04:54   1046s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4466.0M, EPOCH TIME: 1717430694.681040
[06/04 00:04:54   1046s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4466.0M, EPOCH TIME: 1717430694.700447
[06/04 00:04:54   1046s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.037, MEM:4466.0M, EPOCH TIME: 1717430694.737811
[06/04 00:04:54   1046s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4466.0M, EPOCH TIME: 1717430694.738011
[06/04 00:04:54   1046s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.010, REAL:0.003, MEM:4466.0M, EPOCH TIME: 1717430694.741478
[06/04 00:04:54   1046s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.064, MEM:4466.0M, EPOCH TIME: 1717430694.744866
[06/04 00:04:54   1046s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.064, MEM:4466.0M, EPOCH TIME: 1717430694.744972
[06/04 00:04:54   1046s] TDRefine: refinePlace mode is spiral
[06/04 00:04:54   1046s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31065.9
[06/04 00:04:54   1046s] OPERPROF: Starting RefinePlace at level 1, MEM:4466.0M, EPOCH TIME: 1717430694.745187
[06/04 00:04:54   1046s] *** Starting refinePlace (0:17:27 mem=4466.0M) ***
[06/04 00:04:54   1046s] Total net bbox length = 3.688e+05 (1.755e+05 1.933e+05) (ext = 1.717e+04)
[06/04 00:04:54   1046s] 
[06/04 00:04:54   1046s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:04:54   1046s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/04 00:04:54   1046s] (I)      Default pattern map key = CHIP_default.
[06/04 00:04:54   1046s] (I)      Default pattern map key = CHIP_default.
[06/04 00:04:54   1046s] 
[06/04 00:04:54   1046s] Starting Small incrNP...
[06/04 00:04:54   1046s] User Input Parameters:
[06/04 00:04:54   1046s] - Congestion Driven    : Off
[06/04 00:04:54   1046s] - Timing Driven        : Off
[06/04 00:04:54   1046s] - Area-Violation Based : Off
[06/04 00:04:54   1046s] - Start Rollback Level : -5
[06/04 00:04:54   1046s] - Legalized            : On
[06/04 00:04:54   1046s] - Window Based         : Off
[06/04 00:04:54   1046s] - eDen incr mode       : Off
[06/04 00:04:54   1046s] - Small incr mode      : On
[06/04 00:04:54   1046s] 
[06/04 00:04:54   1046s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:4466.0M, EPOCH TIME: 1717430694.773127
[06/04 00:04:54   1046s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4466.0M, EPOCH TIME: 1717430694.776161
[06/04 00:04:54   1046s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.009, MEM:4466.0M, EPOCH TIME: 1717430694.784743
[06/04 00:04:54   1046s] default core: bins with density > 0.750 = 13.74 % ( 47 / 342 )
[06/04 00:04:54   1046s] Density distribution unevenness ratio = 33.575%
[06/04 00:04:54   1046s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.020, REAL:0.012, MEM:4466.0M, EPOCH TIME: 1717430694.784960
[06/04 00:04:54   1046s] cost 0.831234, thresh 1.000000
[06/04 00:04:54   1046s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4466.0M)
[06/04 00:04:54   1046s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[06/04 00:04:54   1046s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4466.0M, EPOCH TIME: 1717430694.785944
[06/04 00:04:54   1046s] Starting refinePlace ...
[06/04 00:04:54   1046s] (I)      Default pattern map key = CHIP_default.
[06/04 00:04:54   1046s] One DDP V2 for no tweak run.
[06/04 00:04:54   1046s] (I)      Default pattern map key = CHIP_default.
[06/04 00:04:54   1046s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[06/04 00:04:54   1046s] ** Cut row section cpu time 0:00:00.0.
[06/04 00:04:54   1046s]    Spread Effort: high, standalone mode, useDDP on.
[06/04 00:04:54   1047s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=4468.9MB) @(0:17:27 - 0:17:27).
[06/04 00:04:54   1047s] Move report: preRPlace moves 418 insts, mean move: 1.23 um, max move: 5.66 um 
[06/04 00:04:54   1047s] 	Max move on inst (Top_in/FE_RC_58_0): (436.48, 452.04) --> (435.86, 457.08)
[06/04 00:04:54   1047s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
[06/04 00:04:54   1047s] wireLenOptFixPriorityInst 2903 inst fixed
[06/04 00:04:55   1047s] 
[06/04 00:04:55   1047s] Running Spiral MT with 8 threads  fetchWidth=81 
[06/04 00:04:55   1047s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/04 00:04:55   1047s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[06/04 00:04:55   1047s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/04 00:04:55   1047s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=4468.9MB) @(0:17:27 - 0:17:28).
[06/04 00:04:55   1047s] Move report: Detail placement moves 418 insts, mean move: 1.23 um, max move: 5.66 um 
[06/04 00:04:55   1047s] 	Max move on inst (Top_in/FE_RC_58_0): (436.48, 452.04) --> (435.86, 457.08)
[06/04 00:04:55   1047s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 4468.9MB
[06/04 00:04:55   1047s] Statistics of distance of Instance movement in refine placement:
[06/04 00:04:55   1047s]   maximum (X+Y) =         5.66 um
[06/04 00:04:55   1047s]   inst (Top_in/FE_RC_58_0) with max move: (436.48, 452.04) -> (435.86, 457.08)
[06/04 00:04:55   1047s]   mean    (X+Y) =         1.23 um
[06/04 00:04:55   1047s] Summary Report:
[06/04 00:04:55   1047s] Instances move: 418 (out of 13799 movable)
[06/04 00:04:55   1047s] Instances flipped: 0
[06/04 00:04:55   1047s] Mean displacement: 1.23 um
[06/04 00:04:55   1047s] Max displacement: 5.66 um (Instance: Top_in/FE_RC_58_0) (436.48, 452.04) -> (435.86, 457.08)
[06/04 00:04:55   1047s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
[06/04 00:04:55   1047s] Total instances moved : 418
[06/04 00:04:55   1047s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.110, REAL:0.470, MEM:4468.9M, EPOCH TIME: 1717430695.255502
[06/04 00:04:55   1047s] Total net bbox length = 3.690e+05 (1.756e+05 1.934e+05) (ext = 1.717e+04)
[06/04 00:04:55   1047s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 4468.9MB
[06/04 00:04:55   1047s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=4468.9MB) @(0:17:27 - 0:17:28).
[06/04 00:04:55   1047s] *** Finished refinePlace (0:17:28 mem=4468.9M) ***
[06/04 00:04:55   1047s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31065.9
[06/04 00:04:55   1047s] OPERPROF: Finished RefinePlace at level 1, CPU:1.160, REAL:0.517, MEM:4468.9M, EPOCH TIME: 1717430695.262195
[06/04 00:04:55   1047s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4468.9M, EPOCH TIME: 1717430695.375233
[06/04 00:04:55   1047s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.024, MEM:4468.9M, EPOCH TIME: 1717430695.399323
[06/04 00:04:55   1047s] *** maximum move = 5.66 um ***
[06/04 00:04:55   1047s] *** Finished re-routing un-routed nets (4468.9M) ***
[06/04 00:04:55   1047s] TotalInstCnt at stopUpdate before init: 13,872
[06/04 00:04:55   1047s] OPERPROF: Starting DPlace-Init at level 1, MEM:4468.9M, EPOCH TIME: 1717430695.441339
[06/04 00:04:55   1047s] z: 2, totalTracks: 1
[06/04 00:04:55   1047s] z: 4, totalTracks: 1
[06/04 00:04:55   1047s] z: 6, totalTracks: 1
[06/04 00:04:55   1047s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:04:55   1047s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4468.9M, EPOCH TIME: 1717430695.458601
[06/04 00:04:55   1047s] 
[06/04 00:04:55   1047s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:04:55   1047s] 
[06/04 00:04:55   1047s]  Skipping Bad Lib Cell Checking (CMU) !
[06/04 00:04:55   1047s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:4468.9M, EPOCH TIME: 1717430695.496136
[06/04 00:04:55   1047s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4468.9M, EPOCH TIME: 1717430695.496298
[06/04 00:04:55   1047s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.004, MEM:4468.9M, EPOCH TIME: 1717430695.499970
[06/04 00:04:55   1047s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4468.9MB).
[06/04 00:04:55   1047s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.062, MEM:4468.9M, EPOCH TIME: 1717430695.503540
[06/04 00:04:55   1048s] TotalInstCnt at stopUpdate after init: 13,872
[06/04 00:04:55   1048s] 
[06/04 00:04:55   1048s] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:01.0 mem=4468.9M) ***
[06/04 00:04:55   1048s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31065.3
[06/04 00:04:55   1048s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/04 00:04:55   1048s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:04:55   1048s] ** GigaOpt Optimizer WNS Slack 0.061 TNS Slack 0.000 Density 45.09
[06/04 00:04:55   1048s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.072|0.000|
|reg2reg   |0.061|0.000|
|HEPG      |0.061|0.000|
|All Paths |0.061|0.000|
+----------+-----+-----+

[06/04 00:04:55   1048s] Bottom Preferred Layer:
[06/04 00:04:55   1048s] +---------------+------------+----------+
[06/04 00:04:55   1048s] |     Layer     |    CLK     |   Rule   |
[06/04 00:04:55   1048s] +---------------+------------+----------+
[06/04 00:04:55   1048s] | metal3 (z=3)  |         75 | default  |
[06/04 00:04:55   1048s] +---------------+------------+----------+
[06/04 00:04:55   1048s] Via Pillar Rule:
[06/04 00:04:55   1048s]     None
[06/04 00:04:55   1048s] 
[06/04 00:04:55   1048s] *** Finish post-CTS Setup Fixing (cpu=0:00:39.3 real=0:00:08.0 mem=4468.9M) ***
[06/04 00:04:55   1048s] 
[06/04 00:04:55   1048s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.31065.3
[06/04 00:04:55   1048s] Total-nets :: 14116, Stn-nets :: 497, ratio :: 3.52083 %, Total-len 421030, Stn-len 17349.5
[06/04 00:04:55   1048s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4256.4M, EPOCH TIME: 1717430695.786952
[06/04 00:04:55   1048s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.052, MEM:3893.9M, EPOCH TIME: 1717430695.838720
[06/04 00:04:55   1048s] TotalInstCnt at PhyDesignMc Destruction: 13,872
[06/04 00:04:55   1048s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31065.14
[06/04 00:04:55   1048s] *** WnsOpt #2 [finish] : cpu/real = 0:00:44.9/0:00:13.9 (3.2), totSession cpu/real = 0:17:28.5/0:14:26.7 (1.2), mem = 3893.9M
[06/04 00:04:55   1048s] 
[06/04 00:04:55   1048s] =============================================================================================
[06/04 00:04:55   1048s]  Step TAT Report for WnsOpt #2                                                  21.13-s100_1
[06/04 00:04:55   1048s] =============================================================================================
[06/04 00:04:55   1048s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 00:04:55   1048s] ---------------------------------------------------------------------------------------------
[06/04 00:04:55   1048s] [ SlackTraversorInit     ]      2   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.1
[06/04 00:04:55   1048s] [ LibAnalyzerInit        ]      1   0:00:03.8  (  27.5 % )     0:00:03.8 /  0:00:03.9    1.0
[06/04 00:04:55   1048s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:04:55   1048s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.2    1.6
[06/04 00:04:55   1048s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:03.9 /  0:00:04.0    1.0
[06/04 00:04:55   1048s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:04:55   1048s] [ TransformInit          ]      1   0:00:01.2  (   8.7 % )     0:00:01.2 /  0:00:01.2    1.0
[06/04 00:04:55   1048s] [ OptimizationStep       ]      2   0:00:00.2  (   1.2 % )     0:00:07.1 /  0:00:36.6    5.1
[06/04 00:04:55   1048s] [ OptSingleIteration     ]     12   0:00:00.1  (   0.5 % )     0:00:07.0 /  0:00:36.4    5.2
[06/04 00:04:55   1048s] [ OptGetWeight           ]     12   0:00:00.8  (   6.0 % )     0:00:00.8 /  0:00:00.9    1.0
[06/04 00:04:55   1048s] [ OptEval                ]     12   0:00:03.8  (  27.4 % )     0:00:03.8 /  0:00:27.5    7.2
[06/04 00:04:55   1048s] [ OptCommit              ]     12   0:00:00.6  (   4.5 % )     0:00:00.6 /  0:00:01.3    2.0
[06/04 00:04:55   1048s] [ PostCommitDelayUpdate  ]     12   0:00:00.1  (   1.0 % )     0:00:00.8 /  0:00:02.4    3.2
[06/04 00:04:55   1048s] [ IncrDelayCalc          ]     93   0:00:00.6  (   4.4 % )     0:00:00.6 /  0:00:02.3    3.7
[06/04 00:04:55   1048s] [ SetupOptGetWorkingSet  ]     36   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.5    3.3
[06/04 00:04:55   1048s] [ SetupOptGetActiveNode  ]     36   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:04:55   1048s] [ SetupOptSlackGraph     ]     12   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.4    6.0
[06/04 00:04:55   1048s] [ RefinePlace            ]      1   0:00:00.9  (   6.8 % )     0:00:00.9 /  0:00:01.8    1.9
[06/04 00:04:55   1048s] [ IncrTimingUpdate       ]     18   0:00:00.6  (   4.6 % )     0:00:00.6 /  0:00:03.4    5.4
[06/04 00:04:55   1048s] [ MISC                   ]          0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.8    2.4
[06/04 00:04:55   1048s] ---------------------------------------------------------------------------------------------
[06/04 00:04:55   1048s]  WnsOpt #2 TOTAL                    0:00:13.9  ( 100.0 % )     0:00:13.9 /  0:00:44.9    3.2
[06/04 00:04:55   1048s] ---------------------------------------------------------------------------------------------
[06/04 00:04:55   1048s] 
[06/04 00:04:55   1048s] End: GigaOpt Optimization in WNS mode
[06/04 00:04:55   1048s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/04 00:04:55   1048s] Deleting Lib Analyzer.
[06/04 00:04:55   1048s] **INFO: Flow update: Design timing is met.
[06/04 00:04:56   1048s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[06/04 00:04:56   1048s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/04 00:04:56   1048s] Info: 27 io nets excluded
[06/04 00:04:56   1048s] Info: 74 nets with fixed/cover wires excluded.
[06/04 00:04:56   1048s] Info: 75 clock nets excluded from IPO operation.
[06/04 00:04:56   1048s] ### Creating LA Mngr. totSessionCpu=0:17:29 mem=3891.9M
[06/04 00:04:56   1048s] ### Creating LA Mngr, finished. totSessionCpu=0:17:29 mem=3891.9M
[06/04 00:04:56   1048s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/04 00:04:56   1048s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 00:04:56   1048s] ### Creating PhyDesignMc. totSessionCpu=0:17:29 mem=4241.1M
[06/04 00:04:56   1048s] OPERPROF: Starting DPlace-Init at level 1, MEM:4241.1M, EPOCH TIME: 1717430696.068610
[06/04 00:04:56   1048s] z: 2, totalTracks: 1
[06/04 00:04:56   1048s] z: 4, totalTracks: 1
[06/04 00:04:56   1048s] z: 6, totalTracks: 1
[06/04 00:04:56   1048s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:04:56   1048s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4241.1M, EPOCH TIME: 1717430696.086125
[06/04 00:04:56   1048s] 
[06/04 00:04:56   1048s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:04:56   1048s] 
[06/04 00:04:56   1048s]  Skipping Bad Lib Cell Checking (CMU) !
[06/04 00:04:56   1048s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:4273.1M, EPOCH TIME: 1717430696.118923
[06/04 00:04:56   1048s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4273.1M, EPOCH TIME: 1717430696.119117
[06/04 00:04:56   1048s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:4273.1M, EPOCH TIME: 1717430696.122645
[06/04 00:04:56   1048s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4273.1MB).
[06/04 00:04:56   1048s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.058, MEM:4273.1M, EPOCH TIME: 1717430696.126333
[06/04 00:04:56   1048s] TotalInstCnt at PhyDesignMc Initialization: 13,872
[06/04 00:04:56   1048s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:29 mem=4273.1M
[06/04 00:04:56   1048s] Begin: Area Reclaim Optimization
[06/04 00:04:56   1048s] *** AreaOpt #3 [begin] : totSession cpu/real = 0:17:28.9/0:14:27.1 (1.2), mem = 4273.1M
[06/04 00:04:56   1048s] 
[06/04 00:04:56   1048s] Creating Lib Analyzer ...
[06/04 00:04:56   1048s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[06/04 00:04:56   1049s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/04 00:04:56   1049s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[06/04 00:04:56   1049s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[06/04 00:04:56   1049s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[06/04 00:04:56   1049s] 
[06/04 00:04:56   1049s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 00:04:59   1052s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:17:32 mem=4277.1M
[06/04 00:04:59   1052s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:17:32 mem=4277.1M
[06/04 00:04:59   1052s] Creating Lib Analyzer, finished. 
[06/04 00:04:59   1052s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31065.15
[06/04 00:04:59   1052s] ### Creating RouteCongInterface, started
[06/04 00:04:59   1052s] 
[06/04 00:04:59   1052s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[06/04 00:04:59   1052s] 
[06/04 00:04:59   1052s] #optDebug: {0, 1.000}
[06/04 00:04:59   1052s] ### Creating RouteCongInterface, finished
[06/04 00:04:59   1052s] {MG  {5 0 69.8 1.29582} }
[06/04 00:04:59   1052s] ### Creating LA Mngr. totSessionCpu=0:17:32 mem=4277.1M
[06/04 00:04:59   1052s] ### Creating LA Mngr, finished. totSessionCpu=0:17:32 mem=4277.1M
[06/04 00:04:59   1052s] Usable buffer cells for single buffer setup transform:
[06/04 00:04:59   1052s] BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK 
[06/04 00:04:59   1052s] Number of usable buffer cells above: 14
[06/04 00:05:00   1052s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4277.1M, EPOCH TIME: 1717430700.138629
[06/04 00:05:00   1052s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:4277.1M, EPOCH TIME: 1717430700.139351
[06/04 00:05:00   1053s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/04 00:05:00   1053s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:05:00   1053s] Reclaim Optimization WNS Slack 0.061  TNS Slack 0.000 Density 45.09
[06/04 00:05:00   1053s] +---------+---------+--------+--------+------------+--------+
[06/04 00:05:00   1053s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/04 00:05:00   1053s] +---------+---------+--------+--------+------------+--------+
[06/04 00:05:00   1053s] |   45.09%|        -|   0.061|   0.000|   0:00:00.0| 4277.1M|
[06/04 00:05:00   1055s] |   45.09%|        0|   0.061|   0.000|   0:00:00.0| 4287.8M|
[06/04 00:05:00   1055s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[06/04 00:05:00   1055s] |   45.09%|        0|   0.061|   0.000|   0:00:00.0| 4287.8M|
[06/04 00:05:01   1056s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:05:01   1061s] |   45.08%|       10|   0.061|   0.000|   0:00:01.0| 4447.4M|
[06/04 00:05:01   1061s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:05:02   1062s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:05:02   1063s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:05:02   1063s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:05:02   1063s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:05:02   1063s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:05:02   1064s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:05:02   1065s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:05:02   1065s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:05:03   1065s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:05:03   1068s] |   44.94%|      160|   0.065|   0.000|   0:00:02.0| 4447.4M|
[06/04 00:05:04   1068s] |   44.93%|        7|   0.065|   0.000|   0:00:01.0| 4447.4M|
[06/04 00:05:04   1069s] |   44.93%|        0|   0.065|   0.000|   0:00:00.0| 4447.4M|
[06/04 00:05:04   1069s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[06/04 00:05:04   1069s] #optDebug: RTR_SNLTF <10.0000 5.0400> <50.4000> 
[06/04 00:05:04   1069s] |   44.93%|        0|   0.065|   0.000|   0:00:00.0| 4447.4M|
[06/04 00:05:04   1069s] +---------+---------+--------+--------+------------+--------+
[06/04 00:05:04   1069s] Reclaim Optimization End WNS Slack 0.065  TNS Slack 0.000 Density 44.93
[06/04 00:05:04   1069s] 
[06/04 00:05:04   1069s] ** Summary: Restruct = 0 Buffer Deletion = 5 Declone = 7 Resize = 148 **
[06/04 00:05:04   1069s] --------------------------------------------------------------
[06/04 00:05:04   1069s] |                                   | Total     | Sequential |
[06/04 00:05:04   1069s] --------------------------------------------------------------
[06/04 00:05:04   1069s] | Num insts resized                 |     147  |       4    |
[06/04 00:05:04   1069s] | Num insts undone                  |      18  |       0    |
[06/04 00:05:04   1069s] | Num insts Downsized               |     147  |       4    |
[06/04 00:05:04   1069s] | Num insts Samesized               |       0  |       0    |
[06/04 00:05:04   1069s] | Num insts Upsized                 |       0  |       0    |
[06/04 00:05:04   1069s] | Num multiple commits+uncommits    |       3  |       -    |
[06/04 00:05:04   1069s] --------------------------------------------------------------
[06/04 00:05:04   1069s] Bottom Preferred Layer:
[06/04 00:05:04   1069s] +---------------+------------+----------+
[06/04 00:05:04   1069s] |     Layer     |    CLK     |   Rule   |
[06/04 00:05:04   1069s] +---------------+------------+----------+
[06/04 00:05:04   1069s] | metal3 (z=3)  |         75 | default  |
[06/04 00:05:04   1069s] +---------------+------------+----------+
[06/04 00:05:04   1069s] Via Pillar Rule:
[06/04 00:05:04   1069s]     None
[06/04 00:05:04   1069s] 
[06/04 00:05:04   1069s] Number of times islegalLocAvaiable called = 323 skipped = 0, called in commitmove = 167, skipped in commitmove = 0
[06/04 00:05:04   1069s] End: Core Area Reclaim Optimization (cpu = 0:00:20.3) (real = 0:00:08.0) **
[06/04 00:05:04   1069s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4447.4M, EPOCH TIME: 1717430704.390080
[06/04 00:05:04   1069s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.021, MEM:4447.4M, EPOCH TIME: 1717430704.410875
[06/04 00:05:04   1069s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4447.4M, EPOCH TIME: 1717430704.418458
[06/04 00:05:04   1069s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4447.4M, EPOCH TIME: 1717430704.418671
[06/04 00:05:04   1069s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4447.4M, EPOCH TIME: 1717430704.434755
[06/04 00:05:04   1069s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.035, MEM:4447.4M, EPOCH TIME: 1717430704.469858
[06/04 00:05:04   1069s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4447.4M, EPOCH TIME: 1717430704.470023
[06/04 00:05:04   1069s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.004, MEM:4447.4M, EPOCH TIME: 1717430704.473850
[06/04 00:05:04   1069s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:4447.4M, EPOCH TIME: 1717430704.477404
[06/04 00:05:04   1069s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:4447.4M, EPOCH TIME: 1717430704.477783
[06/04 00:05:04   1069s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.059, MEM:4447.4M, EPOCH TIME: 1717430704.477990
[06/04 00:05:04   1069s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.060, MEM:4447.4M, EPOCH TIME: 1717430704.478104
[06/04 00:05:04   1069s] TDRefine: refinePlace mode is spiral
[06/04 00:05:04   1069s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31065.10
[06/04 00:05:04   1069s] OPERPROF: Starting RefinePlace at level 1, MEM:4447.4M, EPOCH TIME: 1717430704.478258
[06/04 00:05:04   1069s] *** Starting refinePlace (0:17:49 mem=4447.4M) ***
[06/04 00:05:04   1069s] Total net bbox length = 3.688e+05 (1.756e+05 1.933e+05) (ext = 1.717e+04)
[06/04 00:05:04   1069s] 
[06/04 00:05:04   1069s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:05:04   1069s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/04 00:05:04   1069s] (I)      Default pattern map key = CHIP_default.
[06/04 00:05:04   1069s] (I)      Default pattern map key = CHIP_default.
[06/04 00:05:04   1069s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4447.4M, EPOCH TIME: 1717430704.506773
[06/04 00:05:04   1069s] Starting refinePlace ...
[06/04 00:05:04   1069s] (I)      Default pattern map key = CHIP_default.
[06/04 00:05:04   1069s] One DDP V2 for no tweak run.
[06/04 00:05:04   1069s] 
[06/04 00:05:04   1069s] Running Spiral MT with 8 threads  fetchWidth=81 
[06/04 00:05:04   1069s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/04 00:05:04   1069s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[06/04 00:05:04   1069s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/04 00:05:04   1069s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=4447.4MB) @(0:17:49 - 0:17:50).
[06/04 00:05:04   1069s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/04 00:05:04   1069s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4447.4MB
[06/04 00:05:04   1069s] Statistics of distance of Instance movement in refine placement:
[06/04 00:05:04   1069s]   maximum (X+Y) =         0.00 um
[06/04 00:05:04   1069s]   mean    (X+Y) =         0.00 um
[06/04 00:05:04   1069s] Summary Report:
[06/04 00:05:04   1069s] Instances move: 0 (out of 13787 movable)
[06/04 00:05:04   1069s] Instances flipped: 0
[06/04 00:05:04   1069s] Mean displacement: 0.00 um
[06/04 00:05:04   1069s] Max displacement: 0.00 um 
[06/04 00:05:04   1069s] Total instances moved : 0
[06/04 00:05:04   1069s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.610, REAL:0.309, MEM:4447.4M, EPOCH TIME: 1717430704.815980
[06/04 00:05:04   1069s] Total net bbox length = 3.688e+05 (1.756e+05 1.933e+05) (ext = 1.717e+04)
[06/04 00:05:04   1069s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4447.4MB
[06/04 00:05:04   1069s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=4447.4MB) @(0:17:49 - 0:17:50).
[06/04 00:05:04   1069s] *** Finished refinePlace (0:17:50 mem=4447.4M) ***
[06/04 00:05:04   1069s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31065.10
[06/04 00:05:04   1069s] OPERPROF: Finished RefinePlace at level 1, CPU:0.650, REAL:0.344, MEM:4447.4M, EPOCH TIME: 1717430704.822695
[06/04 00:05:04   1070s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4447.4M, EPOCH TIME: 1717430704.935671
[06/04 00:05:04   1070s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.019, MEM:4447.4M, EPOCH TIME: 1717430704.954797
[06/04 00:05:04   1070s] *** maximum move = 0.00 um ***
[06/04 00:05:04   1070s] *** Finished re-routing un-routed nets (4447.4M) ***
[06/04 00:05:04   1070s] TotalInstCnt at stopUpdate before init: 13,860
[06/04 00:05:04   1070s] OPERPROF: Starting DPlace-Init at level 1, MEM:4447.4M, EPOCH TIME: 1717430704.997797
[06/04 00:05:04   1070s] z: 2, totalTracks: 1
[06/04 00:05:04   1070s] z: 4, totalTracks: 1
[06/04 00:05:04   1070s] z: 6, totalTracks: 1
[06/04 00:05:04   1070s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:05:05   1070s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4447.4M, EPOCH TIME: 1717430705.014587
[06/04 00:05:05   1070s] 
[06/04 00:05:05   1070s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:05:05   1070s] 
[06/04 00:05:05   1070s]  Skipping Bad Lib Cell Checking (CMU) !
[06/04 00:05:05   1070s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.037, MEM:4447.4M, EPOCH TIME: 1717430705.051156
[06/04 00:05:05   1070s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4447.4M, EPOCH TIME: 1717430705.051314
[06/04 00:05:05   1070s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:4447.4M, EPOCH TIME: 1717430705.054817
[06/04 00:05:05   1070s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:4447.4M, EPOCH TIME: 1717430705.058400
[06/04 00:05:05   1070s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:4447.4M, EPOCH TIME: 1717430705.058782
[06/04 00:05:05   1070s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=4447.4MB).
[06/04 00:05:05   1070s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.061, MEM:4447.4M, EPOCH TIME: 1717430705.059011
[06/04 00:05:05   1070s] TotalInstCnt at stopUpdate after init: 13,860
[06/04 00:05:05   1070s] 
[06/04 00:05:05   1070s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=4447.4M) ***
[06/04 00:05:05   1070s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31065.15
[06/04 00:05:05   1070s] *** AreaOpt #3 [finish] : cpu/real = 0:00:21.5/0:00:08.9 (2.4), totSession cpu/real = 0:17:50.5/0:14:36.0 (1.2), mem = 4447.4M
[06/04 00:05:05   1070s] 
[06/04 00:05:05   1070s] =============================================================================================
[06/04 00:05:05   1070s]  Step TAT Report for AreaOpt #3                                                 21.13-s100_1
[06/04 00:05:05   1070s] =============================================================================================
[06/04 00:05:05   1070s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 00:05:05   1070s] ---------------------------------------------------------------------------------------------
[06/04 00:05:05   1070s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[06/04 00:05:05   1070s] [ LibAnalyzerInit        ]      1   0:00:03.2  (  35.3 % )     0:00:03.2 /  0:00:03.2    1.0
[06/04 00:05:05   1070s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:05:05   1070s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.3
[06/04 00:05:05   1070s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:05:05   1070s] [ OptSingleIteration     ]      7   0:00:00.2  (   1.8 % )     0:00:03.7 /  0:00:15.7    4.3
[06/04 00:05:05   1070s] [ OptGetWeight           ]    164   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[06/04 00:05:05   1070s] [ OptEval                ]    164   0:00:01.5  (  16.3 % )     0:00:01.5 /  0:00:10.1    6.9
[06/04 00:05:05   1070s] [ OptCommit              ]    164   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.6
[06/04 00:05:05   1070s] [ PostCommitDelayUpdate  ]    175   0:00:00.2  (   1.7 % )     0:00:01.2 /  0:00:02.2    1.9
[06/04 00:05:05   1070s] [ IncrDelayCalc          ]    217   0:00:01.0  (  11.5 % )     0:00:01.0 /  0:00:02.1    2.1
[06/04 00:05:05   1070s] [ RefinePlace            ]      1   0:00:00.8  (   8.5 % )     0:00:00.8 /  0:00:01.2    1.6
[06/04 00:05:05   1070s] [ IncrTimingUpdate       ]     44   0:00:00.8  (   9.0 % )     0:00:00.8 /  0:00:03.1    3.8
[06/04 00:05:05   1070s] [ MISC                   ]          0:00:01.2  (  13.1 % )     0:00:01.2 /  0:00:01.2    1.0
[06/04 00:05:05   1070s] ---------------------------------------------------------------------------------------------
[06/04 00:05:05   1070s]  AreaOpt #3 TOTAL                   0:00:08.9  ( 100.0 % )     0:00:08.9 /  0:00:21.5    2.4
[06/04 00:05:05   1070s] ---------------------------------------------------------------------------------------------
[06/04 00:05:05   1070s] 
[06/04 00:05:05   1070s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4236.5M, EPOCH TIME: 1717430705.154551
[06/04 00:05:05   1070s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.030, MEM:3912.0M, EPOCH TIME: 1717430705.184210
[06/04 00:05:05   1070s] TotalInstCnt at PhyDesignMc Destruction: 13,860
[06/04 00:05:05   1070s] End: Area Reclaim Optimization (cpu=0:00:22, real=0:00:09, mem=3911.98M, totSessionCpu=0:17:51).
[06/04 00:05:05   1070s] postCtsLateCongRepair #1 0
[06/04 00:05:05   1070s] postCtsLateCongRepair #1 0
[06/04 00:05:05   1070s] postCtsLateCongRepair #1 0
[06/04 00:05:05   1070s] postCtsLateCongRepair #1 0
[06/04 00:05:05   1070s] Starting local wire reclaim
[06/04 00:05:05   1070s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3912.0M, EPOCH TIME: 1717430705.249181
[06/04 00:05:05   1070s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3912.0M, EPOCH TIME: 1717430705.249317
[06/04 00:05:05   1070s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3912.0M, EPOCH TIME: 1717430705.249500
[06/04 00:05:05   1070s] z: 2, totalTracks: 1
[06/04 00:05:05   1070s] z: 4, totalTracks: 1
[06/04 00:05:05   1070s] z: 6, totalTracks: 1
[06/04 00:05:05   1070s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:05:05   1070s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3912.0M, EPOCH TIME: 1717430705.265165
[06/04 00:05:05   1070s] 
[06/04 00:05:05   1070s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:05:05   1070s] 
[06/04 00:05:05   1070s]  Skipping Bad Lib Cell Checking (CMU) !
[06/04 00:05:05   1070s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.031, MEM:3912.0M, EPOCH TIME: 1717430705.296472
[06/04 00:05:05   1070s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3912.0M, EPOCH TIME: 1717430705.296646
[06/04 00:05:05   1070s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.003, MEM:3912.0M, EPOCH TIME: 1717430705.300035
[06/04 00:05:05   1070s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3912.0MB).
[06/04 00:05:05   1070s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.054, MEM:3912.0M, EPOCH TIME: 1717430705.303516
[06/04 00:05:05   1070s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.054, MEM:3912.0M, EPOCH TIME: 1717430705.303624
[06/04 00:05:05   1070s] TDRefine: refinePlace mode is spiral
[06/04 00:05:05   1070s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31065.11
[06/04 00:05:05   1070s] OPERPROF:   Starting RefinePlace at level 2, MEM:3912.0M, EPOCH TIME: 1717430705.303768
[06/04 00:05:05   1070s] *** Starting refinePlace (0:17:51 mem=3912.0M) ***
[06/04 00:05:05   1070s] Total net bbox length = 3.688e+05 (1.756e+05 1.933e+05) (ext = 1.717e+04)
[06/04 00:05:05   1070s] 
[06/04 00:05:05   1070s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:05:05   1070s] (I)      Default pattern map key = CHIP_default.
[06/04 00:05:05   1070s] (I)      Default pattern map key = CHIP_default.
[06/04 00:05:05   1070s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3912.0M, EPOCH TIME: 1717430705.332959
[06/04 00:05:05   1070s] Starting refinePlace ...
[06/04 00:05:05   1070s] (I)      Default pattern map key = CHIP_default.
[06/04 00:05:05   1070s] One DDP V2 for no tweak run.
[06/04 00:05:05   1070s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3912.0M, EPOCH TIME: 1717430705.341518
[06/04 00:05:05   1070s] OPERPROF:         Starting spMPad at level 5, MEM:3920.8M, EPOCH TIME: 1717430705.374152
[06/04 00:05:05   1070s] OPERPROF:           Starting spContextMPad at level 6, MEM:3920.8M, EPOCH TIME: 1717430705.375930
[06/04 00:05:05   1070s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:3920.8M, EPOCH TIME: 1717430705.376042
[06/04 00:05:05   1070s] MP Top (13787): mp=1.050. U=0.447.
[06/04 00:05:05   1070s] OPERPROF:         Finished spMPad at level 5, CPU:0.010, REAL:0.007, MEM:3920.8M, EPOCH TIME: 1717430705.380979
[06/04 00:05:05   1070s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:3920.8M, EPOCH TIME: 1717430705.385184
[06/04 00:05:05   1070s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:3920.8M, EPOCH TIME: 1717430705.385306
[06/04 00:05:05   1070s] OPERPROF:             Starting InitSKP at level 7, MEM:3920.8M, EPOCH TIME: 1717430705.385706
[06/04 00:05:05   1070s] no activity file in design. spp won't run.
[06/04 00:05:05   1070s] no activity file in design. spp won't run.
[06/04 00:05:06   1072s] *** Finished SKP initialization (cpu=0:00:01.9, real=0:00:01.0)***
[06/04 00:05:06   1072s] OPERPROF:             Finished InitSKP at level 7, CPU:1.880, REAL:0.915, MEM:3996.9M, EPOCH TIME: 1717430706.300520
[06/04 00:05:06   1072s] Wait...
[06/04 00:05:06   1072s] Timing cost in AAE based: 194471.1933026535552926
[06/04 00:05:06   1072s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:2.260, REAL:1.045, MEM:4052.3M, EPOCH TIME: 1717430706.430656
[06/04 00:05:06   1073s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:2.270, REAL:1.047, MEM:4052.3M, EPOCH TIME: 1717430706.432496
[06/04 00:05:06   1073s] SKP cleared!
[06/04 00:05:06   1073s] AAE Timing clean up.
[06/04 00:05:06   1073s] Tweakage: fix icg 1, fix clk 0.
[06/04 00:05:06   1073s] Tweakage: density cost 1, scale 0.4.
[06/04 00:05:06   1073s] Tweakage: activity cost 0, scale 1.0.
[06/04 00:05:06   1073s] Tweakage: timing cost on, scale 1.0.
[06/04 00:05:06   1073s] OPERPROF:         Starting CoreOperation at level 5, MEM:4068.3M, EPOCH TIME: 1717430706.450338
[06/04 00:05:06   1073s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:4068.3M, EPOCH TIME: 1717430706.468949
[06/04 00:05:06   1073s] Tweakage swap 263 pairs.
[06/04 00:05:07   1074s] Tweakage swap 162 pairs.
[06/04 00:05:08   1074s] Tweakage swap 161 pairs.
[06/04 00:05:08   1075s] Tweakage swap 84 pairs.
[06/04 00:05:09   1076s] Tweakage swap 16 pairs.
[06/04 00:05:09   1076s] Tweakage swap 16 pairs.
[06/04 00:05:10   1077s] Tweakage swap 10 pairs.
[06/04 00:05:10   1077s] Tweakage swap 8 pairs.
[06/04 00:05:11   1078s] Tweakage swap 5 pairs.
[06/04 00:05:11   1078s] Tweakage swap 2 pairs.
[06/04 00:05:12   1079s] Tweakage swap 2 pairs.
[06/04 00:05:13   1080s] Tweakage swap 0 pairs.
[06/04 00:05:13   1080s] Tweakage swap 64 pairs.
[06/04 00:05:13   1081s] Tweakage swap 62 pairs.
[06/04 00:05:14   1081s] Tweakage swap 54 pairs.
[06/04 00:05:14   1081s] Tweakage swap 27 pairs.
[06/04 00:05:14   1082s] Tweakage swap 5 pairs.
[06/04 00:05:15   1082s] Tweakage swap 4 pairs.
[06/04 00:05:15   1083s] Tweakage swap 2 pairs.
[06/04 00:05:16   1083s] Tweakage swap 5 pairs.
[06/04 00:05:16   1084s] Tweakage swap 2 pairs.
[06/04 00:05:16   1084s] Tweakage swap 1 pairs.
[06/04 00:05:17   1084s] Tweakage swap 0 pairs.
[06/04 00:05:17   1085s] Tweakage swap 1 pairs.
[06/04 00:05:17   1085s] Tweakage move 977 insts.
[06/04 00:05:17   1085s] Tweakage move 278 insts.
[06/04 00:05:17   1085s] Tweakage move 61 insts.
[06/04 00:05:18   1085s] Tweakage move 22 insts.
[06/04 00:05:18   1085s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:12.690, REAL:11.535, MEM:4068.3M, EPOCH TIME: 1717430718.004316
[06/04 00:05:18   1085s] OPERPROF:         Finished CoreOperation at level 5, CPU:12.720, REAL:11.557, MEM:4068.3M, EPOCH TIME: 1717430718.007321
[06/04 00:05:18   1085s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:15.060, REAL:12.672, MEM:3940.3M, EPOCH TIME: 1717430718.013982
[06/04 00:05:18   1085s] Move report: Congestion aware Tweak moves 2220 insts, mean move: 5.85 um, max move: 100.62 um 
[06/04 00:05:18   1085s] 	Max move on inst (FE_OFC1155_n_logic1): (1126.54, 467.16) --> (1076.32, 416.76)
[06/04 00:05:18   1085s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:15.1, real=0:00:13.0, mem=3940.3mb) @(0:17:51 - 0:18:06).
[06/04 00:05:18   1085s] 
[06/04 00:05:18   1085s] Running Spiral MT with 8 threads  fetchWidth=81 
[06/04 00:05:18   1086s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/04 00:05:18   1086s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[06/04 00:05:18   1086s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/04 00:05:18   1086s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:00.0, mem=3940.3MB) @(0:18:06 - 0:18:06).
[06/04 00:05:18   1086s] Move report: Detail placement moves 2220 insts, mean move: 5.85 um, max move: 100.62 um 
[06/04 00:05:18   1086s] 	Max move on inst (FE_OFC1155_n_logic1): (1126.54, 467.16) --> (1076.32, 416.76)
[06/04 00:05:18   1086s] 	Runtime: CPU: 0:00:15.8 REAL: 0:00:13.0 MEM: 3940.3MB
[06/04 00:05:18   1086s] Statistics of distance of Instance movement in refine placement:
[06/04 00:05:18   1086s]   maximum (X+Y) =       100.62 um
[06/04 00:05:18   1086s]   inst (FE_OFC1155_n_logic1) with max move: (1126.54, 467.16) -> (1076.32, 416.76)
[06/04 00:05:18   1086s]   mean    (X+Y) =         5.85 um
[06/04 00:05:18   1086s] Summary Report:
[06/04 00:05:18   1086s] Instances move: 2220 (out of 13787 movable)
[06/04 00:05:18   1086s] Instances flipped: 0
[06/04 00:05:18   1086s] Mean displacement: 5.85 um
[06/04 00:05:18   1086s] Max displacement: 100.62 um (Instance: FE_OFC1155_n_logic1) (1126.54, 467.16) -> (1076.32, 416.76)
[06/04 00:05:18   1086s] 	Length: 4 sites, height: 1 rows, site name: core_5040, cell type: BUF1
[06/04 00:05:18   1086s] Total instances moved : 2220
[06/04 00:05:18   1086s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:15.790, REAL:13.044, MEM:3940.3M, EPOCH TIME: 1717430718.376528
[06/04 00:05:18   1086s] Total net bbox length = 3.658e+05 (1.732e+05 1.926e+05) (ext = 1.756e+04)
[06/04 00:05:18   1086s] Runtime: CPU: 0:00:15.8 REAL: 0:00:13.0 MEM: 3940.3MB
[06/04 00:05:18   1086s] [CPU] RefinePlace/total (cpu=0:00:15.8, real=0:00:13.0, mem=3940.3MB) @(0:17:51 - 0:18:06).
[06/04 00:05:18   1086s] *** Finished refinePlace (0:18:06 mem=3940.3M) ***
[06/04 00:05:18   1086s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31065.11
[06/04 00:05:18   1086s] OPERPROF:   Finished RefinePlace at level 2, CPU:15.830, REAL:13.080, MEM:3940.3M, EPOCH TIME: 1717430718.383579
[06/04 00:05:18   1086s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3940.3M, EPOCH TIME: 1717430718.383700
[06/04 00:05:18   1086s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.070, REAL:0.032, MEM:3917.3M, EPOCH TIME: 1717430718.416152
[06/04 00:05:18   1086s] OPERPROF: Finished RefinePlace2 at level 1, CPU:15.950, REAL:13.167, MEM:3917.3M, EPOCH TIME: 1717430718.416385
[06/04 00:05:18   1086s] eGR doReRoute: optGuide
[06/04 00:05:18   1086s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3917.3M, EPOCH TIME: 1717430718.560032
[06/04 00:05:18   1086s] All LLGs are deleted
[06/04 00:05:18   1086s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3917.3M, EPOCH TIME: 1717430718.560206
[06/04 00:05:18   1086s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.006, MEM:3917.3M, EPOCH TIME: 1717430718.565875
[06/04 00:05:18   1086s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.006, MEM:3917.3M, EPOCH TIME: 1717430718.566370
[06/04 00:05:18   1086s] ### Creating LA Mngr. totSessionCpu=0:18:07 mem=3917.3M
[06/04 00:05:18   1086s] ### Creating LA Mngr, finished. totSessionCpu=0:18:07 mem=3917.3M
[06/04 00:05:18   1086s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3917.28 MB )
[06/04 00:05:18   1086s] (I)      ==================== Layers =====================
[06/04 00:05:18   1086s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:05:18   1086s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/04 00:05:18   1086s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:05:18   1086s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/04 00:05:18   1086s] (I)      |  34 |  1 |     via |     cut |      1 |       |
[06/04 00:05:18   1086s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/04 00:05:18   1086s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/04 00:05:18   1086s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/04 00:05:18   1086s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/04 00:05:18   1086s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/04 00:05:18   1086s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/04 00:05:18   1086s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/04 00:05:18   1086s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/04 00:05:18   1086s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/04 00:05:18   1086s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:05:18   1086s] (I)      |  64 | 64 | overlap | overlap |        |       |
[06/04 00:05:18   1086s] (I)      +-----+----+---------+---------+--------+-------+
[06/04 00:05:18   1086s] (I)      Started Import and model ( Curr Mem: 3917.28 MB )
[06/04 00:05:18   1086s] (I)      Default pattern map key = CHIP_default.
[06/04 00:05:18   1086s] (I)      == Non-default Options ==
[06/04 00:05:18   1086s] (I)      Maximum routing layer                              : 6
[06/04 00:05:18   1086s] (I)      Number of threads                                  : 8
[06/04 00:05:18   1086s] (I)      Method to set GCell size                           : row
[06/04 00:05:18   1086s] (I)      Counted 19990 PG shapes. We will not process PG shapes layer by layer.
[06/04 00:05:18   1086s] (I)      Use row-based GCell size
[06/04 00:05:18   1086s] (I)      Use row-based GCell align
[06/04 00:05:18   1086s] (I)      layer 0 area = 176400
[06/04 00:05:18   1086s] (I)      layer 1 area = 194000
[06/04 00:05:18   1086s] (I)      layer 2 area = 194000
[06/04 00:05:18   1086s] (I)      layer 3 area = 194000
[06/04 00:05:18   1086s] (I)      layer 4 area = 194000
[06/04 00:05:18   1086s] (I)      layer 5 area = 9000000
[06/04 00:05:18   1086s] (I)      GCell unit size   : 5040
[06/04 00:05:18   1086s] (I)      GCell multiplier  : 1
[06/04 00:05:18   1086s] (I)      GCell row height  : 5040
[06/04 00:05:18   1086s] (I)      Actual row height : 5040
[06/04 00:05:18   1086s] (I)      GCell align ref   : 220100 220200
[06/04 00:05:18   1086s] [NR-eGR] Track table information for default rule: 
[06/04 00:05:18   1086s] [NR-eGR] metal1 has single uniform track structure
[06/04 00:05:18   1086s] [NR-eGR] metal2 has single uniform track structure
[06/04 00:05:18   1086s] [NR-eGR] metal3 has single uniform track structure
[06/04 00:05:18   1086s] [NR-eGR] metal4 has single uniform track structure
[06/04 00:05:18   1086s] [NR-eGR] metal5 has single uniform track structure
[06/04 00:05:18   1086s] [NR-eGR] metal6 has single uniform track structure
[06/04 00:05:18   1086s] (I)      ================= Default via ==================
[06/04 00:05:18   1086s] (I)      +---+------------------+-----------------------+
[06/04 00:05:18   1086s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut       |
[06/04 00:05:18   1086s] (I)      +---+------------------+-----------------------+
[06/04 00:05:18   1086s] (I)      | 1 |    4  VIA12_VV   |   33  VIA12_HH_2cut_E |
[06/04 00:05:18   1086s] (I)      | 2 |    7  VIA23_VH   |   43  VIA23_HH_2cut_E |
[06/04 00:05:18   1086s] (I)      | 3 |   11  VIA34_VH   |   53  VIA34_HH_2cut_E |
[06/04 00:05:18   1086s] (I)      | 4 |   15  VIA45_VH   |   63  VIA45_HH_2cut_E |
[06/04 00:05:18   1086s] (I)      | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N |
[06/04 00:05:18   1086s] (I)      +---+------------------+-----------------------+
[06/04 00:05:18   1086s] [NR-eGR] Read 32964 PG shapes
[06/04 00:05:18   1086s] [NR-eGR] Read 0 clock shapes
[06/04 00:05:18   1086s] [NR-eGR] Read 0 other shapes
[06/04 00:05:18   1086s] [NR-eGR] #Routing Blockages  : 0
[06/04 00:05:18   1086s] [NR-eGR] #Instance Blockages : 3163
[06/04 00:05:18   1086s] [NR-eGR] #PG Blockages       : 32964
[06/04 00:05:18   1086s] [NR-eGR] #Halo Blockages     : 0
[06/04 00:05:18   1086s] [NR-eGR] #Boundary Blockages : 0
[06/04 00:05:18   1086s] [NR-eGR] #Clock Blockages    : 0
[06/04 00:05:18   1086s] [NR-eGR] #Other Blockages    : 0
[06/04 00:05:18   1086s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/04 00:05:18   1086s] [NR-eGR] Num Prerouted Nets = 74  Num Prerouted Wires = 7423
[06/04 00:05:18   1086s] [NR-eGR] Read 14104 nets ( ignored 74 )
[06/04 00:05:18   1086s] (I)      early_global_route_priority property id does not exist.
[06/04 00:05:18   1086s] (I)      Read Num Blocks=36127  Num Prerouted Wires=7423  Num CS=0
[06/04 00:05:18   1086s] (I)      Layer 1 (V) : #blockages 12465 : #preroutes 3559
[06/04 00:05:18   1086s] (I)      Layer 2 (H) : #blockages 12465 : #preroutes 3389
[06/04 00:05:18   1086s] (I)      Layer 3 (V) : #blockages 8269 : #preroutes 472
[06/04 00:05:18   1086s] (I)      Layer 4 (H) : #blockages 2461 : #preroutes 3
[06/04 00:05:18   1086s] (I)      Layer 5 (V) : #blockages 467 : #preroutes 0
[06/04 00:05:18   1086s] (I)      Number of ignored nets                =     74
[06/04 00:05:18   1086s] (I)      Number of connected nets              =      0
[06/04 00:05:18   1086s] (I)      Number of fixed nets                  =     74.  Ignored: Yes
[06/04 00:05:18   1086s] (I)      Number of clock nets                  =     75.  Ignored: No
[06/04 00:05:18   1086s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/04 00:05:18   1086s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/04 00:05:18   1086s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/04 00:05:18   1086s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/04 00:05:18   1086s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/04 00:05:18   1086s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/04 00:05:18   1086s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/04 00:05:18   1086s] (I)      Ndr track 0 does not exist
[06/04 00:05:18   1086s] (I)      Ndr track 0 does not exist
[06/04 00:05:18   1086s] (I)      ---------------------Grid Graph Info--------------------
[06/04 00:05:18   1086s] (I)      Routing area        : (0, 0) - (1349740, 1350160)
[06/04 00:05:18   1086s] (I)      Core area           : (220100, 220200) - (1129640, 1129960)
[06/04 00:05:18   1086s] (I)      Site width          :   620  (dbu)
[06/04 00:05:18   1086s] (I)      Row height          :  5040  (dbu)
[06/04 00:05:18   1086s] (I)      GCell row height    :  5040  (dbu)
[06/04 00:05:18   1086s] (I)      GCell width         :  5040  (dbu)
[06/04 00:05:18   1086s] (I)      GCell height        :  5040  (dbu)
[06/04 00:05:18   1086s] (I)      Grid                :   268   268     6
[06/04 00:05:18   1086s] (I)      Layer numbers       :     1     2     3     4     5     6
[06/04 00:05:18   1086s] (I)      Vertical capacity   :     0  5040     0  5040     0  5040
[06/04 00:05:18   1086s] (I)      Horizontal capacity :     0     0  5040     0  5040     0
[06/04 00:05:18   1086s] (I)      Default wire width  :   240   280   280   280   280  1200
[06/04 00:05:18   1086s] (I)      Default wire space  :   240   280   280   280   280  1000
[06/04 00:05:18   1086s] (I)      Default wire pitch  :   480   560   560   560   560  2200
[06/04 00:05:18   1086s] (I)      Default pitch size  :   480   620   560   620   560  2480
[06/04 00:05:18   1086s] (I)      First track coord   :   400   310   400   310   400  2170
[06/04 00:05:18   1086s] (I)      Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[06/04 00:05:18   1086s] (I)      Total num of tracks :  2411  2177  2411  2177  2411   544
[06/04 00:05:18   1086s] (I)      Num of masks        :     1     1     1     1     1     1
[06/04 00:05:18   1086s] (I)      Num of trim masks   :     0     0     0     0     0     0
[06/04 00:05:18   1086s] (I)      --------------------------------------------------------
[06/04 00:05:18   1086s] 
[06/04 00:05:18   1086s] [NR-eGR] ============ Routing rule table ============
[06/04 00:05:18   1086s] [NR-eGR] Rule id: 0  Nets: 14003
[06/04 00:05:18   1086s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/04 00:05:18   1086s] (I)                    Layer    2    3    4    5     6 
[06/04 00:05:18   1086s] (I)                    Pitch  620  560  620  560  2480 
[06/04 00:05:18   1086s] (I)             #Used tracks    1    1    1    1     1 
[06/04 00:05:18   1086s] (I)       #Fully used tracks    1    1    1    1     1 
[06/04 00:05:18   1086s] [NR-eGR] Rule id: 1  Nets: 0
[06/04 00:05:18   1086s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[06/04 00:05:18   1086s] (I)                    Layer     2     3     4     5     6 
[06/04 00:05:18   1086s] (I)                    Pitch  1240  1120  1240  1120  4400 
[06/04 00:05:18   1086s] (I)             #Used tracks     2     2     2     2     2 
[06/04 00:05:18   1086s] (I)       #Fully used tracks     1     1     1     1     1 
[06/04 00:05:18   1086s] [NR-eGR] ========================================
[06/04 00:05:18   1086s] [NR-eGR] 
[06/04 00:05:18   1086s] (I)      =============== Blocked Tracks ===============
[06/04 00:05:18   1086s] (I)      +-------+---------+----------+---------------+
[06/04 00:05:18   1086s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/04 00:05:18   1086s] (I)      +-------+---------+----------+---------------+
[06/04 00:05:18   1086s] (I)      |     1 |       0 |        0 |         0.00% |
[06/04 00:05:18   1086s] (I)      |     2 |  583436 |   262257 |        44.95% |
[06/04 00:05:18   1086s] (I)      |     3 |  646148 |   255775 |        39.58% |
[06/04 00:05:18   1086s] (I)      |     4 |  583436 |   274012 |        46.97% |
[06/04 00:05:18   1086s] (I)      |     5 |  646148 |   296409 |        45.87% |
[06/04 00:05:18   1086s] (I)      |     6 |  145792 |    55402 |        38.00% |
[06/04 00:05:18   1086s] (I)      +-------+---------+----------+---------------+
[06/04 00:05:18   1086s] (I)      Finished Import and model ( CPU: 0.17 sec, Real: 0.16 sec, Curr Mem: 3927.61 MB )
[06/04 00:05:18   1086s] (I)      Reset routing kernel
[06/04 00:05:18   1086s] (I)      Started Global Routing ( Curr Mem: 3927.61 MB )
[06/04 00:05:18   1086s] (I)      totalPins=41642  totalGlobalPin=38862 (93.32%)
[06/04 00:05:18   1086s] (I)      total 2D Cap : 1495484 = (746789 H, 748695 V)
[06/04 00:05:18   1086s] [NR-eGR] Layer group 1: route 14003 net(s) in layer range [2, 6]
[06/04 00:05:18   1086s] (I)      
[06/04 00:05:18   1086s] (I)      ============  Phase 1a Route ============
[06/04 00:05:18   1087s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 15
[06/04 00:05:18   1087s] (I)      Usage: 72599 = (34334 H, 38265 V) = (4.60% H, 5.11% V) = (1.730e+05um H, 1.929e+05um V)
[06/04 00:05:18   1087s] (I)      
[06/04 00:05:18   1087s] (I)      ============  Phase 1b Route ============
[06/04 00:05:18   1087s] (I)      Usage: 72599 = (34334 H, 38265 V) = (4.60% H, 5.11% V) = (1.730e+05um H, 1.929e+05um V)
[06/04 00:05:18   1087s] (I)      Overflow of layer group 1: 0.04% H + 0.05% V. EstWL: 3.658990e+05um
[06/04 00:05:18   1087s] (I)      Congestion metric : 0.04%H 0.05%V, 0.08%HV
[06/04 00:05:18   1087s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/04 00:05:18   1087s] (I)      
[06/04 00:05:18   1087s] (I)      ============  Phase 1c Route ============
[06/04 00:05:18   1087s] (I)      Level2 Grid: 54 x 54
[06/04 00:05:18   1087s] (I)      Usage: 72599 = (34334 H, 38265 V) = (4.60% H, 5.11% V) = (1.730e+05um H, 1.929e+05um V)
[06/04 00:05:18   1087s] (I)      
[06/04 00:05:18   1087s] (I)      ============  Phase 1d Route ============
[06/04 00:05:18   1087s] (I)      Usage: 72599 = (34334 H, 38265 V) = (4.60% H, 5.11% V) = (1.730e+05um H, 1.929e+05um V)
[06/04 00:05:18   1087s] (I)      
[06/04 00:05:18   1087s] (I)      ============  Phase 1e Route ============
[06/04 00:05:18   1087s] (I)      Usage: 72599 = (34334 H, 38265 V) = (4.60% H, 5.11% V) = (1.730e+05um H, 1.929e+05um V)
[06/04 00:05:18   1087s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.05% V. EstWL: 3.658990e+05um
[06/04 00:05:18   1087s] (I)      
[06/04 00:05:18   1087s] (I)      ============  Phase 1l Route ============
[06/04 00:05:18   1087s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/04 00:05:18   1087s] (I)      Layer  2:     348453     49796         2      214167      367514    (36.82%) 
[06/04 00:05:18   1087s] (I)      Layer  3:     393045     45373         0      237114      406890    (36.82%) 
[06/04 00:05:18   1087s] (I)      Layer  4:     310785     15923         0      260999      320682    (44.87%) 
[06/04 00:05:18   1087s] (I)      Layer  5:     351804      2618         0      284139      359865    (44.12%) 
[06/04 00:05:18   1087s] (I)      Layer  6:      90776        71         0       54123       91297    (37.22%) 
[06/04 00:05:18   1087s] (I)      Total:       1494863    113781         2     1050541     1546247    (40.46%) 
[06/04 00:05:18   1087s] (I)      
[06/04 00:05:18   1087s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/04 00:05:18   1087s] [NR-eGR]                        OverCon            
[06/04 00:05:18   1087s] [NR-eGR]                         #Gcell     %Gcell
[06/04 00:05:18   1087s] [NR-eGR]        Layer             (1-2)    OverCon
[06/04 00:05:18   1087s] [NR-eGR] ----------------------------------------------
[06/04 00:05:18   1087s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/04 00:05:18   1087s] [NR-eGR]  metal2 ( 2)         2( 0.00%)   ( 0.00%) 
[06/04 00:05:18   1087s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[06/04 00:05:18   1087s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[06/04 00:05:18   1087s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[06/04 00:05:18   1087s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[06/04 00:05:18   1087s] [NR-eGR] ----------------------------------------------
[06/04 00:05:18   1087s] [NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[06/04 00:05:18   1087s] [NR-eGR] 
[06/04 00:05:18   1087s] (I)      Finished Global Routing ( CPU: 0.52 sec, Real: 0.20 sec, Curr Mem: 3943.62 MB )
[06/04 00:05:18   1087s] (I)      total 2D Cap : 1501919 = (748184 H, 753735 V)
[06/04 00:05:18   1087s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/04 00:05:18   1087s] (I)      ============= Track Assignment ============
[06/04 00:05:18   1087s] (I)      Started Track Assignment (8T) ( Curr Mem: 3943.62 MB )
[06/04 00:05:18   1087s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[06/04 00:05:18   1087s] (I)      Run Multi-thread track assignment
[06/04 00:05:19   1087s] (I)      Finished Track Assignment (8T) ( CPU: 0.42 sec, Real: 0.07 sec, Curr Mem: 3953.51 MB )
[06/04 00:05:19   1087s] (I)      Started Export ( Curr Mem: 3953.51 MB )
[06/04 00:05:19   1087s] [NR-eGR]                 Length (um)    Vias 
[06/04 00:05:19   1087s] [NR-eGR] ------------------------------------
[06/04 00:05:19   1087s] [NR-eGR]  metal1  (1H)           109   44690 
[06/04 00:05:19   1087s] [NR-eGR]  metal2  (2V)        164790   56110 
[06/04 00:05:19   1087s] [NR-eGR]  metal3  (3H)        184885    4002 
[06/04 00:05:19   1087s] [NR-eGR]  metal4  (4V)         55500     201 
[06/04 00:05:19   1087s] [NR-eGR]  metal5  (5H)         12899      10 
[06/04 00:05:19   1087s] [NR-eGR]  metal6  (6V)           358       0 
[06/04 00:05:19   1087s] [NR-eGR] ------------------------------------
[06/04 00:05:19   1087s] [NR-eGR]          Total       418542  105013 
[06/04 00:05:19   1087s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:05:19   1087s] [NR-eGR] Total half perimeter of net bounding box: 365803um
[06/04 00:05:19   1087s] [NR-eGR] Total length: 418542um, number of vias: 105013
[06/04 00:05:19   1087s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:05:19   1087s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[06/04 00:05:19   1087s] [NR-eGR] --------------------------------------------------------------------------
[06/04 00:05:19   1088s] (I)      Finished Export ( CPU: 0.43 sec, Real: 0.30 sec, Curr Mem: 3927.90 MB )
[06/04 00:05:19   1088s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.59 sec, Real: 0.80 sec, Curr Mem: 3835.90 MB )
[06/04 00:05:19   1088s] (I)      ======================================== Runtime Summary ========================================
[06/04 00:05:19   1088s] (I)       Step                                              %       Start      Finish      Real       CPU 
[06/04 00:05:19   1088s] (I)      -------------------------------------------------------------------------------------------------
[06/04 00:05:19   1088s] (I)       Early Global Route kernel                   100.00%  435.87 sec  436.67 sec  0.80 sec  1.59 sec 
[06/04 00:05:19   1088s] (I)       +-Import and model                           20.56%  435.87 sec  436.04 sec  0.16 sec  0.17 sec 
[06/04 00:05:19   1088s] (I)       | +-Create place DB                           7.67%  435.87 sec  435.93 sec  0.06 sec  0.07 sec 
[06/04 00:05:19   1088s] (I)       | | +-Import place data                       7.64%  435.87 sec  435.93 sec  0.06 sec  0.07 sec 
[06/04 00:05:19   1088s] (I)       | | | +-Read instances and placement          2.42%  435.87 sec  435.89 sec  0.02 sec  0.03 sec 
[06/04 00:05:19   1088s] (I)       | | | +-Read nets                             5.15%  435.89 sec  435.93 sec  0.04 sec  0.04 sec 
[06/04 00:05:19   1088s] (I)       | +-Create route DB                          10.68%  435.93 sec  436.02 sec  0.09 sec  0.08 sec 
[06/04 00:05:19   1088s] (I)       | | +-Import route data (8T)                 10.58%  435.94 sec  436.02 sec  0.08 sec  0.08 sec 
[06/04 00:05:19   1088s] (I)       | | | +-Read blockages ( Layer 2-6 )          1.57%  435.94 sec  435.95 sec  0.01 sec  0.01 sec 
[06/04 00:05:19   1088s] (I)       | | | | +-Read routing blockages              0.00%  435.94 sec  435.94 sec  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)       | | | | +-Read instance blockages             0.61%  435.94 sec  435.95 sec  0.00 sec  0.01 sec 
[06/04 00:05:19   1088s] (I)       | | | | +-Read PG blockages                   0.69%  435.95 sec  435.95 sec  0.01 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)       | | | | +-Read clock blockages                0.01%  435.95 sec  435.95 sec  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)       | | | | +-Read other blockages                0.01%  435.95 sec  435.95 sec  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)       | | | | +-Read halo blockages                 0.03%  435.95 sec  435.95 sec  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)       | | | | +-Read boundary cut boxes             0.00%  435.95 sec  435.95 sec  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)       | | | +-Read blackboxes                       0.01%  435.95 sec  435.95 sec  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)       | | | +-Read prerouted                        1.52%  435.95 sec  435.97 sec  0.01 sec  0.02 sec 
[06/04 00:05:19   1088s] (I)       | | | +-Read unlegalized nets                 0.33%  435.97 sec  435.97 sec  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)       | | | +-Read nets                             0.84%  435.97 sec  435.98 sec  0.01 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)       | | | +-Set up via pillars                    0.01%  435.98 sec  435.98 sec  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)       | | | +-Initialize 3D grid graph              0.23%  435.98 sec  435.98 sec  0.00 sec  0.01 sec 
[06/04 00:05:19   1088s] (I)       | | | +-Model blockage capacity               4.65%  435.98 sec  436.02 sec  0.04 sec  0.03 sec 
[06/04 00:05:19   1088s] (I)       | | | | +-Initialize 3D capacity              4.28%  435.98 sec  436.02 sec  0.03 sec  0.03 sec 
[06/04 00:05:19   1088s] (I)       | +-Read aux data                             0.00%  436.02 sec  436.02 sec  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)       | +-Others data preparation                   0.18%  436.02 sec  436.02 sec  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)       | +-Create route kernel                       1.56%  436.02 sec  436.03 sec  0.01 sec  0.01 sec 
[06/04 00:05:19   1088s] (I)       +-Global Routing                             24.79%  436.04 sec  436.24 sec  0.20 sec  0.52 sec 
[06/04 00:05:19   1088s] (I)       | +-Initialization                            0.59%  436.04 sec  436.04 sec  0.00 sec  0.01 sec 
[06/04 00:05:19   1088s] (I)       | +-Net group 1                              21.97%  436.04 sec  436.22 sec  0.18 sec  0.50 sec 
[06/04 00:05:19   1088s] (I)       | | +-Generate topology (7T)                  0.89%  436.04 sec  436.05 sec  0.01 sec  0.03 sec 
[06/04 00:05:19   1088s] (I)       | | +-Phase 1a                                6.05%  436.07 sec  436.12 sec  0.05 sec  0.15 sec 
[06/04 00:05:19   1088s] (I)       | | | +-Pattern routing (8T)                  4.17%  436.07 sec  436.10 sec  0.03 sec  0.14 sec 
[06/04 00:05:19   1088s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.82%  436.10 sec  436.11 sec  0.01 sec  0.01 sec 
[06/04 00:05:19   1088s] (I)       | | | +-Add via demand to 2D                  0.90%  436.11 sec  436.12 sec  0.01 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)       | | +-Phase 1b                                1.48%  436.12 sec  436.13 sec  0.01 sec  0.03 sec 
[06/04 00:05:19   1088s] (I)       | | | +-Monotonic routing (8T)                1.37%  436.12 sec  436.13 sec  0.01 sec  0.03 sec 
[06/04 00:05:19   1088s] (I)       | | +-Phase 1c                                1.19%  436.13 sec  436.14 sec  0.01 sec  0.01 sec 
[06/04 00:05:19   1088s] (I)       | | | +-Two level Routing                     1.15%  436.13 sec  436.14 sec  0.01 sec  0.01 sec 
[06/04 00:05:19   1088s] (I)       | | | | +-Two Level Routing (Regular)         0.75%  436.13 sec  436.14 sec  0.01 sec  0.01 sec 
[06/04 00:05:19   1088s] (I)       | | | | +-Two Level Routing (Strong)          0.16%  436.14 sec  436.14 sec  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)       | | +-Phase 1d                                1.81%  436.14 sec  436.15 sec  0.01 sec  0.03 sec 
[06/04 00:05:19   1088s] (I)       | | | +-Detoured routing (8T)                 1.76%  436.14 sec  436.15 sec  0.01 sec  0.03 sec 
[06/04 00:05:19   1088s] (I)       | | +-Phase 1e                                0.45%  436.15 sec  436.16 sec  0.00 sec  0.02 sec 
[06/04 00:05:19   1088s] (I)       | | | +-Route legalization                    0.36%  436.15 sec  436.16 sec  0.00 sec  0.02 sec 
[06/04 00:05:19   1088s] (I)       | | | | +-Legalize Blockage Violations        0.33%  436.15 sec  436.16 sec  0.00 sec  0.01 sec 
[06/04 00:05:19   1088s] (I)       | | +-Phase 1l                                7.75%  436.16 sec  436.22 sec  0.06 sec  0.21 sec 
[06/04 00:05:19   1088s] (I)       | | | +-Layer assignment (8T)                 6.81%  436.16 sec  436.22 sec  0.05 sec  0.21 sec 
[06/04 00:05:19   1088s] (I)       | +-Clean cong LA                             0.00%  436.22 sec  436.22 sec  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)       +-Export 3D cong map                          2.24%  436.24 sec  436.25 sec  0.02 sec  0.02 sec 
[06/04 00:05:19   1088s] (I)       | +-Export 2D cong map                        0.29%  436.25 sec  436.25 sec  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)       +-Extract Global 3D Wires                     0.40%  436.25 sec  436.26 sec  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)       +-Track Assignment (8T)                       8.93%  436.26 sec  436.33 sec  0.07 sec  0.42 sec 
[06/04 00:05:19   1088s] (I)       | +-Initialization                            0.16%  436.26 sec  436.26 sec  0.00 sec  0.01 sec 
[06/04 00:05:19   1088s] (I)       | +-Track Assignment Kernel                   8.66%  436.26 sec  436.33 sec  0.07 sec  0.41 sec 
[06/04 00:05:19   1088s] (I)       | +-Free Memory                               0.01%  436.33 sec  436.33 sec  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)       +-Export                                     38.08%  436.33 sec  436.63 sec  0.30 sec  0.43 sec 
[06/04 00:05:19   1088s] (I)       | +-Export DB wires                           6.07%  436.33 sec  436.38 sec  0.05 sec  0.13 sec 
[06/04 00:05:19   1088s] (I)       | | +-Export all nets (8T)                    4.74%  436.33 sec  436.37 sec  0.04 sec  0.10 sec 
[06/04 00:05:19   1088s] (I)       | | +-Set wire vias (8T)                      0.71%  436.37 sec  436.38 sec  0.01 sec  0.02 sec 
[06/04 00:05:19   1088s] (I)       | +-Report wirelength                         4.37%  436.38 sec  436.41 sec  0.03 sec  0.04 sec 
[06/04 00:05:19   1088s] (I)       | +-Update net boxes                          1.34%  436.41 sec  436.42 sec  0.01 sec  0.05 sec 
[06/04 00:05:19   1088s] (I)       | +-Update timing                            26.12%  436.43 sec  436.63 sec  0.21 sec  0.21 sec 
[06/04 00:05:19   1088s] (I)       +-Postprocess design                          2.99%  436.63 sec  436.66 sec  0.02 sec  0.02 sec 
[06/04 00:05:19   1088s] (I)      ======================= Summary by functions ========================
[06/04 00:05:19   1088s] (I)       Lv  Step                                      %      Real       CPU 
[06/04 00:05:19   1088s] (I)      ---------------------------------------------------------------------
[06/04 00:05:19   1088s] (I)        0  Early Global Route kernel           100.00%  0.80 sec  1.59 sec 
[06/04 00:05:19   1088s] (I)        1  Export                               38.08%  0.30 sec  0.43 sec 
[06/04 00:05:19   1088s] (I)        1  Global Routing                       24.79%  0.20 sec  0.52 sec 
[06/04 00:05:19   1088s] (I)        1  Import and model                     20.56%  0.16 sec  0.17 sec 
[06/04 00:05:19   1088s] (I)        1  Track Assignment (8T)                 8.93%  0.07 sec  0.42 sec 
[06/04 00:05:19   1088s] (I)        1  Postprocess design                    2.99%  0.02 sec  0.02 sec 
[06/04 00:05:19   1088s] (I)        1  Export 3D cong map                    2.24%  0.02 sec  0.02 sec 
[06/04 00:05:19   1088s] (I)        1  Extract Global 3D Wires               0.40%  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)        2  Update timing                        26.12%  0.21 sec  0.21 sec 
[06/04 00:05:19   1088s] (I)        2  Net group 1                          21.97%  0.18 sec  0.50 sec 
[06/04 00:05:19   1088s] (I)        2  Create route DB                      10.68%  0.09 sec  0.08 sec 
[06/04 00:05:19   1088s] (I)        2  Track Assignment Kernel               8.66%  0.07 sec  0.41 sec 
[06/04 00:05:19   1088s] (I)        2  Create place DB                       7.67%  0.06 sec  0.07 sec 
[06/04 00:05:19   1088s] (I)        2  Export DB wires                       6.07%  0.05 sec  0.13 sec 
[06/04 00:05:19   1088s] (I)        2  Report wirelength                     4.37%  0.03 sec  0.04 sec 
[06/04 00:05:19   1088s] (I)        2  Create route kernel                   1.56%  0.01 sec  0.01 sec 
[06/04 00:05:19   1088s] (I)        2  Update net boxes                      1.34%  0.01 sec  0.05 sec 
[06/04 00:05:19   1088s] (I)        2  Initialization                        0.75%  0.01 sec  0.02 sec 
[06/04 00:05:19   1088s] (I)        2  Export 2D cong map                    0.29%  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)        2  Others data preparation               0.18%  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)        3  Import route data (8T)               10.58%  0.08 sec  0.08 sec 
[06/04 00:05:19   1088s] (I)        3  Phase 1l                              7.75%  0.06 sec  0.21 sec 
[06/04 00:05:19   1088s] (I)        3  Import place data                     7.64%  0.06 sec  0.07 sec 
[06/04 00:05:19   1088s] (I)        3  Phase 1a                              6.05%  0.05 sec  0.15 sec 
[06/04 00:05:19   1088s] (I)        3  Export all nets (8T)                  4.74%  0.04 sec  0.10 sec 
[06/04 00:05:19   1088s] (I)        3  Phase 1d                              1.81%  0.01 sec  0.03 sec 
[06/04 00:05:19   1088s] (I)        3  Phase 1b                              1.48%  0.01 sec  0.03 sec 
[06/04 00:05:19   1088s] (I)        3  Phase 1c                              1.19%  0.01 sec  0.01 sec 
[06/04 00:05:19   1088s] (I)        3  Generate topology (7T)                0.89%  0.01 sec  0.03 sec 
[06/04 00:05:19   1088s] (I)        3  Set wire vias (8T)                    0.71%  0.01 sec  0.02 sec 
[06/04 00:05:19   1088s] (I)        3  Phase 1e                              0.45%  0.00 sec  0.02 sec 
[06/04 00:05:19   1088s] (I)        4  Layer assignment (8T)                 6.81%  0.05 sec  0.21 sec 
[06/04 00:05:19   1088s] (I)        4  Read nets                             5.99%  0.05 sec  0.04 sec 
[06/04 00:05:19   1088s] (I)        4  Model blockage capacity               4.65%  0.04 sec  0.03 sec 
[06/04 00:05:19   1088s] (I)        4  Pattern routing (8T)                  4.17%  0.03 sec  0.14 sec 
[06/04 00:05:19   1088s] (I)        4  Read instances and placement          2.42%  0.02 sec  0.03 sec 
[06/04 00:05:19   1088s] (I)        4  Detoured routing (8T)                 1.76%  0.01 sec  0.03 sec 
[06/04 00:05:19   1088s] (I)        4  Read blockages ( Layer 2-6 )          1.57%  0.01 sec  0.01 sec 
[06/04 00:05:19   1088s] (I)        4  Read prerouted                        1.52%  0.01 sec  0.02 sec 
[06/04 00:05:19   1088s] (I)        4  Monotonic routing (8T)                1.37%  0.01 sec  0.03 sec 
[06/04 00:05:19   1088s] (I)        4  Two level Routing                     1.15%  0.01 sec  0.01 sec 
[06/04 00:05:19   1088s] (I)        4  Add via demand to 2D                  0.90%  0.01 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)        4  Pattern Routing Avoiding Blockages    0.82%  0.01 sec  0.01 sec 
[06/04 00:05:19   1088s] (I)        4  Route legalization                    0.36%  0.00 sec  0.02 sec 
[06/04 00:05:19   1088s] (I)        4  Read unlegalized nets                 0.33%  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)        4  Initialize 3D grid graph              0.23%  0.00 sec  0.01 sec 
[06/04 00:05:19   1088s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)        5  Initialize 3D capacity                4.28%  0.03 sec  0.03 sec 
[06/04 00:05:19   1088s] (I)        5  Two Level Routing (Regular)           0.75%  0.01 sec  0.01 sec 
[06/04 00:05:19   1088s] (I)        5  Read PG blockages                     0.69%  0.01 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)        5  Read instance blockages               0.61%  0.00 sec  0.01 sec 
[06/04 00:05:19   1088s] (I)        5  Legalize Blockage Violations          0.33%  0.00 sec  0.01 sec 
[06/04 00:05:19   1088s] (I)        5  Two Level Routing (Strong)            0.16%  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[06/04 00:05:19   1088s] Extraction called for design 'CHIP' of instances=14190 and nets=14286 using extraction engine 'preRoute' .
[06/04 00:05:19   1088s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/04 00:05:19   1088s] Type 'man IMPEXT-3530' for more detail.
[06/04 00:05:19   1088s] PreRoute RC Extraction called for design CHIP.
[06/04 00:05:19   1088s] RC Extraction called in multi-corner(2) mode.
[06/04 00:05:19   1088s] RCMode: PreRoute
[06/04 00:05:19   1088s]       RC Corner Indexes            0       1   
[06/04 00:05:19   1088s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/04 00:05:19   1088s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/04 00:05:19   1088s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/04 00:05:19   1088s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/04 00:05:19   1088s] Shrink Factor                : 1.00000
[06/04 00:05:19   1088s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/04 00:05:19   1088s] Using capacitance table file ...
[06/04 00:05:19   1088s] 
[06/04 00:05:19   1088s] Trim Metal Layers:
[06/04 00:05:19   1088s] LayerId::1 widthSet size::4
[06/04 00:05:19   1088s] LayerId::2 widthSet size::4
[06/04 00:05:19   1088s] LayerId::3 widthSet size::4
[06/04 00:05:19   1088s] LayerId::4 widthSet size::4
[06/04 00:05:19   1088s] LayerId::5 widthSet size::4
[06/04 00:05:19   1088s] LayerId::6 widthSet size::2
[06/04 00:05:19   1088s] Updating RC grid for preRoute extraction ...
[06/04 00:05:19   1088s] eee: pegSigSF::1.070000
[06/04 00:05:19   1088s] Initializing multi-corner capacitance tables ... 
[06/04 00:05:19   1088s] Initializing multi-corner resistance tables ...
[06/04 00:05:19   1088s] eee: l::1 avDens::0.104440 usedTrk::3792.202365 availTrk::36310.005502 sigTrk::3792.202365
[06/04 00:05:19   1088s] eee: l::2 avDens::0.126839 usedTrk::3269.646035 availTrk::25777.941131 sigTrk::3269.646035
[06/04 00:05:19   1088s] eee: l::3 avDens::0.118245 usedTrk::3668.357737 availTrk::31023.410752 sigTrk::3668.357737
[06/04 00:05:19   1088s] eee: l::4 avDens::0.085826 usedTrk::2527.094444 availTrk::29444.331675 sigTrk::2527.094444
[06/04 00:05:19   1088s] eee: l::5 avDens::0.086962 usedTrk::1575.469640 availTrk::18116.792334 sigTrk::1575.469640
[06/04 00:05:19   1088s] eee: l::6 avDens::0.031760 usedTrk::7.100000 availTrk::223.548387 sigTrk::7.100000
[06/04 00:05:19   1088s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 00:05:19   1088s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.247317 ; uaWl: 1.000000 ; uaWlH: 0.147924 ; aWlH: 0.000000 ; Pmax: 0.824500 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 82 ; wHLS: 1.320000 ;
[06/04 00:05:19   1088s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3817.898M)
[06/04 00:05:19   1088s] Compute RC Scale Done ...
[06/04 00:05:19   1088s] OPERPROF: Starting HotSpotCal at level 1, MEM:3837.0M, EPOCH TIME: 1717430719.882521
[06/04 00:05:19   1088s] [hotspot] +------------+---------------+---------------+
[06/04 00:05:19   1088s] [hotspot] |            |   max hotspot | total hotspot |
[06/04 00:05:19   1088s] [hotspot] +------------+---------------+---------------+
[06/04 00:05:19   1088s] [hotspot] | normalized |          0.00 |          0.00 |
[06/04 00:05:19   1088s] [hotspot] +------------+---------------+---------------+
[06/04 00:05:19   1088s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/04 00:05:19   1088s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/04 00:05:19   1088s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.010, MEM:3837.0M, EPOCH TIME: 1717430719.892335
[06/04 00:05:19   1088s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 8 -resetVeryShortNets -rescheduleForAdherence  
[06/04 00:05:19   1088s] Begin: GigaOpt Route Type Constraints Refinement
[06/04 00:05:19   1088s] *** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:18:08.8/0:14:50.8 (1.2), mem = 3837.0M
[06/04 00:05:19   1088s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31065.16
[06/04 00:05:19   1088s] ### Creating RouteCongInterface, started
[06/04 00:05:19   1088s] 
[06/04 00:05:19   1088s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[06/04 00:05:19   1088s] 
[06/04 00:05:19   1088s] #optDebug: {0, 1.000}
[06/04 00:05:19   1088s] ### Creating RouteCongInterface, finished
[06/04 00:05:19   1088s] Updated routing constraints on 0 nets.
[06/04 00:05:19   1088s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31065.16
[06/04 00:05:19   1088s] Bottom Preferred Layer:
[06/04 00:05:19   1088s] +---------------+------------+----------+
[06/04 00:05:19   1088s] |     Layer     |    CLK     |   Rule   |
[06/04 00:05:19   1088s] +---------------+------------+----------+
[06/04 00:05:19   1088s] | metal3 (z=3)  |         75 | default  |
[06/04 00:05:19   1088s] +---------------+------------+----------+
[06/04 00:05:19   1088s] Via Pillar Rule:
[06/04 00:05:19   1088s]     None
[06/04 00:05:19   1088s] *** CongRefineRouteType #3 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.4), totSession cpu/real = 0:18:08.9/0:14:50.9 (1.2), mem = 3837.0M
[06/04 00:05:19   1088s] 
[06/04 00:05:19   1088s] =============================================================================================
[06/04 00:05:19   1088s]  Step TAT Report for CongRefineRouteType #3                                     21.13-s100_1
[06/04 00:05:19   1088s] =============================================================================================
[06/04 00:05:19   1088s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 00:05:19   1088s] ---------------------------------------------------------------------------------------------
[06/04 00:05:19   1088s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  65.9 % )     0:00:00.1 /  0:00:00.1    1.4
[06/04 00:05:19   1088s] [ MISC                   ]          0:00:00.0  (  34.1 % )     0:00:00.0 /  0:00:00.0    1.3
[06/04 00:05:19   1088s] ---------------------------------------------------------------------------------------------
[06/04 00:05:19   1088s]  CongRefineRouteType #3 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.4
[06/04 00:05:19   1088s] ---------------------------------------------------------------------------------------------
[06/04 00:05:19   1088s] 
[06/04 00:05:19   1088s] End: GigaOpt Route Type Constraints Refinement
[06/04 00:05:19   1088s] skip EGR on cluster skew clock nets.
[06/04 00:05:19   1088s] Deleting Lib Analyzer.
[06/04 00:05:20   1089s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/04 00:05:20   1089s] #################################################################################
[06/04 00:05:20   1089s] # Design Stage: PreRoute
[06/04 00:05:20   1089s] # Design Name: CHIP
[06/04 00:05:20   1089s] # Design Mode: 90nm
[06/04 00:05:20   1089s] # Analysis Mode: MMMC Non-OCV 
[06/04 00:05:20   1089s] # Parasitics Mode: No SPEF/RCDB 
[06/04 00:05:20   1089s] # Signoff Settings: SI Off 
[06/04 00:05:20   1089s] #################################################################################
[06/04 00:05:20   1090s] Topological Sorting (REAL = 0:00:00.0, MEM = 3822.0M, InitMEM = 3821.0M)
[06/04 00:05:20   1091s] Calculate delays in BcWc mode...
[06/04 00:05:20   1091s] Calculate delays in BcWc mode...
[06/04 00:05:20   1091s] Start delay calculation (fullDC) (8 T). (MEM=3821.99)
[06/04 00:05:20   1091s] End AAE Lib Interpolated Model. (MEM=3833.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 00:05:21   1099s] Total number of fetched objects 14173
[06/04 00:05:22   1099s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[06/04 00:05:22   1099s] End delay calculation. (MEM=4144.99 CPU=0:00:06.7 REAL=0:00:01.0)
[06/04 00:05:22   1099s] End delay calculation (fullDC). (MEM=4144.99 CPU=0:00:08.6 REAL=0:00:02.0)
[06/04 00:05:22   1099s] *** CDM Built up (cpu=0:00:10.5  real=0:00:02.0  mem= 4145.0M) ***
[06/04 00:05:22   1101s] Begin: GigaOpt postEco DRV Optimization
[06/04 00:05:22   1101s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[06/04 00:05:22   1101s] *** DrvOpt #5 [begin] : totSession cpu/real = 0:18:21.2/0:14:53.3 (1.2), mem = 4145.0M
[06/04 00:05:22   1101s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[06/04 00:05:22   1101s] Info: 27 io nets excluded
[06/04 00:05:22   1101s] Info: 74 nets with fixed/cover wires excluded.
[06/04 00:05:22   1101s] Info: 75 clock nets excluded from IPO operation.
[06/04 00:05:22   1101s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31065.17
[06/04 00:05:22   1101s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/04 00:05:22   1101s] ### Creating PhyDesignMc. totSessionCpu=0:18:21 mem=4145.0M
[06/04 00:05:22   1101s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/04 00:05:22   1101s] OPERPROF: Starting DPlace-Init at level 1, MEM:4145.0M, EPOCH TIME: 1717430722.427884
[06/04 00:05:22   1101s] z: 2, totalTracks: 1
[06/04 00:05:22   1101s] z: 4, totalTracks: 1
[06/04 00:05:22   1101s] z: 6, totalTracks: 1
[06/04 00:05:22   1101s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:05:22   1101s] All LLGs are deleted
[06/04 00:05:22   1101s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4145.0M, EPOCH TIME: 1717430722.445462
[06/04 00:05:22   1101s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4145.0M, EPOCH TIME: 1717430722.445903
[06/04 00:05:22   1101s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4145.0M, EPOCH TIME: 1717430722.451450
[06/04 00:05:22   1101s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4273.0M, EPOCH TIME: 1717430722.456943
[06/04 00:05:22   1101s] Core basic site is core_5040
[06/04 00:05:22   1101s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4273.0M, EPOCH TIME: 1717430722.471694
[06/04 00:05:22   1101s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.008, MEM:4305.0M, EPOCH TIME: 1717430722.479715
[06/04 00:05:22   1101s] Fast DP-INIT is on for default
[06/04 00:05:22   1101s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 00:05:22   1101s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.028, MEM:4305.0M, EPOCH TIME: 1717430722.485191
[06/04 00:05:22   1101s] 
[06/04 00:05:22   1101s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:05:22   1101s] 
[06/04 00:05:22   1101s]  Skipping Bad Lib Cell Checking (CMU) !
[06/04 00:05:22   1101s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.042, MEM:4177.0M, EPOCH TIME: 1717430722.493314
[06/04 00:05:22   1101s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4177.0M, EPOCH TIME: 1717430722.493464
[06/04 00:05:22   1101s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.020, REAL:0.004, MEM:4177.0M, EPOCH TIME: 1717430722.497315
[06/04 00:05:22   1101s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4177.0MB).
[06/04 00:05:22   1101s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.073, MEM:4177.0M, EPOCH TIME: 1717430722.501137
[06/04 00:05:22   1101s] TotalInstCnt at PhyDesignMc Initialization: 13,860
[06/04 00:05:22   1101s] ### Creating PhyDesignMc, finished. totSessionCpu=0:18:22 mem=4177.0M
[06/04 00:05:22   1101s] ### Creating RouteCongInterface, started
[06/04 00:05:22   1101s] 
[06/04 00:05:22   1101s] Creating Lib Analyzer ...
[06/04 00:05:22   1101s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[06/04 00:05:22   1101s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[06/04 00:05:22   1101s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[06/04 00:05:22   1101s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[06/04 00:05:22   1101s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[06/04 00:05:22   1101s] 
[06/04 00:05:22   1101s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 00:05:27   1106s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:27 mem=4177.0M
[06/04 00:05:27   1106s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:27 mem=4177.0M
[06/04 00:05:27   1106s] Creating Lib Analyzer, finished. 
[06/04 00:05:27   1106s] 
[06/04 00:05:27   1106s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[06/04 00:05:27   1106s] 
[06/04 00:05:27   1106s] #optDebug: {0, 1.000}
[06/04 00:05:27   1106s] ### Creating RouteCongInterface, finished
[06/04 00:05:27   1106s] {MG  {5 0 69.8 1.29582} }
[06/04 00:05:27   1106s] ### Creating LA Mngr. totSessionCpu=0:18:27 mem=4177.0M
[06/04 00:05:27   1106s] ### Creating LA Mngr, finished. totSessionCpu=0:18:27 mem=4177.0M
[06/04 00:05:28   1107s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4385.0M, EPOCH TIME: 1717430728.466884
[06/04 00:05:28   1107s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:4385.0M, EPOCH TIME: 1717430728.467451
[06/04 00:05:28   1109s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/04 00:05:28   1109s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:05:28   1109s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/04 00:05:28   1109s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/04 00:05:28   1109s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/04 00:05:28   1109s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/04 00:05:28   1109s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/04 00:05:28   1109s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/04 00:05:29   1109s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/04 00:05:29   1109s] Info: violation cost 0.119141 (cap = 0.052339, tran = 0.066802, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/04 00:05:29   1109s] |    16|    22|    -3.67|     1|     2|    -0.00|     0|     0|     0|     0|     0.06|     0.00|       0|       0|       0| 44.93%|          |         |
[06/04 00:05:29   1109s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/04 00:05:29   1109s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/04 00:05:29   1109s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/04 00:05:29   1109s] |    15|    15|    -3.67|     0|     0|     0.00|     0|     0|     0|     0|     0.06|     0.00|       0|       0|       1| 44.93%| 0:00:00.0|  4385.0M|
[06/04 00:05:29   1109s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[06/04 00:05:29   1109s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[06/04 00:05:29   1109s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/04 00:05:29   1109s] |    15|    15|    -3.67|     0|     0|     0.00|     0|     0|     0|     0|     0.06|     0.00|       0|       0|       0| 44.93%| 0:00:00.0|  4385.0M|
[06/04 00:05:29   1109s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/04 00:05:29   1109s] 
[06/04 00:05:29   1109s] ###############################################################################
[06/04 00:05:29   1109s] #
[06/04 00:05:29   1109s] #  Large fanout net report:  
[06/04 00:05:29   1109s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[06/04 00:05:29   1109s] #     - current density: 44.93
[06/04 00:05:29   1109s] #
[06/04 00:05:29   1109s] #  List of high fanout nets:
[06/04 00:05:29   1109s] #
[06/04 00:05:29   1109s] ###############################################################################
[06/04 00:05:29   1109s] Bottom Preferred Layer:
[06/04 00:05:29   1109s] +---------------+------------+----------+
[06/04 00:05:29   1109s] |     Layer     |    CLK     |   Rule   |
[06/04 00:05:29   1109s] +---------------+------------+----------+
[06/04 00:05:29   1109s] | metal3 (z=3)  |         75 | default  |
[06/04 00:05:29   1109s] +---------------+------------+----------+
[06/04 00:05:29   1109s] Via Pillar Rule:
[06/04 00:05:29   1109s]     None
[06/04 00:05:29   1109s] 
[06/04 00:05:29   1109s] 
[06/04 00:05:29   1109s] =======================================================================
[06/04 00:05:29   1109s]                 Reasons for remaining drv violations
[06/04 00:05:29   1109s] =======================================================================
[06/04 00:05:29   1109s] *info: Total 15 net(s) have violations which can't be fixed by DRV optimization.
[06/04 00:05:29   1109s] 
[06/04 00:05:29   1109s] MultiBuffering failure reasons
[06/04 00:05:29   1109s] ------------------------------------------------
[06/04 00:05:29   1109s] *info:    15 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[06/04 00:05:29   1109s] 
[06/04 00:05:29   1109s] 
[06/04 00:05:29   1109s] *** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:01.0 mem=4385.0M) ***
[06/04 00:05:29   1109s] 
[06/04 00:05:29   1109s] Total-nets :: 14104, Stn-nets :: 27, ratio :: 0.191435 %, Total-len 418542, Stn-len 0
[06/04 00:05:29   1109s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4175.5M, EPOCH TIME: 1717430729.145121
[06/04 00:05:29   1109s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.028, MEM:3866.0M, EPOCH TIME: 1717430729.172802
[06/04 00:05:29   1109s] TotalInstCnt at PhyDesignMc Destruction: 13,860
[06/04 00:05:29   1109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31065.17
[06/04 00:05:29   1109s] *** DrvOpt #5 [finish] : cpu/real = 0:00:08.6/0:00:06.8 (1.3), totSession cpu/real = 0:18:29.8/0:15:00.1 (1.2), mem = 3866.0M
[06/04 00:05:29   1109s] 
[06/04 00:05:29   1109s] =============================================================================================
[06/04 00:05:29   1109s]  Step TAT Report for DrvOpt #5                                                  21.13-s100_1
[06/04 00:05:29   1109s] =============================================================================================
[06/04 00:05:29   1109s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 00:05:29   1109s] ---------------------------------------------------------------------------------------------
[06/04 00:05:29   1109s] [ SlackTraversorInit     ]      1   0:00:00.4  (   6.3 % )     0:00:00.4 /  0:00:01.2    2.8
[06/04 00:05:29   1109s] [ LibAnalyzerInit        ]      1   0:00:05.2  (  75.9 % )     0:00:05.2 /  0:00:05.2    1.0
[06/04 00:05:29   1109s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:05:29   1109s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.3    1.6
[06/04 00:05:29   1109s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.0 % )     0:00:05.2 /  0:00:05.3    1.0
[06/04 00:05:29   1109s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:05:29   1109s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[06/04 00:05:29   1109s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:05:29   1109s] [ OptEval                ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[06/04 00:05:29   1109s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:05:29   1109s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[06/04 00:05:29   1109s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[06/04 00:05:29   1109s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.4    6.2
[06/04 00:05:29   1109s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    2.0
[06/04 00:05:29   1109s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:05:29   1109s] [ MISC                   ]          0:00:00.8  (  12.2 % )     0:00:00.8 /  0:00:01.3    1.5
[06/04 00:05:29   1109s] ---------------------------------------------------------------------------------------------
[06/04 00:05:29   1109s]  DrvOpt #5 TOTAL                    0:00:06.8  ( 100.0 % )     0:00:06.8 /  0:00:08.6    1.3
[06/04 00:05:29   1109s] ---------------------------------------------------------------------------------------------
[06/04 00:05:29   1109s] 
[06/04 00:05:29   1109s] End: GigaOpt postEco DRV Optimization
[06/04 00:05:29   1109s] **INFO: Flow update: Design timing is met.
[06/04 00:05:29   1109s] Running refinePlace -preserveRouting true -hardFence false
[06/04 00:05:29   1109s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3866.0M, EPOCH TIME: 1717430729.186561
[06/04 00:05:29   1109s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3866.0M, EPOCH TIME: 1717430729.186698
[06/04 00:05:29   1109s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3866.0M, EPOCH TIME: 1717430729.186887
[06/04 00:05:29   1109s] z: 2, totalTracks: 1
[06/04 00:05:29   1109s] z: 4, totalTracks: 1
[06/04 00:05:29   1109s] z: 6, totalTracks: 1
[06/04 00:05:29   1109s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:05:29   1109s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3866.0M, EPOCH TIME: 1717430729.204226
[06/04 00:05:29   1109s] 
[06/04 00:05:29   1109s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:05:29   1109s] 
[06/04 00:05:29   1109s]  Skipping Bad Lib Cell Checking (CMU) !
[06/04 00:05:29   1109s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.036, MEM:3866.0M, EPOCH TIME: 1717430729.240161
[06/04 00:05:29   1109s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3866.0M, EPOCH TIME: 1717430729.240336
[06/04 00:05:29   1109s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.010, REAL:0.004, MEM:3866.0M, EPOCH TIME: 1717430729.244417
[06/04 00:05:29   1109s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3866.0MB).
[06/04 00:05:29   1109s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.070, REAL:0.061, MEM:3866.0M, EPOCH TIME: 1717430729.248378
[06/04 00:05:29   1109s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.070, REAL:0.062, MEM:3866.0M, EPOCH TIME: 1717430729.248485
[06/04 00:05:29   1109s] TDRefine: refinePlace mode is spiral
[06/04 00:05:29   1109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31065.12
[06/04 00:05:29   1109s] OPERPROF:   Starting RefinePlace at level 2, MEM:3866.0M, EPOCH TIME: 1717430729.248638
[06/04 00:05:29   1109s] *** Starting refinePlace (0:18:30 mem=3866.0M) ***
[06/04 00:05:29   1109s] Total net bbox length = 3.658e+05 (1.732e+05 1.926e+05) (ext = 1.756e+04)
[06/04 00:05:29   1109s] 
[06/04 00:05:29   1109s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:05:29   1109s] (I)      Default pattern map key = CHIP_default.
[06/04 00:05:29   1109s] (I)      Default pattern map key = CHIP_default.
[06/04 00:05:29   1109s] 
[06/04 00:05:29   1109s] Starting Small incrNP...
[06/04 00:05:29   1109s] User Input Parameters:
[06/04 00:05:29   1109s] - Congestion Driven    : Off
[06/04 00:05:29   1109s] - Timing Driven        : Off
[06/04 00:05:29   1109s] - Area-Violation Based : Off
[06/04 00:05:29   1109s] - Start Rollback Level : -5
[06/04 00:05:29   1109s] - Legalized            : On
[06/04 00:05:29   1109s] - Window Based         : Off
[06/04 00:05:29   1109s] - eDen incr mode       : Off
[06/04 00:05:29   1109s] - Small incr mode      : On
[06/04 00:05:29   1109s] 
[06/04 00:05:29   1109s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:3866.0M, EPOCH TIME: 1717430729.279177
[06/04 00:05:29   1109s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:3866.0M, EPOCH TIME: 1717430729.282391
[06/04 00:05:29   1109s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.010, REAL:0.009, MEM:3866.0M, EPOCH TIME: 1717430729.291149
[06/04 00:05:29   1109s] default core: bins with density > 0.750 = 12.57 % ( 43 / 342 )
[06/04 00:05:29   1109s] Density distribution unevenness ratio = 33.590%
[06/04 00:05:29   1109s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.012, MEM:3866.0M, EPOCH TIME: 1717430729.291390
[06/04 00:05:29   1109s] cost 0.827284, thresh 1.000000
[06/04 00:05:29   1109s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3866.0M)
[06/04 00:05:29   1109s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[06/04 00:05:29   1109s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3866.0M, EPOCH TIME: 1717430729.292396
[06/04 00:05:29   1109s] Starting refinePlace ...
[06/04 00:05:29   1109s] (I)      Default pattern map key = CHIP_default.
[06/04 00:05:29   1109s] One DDP V2 for no tweak run.
[06/04 00:05:29   1109s] (I)      Default pattern map key = CHIP_default.
[06/04 00:05:29   1109s]   Spread Effort: high, pre-route mode, useDDP on.
[06/04 00:05:29   1109s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3867.9MB) @(0:18:30 - 0:18:30).
[06/04 00:05:29   1109s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/04 00:05:29   1109s] wireLenOptFixPriorityInst 2903 inst fixed
[06/04 00:05:29   1110s] 
[06/04 00:05:29   1110s] Running Spiral MT with 8 threads  fetchWidth=81 
[06/04 00:05:29   1110s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/04 00:05:29   1110s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[06/04 00:05:29   1110s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/04 00:05:29   1110s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=3867.9MB) @(0:18:30 - 0:18:31).
[06/04 00:05:29   1110s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/04 00:05:29   1110s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 3867.9MB
[06/04 00:05:29   1110s] Statistics of distance of Instance movement in refine placement:
[06/04 00:05:29   1110s]   maximum (X+Y) =         0.00 um
[06/04 00:05:29   1110s]   mean    (X+Y) =         0.00 um
[06/04 00:05:29   1110s] Summary Report:
[06/04 00:05:29   1110s] Instances move: 0 (out of 13787 movable)
[06/04 00:05:29   1110s] Instances flipped: 0
[06/04 00:05:29   1110s] Mean displacement: 0.00 um
[06/04 00:05:29   1110s] Max displacement: 0.00 um 
[06/04 00:05:29   1110s] Total instances moved : 0
[06/04 00:05:29   1110s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.720, REAL:0.412, MEM:3867.9M, EPOCH TIME: 1717430729.704892
[06/04 00:05:29   1110s] Total net bbox length = 3.658e+05 (1.732e+05 1.926e+05) (ext = 1.756e+04)
[06/04 00:05:29   1110s] Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 3867.9MB
[06/04 00:05:29   1110s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:00.0, mem=3867.9MB) @(0:18:30 - 0:18:31).
[06/04 00:05:29   1110s] *** Finished refinePlace (0:18:31 mem=3867.9M) ***
[06/04 00:05:29   1110s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31065.12
[06/04 00:05:29   1110s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.770, REAL:0.464, MEM:3867.9M, EPOCH TIME: 1717430729.712294
[06/04 00:05:29   1110s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3867.9M, EPOCH TIME: 1717430729.712413
[06/04 00:05:29   1110s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.060, REAL:0.020, MEM:3867.9M, EPOCH TIME: 1717430729.732412
[06/04 00:05:29   1110s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.900, REAL:0.546, MEM:3867.9M, EPOCH TIME: 1717430729.732644
[06/04 00:05:29   1110s] **INFO: Flow update: Design timing is met.
[06/04 00:05:29   1110s] **INFO: Flow update: Design timing is met.
[06/04 00:05:29   1110s] **INFO: Flow update: Design timing is met.
[06/04 00:05:29   1110s] #optDebug: fT-D <X 1 0 0 0>
[06/04 00:05:29   1110s] Register exp ratio and priority group on 0 nets on 14104 nets : 
[06/04 00:05:29   1110s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[06/04 00:05:29   1110s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[06/04 00:05:30   1111s] 
[06/04 00:05:30   1111s] Active setup views:
[06/04 00:05:30   1111s]  av_scan_mode_max
[06/04 00:05:30   1111s]   Dominating endpoints: 5806
[06/04 00:05:30   1111s]   Dominating TNS: -0.000
[06/04 00:05:30   1111s] 
[06/04 00:05:30   1111s] Extraction called for design 'CHIP' of instances=14190 and nets=14286 using extraction engine 'preRoute' .
[06/04 00:05:30   1111s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/04 00:05:30   1111s] Type 'man IMPEXT-3530' for more detail.
[06/04 00:05:30   1111s] PreRoute RC Extraction called for design CHIP.
[06/04 00:05:30   1111s] RC Extraction called in multi-corner(2) mode.
[06/04 00:05:30   1111s] RCMode: PreRoute
[06/04 00:05:30   1111s]       RC Corner Indexes            0       1   
[06/04 00:05:30   1111s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/04 00:05:30   1111s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/04 00:05:30   1111s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/04 00:05:30   1111s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/04 00:05:30   1111s] Shrink Factor                : 1.00000
[06/04 00:05:30   1111s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/04 00:05:30   1111s] Using capacitance table file ...
[06/04 00:05:30   1111s] 
[06/04 00:05:30   1111s] Trim Metal Layers:
[06/04 00:05:30   1111s] LayerId::1 widthSet size::4
[06/04 00:05:30   1111s] LayerId::2 widthSet size::4
[06/04 00:05:30   1111s] LayerId::3 widthSet size::4
[06/04 00:05:30   1111s] LayerId::4 widthSet size::4
[06/04 00:05:30   1111s] LayerId::5 widthSet size::4
[06/04 00:05:30   1111s] LayerId::6 widthSet size::2
[06/04 00:05:30   1111s] Updating RC grid for preRoute extraction ...
[06/04 00:05:30   1111s] eee: pegSigSF::1.070000
[06/04 00:05:30   1111s] Initializing multi-corner capacitance tables ... 
[06/04 00:05:30   1111s] Initializing multi-corner resistance tables ...
[06/04 00:05:30   1111s] eee: l::1 avDens::0.104440 usedTrk::3792.202365 availTrk::36310.005502 sigTrk::3792.202365
[06/04 00:05:30   1111s] eee: l::2 avDens::0.126839 usedTrk::3269.646035 availTrk::25777.941131 sigTrk::3269.646035
[06/04 00:05:30   1111s] eee: l::3 avDens::0.118245 usedTrk::3668.357737 availTrk::31023.410752 sigTrk::3668.357737
[06/04 00:05:30   1111s] eee: l::4 avDens::0.085826 usedTrk::2527.094444 availTrk::29444.331675 sigTrk::2527.094444
[06/04 00:05:30   1111s] eee: l::5 avDens::0.086962 usedTrk::1575.469640 availTrk::18116.792334 sigTrk::1575.469640
[06/04 00:05:30   1111s] eee: l::6 avDens::0.031760 usedTrk::7.100000 availTrk::223.548387 sigTrk::7.100000
[06/04 00:05:30   1111s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 00:05:30   1111s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.247317 ; uaWl: 1.000000 ; uaWlH: 0.147924 ; aWlH: 0.000000 ; Pmax: 0.824500 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 82 ; wHLS: 1.320000 ;
[06/04 00:05:30   1111s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3799.516M)
[06/04 00:05:30   1111s] Starting delay calculation for Setup views
[06/04 00:05:30   1111s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/04 00:05:30   1111s] #################################################################################
[06/04 00:05:30   1111s] # Design Stage: PreRoute
[06/04 00:05:30   1111s] # Design Name: CHIP
[06/04 00:05:30   1111s] # Design Mode: 90nm
[06/04 00:05:30   1111s] # Analysis Mode: MMMC Non-OCV 
[06/04 00:05:30   1111s] # Parasitics Mode: No SPEF/RCDB 
[06/04 00:05:30   1111s] # Signoff Settings: SI Off 
[06/04 00:05:30   1111s] #################################################################################
[06/04 00:05:30   1113s] Topological Sorting (REAL = 0:00:00.0, MEM = 3844.0M, InitMEM = 3842.0M)
[06/04 00:05:31   1113s] Calculate delays in BcWc mode...
[06/04 00:05:31   1113s] Calculate delays in BcWc mode...
[06/04 00:05:31   1113s] Start delay calculation (fullDC) (8 T). (MEM=3843.97)
[06/04 00:05:31   1114s] End AAE Lib Interpolated Model. (MEM=3855.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 00:05:32   1121s] Total number of fetched objects 14173
[06/04 00:05:32   1121s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[06/04 00:05:32   1121s] End delay calculation. (MEM=4151.38 CPU=0:00:06.4 REAL=0:00:01.0)
[06/04 00:05:32   1121s] End delay calculation (fullDC). (MEM=4151.38 CPU=0:00:08.1 REAL=0:00:01.0)
[06/04 00:05:32   1121s] *** CDM Built up (cpu=0:00:10.1  real=0:00:02.0  mem= 4151.4M) ***
[06/04 00:05:32   1123s] *** Done Building Timing Graph (cpu=0:00:11.8 real=0:00:02.0 totSessionCpu=0:18:43 mem=4151.4M)
[06/04 00:05:32   1123s] Reported timing to dir ./timingReports
[06/04 00:05:32   1123s] **optDesign ... cpu = 0:02:58, real = 0:01:18, mem = 2366.1M, totSessionCpu=0:18:43 **
[06/04 00:05:32   1123s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3847.4M, EPOCH TIME: 1717430732.843621
[06/04 00:05:32   1123s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.039, MEM:3879.4M, EPOCH TIME: 1717430732.883026
[06/04 00:05:36   1127s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.058  |  0.058  |  0.063  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5806   |  2903   |  3073   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |     15 (15)      |
|   max_fanout   |      0 (0)       |     0      |     45 (45)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.932%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:03:01, real = 0:01:22, mem = 2367.0M, totSessionCpu=0:18:47 **
[06/04 00:05:36   1127s] 
[06/04 00:05:36   1127s] TimeStamp Deleting Cell Server Begin ...
[06/04 00:05:36   1127s] Deleting Lib Analyzer.
[06/04 00:05:36   1127s] 
[06/04 00:05:36   1127s] TimeStamp Deleting Cell Server End ...
[06/04 00:05:36   1127s] *** Finished optDesign ***
[06/04 00:05:36   1127s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/04 00:05:36   1127s] Info: Destroy the CCOpt slew target map.
[06/04 00:05:36   1127s] clean pInstBBox. size 0
[06/04 00:05:36   1127s] All LLGs are deleted
[06/04 00:05:36   1127s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3879.0M, EPOCH TIME: 1717430736.777744
[06/04 00:05:36   1127s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3879.0M, EPOCH TIME: 1717430736.778015
[06/04 00:05:36   1127s] Info: pop threads available for lower-level modules during optimization.
[06/04 00:05:36   1127s] *** optDesign #1 [finish] : cpu/real = 0:03:00.8/0:01:22.4 (2.2), totSession cpu/real = 0:18:47.5/0:15:07.7 (1.2), mem = 3879.0M
[06/04 00:05:36   1127s] 
[06/04 00:05:36   1127s] =============================================================================================
[06/04 00:05:36   1127s]  Final TAT Report for optDesign #1                                              21.13-s100_1
[06/04 00:05:36   1127s] =============================================================================================
[06/04 00:05:36   1127s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 00:05:36   1127s] ---------------------------------------------------------------------------------------------
[06/04 00:05:36   1127s] [ InitOpt                ]      1   0:00:06.7  (   8.1 % )     0:00:07.2 /  0:00:10.6    1.5
[06/04 00:05:36   1127s] [ WnsOpt                 ]      1   0:00:13.0  (  15.7 % )     0:00:13.9 /  0:00:44.9    3.2
[06/04 00:05:36   1127s] [ GlobalOpt              ]      1   0:00:10.4  (  12.7 % )     0:00:10.4 /  0:00:31.9    3.1
[06/04 00:05:36   1127s] [ DrvOpt                 ]      2   0:00:07.7  (   9.4 % )     0:00:07.7 /  0:00:09.9    1.3
[06/04 00:05:36   1127s] [ AreaOpt                ]      1   0:00:08.2  (   9.9 % )     0:00:08.9 /  0:00:21.5    2.4
[06/04 00:05:36   1127s] [ ViewPruning            ]      9   0:00:00.8  (   0.9 % )     0:00:00.8 /  0:00:02.6    3.3
[06/04 00:05:36   1127s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.2 % )     0:00:04.3 /  0:00:05.4    1.2
[06/04 00:05:36   1127s] [ DrvReport              ]      2   0:00:03.2  (   3.9 % )     0:00:03.2 /  0:00:02.3    0.7
[06/04 00:05:36   1127s] [ CongRefineRouteType    ]      2   0:00:06.3  (   7.7 % )     0:00:06.3 /  0:00:06.5    1.0
[06/04 00:05:36   1127s] [ SlackTraversorInit     ]      4   0:00:00.7  (   0.8 % )     0:00:00.7 /  0:00:00.7    1.0
[06/04 00:05:36   1127s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[06/04 00:05:36   1127s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:05:36   1127s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.6
[06/04 00:05:36   1127s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:05:36   1127s] [ ReportTranViolation    ]      2   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.4    1.0
[06/04 00:05:36   1127s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.3    2.7
[06/04 00:05:36   1127s] [ ReportFanoutViolation  ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.0
[06/04 00:05:36   1127s] [ RefinePlace            ]      3   0:00:02.3  (   2.7 % )     0:00:02.3 /  0:00:03.9    1.7
[06/04 00:05:36   1127s] [ EarlyGlobalRoute       ]      1   0:00:00.8  (   1.0 % )     0:00:00.8 /  0:00:01.6    2.0
[06/04 00:05:36   1127s] [ ExtractRC              ]      2   0:00:00.5  (   0.7 % )     0:00:00.5 /  0:00:00.5    1.0
[06/04 00:05:36   1127s] [ TimingUpdate           ]      4   0:00:00.4  (   0.5 % )     0:00:02.5 /  0:00:13.1    5.3
[06/04 00:05:36   1127s] [ FullDelayCalc          ]      2   0:00:03.4  (   4.2 % )     0:00:03.4 /  0:00:18.9    5.5
[06/04 00:05:36   1127s] [ TimingReport           ]      2   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:01.1    3.8
[06/04 00:05:36   1127s] [ GenerateReports        ]      1   0:00:00.5  (   0.6 % )     0:00:00.5 /  0:00:00.5    1.0
[06/04 00:05:36   1127s] [ MISC                   ]          0:00:16.3  (  19.8 % )     0:00:16.3 /  0:00:24.0    1.5
[06/04 00:05:36   1127s] ---------------------------------------------------------------------------------------------
[06/04 00:05:36   1127s]  optDesign #1 TOTAL                 0:01:22.4  ( 100.0 % )     0:01:22.4 /  0:03:00.8    2.2
[06/04 00:05:36   1127s] ---------------------------------------------------------------------------------------------
[06/04 00:05:36   1127s] 
[06/04 00:05:50   1128s] <CMD> saveDesign DBS/CTS
[06/04 00:05:50   1128s] #% Begin save design ... (date=06/04 00:05:50, mem=2291.6M)
[06/04 00:05:50   1128s] % Begin Save ccopt configuration ... (date=06/04 00:05:50, mem=2291.6M)
[06/04 00:05:51   1128s] % End Save ccopt configuration ... (date=06/04 00:05:51, total cpu=0:00:00.2, real=0:00:01.0, peak res=2292.6M, current mem=2292.6M)
[06/04 00:05:51   1128s] % Begin Save netlist data ... (date=06/04 00:05:51, mem=2292.6M)
[06/04 00:05:51   1128s] Writing Binary DB to DBS/CTS.dat/vbin/CHIP.v.bin in multi-threaded mode...
[06/04 00:05:51   1128s] % End Save netlist data ... (date=06/04 00:05:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=2293.8M, current mem=2293.8M)
[06/04 00:05:51   1128s] Saving symbol-table file in separate thread ...
[06/04 00:05:51   1128s] Saving congestion map file in separate thread ...
[06/04 00:05:51   1128s] Saving congestion map file DBS/CTS.dat/CHIP.route.congmap.gz ...
[06/04 00:05:51   1128s] % Begin Save AAE data ... (date=06/04 00:05:51, mem=2294.4M)
[06/04 00:05:51   1128s] Saving AAE Data ...
[06/04 00:05:51   1128s] % End Save AAE data ... (date=06/04 00:05:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2294.4M, current mem=2294.4M)
[06/04 00:05:51   1129s] Saving preference file DBS/CTS.dat/gui.pref.tcl ...
[06/04 00:05:51   1129s] Saving mode setting ...
[06/04 00:05:51   1129s] Saving global file ...
[06/04 00:05:51   1129s] Saving Drc markers ...
[06/04 00:05:51   1129s] ... No Drc file written since there is no markers found.
[06/04 00:05:51   1129s] Saving special route data file in separate thread ...
[06/04 00:05:51   1129s] Saving PG file in separate thread ...
[06/04 00:05:51   1129s] Saving placement file in separate thread ...
[06/04 00:05:51   1129s] Saving route file in separate thread ...
[06/04 00:05:51   1129s] Saving property file in separate thread ...
[06/04 00:05:51   1129s] Saving PG file DBS/CTS.dat/CHIP.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Tue Jun  4 00:05:51 2024)
[06/04 00:05:51   1129s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/04 00:05:51   1129s] Saving property file DBS/CTS.dat/CHIP.prop
[06/04 00:05:51   1129s] Save Adaptive View Pruning View Names to Binary file
[06/04 00:05:51   1129s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=3907.1M) ***
[06/04 00:05:52   1129s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[06/04 00:05:52   1129s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:01.0 mem=3899.1M) ***
[06/04 00:05:52   1129s] *** Completed savePGFile (cpu=0:00:00.2 real=0:00:01.0 mem=3899.1M) ***
[06/04 00:05:52   1129s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[06/04 00:05:52   1129s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/04 00:05:52   1129s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=3883.1M) ***
[06/04 00:05:52   1129s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[06/04 00:05:52   1129s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 1 : CPU = 0 : MEM = 0.
[06/04 00:05:53   1129s] #Saving pin access data to file DBS/CTS.dat/CHIP.apa ...
[06/04 00:05:53   1129s] #
[06/04 00:05:53   1129s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[06/04 00:05:53   1129s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[06/04 00:05:53   1129s] % Begin Save power constraints data ... (date=06/04 00:05:53, mem=2294.1M)
[06/04 00:05:53   1129s] % End Save power constraints data ... (date=06/04 00:05:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=2294.1M, current mem=2294.1M)
[06/04 00:05:54   1130s] Generated self-contained design CTS.dat
[06/04 00:05:54   1130s] #% End save design ... (date=06/04 00:05:54, total cpu=0:00:01.9, real=0:00:04.0, peak res=2330.7M, current mem=2293.5M)
[06/04 00:05:54   1130s] *** Message Summary: 0 warning(s), 0 error(s)
[06/04 00:05:54   1130s] 
[06/04 00:06:19   1132s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[06/04 00:06:19   1132s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
[06/04 00:06:19   1132s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[06/04 00:06:19   1132s] <CMD> setNanoRouteMode -quiet -routeWithLithoDriven 1
[06/04 00:06:19   1132s] <CMD> setNanoRouteMode -quiet -droutePostRouteLithoRepair 1
[06/04 00:06:19   1132s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[06/04 00:06:19   1132s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
[06/04 00:06:19   1132s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[06/04 00:06:19   1132s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[06/04 00:06:19   1132s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[06/04 00:06:19   1132s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[06/04 00:06:19   1132s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[06/04 00:06:19   1132s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[06/04 00:06:19   1132s] <CMD> routeDesign -globalDetail -viaOpt -wireOpt
[06/04 00:06:19   1132s] ### Time Record (routeDesign) is installed.
[06/04 00:06:19   1132s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2295.17 (MB), peak = 2659.39 (MB)
[06/04 00:06:19   1132s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[06/04 00:06:19   1132s] #**INFO: setDesignMode -flowEffort standard
[06/04 00:06:19   1132s] #**INFO: setDesignMode -powerEffort none
[06/04 00:06:19   1132s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[06/04 00:06:19   1132s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[06/04 00:06:19   1132s] **INFO: User settings:
[06/04 00:06:19   1132s] setNanoRouteMode -drouteEndIteration                1
[06/04 00:06:19   1132s] setNanoRouteMode -droutePostRouteLithoRepair        true
[06/04 00:06:19   1132s] setNanoRouteMode -droutePostRouteSpreadWire         1
[06/04 00:06:19   1132s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[06/04 00:06:19   1132s] setNanoRouteMode -extractThirdPartyCompatible       false
[06/04 00:06:19   1132s] setNanoRouteMode -grouteExpTdStdDelay               53.9
[06/04 00:06:19   1132s] setNanoRouteMode -routeAntennaCellName              ANTENNA
[06/04 00:06:19   1132s] setNanoRouteMode -routeBottomRoutingLayer           1
[06/04 00:06:19   1132s] setNanoRouteMode -routeInsertAntennaDiode           true
[06/04 00:06:19   1132s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[06/04 00:06:19   1132s] setNanoRouteMode -routeTopRoutingLayer              6
[06/04 00:06:19   1132s] setNanoRouteMode -routeWithLithoDriven              true
[06/04 00:06:19   1132s] setNanoRouteMode -routeWithSiDriven                 true
[06/04 00:06:19   1132s] setNanoRouteMode -routeWithTimingDriven             true
[06/04 00:06:19   1132s] setNanoRouteMode -timingEngine                      {}
[06/04 00:06:19   1132s] setExtractRCMode -engine                            preRoute
[06/04 00:06:19   1132s] setDelayCalMode -enable_high_fanout                 true
[06/04 00:06:19   1132s] setDelayCalMode -engine                             aae
[06/04 00:06:19   1132s] setDelayCalMode -ignoreNetLoad                      false
[06/04 00:06:19   1132s] setDelayCalMode -socv_accuracy_mode                 low
[06/04 00:06:19   1132s] setSIMode -separate_delta_delay_on_data             true
[06/04 00:06:19   1132s] 
[06/04 00:06:19   1132s] #**INFO: multi-cut via swapping will not be performed after routing.
[06/04 00:06:19   1132s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[06/04 00:06:19   1132s] OPERPROF: Starting checkPlace at level 1, MEM:3829.6M, EPOCH TIME: 1717430779.081405
[06/04 00:06:19   1132s] z: 2, totalTracks: 1
[06/04 00:06:19   1132s] z: 4, totalTracks: 1
[06/04 00:06:19   1132s] z: 6, totalTracks: 1
[06/04 00:06:19   1132s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:06:19   1132s] All LLGs are deleted
[06/04 00:06:19   1132s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3829.6M, EPOCH TIME: 1717430779.102030
[06/04 00:06:19   1132s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:3829.6M, EPOCH TIME: 1717430779.102570
[06/04 00:06:19   1132s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3829.6M, EPOCH TIME: 1717430779.103277
[06/04 00:06:19   1132s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3957.6M, EPOCH TIME: 1717430779.108802
[06/04 00:06:19   1132s] Core basic site is core_5040
[06/04 00:06:19   1132s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3957.6M, EPOCH TIME: 1717430779.109932
[06/04 00:06:19   1132s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.011, MEM:3957.6M, EPOCH TIME: 1717430779.121412
[06/04 00:06:19   1132s] SiteArray: non-trimmed site array dimensions = 180 x 1467
[06/04 00:06:19   1132s] SiteArray: use 1,105,920 bytes
[06/04 00:06:19   1132s] SiteArray: current memory after site array memory allocation 3957.6M
[06/04 00:06:19   1132s] SiteArray: FP blocked sites are writable
[06/04 00:06:19   1132s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.022, MEM:3925.6M, EPOCH TIME: 1717430779.130640
[06/04 00:06:19   1132s] 
[06/04 00:06:19   1132s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:06:19   1132s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.031, MEM:3829.6M, EPOCH TIME: 1717430779.134595
[06/04 00:06:19   1132s] Begin checking placement ... (start mem=3829.6M, init mem=3829.6M)
[06/04 00:06:19   1132s] Begin checking exclusive groups violation ...
[06/04 00:06:19   1132s] There are 0 groups to check, max #box is 0, total #box is 0
[06/04 00:06:19   1132s] Finished checking exclusive groups violations. Found 0 Vio.
[06/04 00:06:19   1132s] 
[06/04 00:06:19   1132s] Running CheckPlace using 8 threads!...
[06/04 00:06:19   1133s] 
[06/04 00:06:19   1133s] ...checkPlace MT is done!
[06/04 00:06:19   1133s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3829.6M, EPOCH TIME: 1717430779.232708
[06/04 00:06:19   1133s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.012, MEM:3829.6M, EPOCH TIME: 1717430779.244370
[06/04 00:06:19   1133s] IO instance overlap:78
[06/04 00:06:19   1133s] *info: Placed = 13860          (Fixed = 73)
[06/04 00:06:19   1133s] *info: Unplaced = 0           
[06/04 00:06:19   1133s] Placement Density:44.93%(370751/825135)
[06/04 00:06:19   1133s] Placement Density (including fixed std cells):44.93%(370751/825135)
[06/04 00:06:19   1133s] All LLGs are deleted
[06/04 00:06:19   1133s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3829.6M, EPOCH TIME: 1717430779.255158
[06/04 00:06:19   1133s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.005, MEM:3829.6M, EPOCH TIME: 1717430779.260360
[06/04 00:06:19   1133s] Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=3829.6M)
[06/04 00:06:19   1133s] OPERPROF: Finished checkPlace at level 1, CPU:0.470, REAL:0.181, MEM:3829.6M, EPOCH TIME: 1717430779.262215
[06/04 00:06:19   1133s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[06/04 00:06:19   1133s] 
[06/04 00:06:19   1133s] changeUseClockNetStatus Option :  -noFixedNetWires 
[06/04 00:06:19   1133s] *** Changed status on (74) nets in Clock.
[06/04 00:06:19   1133s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3829.6M) ***
[06/04 00:06:19   1133s] 
[06/04 00:06:19   1133s] globalDetailRoute
[06/04 00:06:19   1133s] 
[06/04 00:06:19   1133s] #Start globalDetailRoute on Tue Jun  4 00:06:19 2024
[06/04 00:06:19   1133s] #
[06/04 00:06:19   1133s] ### Time Record (globalDetailRoute) is installed.
[06/04 00:06:19   1133s] ### Time Record (Pre Callback) is installed.
[06/04 00:06:19   1133s] ### Time Record (Pre Callback) is uninstalled.
[06/04 00:06:19   1133s] ### Time Record (DB Import) is installed.
[06/04 00:06:19   1133s] ### Time Record (Timing Data Generation) is installed.
[06/04 00:06:19   1133s] #Generating timing data, please wait...
[06/04 00:06:19   1133s] #14104 total nets, 14077 already routed, 14077 will ignore in trialRoute
[06/04 00:06:19   1133s] ### run_trial_route starts on Tue Jun  4 00:06:19 2024 with memory = 2284.62 (MB), peak = 2659.39 (MB)
[06/04 00:06:19   1133s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[06/04 00:06:19   1133s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[06/04 00:06:19   1133s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[06/04 00:06:19   1133s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[06/04 00:06:19   1133s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB --1.11 [8]--
[06/04 00:06:19   1133s] ### dump_timing_file starts on Tue Jun  4 00:06:19 2024 with memory = 2182.60 (MB), peak = 2659.39 (MB)
[06/04 00:06:20   1133s] ### extractRC starts on Tue Jun  4 00:06:20 2024 with memory = 2141.59 (MB), peak = 2659.39 (MB)
[06/04 00:06:20   1133s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/04 00:06:20   1133s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 00:06:20   1134s] ### extractRC cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB --1.00 [8]--
[06/04 00:06:20   1134s] ### view av_func_mode_max is active and enabled.
[06/04 00:06:20   1134s] ###     It's not selected for tming-driven routing.
[06/04 00:06:20   1134s] ### view av_scan_mode_max is active and enabled.
[06/04 00:06:20   1134s] 1 out of 2 active views are pruned
[06/04 00:06:20   1134s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2125.35 (MB), peak = 2659.39 (MB)
[06/04 00:06:20   1134s] ### generate_timing_data starts on Tue Jun  4 00:06:20 2024 with memory = 2125.35 (MB), peak = 2659.39 (MB)
[06/04 00:06:20   1134s] #Reporting timing...
[06/04 00:06:20   1134s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[06/04 00:06:20   1135s] ### report_timing starts on Tue Jun  4 00:06:20 2024 with memory = 2264.25 (MB), peak = 2659.39 (MB)
[06/04 00:06:26   1146s] ### report_timing cpu:00:00:11, real:00:00:05, mem:2.3 GB, peak:2.6 GB --2.11 [8]--
[06/04 00:06:26   1146s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 4.000 (ns)
[06/04 00:06:26   1146s] #OPT Pruned View (First enabled view): av_scan_mode_max
[06/04 00:06:26   1146s] #Default setup view is reset to av_func_mode_max.
[06/04 00:06:26   1146s] #Default setup view av_func_mode_max is changed to av_scan_mode_max.
[06/04 00:06:26   1146s] #Stage 1: cpu time = 00:00:13, elapsed time = 00:00:06, memory = 2350.11 (MB), peak = 2659.39 (MB)
[06/04 00:06:26   1146s] #Library Standard Delay: 53.90ps
[06/04 00:06:26   1146s] #Slack threshold: 107.80ps
[06/04 00:06:26   1146s] ### generate_net_cdm_timing starts on Tue Jun  4 00:06:26 2024 with memory = 2350.11 (MB), peak = 2659.39 (MB)
[06/04 00:06:26   1147s] ### generate_net_cdm_timing cpu:00:00:01, real:00:00:00, mem:2.3 GB, peak:2.6 GB --2.12 [8]--
[06/04 00:06:26   1147s] #*** Analyzed 0 timing critical paths, and collected 0.
[06/04 00:06:26   1147s] #Stage 2: cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2351.42 (MB), peak = 2659.39 (MB)
[06/04 00:06:26   1147s] ### Use bna from skp: 0
[06/04 00:06:26   1147s] 
[06/04 00:06:26   1147s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/04 00:06:26   1147s] TLC MultiMap info (StdDelay):
[06/04 00:06:26   1147s]   : DC_min + lib_min + 1 + no RcCorner := 21.4ps
[06/04 00:06:26   1147s]   : DC_min + lib_min + 1 + RC_best := 22.6ps
[06/04 00:06:26   1147s]   : DC_max + lib_max + 1 + no RcCorner := 51.3ps
[06/04 00:06:26   1147s]   : DC_max + lib_max + 1 + RC_worst := 53.9ps
[06/04 00:06:26   1147s]  Setting StdDelay to: 53.9ps
[06/04 00:06:26   1147s] 
[06/04 00:06:26   1147s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/04 00:06:26   1147s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 00:06:30   1151s] #Stage 3: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2362.57 (MB), peak = 2659.39 (MB)
[06/04 00:06:30   1151s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2362.57 (MB), peak = 2659.39 (MB)
[06/04 00:06:30   1151s] ### generate_timing_data cpu:00:00:18, real:00:00:10, mem:2.3 GB, peak:2.6 GB --1.72 [8]--
[06/04 00:06:30   1151s] #Current view: av_func_mode_max av_scan_mode_max 
[06/04 00:06:30   1151s] #Current enabled view: av_scan_mode_max 
[06/04 00:06:30   1153s] #Generating timing data took: cpu time = 00:00:20, elapsed time = 00:00:11, memory = 2360.05 (MB), peak = 2659.39 (MB)
[06/04 00:06:30   1153s] ### dump_timing_file cpu:00:00:20, real:00:00:11, mem:2.3 GB, peak:2.6 GB --1.78 [8]--
[06/04 00:06:31   1153s] #Done generating timing data.
[06/04 00:06:31   1153s] ### Time Record (Timing Data Generation) is uninstalled.
[06/04 00:06:31   1153s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[06/04 00:06:31   1153s] ### Net info: total nets: 14286
[06/04 00:06:31   1153s] ### Net info: dirty nets: 1
[06/04 00:06:31   1153s] ### Net info: marked as disconnected nets: 0
[06/04 00:06:31   1153s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[06/04 00:06:31   1153s] #num needed restored net=0
[06/04 00:06:31   1153s] #need_extraction net=0 (total=14286)
[06/04 00:06:31   1153s] ### Net info: fully routed nets: 74
[06/04 00:06:31   1153s] ### Net info: trivial (< 2 pins) nets: 182
[06/04 00:06:31   1153s] ### Net info: unrouted nets: 14030
[06/04 00:06:31   1153s] ### Net info: re-extraction nets: 0
[06/04 00:06:31   1153s] ### Net info: ignored nets: 0
[06/04 00:06:31   1153s] ### Net info: skip routing nets: 0
[06/04 00:06:31   1154s] ### import design signature (12): route=910969365 fixed_route=165055182 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1440621396 dirty_area=0 del_dirty_area=0 cell=2107668993 placement=2076161672 pin_access=2054255479 inst_pattern=1
[06/04 00:06:31   1154s] ### Time Record (DB Import) is uninstalled.
[06/04 00:06:31   1154s] #NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
[06/04 00:06:31   1154s] #RTESIG:78da95944d4bc34010863dfb2b86d543055b6726bb9be458c16b1551af12cdb60db40924
[06/04 00:06:31   1154s] #       9b83ffde4144506266bbe4947d7877e69d8f8bcb97bb47304c2bca960321be126c1e9951
[06/04 00:06:31   1154s] #       be2592c51ba657b97abe35e71797f70f4f9c592058346d0cbbd05fc338841e861063d3ee
[06/04 00:06:31   1154s] #       aebe9192615b1d86008bb7ae3b5c43fdd156c7e61deab0adc643fc83fb8220f6e30f3da1
[06/04 00:06:31   1154s] #       e80b0f860c2c86d8cbdf49266702538db1132c86beadfa8f49ae2cecefe82618c2bcd462
[06/04 00:06:31   1154s] #       2239bf98f92c89d89e8697a7e0cc1e70850ee5c0627be8aa381d353b04b36f76fb793785
[06/04 00:06:31   1154s] #       4b152c32d52a4ba87b6e19c1ce779630192c1925305403b3b60497043a025ab904d017c0
[06/04 00:06:31   1154s] #       498a7a4b939529d1199bc0389571994d60bcce88532e5b95ba03cee7ba5a5ee85de1645c
[06/04 00:06:31   1154s] #       cd31d4cd78543ad62598957b06b3de3cdd6d366b452ecf495b74c2f8a4612abc2431c4aa
[06/04 00:06:31   1154s] #       adabbe1636b4e3f13fd28169bb36cc518c5eed1dc642ed0b2694b8be4a309f00cb048357
[06/04 00:06:31   1154s] #       b6bed45c7fd0cbf6d1def294a03357ebb34f12cf124b
[06/04 00:06:31   1154s] #
[06/04 00:06:31   1154s] ### Time Record (Data Preparation) is installed.
[06/04 00:06:31   1154s] #RTESIG:78da9595414bc43010853dfb2b86e86105779d9926697b5cc1eb2aa25ea5daec6e61b785
[06/04 00:06:31   1154s] #       363df8ef1d4404a576b2a1a7f4e3cde4f126b9b87cb97b04c3b4a26c3910e22bc1e69119
[06/04 00:06:31   1154s] #       e55b2259bc617a955fcfb7e6fce2f2fee189330b048ba68d6117fa6b1887d0c310626cda
[06/04 00:06:31   1154s] #       ddd53752326cabc31060f1d675876ba83fdaead8bc431db6d578887f705f10c47efca127
[06/04 00:06:31   1154s] #       147de1c19081c5107bd99d64722630d5183bc162e8dbaaff98e4cac2feee6e8221cc4bad
[06/04 00:06:31   1154s] #       2792f58b993f2511dbd3f0f2149cd903aed0a12c586c0f5d15a7bb668760f6cd6e3fefa6
[06/04 00:06:31   1154s] #       70a98245a65a650975cf2d23d8f9640993c192511a43b5316b4b7049a023a0954b007d01
[06/04 00:06:31   1154s] #       9ca4a8479aac4c89ced804c6a98ccb6c02e375469c72d9aad41d703ed7d5f2424f859371
[06/04 00:06:31   1154s] #       35c75037e35149ac4b302bf70c66bd79badb6cd68a5c9e9376d109e39386a9f072882156
[06/04 00:06:31   1154s] #       6d5df5b5b0a11d8fff910e4cdbb561962a3107f365dd7c6146af868cb15003c48436ada0
[06/04 00:06:31   1154s] #       8c3a78e5799070e805bd5c535a2d4f093a73a138fb041aff1f00
[06/04 00:06:31   1154s] #
[06/04 00:06:31   1154s] ### Time Record (Data Preparation) is uninstalled.
[06/04 00:06:31   1154s] ### Time Record (Global Routing) is installed.
[06/04 00:06:31   1154s] ### Time Record (Global Routing) is uninstalled.
[06/04 00:06:31   1154s] ### Time Record (Data Preparation) is installed.
[06/04 00:06:31   1154s] #Start routing data preparation on Tue Jun  4 00:06:31 2024
[06/04 00:06:31   1154s] #
[06/04 00:06:31   1154s] #Minimum voltage of a net in the design = 0.000.
[06/04 00:06:31   1154s] #Maximum voltage of a net in the design = 1.980.
[06/04 00:06:31   1154s] #Voltage range [0.000 - 1.980] has 14284 nets.
[06/04 00:06:31   1154s] #Voltage range [0.000 - 0.000] has 1 net.
[06/04 00:06:31   1154s] #Voltage range [1.620 - 1.980] has 1 net.
[06/04 00:06:31   1154s] #Build and mark too close pins for the same net.
[06/04 00:06:31   1154s] ### Time Record (Cell Pin Access) is installed.
[06/04 00:06:31   1154s] #Rebuild pin access data for design.
[06/04 00:06:31   1154s] #Initial pin access analysis.
[06/04 00:06:31   1158s] #Detail pin access analysis.
[06/04 00:06:32   1158s] ### Time Record (Cell Pin Access) is uninstalled.
[06/04 00:06:32   1158s] # metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
[06/04 00:06:32   1158s] # metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[06/04 00:06:32   1158s] # metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[06/04 00:06:32   1158s] # metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[06/04 00:06:32   1158s] # metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[06/04 00:06:32   1158s] # metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
[06/04 00:06:32   1158s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2377.87 (MB), peak = 2659.39 (MB)
[06/04 00:06:32   1158s] #Regenerating Ggrids automatically.
[06/04 00:06:32   1158s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
[06/04 00:06:32   1158s] #Using automatically generated G-grids.
[06/04 00:06:32   1158s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[06/04 00:06:33   1159s] #Done routing data preparation.
[06/04 00:06:33   1159s] #cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2384.93 (MB), peak = 2659.39 (MB)
[06/04 00:06:33   1159s] ### Time Record (Data Preparation) is uninstalled.
[06/04 00:06:33   1159s] #
[06/04 00:06:33   1159s] #Summary of active signal nets routing constraints set by OPT:
[06/04 00:06:33   1159s] #	preferred routing layers      : 0
[06/04 00:06:33   1159s] #	preferred routing layer effort: 0
[06/04 00:06:33   1159s] #	preferred extra space         : 0
[06/04 00:06:33   1159s] #	preferred multi-cut via       : 0
[06/04 00:06:33   1159s] #	avoid detour                  : 0
[06/04 00:06:33   1159s] #	expansion ratio               : 0
[06/04 00:06:33   1159s] #	net priority                  : 0
[06/04 00:06:33   1159s] #	s2s control                   : 0
[06/04 00:06:33   1159s] #	avoid chaining                : 0
[06/04 00:06:33   1159s] #	inst-based stacking via       : 0
[06/04 00:06:33   1159s] #
[06/04 00:06:33   1159s] #Summary of active signal nets routing constraints set by USER:
[06/04 00:06:33   1159s] #	preferred routing layers      : 0
[06/04 00:06:33   1159s] #	preferred routing layer effort     : 0
[06/04 00:06:33   1159s] #	preferred extra space              : 0
[06/04 00:06:33   1159s] #	preferred multi-cut via            : 0
[06/04 00:06:33   1159s] #	avoid detour                       : 0
[06/04 00:06:33   1159s] #	net weight                         : 0
[06/04 00:06:33   1159s] #	avoid chaining                     : 0
[06/04 00:06:33   1159s] #	cell-based stacking via (required) : 0
[06/04 00:06:33   1159s] #	cell-based stacking via (optional) : 0
[06/04 00:06:33   1159s] #
[06/04 00:06:33   1159s] #Start timing driven prevention iteration...
[06/04 00:06:33   1159s] ### td_prevention_read_timing_data starts on Tue Jun  4 00:06:33 2024 with memory = 2384.95 (MB), peak = 2659.39 (MB)
[06/04 00:06:33   1159s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [8]--
[06/04 00:06:33   1159s] #
[06/04 00:06:33   1159s] #----------------------------------------------------
[06/04 00:06:33   1159s] # Summary of active signal nets routing constraints
[06/04 00:06:33   1159s] #+--------------------------+-----------+
[06/04 00:06:33   1159s] #+--------------------------+-----------+
[06/04 00:06:33   1159s] #
[06/04 00:06:33   1159s] #----------------------------------------------------
[06/04 00:06:33   1159s] #Done timing-driven prevention
[06/04 00:06:33   1159s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2388.13 (MB), peak = 2659.39 (MB)
[06/04 00:06:33   1159s] #Total number of trivial nets (e.g. < 2 pins) = 209 (skipped).
[06/04 00:06:33   1159s] #Total number of routable nets = 14077.
[06/04 00:06:33   1159s] #Total number of nets in the design = 14286.
[06/04 00:06:33   1159s] #14020 routable nets do not have any wires.
[06/04 00:06:33   1159s] #57 routable nets have routed wires.
[06/04 00:06:33   1159s] #14020 nets will be global routed.
[06/04 00:06:33   1159s] #17 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/04 00:06:33   1159s] #57 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/04 00:06:33   1159s] #Using multithreading with 8 threads.
[06/04 00:06:33   1159s] ### Time Record (Data Preparation) is installed.
[06/04 00:06:33   1159s] #
[06/04 00:06:33   1159s] #Finished routing data preparation on Tue Jun  4 00:06:33 2024
[06/04 00:06:33   1159s] #
[06/04 00:06:33   1159s] #Cpu time = 00:00:00
[06/04 00:06:33   1159s] #Elapsed time = 00:00:00
[06/04 00:06:33   1159s] #Increased memory = 0.34 (MB)
[06/04 00:06:33   1159s] #Total memory = 2388.65 (MB)
[06/04 00:06:33   1159s] #Peak memory = 2659.39 (MB)
[06/04 00:06:33   1159s] #
[06/04 00:06:33   1159s] ### Time Record (Data Preparation) is uninstalled.
[06/04 00:06:33   1159s] ### Time Record (Global Routing) is installed.
[06/04 00:06:33   1159s] #
[06/04 00:06:33   1159s] #Start global routing on Tue Jun  4 00:06:33 2024
[06/04 00:06:33   1159s] #
[06/04 00:06:33   1159s] #
[06/04 00:06:33   1159s] #Start global routing initialization on Tue Jun  4 00:06:33 2024
[06/04 00:06:33   1159s] #
[06/04 00:06:33   1159s] #Number of eco nets is 17
[06/04 00:06:33   1159s] #
[06/04 00:06:33   1159s] #Start global routing data preparation on Tue Jun  4 00:06:33 2024
[06/04 00:06:33   1159s] #
[06/04 00:06:33   1159s] ### build_merged_routing_blockage_rect_list starts on Tue Jun  4 00:06:33 2024 with memory = 2389.19 (MB), peak = 2659.39 (MB)
[06/04 00:06:33   1159s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [8]--
[06/04 00:06:33   1159s] #Start routing resource analysis on Tue Jun  4 00:06:33 2024
[06/04 00:06:33   1159s] #
[06/04 00:06:33   1159s] ### init_is_bin_blocked starts on Tue Jun  4 00:06:33 2024 with memory = 2389.31 (MB), peak = 2659.39 (MB)
[06/04 00:06:33   1159s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [8]--
[06/04 00:06:33   1159s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Jun  4 00:06:33 2024 with memory = 2392.08 (MB), peak = 2659.39 (MB)
[06/04 00:06:33   1160s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --6.62 [8]--
[06/04 00:06:33   1160s] ### adjust_flow_cap starts on Tue Jun  4 00:06:33 2024 with memory = 2394.59 (MB), peak = 2659.39 (MB)
[06/04 00:06:33   1160s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.64 [8]--
[06/04 00:06:33   1160s] ### adjust_flow_per_partial_route_obs starts on Tue Jun  4 00:06:33 2024 with memory = 2395.95 (MB), peak = 2659.39 (MB)
[06/04 00:06:33   1160s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.03 [8]--
[06/04 00:06:33   1160s] ### set_via_blocked starts on Tue Jun  4 00:06:33 2024 with memory = 2395.95 (MB), peak = 2659.39 (MB)
[06/04 00:06:33   1160s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.87 [8]--
[06/04 00:06:33   1160s] ### copy_flow starts on Tue Jun  4 00:06:33 2024 with memory = 2395.95 (MB), peak = 2659.39 (MB)
[06/04 00:06:33   1160s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --2.01 [8]--
[06/04 00:06:33   1160s] #Routing resource analysis is done on Tue Jun  4 00:06:33 2024
[06/04 00:06:33   1160s] #
[06/04 00:06:33   1160s] ### report_flow_cap starts on Tue Jun  4 00:06:33 2024 with memory = 2395.24 (MB), peak = 2659.39 (MB)
[06/04 00:06:33   1160s] #  Resource Analysis:
[06/04 00:06:33   1160s] #
[06/04 00:06:33   1160s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/04 00:06:33   1160s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/04 00:06:33   1160s] #  --------------------------------------------------------------
[06/04 00:06:33   1160s] #  metal1         H         698        1713       25921    60.89%
[06/04 00:06:33   1160s] #  metal2         V        1191         986       25921    38.91%
[06/04 00:06:33   1160s] #  metal3         H        1443         968       25921    36.79%
[06/04 00:06:33   1160s] #  metal4         V        1150        1027       25921    44.37%
[06/04 00:06:33   1160s] #  metal5         H        1312        1099       25921    44.14%
[06/04 00:06:33   1160s] #  metal6         V         339         205       25921    37.53%
[06/04 00:06:33   1160s] #  --------------------------------------------------------------
[06/04 00:06:33   1160s] #  Total                   6134      47.80%      155526    43.77%
[06/04 00:06:33   1160s] #
[06/04 00:06:33   1160s] #  75 nets (0.52%) with 1 preferred extra spacing.
[06/04 00:06:33   1160s] #
[06/04 00:06:33   1160s] #
[06/04 00:06:33   1160s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.24 [8]--
[06/04 00:06:33   1160s] ### analyze_m2_tracks starts on Tue Jun  4 00:06:33 2024 with memory = 2395.55 (MB), peak = 2659.39 (MB)
[06/04 00:06:33   1160s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [8]--
[06/04 00:06:33   1160s] ### report_initial_resource starts on Tue Jun  4 00:06:33 2024 with memory = 2395.56 (MB), peak = 2659.39 (MB)
[06/04 00:06:33   1160s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [8]--
[06/04 00:06:33   1160s] ### mark_pg_pins_accessibility starts on Tue Jun  4 00:06:33 2024 with memory = 2395.56 (MB), peak = 2659.39 (MB)
[06/04 00:06:33   1160s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [8]--
[06/04 00:06:33   1160s] ### set_net_region starts on Tue Jun  4 00:06:33 2024 with memory = 2395.57 (MB), peak = 2659.39 (MB)
[06/04 00:06:33   1160s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [8]--
[06/04 00:06:33   1160s] #
[06/04 00:06:33   1160s] #Global routing data preparation is done on Tue Jun  4 00:06:33 2024
[06/04 00:06:33   1160s] #
[06/04 00:06:33   1160s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2395.27 (MB), peak = 2659.39 (MB)
[06/04 00:06:33   1160s] #
[06/04 00:06:33   1160s] ### prepare_level starts on Tue Jun  4 00:06:33 2024 with memory = 2395.28 (MB), peak = 2659.39 (MB)
[06/04 00:06:33   1160s] ### init level 1 starts on Tue Jun  4 00:06:33 2024 with memory = 2395.30 (MB), peak = 2659.39 (MB)
[06/04 00:06:33   1160s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [8]--
[06/04 00:06:33   1160s] ### Level 1 hgrid = 161 X 161
[06/04 00:06:33   1160s] ### prepare_level_flow starts on Tue Jun  4 00:06:33 2024 with memory = 2395.34 (MB), peak = 2659.39 (MB)
[06/04 00:06:33   1160s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [8]--
[06/04 00:06:33   1160s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [8]--
[06/04 00:06:33   1160s] #
[06/04 00:06:33   1160s] #Global routing initialization is done on Tue Jun  4 00:06:33 2024
[06/04 00:06:33   1160s] #
[06/04 00:06:33   1160s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2395.34 (MB), peak = 2659.39 (MB)
[06/04 00:06:33   1160s] #
[06/04 00:06:33   1160s] #Skip 1/2 round for no nets in the round...
[06/04 00:06:33   1160s] #Route nets in 2/2 round...
[06/04 00:06:33   1160s] #start global routing iteration 1...
[06/04 00:06:33   1160s] ### init_flow_edge starts on Tue Jun  4 00:06:33 2024 with memory = 2395.39 (MB), peak = 2659.39 (MB)
[06/04 00:06:33   1160s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.65 [8]--
[06/04 00:06:33   1160s] ### cal_flow starts on Tue Jun  4 00:06:33 2024 with memory = 2395.70 (MB), peak = 2659.39 (MB)
[06/04 00:06:33   1160s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [8]--
[06/04 00:06:33   1160s] ### routing at level 1 (topmost level) iter 0
[06/04 00:06:37   1163s] ### measure_qor starts on Tue Jun  4 00:06:37 2024 with memory = 2430.49 (MB), peak = 2659.39 (MB)
[06/04 00:06:37   1163s] ### measure_congestion starts on Tue Jun  4 00:06:37 2024 with memory = 2430.49 (MB), peak = 2659.39 (MB)
[06/04 00:06:37   1163s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.00 [8]--
[06/04 00:06:37   1163s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --3.38 [8]--
[06/04 00:06:37   1163s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2422.65 (MB), peak = 2659.39 (MB)
[06/04 00:06:37   1163s] #
[06/04 00:06:37   1163s] #start global routing iteration 2...
[06/04 00:06:37   1163s] ### routing at level 1 (topmost level) iter 1
[06/04 00:06:38   1165s] ### measure_qor starts on Tue Jun  4 00:06:38 2024 with memory = 2429.20 (MB), peak = 2659.39 (MB)
[06/04 00:06:38   1165s] ### measure_congestion starts on Tue Jun  4 00:06:38 2024 with memory = 2429.20 (MB), peak = 2659.39 (MB)
[06/04 00:06:38   1165s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.00 [8]--
[06/04 00:06:38   1165s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --3.23 [8]--
[06/04 00:06:38   1165s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2426.94 (MB), peak = 2659.39 (MB)
[06/04 00:06:38   1165s] #
[06/04 00:06:38   1165s] ### route_end starts on Tue Jun  4 00:06:38 2024 with memory = 2426.94 (MB), peak = 2659.39 (MB)
[06/04 00:06:38   1165s] #
[06/04 00:06:38   1165s] #Total number of trivial nets (e.g. < 2 pins) = 209 (skipped).
[06/04 00:06:38   1165s] #Total number of routable nets = 14077.
[06/04 00:06:38   1165s] #Total number of nets in the design = 14286.
[06/04 00:06:38   1165s] #
[06/04 00:06:38   1165s] #14077 routable nets have routed wires.
[06/04 00:06:38   1165s] #17 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/04 00:06:38   1165s] #57 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/04 00:06:38   1165s] #
[06/04 00:06:38   1165s] #Routed nets constraints summary:
[06/04 00:06:38   1165s] #------------------------------------------------
[06/04 00:06:38   1165s] #        Rules   Pref Extra Space   Unconstrained  
[06/04 00:06:38   1165s] #------------------------------------------------
[06/04 00:06:38   1165s] #      Default                 17           14003  
[06/04 00:06:38   1165s] #------------------------------------------------
[06/04 00:06:38   1165s] #        Total                 17           14003  
[06/04 00:06:38   1165s] #------------------------------------------------
[06/04 00:06:38   1165s] #
[06/04 00:06:38   1165s] #Routing constraints summary of the whole design:
[06/04 00:06:38   1165s] #------------------------------------------------
[06/04 00:06:38   1165s] #        Rules   Pref Extra Space   Unconstrained  
[06/04 00:06:38   1165s] #------------------------------------------------
[06/04 00:06:38   1165s] #      Default                 74           14003  
[06/04 00:06:38   1165s] #------------------------------------------------
[06/04 00:06:38   1165s] #        Total                 74           14003  
[06/04 00:06:38   1165s] #------------------------------------------------
[06/04 00:06:38   1165s] #
[06/04 00:06:38   1165s] ### adjust_flow_per_partial_route_obs starts on Tue Jun  4 00:06:38 2024 with memory = 2427.09 (MB), peak = 2659.39 (MB)
[06/04 00:06:38   1165s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.03 [8]--
[06/04 00:06:38   1165s] ### cal_base_flow starts on Tue Jun  4 00:06:38 2024 with memory = 2427.09 (MB), peak = 2659.39 (MB)
[06/04 00:06:38   1165s] ### init_flow_edge starts on Tue Jun  4 00:06:38 2024 with memory = 2427.09 (MB), peak = 2659.39 (MB)
[06/04 00:06:38   1165s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.34 [8]--
[06/04 00:06:38   1165s] ### cal_flow starts on Tue Jun  4 00:06:38 2024 with memory = 2427.09 (MB), peak = 2659.39 (MB)
[06/04 00:06:39   1165s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.00 [8]--
[06/04 00:06:39   1165s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.04 [8]--
[06/04 00:06:39   1165s] ### report_overcon starts on Tue Jun  4 00:06:39 2024 with memory = 2427.10 (MB), peak = 2659.39 (MB)
[06/04 00:06:39   1165s] #
[06/04 00:06:39   1165s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/04 00:06:39   1165s] #
[06/04 00:06:39   1165s] #                 OverCon       OverCon          
[06/04 00:06:39   1165s] #                  #Gcell        #Gcell    %Gcell
[06/04 00:06:39   1165s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[06/04 00:06:39   1165s] #  ------------------------------------------------------------
[06/04 00:06:39   1165s] #  metal1        0(0.00%)      0(0.00%)   (0.00%)     0.39  
[06/04 00:06:39   1165s] #  metal2        6(0.04%)      2(0.01%)   (0.05%)     0.32  
[06/04 00:06:39   1165s] #  metal3        0(0.00%)      0(0.00%)   (0.00%)     0.18  
[06/04 00:06:39   1165s] #  metal4        0(0.00%)      0(0.00%)   (0.00%)     0.07  
[06/04 00:06:39   1165s] #  metal5        0(0.00%)      0(0.00%)   (0.00%)     0.03  
[06/04 00:06:39   1165s] #  metal6        0(0.00%)      0(0.00%)   (0.00%)     0.00  
[06/04 00:06:39   1165s] #  ------------------------------------------------------------
[06/04 00:06:39   1165s] #     Total      6(0.01%)      2(0.00%)   (0.01%)
[06/04 00:06:39   1165s] #
[06/04 00:06:39   1165s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[06/04 00:06:39   1165s] #  Overflow after GR: 0.00% H + 0.01% V
[06/04 00:06:39   1165s] #
[06/04 00:06:39   1165s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --0.94 [8]--
[06/04 00:06:39   1165s] ### cal_base_flow starts on Tue Jun  4 00:06:39 2024 with memory = 2427.12 (MB), peak = 2659.39 (MB)
[06/04 00:06:39   1165s] ### init_flow_edge starts on Tue Jun  4 00:06:39 2024 with memory = 2427.12 (MB), peak = 2659.39 (MB)
[06/04 00:06:39   1165s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.60 [8]--
[06/04 00:06:39   1165s] ### cal_flow starts on Tue Jun  4 00:06:39 2024 with memory = 2427.12 (MB), peak = 2659.39 (MB)
[06/04 00:06:39   1165s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.00 [8]--
[06/04 00:06:39   1165s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.04 [8]--
[06/04 00:06:39   1165s] ### generate_cong_map_content starts on Tue Jun  4 00:06:39 2024 with memory = 2427.12 (MB), peak = 2659.39 (MB)
[06/04 00:06:39   1165s] ### Sync with Inovus CongMap starts on Tue Jun  4 00:06:39 2024 with memory = 2427.47 (MB), peak = 2659.39 (MB)
[06/04 00:06:39   1165s] #Hotspot report including placement blocked areas
[06/04 00:06:39   1165s] OPERPROF: Starting HotSpotCal at level 1, MEM:4031.4M, EPOCH TIME: 1717430799.076320
[06/04 00:06:39   1165s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/04 00:06:39   1165s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[06/04 00:06:39   1165s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/04 00:06:39   1165s] [hotspot] |   metal1(H)    |              0.00 |              0.00 |   (none)                            |
[06/04 00:06:39   1165s] [hotspot] |   metal2(V)    |             88.00 |            176.00 |   161.27   221.75   201.59  1108.79 |
[06/04 00:06:39   1165s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[06/04 00:06:39   1165s] [hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[06/04 00:06:39   1165s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[06/04 00:06:39   1165s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[06/04 00:06:39   1165s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/04 00:06:39   1165s] [hotspot] |      worst     | (metal2)    88.00 | (metal2)   176.00 |                                     |
[06/04 00:06:39   1165s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/04 00:06:39   1165s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[06/04 00:06:39   1165s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/04 00:06:39   1165s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/04 00:06:39   1165s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[06/04 00:06:39   1165s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/04 00:06:39   1165s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.110, REAL:0.051, MEM:4031.4M, EPOCH TIME: 1717430799.127639
[06/04 00:06:39   1165s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --2.10 [8]--
[06/04 00:06:39   1165s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --2.11 [8]--
[06/04 00:06:39   1165s] ### update starts on Tue Jun  4 00:06:39 2024 with memory = 2426.56 (MB), peak = 2659.39 (MB)
[06/04 00:06:39   1165s] #Complete Global Routing.
[06/04 00:06:39   1165s] #Total number of nets with non-default rule or having extra spacing = 75
[06/04 00:06:39   1165s] #Total wire length = 392518 um.
[06/04 00:06:39   1165s] #Total half perimeter of net bounding box = 396774 um.
[06/04 00:06:39   1165s] #Total wire length on LAYER metal1 = 2747 um.
[06/04 00:06:39   1165s] #Total wire length on LAYER metal2 = 151653 um.
[06/04 00:06:39   1165s] #Total wire length on LAYER metal3 = 175079 um.
[06/04 00:06:39   1165s] #Total wire length on LAYER metal4 = 51598 um.
[06/04 00:06:39   1165s] #Total wire length on LAYER metal5 = 11442 um.
[06/04 00:06:39   1165s] #Total wire length on LAYER metal6 = 0 um.
[06/04 00:06:39   1165s] #Total number of vias = 69530
[06/04 00:06:39   1165s] #Up-Via Summary (total 69530):
[06/04 00:06:39   1165s] #           
[06/04 00:06:39   1165s] #-----------------------
[06/04 00:06:39   1165s] # metal1          42002
[06/04 00:06:39   1165s] # metal2          23871
[06/04 00:06:39   1165s] # metal3           3499
[06/04 00:06:39   1165s] # metal4            158
[06/04 00:06:39   1165s] #-----------------------
[06/04 00:06:39   1165s] #                 69530 
[06/04 00:06:39   1165s] #
[06/04 00:06:39   1165s] #Total number of involved regular nets 2545
[06/04 00:06:39   1165s] #Maximum src to sink distance  1884.9
[06/04 00:06:39   1165s] #Average of max src_to_sink distance  67.1
[06/04 00:06:39   1165s] #Average of ave src_to_sink distance  48.8
[06/04 00:06:39   1165s] #Total number of involved priority nets 17
[06/04 00:06:39   1165s] #Maximum src to sink distance for priority net 253.1
[06/04 00:06:39   1165s] #Average of max src_to_sink distance for priority net 185.4
[06/04 00:06:39   1165s] #Average of ave src_to_sink distance for priority net 98.8
[06/04 00:06:39   1165s] ### update cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --2.50 [8]--
[06/04 00:06:39   1165s] ### report_overcon starts on Tue Jun  4 00:06:39 2024 with memory = 2430.36 (MB), peak = 2659.39 (MB)
[06/04 00:06:39   1165s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.00 [8]--
[06/04 00:06:39   1165s] ### report_overcon starts on Tue Jun  4 00:06:39 2024 with memory = 2430.36 (MB), peak = 2659.39 (MB)
[06/04 00:06:39   1165s] #Max overcon = 2 tracks.
[06/04 00:06:39   1165s] #Total overcon = 0.01%.
[06/04 00:06:39   1165s] #Worst layer Gcell overcon rate = 0.00%.
[06/04 00:06:39   1165s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --0.99 [8]--
[06/04 00:06:39   1165s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.43 [8]--
[06/04 00:06:39   1165s] ### global_route design signature (15): route=1194419654 net_attr=1884212308
[06/04 00:06:39   1165s] #
[06/04 00:06:39   1165s] #Global routing statistics:
[06/04 00:06:39   1165s] #Cpu time = 00:00:06
[06/04 00:06:39   1165s] #Elapsed time = 00:00:06
[06/04 00:06:39   1165s] #Increased memory = 30.68 (MB)
[06/04 00:06:39   1165s] #Total memory = 2419.33 (MB)
[06/04 00:06:39   1165s] #Peak memory = 2659.39 (MB)
[06/04 00:06:39   1165s] #
[06/04 00:06:39   1165s] #Finished global routing on Tue Jun  4 00:06:39 2024
[06/04 00:06:39   1165s] #
[06/04 00:06:39   1165s] #
[06/04 00:06:39   1165s] ### Time Record (Global Routing) is uninstalled.
[06/04 00:06:39   1165s] ### Time Record (Data Preparation) is installed.
[06/04 00:06:39   1166s] ### Time Record (Data Preparation) is uninstalled.
[06/04 00:06:39   1166s] ### track-assign external-init starts on Tue Jun  4 00:06:39 2024 with memory = 2416.60 (MB), peak = 2659.39 (MB)
[06/04 00:06:39   1166s] ### Time Record (Track Assignment) is installed.
[06/04 00:06:39   1166s] ### Time Record (Track Assignment) is uninstalled.
[06/04 00:06:39   1166s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --2.18 [8]--
[06/04 00:06:39   1166s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2416.60 (MB), peak = 2659.39 (MB)
[06/04 00:06:39   1166s] ### track-assign engine-init starts on Tue Jun  4 00:06:39 2024 with memory = 2416.61 (MB), peak = 2659.39 (MB)
[06/04 00:06:39   1166s] ### Time Record (Track Assignment) is installed.
[06/04 00:06:39   1166s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.24 [8]--
[06/04 00:06:39   1166s] ### track-assign core-engine starts on Tue Jun  4 00:06:39 2024 with memory = 2416.68 (MB), peak = 2659.39 (MB)
[06/04 00:06:39   1166s] #Start Track Assignment.
[06/04 00:06:40   1167s] #Done with 13335 horizontal wires in 5 hboxes and 14188 vertical wires in 5 hboxes.
[06/04 00:06:41   1168s] #Done with 2936 horizontal wires in 5 hboxes and 3569 vertical wires in 5 hboxes.
[06/04 00:06:41   1169s] #Done with 5 horizontal wires in 5 hboxes and 5 vertical wires in 5 hboxes.
[06/04 00:06:41   1169s] #
[06/04 00:06:41   1169s] #Track assignment summary:
[06/04 00:06:41   1169s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[06/04 00:06:41   1169s] #------------------------------------------------------------------------
[06/04 00:06:41   1169s] # metal1      2618.10 	  0.77%  	  0.00% 	  0.76%
[06/04 00:06:41   1169s] # metal2    145516.85 	  0.15%  	  0.00% 	  0.08%
[06/04 00:06:41   1169s] # metal3    149708.91 	  0.10%  	  0.00% 	  0.02%
[06/04 00:06:41   1169s] # metal4     39255.16 	  0.00%  	  0.00% 	  0.00%
[06/04 00:06:41   1169s] # metal5     11304.46 	  0.00%  	  0.00% 	  0.00%
[06/04 00:06:41   1169s] # metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[06/04 00:06:41   1169s] #------------------------------------------------------------------------
[06/04 00:06:41   1169s] # All      348403.48  	  0.11% 	  0.00% 	  0.00%
[06/04 00:06:41   1169s] #Complete Track Assignment.
[06/04 00:06:41   1169s] #Total number of nets with non-default rule or having extra spacing = 75
[06/04 00:06:41   1169s] #Total wire length = 381286 um.
[06/04 00:06:41   1169s] #Total half perimeter of net bounding box = 396774 um.
[06/04 00:06:41   1169s] #Total wire length on LAYER metal1 = 2718 um.
[06/04 00:06:41   1169s] #Total wire length on LAYER metal2 = 147492 um.
[06/04 00:06:41   1169s] #Total wire length on LAYER metal3 = 168330 um.
[06/04 00:06:41   1169s] #Total wire length on LAYER metal4 = 51319 um.
[06/04 00:06:41   1169s] #Total wire length on LAYER metal5 = 11427 um.
[06/04 00:06:41   1169s] #Total wire length on LAYER metal6 = 0 um.
[06/04 00:06:41   1169s] #Total number of vias = 69530
[06/04 00:06:41   1169s] #Up-Via Summary (total 69530):
[06/04 00:06:41   1169s] #           
[06/04 00:06:41   1169s] #-----------------------
[06/04 00:06:41   1169s] # metal1          42002
[06/04 00:06:41   1169s] # metal2          23871
[06/04 00:06:41   1169s] # metal3           3499
[06/04 00:06:41   1169s] # metal4            158
[06/04 00:06:41   1169s] #-----------------------
[06/04 00:06:41   1169s] #                 69530 
[06/04 00:06:41   1169s] #
[06/04 00:06:41   1169s] ### track_assign design signature (18): route=1166459049
[06/04 00:06:41   1169s] ### track-assign core-engine cpu:00:00:03, real:00:00:02, mem:2.4 GB, peak:2.6 GB --1.45 [8]--
[06/04 00:06:41   1169s] ### Time Record (Track Assignment) is uninstalled.
[06/04 00:06:41   1169s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2413.43 (MB), peak = 2659.39 (MB)
[06/04 00:06:41   1169s] #
[06/04 00:06:41   1169s] #Start post global route fixing for timing critical nets ...
[06/04 00:06:41   1169s] #
[06/04 00:06:41   1169s] ### update_timing_after_routing starts on Tue Jun  4 00:06:41 2024 with memory = 2413.43 (MB), peak = 2659.39 (MB)
[06/04 00:06:41   1169s] ### Time Record (Timing Data Generation) is installed.
[06/04 00:06:41   1169s] #* Updating design timing data...
[06/04 00:06:41   1169s] #Extracting RC...
[06/04 00:06:41   1169s] Un-suppress "**WARN ..." messages.
[06/04 00:06:41   1169s] #
[06/04 00:06:41   1169s] #Start tQuantus RC extraction...
[06/04 00:06:41   1169s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[06/04 00:06:41   1169s] #Extract in track assign mode
[06/04 00:06:41   1169s] #Start building rc corner(s)...
[06/04 00:06:41   1169s] #Number of RC Corner = 2
[06/04 00:06:41   1169s] #Corner RC_best /home/raid7_2/user12/r2945050/ICDLab/APR/FireIce/icecaps.tch 25.000000 (real) 
[06/04 00:06:41   1169s] #Corner RC_worst /home/raid7_2/user12/r2945050/ICDLab/APR/FireIce/icecaps.tch 25.000000 (real) 
[06/04 00:06:41   1169s] #ME1_C -> metal1 (1)
[06/04 00:06:41   1169s] #ME2_C -> metal2 (2)
[06/04 00:06:41   1169s] #ME3_C -> metal3 (3)
[06/04 00:06:41   1169s] #ME4_C -> metal4 (4)
[06/04 00:06:41   1169s] #ME5_C -> metal5 (5)
[06/04 00:06:41   1169s] #ME6_C -> metal6 (6)
[06/04 00:06:41   1169s] #SADV_On
[06/04 00:06:41   1169s] # Corner(s) : 
[06/04 00:06:41   1169s] #RC_best [25.00] 
[06/04 00:06:41   1169s] #RC_worst [25.00]
[06/04 00:06:42   1170s] # Corner id: 0
[06/04 00:06:42   1170s] # Layout Scale: 1.000000
[06/04 00:06:42   1170s] # Has Metal Fill model: yes
[06/04 00:06:42   1170s] # Temperature was set
[06/04 00:06:42   1170s] # Temperature : 25.000000
[06/04 00:06:42   1170s] # Ref. Temp   : 25.000000
[06/04 00:06:42   1170s] # Corner id: 1
[06/04 00:06:42   1170s] # Layout Scale: 1.000000
[06/04 00:06:42   1170s] # Has Metal Fill model: yes
[06/04 00:06:42   1170s] # Temperature was set
[06/04 00:06:42   1170s] # Temperature : 25.000000
[06/04 00:06:42   1170s] # Ref. Temp   : 25.000000
[06/04 00:06:42   1170s] #SADV_Off
[06/04 00:06:42   1170s] #total pattern=56 [6, 147]
[06/04 00:06:42   1170s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[06/04 00:06:42   1170s] #found CAPMODEL /home/raid7_2/user12/r2945050/ICDLab/APR/FireIce/icecaps.tch
[06/04 00:06:42   1170s] #found RESMODEL /home/raid7_2/user12/r2945050/ICDLab/APR/FireIce/icecaps.tch 25.000000 
[06/04 00:06:42   1170s] #number model r/c [1,1] [6,147] read
[06/04 00:06:42   1170s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2418.02 (MB), peak = 2659.39 (MB)
[06/04 00:06:44   1171s] #Finish check_net_pin_list step Enter extract
[06/04 00:06:44   1171s] #Start init net ripin tree building
[06/04 00:06:44   1171s] #Finish init net ripin tree building
[06/04 00:06:44   1171s] #Cpu time = 00:00:00
[06/04 00:06:44   1171s] #Elapsed time = 00:00:00
[06/04 00:06:44   1171s] #Increased memory = 0.08 (MB)
[06/04 00:06:44   1171s] #Total memory = 2426.57 (MB)
[06/04 00:06:44   1171s] #Peak memory = 2659.39 (MB)
[06/04 00:06:44   1171s] #Using multithreading with 8 threads.
[06/04 00:06:44   1171s] #begin processing metal fill model file
[06/04 00:06:44   1171s] #end processing metal fill model file
[06/04 00:06:44   1171s] ### track-assign external-init starts on Tue Jun  4 00:06:44 2024 with memory = 2426.58 (MB), peak = 2659.39 (MB)
[06/04 00:06:44   1171s] ### Time Record (Track Assignment) is installed.
[06/04 00:06:44   1171s] ### Time Record (Track Assignment) is uninstalled.
[06/04 00:06:44   1171s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --2.38 [8]--
[06/04 00:06:44   1171s] ### track-assign engine-init starts on Tue Jun  4 00:06:44 2024 with memory = 2426.68 (MB), peak = 2659.39 (MB)
[06/04 00:06:44   1171s] ### Time Record (Track Assignment) is installed.
[06/04 00:06:44   1171s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.21 [8]--
[06/04 00:06:44   1171s] #
[06/04 00:06:44   1171s] #Start Post Track Assignment Wire Spread.
[06/04 00:06:44   1172s] #Done with 2240 horizontal wires in 5 hboxes and 2539 vertical wires in 5 hboxes.
[06/04 00:06:44   1172s] #Complete Post Track Assignment Wire Spread.
[06/04 00:06:44   1172s] #
[06/04 00:06:44   1172s] ### Time Record (Track Assignment) is uninstalled.
[06/04 00:06:44   1172s] #Length limit = 200 pitches
[06/04 00:06:44   1172s] #opt mode = 2
[06/04 00:06:44   1172s] #Finish check_net_pin_list step Fix net pin list
[06/04 00:06:44   1172s] #Start generate extraction boxes.
[06/04 00:06:44   1172s] #
[06/04 00:06:44   1172s] #Extract using 30 x 30 Hboxes
[06/04 00:06:44   1172s] #7x7 initial hboxes
[06/04 00:06:44   1172s] #Use area based hbox pruning.
[06/04 00:06:44   1172s] #0/0 hboxes pruned.
[06/04 00:06:44   1172s] #Complete generating extraction boxes.
[06/04 00:06:44   1172s] #Extract 25 hboxes with 8 threads on machine with  Xeon 2.40GHz 15360KB Cache 24CPU...
[06/04 00:06:44   1172s] #Process 0 special clock nets for rc extraction
[06/04 00:06:45   1173s] #Total 14077 nets were built. 261 nodes added to break long wires. 0 net(s) have incomplete routes.
[06/04 00:06:46   1180s] #Run Statistics for Extraction:
[06/04 00:06:46   1180s] #   Cpu time = 00:00:08, elapsed time = 00:00:02 .
[06/04 00:06:46   1180s] #   Increased memory =   182.95 (MB), total memory =  2609.00 (MB), peak memory =  2659.39 (MB)
[06/04 00:06:46   1180s] #
[06/04 00:06:46   1180s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[06/04 00:06:47   1181s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2482.32 (MB), peak = 2659.39 (MB)
[06/04 00:06:47   1181s] #RC Statistics: 0 Res, 30453 Ground Cap, 0 XCap (Edge to Edge)
[06/04 00:06:47   1181s] #Register nets and terms for rcdb /tmp/innovus_temp_31065_cad16_r2945050_pefYA5/nr31065_HykUlb.rcdb.d
[06/04 00:06:47   1181s] #Finish registering nets and terms for rcdb.
[06/04 00:06:47   1181s] #Start writing RC data.
[06/04 00:06:47   1182s] #Finish writing RC data
[06/04 00:06:47   1182s] #Finish writing rcdb with 75145 nodes, 61068 edges, and 0 xcaps
[06/04 00:06:47   1182s] #261 inserted nodes are removed
[06/04 00:06:47   1182s] ### track-assign external-init starts on Tue Jun  4 00:06:47 2024 with memory = 2486.52 (MB), peak = 2659.39 (MB)
[06/04 00:06:47   1182s] ### Time Record (Track Assignment) is installed.
[06/04 00:06:47   1182s] ### Time Record (Track Assignment) is uninstalled.
[06/04 00:06:47   1182s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --2.22 [8]--
[06/04 00:06:47   1182s] ### track-assign engine-init starts on Tue Jun  4 00:06:47 2024 with memory = 2486.52 (MB), peak = 2659.39 (MB)
[06/04 00:06:47   1182s] ### Time Record (Track Assignment) is installed.
[06/04 00:06:47   1182s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.22 [8]--
[06/04 00:06:47   1182s] #Remove Post Track Assignment Wire Spread
[06/04 00:06:47   1182s] ### Time Record (Track Assignment) is uninstalled.
[06/04 00:06:47   1182s] Restoring parasitic data from file '/tmp/innovus_temp_31065_cad16_r2945050_pefYA5/nr31065_HykUlb.rcdb.d' ...
[06/04 00:06:47   1182s] Opening parasitic data file '/tmp/innovus_temp_31065_cad16_r2945050_pefYA5/nr31065_HykUlb.rcdb.d' for reading (mem: 4136.422M)
[06/04 00:06:47   1182s] Reading RCDB with compressed RC data.
[06/04 00:06:47   1182s] Opening parasitic data file '/tmp/innovus_temp_31065_cad16_r2945050_pefYA5/nr31065_HykUlb.rcdb.d' for content verification (mem: 4136.422M)
[06/04 00:06:47   1182s] Reading RCDB with compressed RC data.
[06/04 00:06:47   1182s] Closing parasitic data file '/tmp/innovus_temp_31065_cad16_r2945050_pefYA5/nr31065_HykUlb.rcdb.d': 0 access done (mem: 4136.422M)
[06/04 00:06:47   1182s] Closing parasitic data file '/tmp/innovus_temp_31065_cad16_r2945050_pefYA5/nr31065_HykUlb.rcdb.d': 0 access done (mem: 4136.422M)
[06/04 00:06:47   1182s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4136.422M)
[06/04 00:06:47   1182s] Following multi-corner parasitics specified:
[06/04 00:06:47   1182s] 	/tmp/innovus_temp_31065_cad16_r2945050_pefYA5/nr31065_HykUlb.rcdb.d (rcdb)
[06/04 00:06:47   1182s] Opening parasitic data file '/tmp/innovus_temp_31065_cad16_r2945050_pefYA5/nr31065_HykUlb.rcdb.d' for reading (mem: 4136.422M)
[06/04 00:06:47   1182s] Reading RCDB with compressed RC data.
[06/04 00:06:47   1182s] 		Cell CHIP has rcdb /tmp/innovus_temp_31065_cad16_r2945050_pefYA5/nr31065_HykUlb.rcdb.d specified
[06/04 00:06:47   1182s] Cell CHIP, hinst 
[06/04 00:06:47   1182s] processing rcdb (/tmp/innovus_temp_31065_cad16_r2945050_pefYA5/nr31065_HykUlb.rcdb.d) for hinst (top) of cell (CHIP);
[06/04 00:06:47   1182s] Closing parasitic data file '/tmp/innovus_temp_31065_cad16_r2945050_pefYA5/nr31065_HykUlb.rcdb.d': 0 access done (mem: 4168.438M)
[06/04 00:06:47   1182s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4108.422M)
[06/04 00:06:47   1182s] Opening parasitic data file '/tmp/innovus_temp_31065_cad16_r2945050_pefYA5/CHIP_31065_KmoTPh.rcdb.d/CHIP.rcdb.d' for reading (mem: 4108.422M)
[06/04 00:06:47   1182s] Reading RCDB with compressed RC data.
[06/04 00:06:48   1183s] Closing parasitic data file '/tmp/innovus_temp_31065_cad16_r2945050_pefYA5/CHIP_31065_KmoTPh.rcdb.d/CHIP.rcdb.d': 0 access done (mem: 4108.422M)
[06/04 00:06:48   1183s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=4108.422M)
[06/04 00:06:48   1183s] Done read_parasitics... (cpu: 0:00:01.0 real: 0:00:01.0 mem: 4108.422M)
[06/04 00:06:48   1183s] #
[06/04 00:06:48   1183s] #Restore RCDB.
[06/04 00:06:48   1183s] ### track-assign external-init starts on Tue Jun  4 00:06:48 2024 with memory = 2484.07 (MB), peak = 2659.39 (MB)
[06/04 00:06:48   1183s] ### Time Record (Track Assignment) is installed.
[06/04 00:06:48   1183s] ### Time Record (Track Assignment) is uninstalled.
[06/04 00:06:48   1183s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --2.42 [8]--
[06/04 00:06:48   1183s] ### track-assign engine-init starts on Tue Jun  4 00:06:48 2024 with memory = 2484.09 (MB), peak = 2659.39 (MB)
[06/04 00:06:48   1183s] ### Time Record (Track Assignment) is installed.
[06/04 00:06:48   1183s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.22 [8]--
[06/04 00:06:48   1183s] #Remove Post Track Assignment Wire Spread
[06/04 00:06:48   1183s] ### Time Record (Track Assignment) is uninstalled.
[06/04 00:06:48   1183s] #
[06/04 00:06:48   1183s] #Complete tQuantus RC extraction.
[06/04 00:06:48   1183s] #Cpu time = 00:00:14
[06/04 00:06:48   1183s] #Elapsed time = 00:00:07
[06/04 00:06:48   1183s] #Increased memory = 53.86 (MB)
[06/04 00:06:48   1183s] #Total memory = 2467.29 (MB)
[06/04 00:06:48   1183s] #Peak memory = 2659.39 (MB)
[06/04 00:06:48   1183s] #
[06/04 00:06:48   1183s] Un-suppress "**WARN ..." messages.
[06/04 00:06:48   1183s] #RC Extraction Completed...
[06/04 00:06:48   1183s] ### update_timing starts on Tue Jun  4 00:06:48 2024 with memory = 2467.29 (MB), peak = 2659.39 (MB)
[06/04 00:06:48   1183s] AAE_INFO: switching -siAware from false to true ...
[06/04 00:06:49   1183s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[06/04 00:06:49   1183s] ### generate_timing_data starts on Tue Jun  4 00:06:49 2024 with memory = 2449.29 (MB), peak = 2659.39 (MB)
[06/04 00:06:49   1183s] #Reporting timing...
[06/04 00:06:49   1183s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[06/04 00:06:49   1185s] ### report_timing starts on Tue Jun  4 00:06:49 2024 with memory = 2458.80 (MB), peak = 2659.39 (MB)
[06/04 00:06:52   1200s] ### report_timing cpu:00:00:15, real:00:00:03, mem:2.4 GB, peak:2.6 GB --4.59 [8]--
[06/04 00:06:52   1200s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 4.000 (ns)
[06/04 00:06:52   1200s] #Stage 1: cpu time = 00:00:17, elapsed time = 00:00:04, memory = 2473.54 (MB), peak = 2659.39 (MB)
[06/04 00:06:52   1200s] #Library Standard Delay: 53.90ps
[06/04 00:06:52   1200s] #Slack threshold: 0.00ps
[06/04 00:06:52   1200s] ### generate_net_cdm_timing starts on Tue Jun  4 00:06:52 2024 with memory = 2473.54 (MB), peak = 2659.39 (MB)
[06/04 00:06:53   1201s] ### generate_net_cdm_timing cpu:00:00:01, real:00:00:00, mem:2.4 GB, peak:2.6 GB --2.25 [8]--
[06/04 00:06:53   1201s] #*** Analyzed 0 timing critical paths, and collected 0.
[06/04 00:06:53   1201s] #Stage 2: cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2474.47 (MB), peak = 2659.39 (MB)
[06/04 00:06:53   1201s] ### Use bna from skp: 0
[06/04 00:06:53   1201s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2475.11 (MB), peak = 2659.39 (MB)
[06/04 00:06:53   1201s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[06/04 00:06:55   1203s] Worst slack reported in the design = 2.704156 (late)
[06/04 00:06:55   1203s] *** writeDesignTiming (0:00:01.7) ***
[06/04 00:06:55   1203s] #Stage 4: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2472.13 (MB), peak = 2659.39 (MB)
[06/04 00:06:55   1203s] Un-suppress "**WARN ..." messages.
[06/04 00:06:55   1203s] ### generate_timing_data cpu:00:00:20, real:00:00:06, mem:2.4 GB, peak:2.6 GB --3.14 [8]--
[06/04 00:06:55   1205s] #Number of victim nets: 0
[06/04 00:06:55   1205s] #Number of aggressor nets: 0
[06/04 00:06:55   1205s] #Number of weak nets: 0
[06/04 00:06:55   1205s] #Number of critical nets: 0
[06/04 00:06:55   1205s] #	level 1 [   0.0, -1000.0]: 0 nets
[06/04 00:06:55   1205s] #	level 2 [   0.0, -1000.0]: 0 nets
[06/04 00:06:55   1205s] #	level 3 [   0.0, -1000.0]: 0 nets
[06/04 00:06:55   1205s] #Total number of nets: 14077
[06/04 00:06:55   1205s] ### update_timing cpu:00:00:22, real:00:00:07, mem:2.4 GB, peak:2.6 GB --3.10 [8]--
[06/04 00:06:55   1205s] ### Time Record (Timing Data Generation) is uninstalled.
[06/04 00:06:55   1205s] ### update_timing_after_routing cpu:00:00:36, real:00:00:14, mem:2.4 GB, peak:2.6 GB --2.51 [8]--
[06/04 00:06:55   1205s] #Total number of significant detoured timing critical nets is 0
[06/04 00:06:55   1205s] #Total number of selected detoured timing critical nets is 0
[06/04 00:06:55   1205s] #
[06/04 00:06:55   1205s] #----------------------------------------------------
[06/04 00:06:55   1205s] # Summary of active signal nets routing constraints
[06/04 00:06:55   1205s] #+--------------------------+-----------+
[06/04 00:06:55   1205s] #+--------------------------+-----------+
[06/04 00:06:55   1205s] #
[06/04 00:06:55   1205s] #----------------------------------------------------
[06/04 00:06:55   1205s] ### run_free_timing_graph starts on Tue Jun  4 00:06:55 2024 with memory = 2480.47 (MB), peak = 2659.39 (MB)
[06/04 00:06:55   1205s] ### Time Record (Timing Data Generation) is installed.
[06/04 00:06:57   1206s] ### Time Record (Timing Data Generation) is uninstalled.
[06/04 00:06:57   1206s] ### run_free_timing_graph cpu:00:00:01, real:00:00:01, mem:2.4 GB, peak:2.6 GB --0.95 [8]--
[06/04 00:06:57   1206s] ### run_build_timing_graph starts on Tue Jun  4 00:06:57 2024 with memory = 2495.29 (MB), peak = 2659.39 (MB)
[06/04 00:06:57   1206s] ### Time Record (Timing Data Generation) is installed.
[06/04 00:06:57   1207s] Current (total cpu=0:20:07, real=0:16:37, peak res=2659.4M, current mem=2234.7M)
[06/04 00:06:57   1207s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2245.6M, current mem=2245.6M)
[06/04 00:06:57   1207s] Current (total cpu=0:20:07, real=0:16:37, peak res=2659.4M, current mem=2245.6M)
[06/04 00:06:57   1207s] Current (total cpu=0:20:07, real=0:16:37, peak res=2659.4M, current mem=2245.6M)
[06/04 00:06:57   1207s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2245.9M, current mem=2245.9M)
[06/04 00:06:57   1207s] Current (total cpu=0:20:08, real=0:16:37, peak res=2659.4M, current mem=2245.9M)
[06/04 00:06:57   1207s] ### Time Record (Timing Data Generation) is uninstalled.
[06/04 00:06:57   1207s] ### run_build_timing_graph cpu:00:00:01, real:00:00:01, mem:2.2 GB, peak:2.6 GB --1.00 [8]--
[06/04 00:06:57   1207s] ### track-assign external-init starts on Tue Jun  4 00:06:57 2024 with memory = 2246.04 (MB), peak = 2659.39 (MB)
[06/04 00:06:57   1207s] ### Time Record (Track Assignment) is installed.
[06/04 00:06:57   1207s] ### Time Record (Track Assignment) is uninstalled.
[06/04 00:06:57   1207s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB --2.45 [8]--
[06/04 00:06:57   1207s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2246.03 (MB), peak = 2659.39 (MB)
[06/04 00:06:57   1207s] #* Importing design timing data...
[06/04 00:06:58   1207s] #Number of victim nets: 0
[06/04 00:06:58   1207s] #Number of aggressor nets: 0
[06/04 00:06:58   1207s] #Number of weak nets: 0
[06/04 00:06:58   1207s] #Number of critical nets: 0
[06/04 00:06:58   1207s] #	level 1 [   0.0, -1000.0]: 0 nets
[06/04 00:06:58   1207s] #	level 2 [   0.0, -1000.0]: 0 nets
[06/04 00:06:58   1207s] #	level 3 [   0.0, -1000.0]: 0 nets
[06/04 00:06:58   1207s] #Total number of nets: 14077
[06/04 00:06:58   1207s] ### track-assign engine-init starts on Tue Jun  4 00:06:58 2024 with memory = 2246.04 (MB), peak = 2659.39 (MB)
[06/04 00:06:58   1207s] ### Time Record (Track Assignment) is installed.
[06/04 00:06:58   1207s] #
[06/04 00:06:58   1207s] #timing driven effort level: 3
[06/04 00:06:58   1207s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB --2.76 [8]--
[06/04 00:06:58   1207s] ### track-assign core-engine starts on Tue Jun  4 00:06:58 2024 with memory = 2246.47 (MB), peak = 2659.39 (MB)
[06/04 00:06:58   1207s] #Start Track Assignment With Timing Driven.
[06/04 00:06:58   1208s] #Done with 417 horizontal wires in 5 hboxes and 541 vertical wires in 5 hboxes.
[06/04 00:06:58   1209s] #Done with 69 horizontal wires in 5 hboxes and 170 vertical wires in 5 hboxes.
[06/04 00:06:59   1209s] #Done with 5 horizontal wires in 5 hboxes and 5 vertical wires in 5 hboxes.
[06/04 00:06:59   1209s] #
[06/04 00:06:59   1209s] #Track assignment summary:
[06/04 00:06:59   1209s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[06/04 00:06:59   1209s] #------------------------------------------------------------------------
[06/04 00:06:59   1209s] # metal1      2618.10 	  0.77%  	  0.00% 	  0.76%
[06/04 00:06:59   1209s] # metal2    145016.77 	  0.11%  	  0.00% 	  0.08%
[06/04 00:06:59   1209s] # metal3    149707.77 	  0.08%  	  0.00% 	  0.02%
[06/04 00:06:59   1209s] # metal4     39252.08 	  0.00%  	  0.00% 	  0.00%
[06/04 00:06:59   1209s] # metal5     11303.22 	  0.00%  	  0.00% 	  0.00%
[06/04 00:06:59   1209s] # metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[06/04 00:06:59   1209s] #------------------------------------------------------------------------
[06/04 00:06:59   1209s] # All      347897.94  	  0.09% 	  0.00% 	  0.00%
[06/04 00:06:59   1209s] #Complete Track Assignment With Timing Driven.
[06/04 00:06:59   1209s] #Total number of nets with non-default rule or having extra spacing = 75
[06/04 00:06:59   1209s] #Total wire length = 380931 um.
[06/04 00:06:59   1209s] #Total half perimeter of net bounding box = 396774 um.
[06/04 00:06:59   1209s] #Total wire length on LAYER metal1 = 2718 um.
[06/04 00:06:59   1209s] #Total wire length on LAYER metal2 = 147087 um.
[06/04 00:06:59   1209s] #Total wire length on LAYER metal3 = 168379 um.
[06/04 00:06:59   1209s] #Total wire length on LAYER metal4 = 51321 um.
[06/04 00:06:59   1209s] #Total wire length on LAYER metal5 = 11426 um.
[06/04 00:06:59   1209s] #Total wire length on LAYER metal6 = 0 um.
[06/04 00:06:59   1209s] #Total number of vias = 69530
[06/04 00:06:59   1209s] #Up-Via Summary (total 69530):
[06/04 00:06:59   1209s] #           
[06/04 00:06:59   1209s] #-----------------------
[06/04 00:06:59   1209s] # metal1          42002
[06/04 00:06:59   1209s] # metal2          23871
[06/04 00:06:59   1209s] # metal3           3499
[06/04 00:06:59   1209s] # metal4            158
[06/04 00:06:59   1209s] #-----------------------
[06/04 00:06:59   1209s] #                 69530 
[06/04 00:06:59   1209s] #
[06/04 00:06:59   1209s] ### track-assign core-engine cpu:00:00:02, real:00:00:01, mem:2.2 GB, peak:2.6 GB --1.47 [8]--
[06/04 00:06:59   1209s] ### Time Record (Track Assignment) is uninstalled.
[06/04 00:06:59   1209s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2248.10 (MB), peak = 2659.39 (MB)
[06/04 00:06:59   1209s] #
[06/04 00:06:59   1209s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/04 00:06:59   1209s] #Cpu time = 00:00:56
[06/04 00:06:59   1209s] #Elapsed time = 00:00:28
[06/04 00:06:59   1209s] #Increased memory = -126.58 (MB)
[06/04 00:06:59   1209s] #Total memory = 2248.11 (MB)
[06/04 00:06:59   1209s] #Peak memory = 2659.39 (MB)
[06/04 00:06:59   1209s] #Using superthreading with total 8 threads.
[06/04 00:06:59   1209s] ### Time Record (Detail Routing) is installed.
[06/04 00:06:59   1209s] #
[06/04 00:06:59   1209s] #Server cad16.ee.ntu.edu.tw is up on port 49697 ...
[06/04 00:06:59   1209s] #
[06/04 00:06:59   1209s] ### Launching client 1 using command:
[06/04 00:06:59   1209s] ### nanoroute -batch -log client_log/cad16.ee.ntu.edu.tw_31065.client_1.log1 -server cad16.ee.ntu.edu.tw 49697 8 1717431075 droute 
[06/04 00:06:59   1209s] #Start reading timing information from file .timing_file_31065.tif.gz ...
[06/04 00:06:59   1210s] #Read in timing information for 27 ports, 13887 instances from timing file .timing_file_31065.tif.gz.
[06/04 00:07:00   1210s] ### drc_pitch = 14800 ( 14.8000 um) drc_range = 8400 (  8.4000 um) route_pitch = 14800 ( 14.8000 um) patch_pitch = 16000 ( 16.0000 um) top_route_layer = 6 top_pin_layer = 6
[06/04 00:07:00   1210s] #
[06/04 00:07:00   1210s] #Start Detail Routing..
[06/04 00:07:00   1210s] #
[06/04 00:07:00   1210s] #Start litho driven routing to prevent litho hotspot patterns.
[06/04 00:07:00   1210s] #start initial detail routing ...
[06/04 00:07:00   1210s] ### Design has 0 dirty nets, 8628 dirty-areas)
[06/04 00:07:00   1210s] ### starting 8 local threads.
[06/04 00:07:00   1211s] #    Client 1 from cad16.ee.ntu.edu.tw is connected
[06/04 00:07:00   1211s] #    Sending design data to client 1 on host cad16.
[06/04 00:07:01   1218s] ### local thread 3 exited.
[06/04 00:07:01   1218s] ### local thread 5 exited.
[06/04 00:07:01   1218s] ### local thread 4 exited.
[06/04 00:07:01   1218s] ### local thread 2 exited.
[06/04 00:07:10   1296s] #   number of violations = 16
[06/04 00:07:10   1296s] #
[06/04 00:07:10   1296s] #    By Layer and Type :
[06/04 00:07:10   1296s] #	         MetSpc    Short   Totals
[06/04 00:07:10   1296s] #	metal1        2        2        4
[06/04 00:07:10   1296s] #	metal2        2       10       12
[06/04 00:07:10   1296s] #	Totals        4       12       16
[06/04 00:07:10   1296s] #2928 out of 14190 instances (20.6%) need to be verified(marked ipoed), dirty area = 3.0%.
[06/04 00:07:10   1296s] #31.0% of the total area is being checked for drcs
[06/04 00:07:11   1308s] #31.0% of the total area was checked
[06/04 00:07:11   1308s] ### Routing stats: routing = 55.14% drc-check-only = 12.26% dirty-area = 33.62%
[06/04 00:07:11   1308s] #   number of violations = 16
[06/04 00:07:11   1308s] #
[06/04 00:07:11   1308s] #    By Layer and Type :
[06/04 00:07:11   1308s] #	         MetSpc    Short   Totals
[06/04 00:07:11   1308s] #	metal1        2        2        4
[06/04 00:07:11   1308s] #	metal2        2       10       12
[06/04 00:07:11   1308s] #	Totals        4       12       16
[06/04 00:07:11   1308s] #    client cpu time = 00:00:10, memory = 81.78 (MB)
[06/04 00:07:11   1308s] #cpu time = 00:01:40, elapsed time = 00:00:12, memory = 2287.29 (MB), peak = 2659.39 (MB)
[06/04 00:07:11   1310s] #start 1st optimization iteration ...
[06/04 00:07:12   1311s] ### Routing stats: routing = 55.14% drc-check-only = 12.26% dirty-area = 33.62%
[06/04 00:07:12   1311s] #   number of violations = 0
[06/04 00:07:12   1311s] #    client cpu time = 00:00:01, memory = 82.71 (MB)
[06/04 00:07:12   1311s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2287.17 (MB), peak = 2659.39 (MB)
[06/04 00:07:12   1311s] #Complete Detail Routing.
[06/04 00:07:12   1311s] #Total number of nets with non-default rule or having extra spacing = 75
[06/04 00:07:12   1311s] #Total wire length = 425536 um.
[06/04 00:07:12   1311s] #Total half perimeter of net bounding box = 396774 um.
[06/04 00:07:12   1311s] #Total wire length on LAYER metal1 = 24961 um.
[06/04 00:07:12   1311s] #Total wire length on LAYER metal2 = 165227 um.
[06/04 00:07:12   1311s] #Total wire length on LAYER metal3 = 155028 um.
[06/04 00:07:12   1311s] #Total wire length on LAYER metal4 = 67840 um.
[06/04 00:07:12   1311s] #Total wire length on LAYER metal5 = 12481 um.
[06/04 00:07:12   1311s] #Total wire length on LAYER metal6 = 0 um.
[06/04 00:07:12   1311s] #Total number of vias = 72706
[06/04 00:07:12   1311s] #Up-Via Summary (total 72706):
[06/04 00:07:12   1311s] #           
[06/04 00:07:12   1311s] #-----------------------
[06/04 00:07:12   1311s] # metal1          42941
[06/04 00:07:12   1311s] # metal2          24560
[06/04 00:07:12   1311s] # metal3           5013
[06/04 00:07:12   1311s] # metal4            192
[06/04 00:07:12   1311s] #-----------------------
[06/04 00:07:12   1311s] #                 72706 
[06/04 00:07:12   1311s] #
[06/04 00:07:12   1311s] #Total number of DRC violations = 0
[06/04 00:07:12   1311s] ### Time Record (Detail Routing) is uninstalled.
[06/04 00:07:12   1311s] #Cpu time = 00:01:44
[06/04 00:07:12   1311s] #Elapsed time = 00:00:13
[06/04 00:07:12   1311s] #Increased memory = 39.06 (MB)
[06/04 00:07:12   1311s] #Total memory = 2287.17 (MB)
[06/04 00:07:12   1311s] #Peak memory = 2659.39 (MB)
[06/04 00:07:12   1311s] #detailRoute Statistics:
[06/04 00:07:12   1311s] #Cpu time = 00:01:44
[06/04 00:07:12   1311s] #Elapsed time = 00:00:13
[06/04 00:07:12   1311s] #Increased memory = 39.07 (MB)
[06/04 00:07:12   1311s] #Total memory = 2287.18 (MB)
[06/04 00:07:12   1311s] #Peak memory = 2659.39 (MB)
[06/04 00:07:12   1311s] ### global_detail_route design signature (37): route=981828987 flt_obj=0 vio=1905142130 shield_wire=1
[06/04 00:07:12   1311s] ### Time Record (DB Export) is installed.
[06/04 00:07:12   1312s] ### export design design signature (38): route=981828987 fixed_route=165055182 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=703541550 dirty_area=0 del_dirty_area=0 cell=2107668993 placement=2076161672 pin_access=1195426694 inst_pattern=1
[06/04 00:07:12   1312s] #	no debugging net set
[06/04 00:07:12   1312s] ### Time Record (DB Export) is uninstalled.
[06/04 00:07:12   1312s] ### Time Record (Post Callback) is installed.
[06/04 00:07:12   1312s] ### Time Record (Post Callback) is uninstalled.
[06/04 00:07:12   1312s] #Client cpu time = 00:01:00
[06/04 00:07:12   1312s] #Client peak memory = 339.43 (MB)
[06/04 00:07:12   1312s] #
[06/04 00:07:12   1312s] #globalDetailRoute statistics:
[06/04 00:07:12   1312s] #Cpu time = 00:03:01
[06/04 00:07:12   1312s] #Elapsed time = 00:00:53
[06/04 00:07:12   1312s] #Increased memory = -26.67 (MB)
[06/04 00:07:12   1312s] #Total memory = 2267.50 (MB)
[06/04 00:07:12   1312s] #Peak memory = 2659.39 (MB)
[06/04 00:07:12   1312s] #Number of warnings = 2
[06/04 00:07:12   1312s] #Total number of warnings = 7
[06/04 00:07:12   1312s] #Number of fails = 0
[06/04 00:07:12   1312s] #Total number of fails = 0
[06/04 00:07:12   1312s] #Complete globalDetailRoute on Tue Jun  4 00:07:12 2024
[06/04 00:07:12   1312s] #
[06/04 00:07:13   1312s] ### import design signature (39): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1195426694 inst_pattern=1
[06/04 00:07:13   1312s] ### Time Record (globalDetailRoute) is uninstalled.
[06/04 00:07:14   1313s] #***Restoring views
[06/04 00:07:14   1313s] #Default setup view is reset to av_func_mode_max.
[06/04 00:07:14   1313s] 
[06/04 00:07:14   1313s] detailRoute
[06/04 00:07:14   1313s] 
[06/04 00:07:14   1313s] #Start detailRoute on Tue Jun  4 00:07:14 2024
[06/04 00:07:14   1313s] #
[06/04 00:07:14   1313s] ### Time Record (detailRoute) is installed.
[06/04 00:07:14   1313s] ### Time Record (Pre Callback) is installed.
[06/04 00:07:14   1313s] ### Time Record (Pre Callback) is uninstalled.
[06/04 00:07:14   1313s] ### Time Record (DB Import) is installed.
[06/04 00:07:14   1313s] ### Time Record (Timing Data Generation) is installed.
[06/04 00:07:14   1313s] ### Time Record (Timing Data Generation) is uninstalled.
[06/04 00:07:14   1313s] 
[06/04 00:07:14   1313s] Trim Metal Layers:
[06/04 00:07:14   1313s] LayerId::1 widthSet size::4
[06/04 00:07:14   1313s] LayerId::2 widthSet size::4
[06/04 00:07:14   1313s] LayerId::3 widthSet size::4
[06/04 00:07:14   1313s] LayerId::4 widthSet size::4
[06/04 00:07:14   1313s] LayerId::5 widthSet size::4
[06/04 00:07:14   1313s] LayerId::6 widthSet size::2
[06/04 00:07:14   1313s] Updating RC grid for preRoute extraction ...
[06/04 00:07:14   1313s] eee: pegSigSF::1.070000
[06/04 00:07:14   1313s] Initializing multi-corner capacitance tables ... 
[06/04 00:07:14   1313s] Initializing multi-corner resistance tables ...
[06/04 00:07:14   1313s] eee: l::1 avDens::0.114562 usedTrk::4285.286111 availTrk::37405.702776 sigTrk::4285.286111
[06/04 00:07:14   1313s] eee: l::2 avDens::0.119285 usedTrk::3278.321238 availTrk::27483.089230 sigTrk::3278.321238
[06/04 00:07:14   1313s] eee: l::3 avDens::0.103566 usedTrk::3075.947223 availTrk::29700.360398 sigTrk::3075.947223
[06/04 00:07:14   1313s] eee: l::4 avDens::0.098339 usedTrk::2771.929369 availTrk::28187.572340 sigTrk::2771.929369
[06/04 00:07:14   1313s] eee: l::5 avDens::0.106134 usedTrk::1567.161308 availTrk::14765.920810 sigTrk::1567.161308
[06/04 00:07:14   1313s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/04 00:07:14   1313s] {RT RC_worst 0 6 6 {5 0} 1}
[06/04 00:07:14   1313s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.249325 ; uaWl: 1.000000 ; uaWlH: 0.173023 ; aWlH: 0.000000 ; Pmax: 0.828300 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 82 ; wHLS: 1.320000 ;
[06/04 00:07:14   1313s] ### Net info: total nets: 14286
[06/04 00:07:14   1313s] ### Net info: dirty nets: 0
[06/04 00:07:14   1313s] ### Net info: marked as disconnected nets: 0
[06/04 00:07:14   1313s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[06/04 00:07:14   1314s] #num needed restored net=0
[06/04 00:07:14   1314s] #need_extraction net=0 (total=14286)
[06/04 00:07:14   1314s] ### Net info: fully routed nets: 14077
[06/04 00:07:14   1314s] ### Net info: trivial (< 2 pins) nets: 182
[06/04 00:07:14   1314s] ### Net info: unrouted nets: 27
[06/04 00:07:14   1314s] ### Net info: re-extraction nets: 0
[06/04 00:07:14   1314s] ### Net info: ignored nets: 0
[06/04 00:07:14   1314s] ### Net info: skip routing nets: 0
[06/04 00:07:14   1314s] #Start reading timing information from file .timing_file_31065.tif.gz ...
[06/04 00:07:15   1314s] #Read in timing information for 27 ports, 13887 instances from timing file .timing_file_31065.tif.gz.
[06/04 00:07:15   1314s] ### import design signature (40): route=53875095 fixed_route=165055182 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1371152645 dirty_area=0 del_dirty_area=0 cell=2107668993 placement=2076161672 pin_access=1195426694 inst_pattern=1
[06/04 00:07:15   1314s] ### Time Record (DB Import) is uninstalled.
[06/04 00:07:15   1314s] #NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
[06/04 00:07:15   1314s] #RTESIG:78da9595cd6add301085bbce530c4a16b790eb6a64fd58cb04b2bd2d21edd638b17c63b0
[06/04 00:07:15   1314s] #       65b0e545faf499945248713c8af04afa38737498912faf7edddd83505860795c50ca1ae1
[06/04 00:07:15   1314s] #       74af94a4ef2851cb6f0a6b3afa792b2e2eafbeff7850a50684431f533887f91ad625ccb0
[06/04 00:07:15   1314s] #       8494fa78fefa17f10aba6658021c1ea769b886f6253663ff046de89a7548ffe1b64248f3
[06/04 00:07:15   1314s] #       fa8fde50b4950581020e4b9a69779371e83919a71044b3a6899452986333bf6c72de4a10
[06/04 00:07:15   1314s] #       f3533d4e6d188ac73eee57f6957e7fdf0d06a563ed21ad77cc7e6e884a7f0ef79fc195b2
[06/04 00:07:15   1314s] #       200b69242d3874c3d4a46dd7ca505acffdf9793f25e23205354a3e4fad24e8fd3e24a684
[06/04 00:07:15   1314s] #       a3925454f245b50793051a042c4c06682b50598afc00a0a699e2199dc1189631a5ce602c
[06/04 00:07:15   1314s] #       cf5052a62c3c9f80b18e577315df158646518ca1edd791e946931196a58e654b3aab40dc
[06/04 00:07:15   1314s] #       9c1eee4ea71ba6a673c8bd9dc4d8ac69aa2cdd74494d6c9bb92536c475fc883420e214c3
[06/04 00:07:15   1314s] #       1ea5a4651b4cc9caf08c7739fe154af2ff275c0ed40896f9e15003b1c6f0ed51e76a59cc
[06/04 00:07:15   1314s] #       d0d13ce32b1045ea47daabbb7e087589d21adae98af3ef0f4d7c79054dc24c54
[06/04 00:07:15   1314s] #
[06/04 00:07:15   1314s] #WARNING (NRDR-247) Option droutePostRouteLithoRepair was disabled by option droutePostRouteSpreadWire . Please set them to false for doing litho repair.
[06/04 00:07:15   1314s] ### Time Record (Data Preparation) is installed.
[06/04 00:07:15   1314s] #Start routing data preparation on Tue Jun  4 00:07:15 2024
[06/04 00:07:15   1314s] #
[06/04 00:07:15   1314s] #Minimum voltage of a net in the design = 0.000.
[06/04 00:07:15   1314s] #Maximum voltage of a net in the design = 1.980.
[06/04 00:07:15   1314s] #Voltage range [0.000 - 1.980] has 14284 nets.
[06/04 00:07:15   1314s] #Voltage range [0.000 - 0.000] has 1 net.
[06/04 00:07:15   1314s] #Voltage range [1.620 - 1.980] has 1 net.
[06/04 00:07:15   1314s] #Build and mark too close pins for the same net.
[06/04 00:07:15   1314s] ### Time Record (Cell Pin Access) is installed.
[06/04 00:07:15   1314s] #Initial pin access analysis.
[06/04 00:07:15   1314s] #Detail pin access analysis.
[06/04 00:07:15   1314s] ### Time Record (Cell Pin Access) is uninstalled.
[06/04 00:07:15   1314s] # metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
[06/04 00:07:15   1314s] # metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[06/04 00:07:15   1314s] # metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[06/04 00:07:15   1314s] # metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
[06/04 00:07:15   1314s] # metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[06/04 00:07:15   1314s] # metal6       V   Track-Pitch = 2.4800    Line-2-Via Pitch = 2.2000
[06/04 00:07:15   1314s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2219.28 (MB), peak = 2659.39 (MB)
[06/04 00:07:15   1315s] #Regenerating Ggrids automatically.
[06/04 00:07:15   1315s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
[06/04 00:07:15   1315s] #Using automatically generated G-grids.
[06/04 00:07:15   1315s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[06/04 00:07:16   1316s] #Done routing data preparation.
[06/04 00:07:16   1316s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2221.96 (MB), peak = 2659.39 (MB)
[06/04 00:07:16   1316s] ### Time Record (Data Preparation) is uninstalled.
[06/04 00:07:17   1318s] ### Time Record (Post Route Wire Spreading) is installed.
[06/04 00:07:17   1318s] ### drc_pitch = 14800 ( 14.8000 um) drc_range = 8400 (  8.4000 um) route_pitch = 14800 ( 14.8000 um) patch_pitch = 16000 ( 16.0000 um) top_route_layer = 6 top_pin_layer = 6
[06/04 00:07:17   1318s] #
[06/04 00:07:17   1318s] #Start Post Route wire spreading..
[06/04 00:07:17   1318s] #
[06/04 00:07:17   1318s] #Start data preparation for wire spreading...
[06/04 00:07:17   1318s] #
[06/04 00:07:17   1318s] #Data preparation is done on Tue Jun  4 00:07:17 2024
[06/04 00:07:17   1318s] #
[06/04 00:07:17   1318s] ### track-assign engine-init starts on Tue Jun  4 00:07:17 2024 with memory = 2222.64 (MB), peak = 2659.39 (MB)
[06/04 00:07:17   1318s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB --1.11 [8]--
[06/04 00:07:17   1318s] #
[06/04 00:07:17   1318s] #Start Post Route Wire Spread.
[06/04 00:07:17   1319s] #Done with 1517 horizontal wires in 11 hboxes and 1382 vertical wires in 11 hboxes.
[06/04 00:07:17   1319s] #Complete Post Route Wire Spread.
[06/04 00:07:17   1319s] #
[06/04 00:07:17   1319s] #Total number of nets with non-default rule or having extra spacing = 75
[06/04 00:07:17   1319s] #Total wire length = 428631 um.
[06/04 00:07:17   1319s] #Total half perimeter of net bounding box = 396774 um.
[06/04 00:07:17   1319s] #Total wire length on LAYER metal1 = 25017 um.
[06/04 00:07:17   1319s] #Total wire length on LAYER metal2 = 166114 um.
[06/04 00:07:17   1319s] #Total wire length on LAYER metal3 = 156433 um.
[06/04 00:07:17   1319s] #Total wire length on LAYER metal4 = 68581 um.
[06/04 00:07:17   1319s] #Total wire length on LAYER metal5 = 12486 um.
[06/04 00:07:17   1319s] #Total wire length on LAYER metal6 = 0 um.
[06/04 00:07:17   1319s] #Total number of vias = 72706
[06/04 00:07:17   1319s] #Up-Via Summary (total 72706):
[06/04 00:07:17   1319s] #           
[06/04 00:07:17   1319s] #-----------------------
[06/04 00:07:17   1319s] # metal1          42941
[06/04 00:07:17   1319s] # metal2          24560
[06/04 00:07:17   1319s] # metal3           5013
[06/04 00:07:17   1319s] # metal4            192
[06/04 00:07:17   1319s] #-----------------------
[06/04 00:07:17   1319s] #                 72706 
[06/04 00:07:17   1319s] #
[06/04 00:07:17   1321s] #   number of violations = 0
[06/04 00:07:17   1321s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2221.50 (MB), peak = 2659.39 (MB)
[06/04 00:07:17   1321s] #CELL_VIEW CHIP,init has no DRC violation.
[06/04 00:07:17   1321s] #Total number of DRC violations = 0
[06/04 00:07:17   1321s] #Total number of process antenna violations = 0
[06/04 00:07:17   1321s] #Total number of net violated process antenna rule = 0
[06/04 00:07:17   1321s] #Post Route wire spread is done.
[06/04 00:07:17   1321s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[06/04 00:07:17   1321s] #Total number of nets with non-default rule or having extra spacing = 75
[06/04 00:07:17   1321s] #Total wire length = 428631 um.
[06/04 00:07:17   1321s] #Total half perimeter of net bounding box = 396774 um.
[06/04 00:07:17   1321s] #Total wire length on LAYER metal1 = 25017 um.
[06/04 00:07:17   1321s] #Total wire length on LAYER metal2 = 166114 um.
[06/04 00:07:17   1321s] #Total wire length on LAYER metal3 = 156433 um.
[06/04 00:07:17   1321s] #Total wire length on LAYER metal4 = 68581 um.
[06/04 00:07:17   1321s] #Total wire length on LAYER metal5 = 12486 um.
[06/04 00:07:17   1321s] #Total wire length on LAYER metal6 = 0 um.
[06/04 00:07:17   1321s] #Total number of vias = 72706
[06/04 00:07:17   1321s] #Up-Via Summary (total 72706):
[06/04 00:07:17   1321s] #           
[06/04 00:07:17   1321s] #-----------------------
[06/04 00:07:17   1321s] # metal1          42941
[06/04 00:07:17   1321s] # metal2          24560
[06/04 00:07:17   1321s] # metal3           5013
[06/04 00:07:17   1321s] # metal4            192
[06/04 00:07:17   1321s] #-----------------------
[06/04 00:07:17   1321s] #                 72706 
[06/04 00:07:17   1321s] #
[06/04 00:07:18   1321s] ### Time Record (DB Export) is installed.
[06/04 00:07:18   1321s] ### export design design signature (45): route=669359842 fixed_route=165055182 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1444545918 dirty_area=0 del_dirty_area=0 cell=2107668993 placement=2076161672 pin_access=1195426694 inst_pattern=1
[06/04 00:07:18   1321s] #	no debugging net set
[06/04 00:07:18   1321s] ### Time Record (DB Export) is uninstalled.
[06/04 00:07:18   1321s] ### Time Record (Post Callback) is installed.
[06/04 00:07:18   1321s] ### Time Record (Post Callback) is uninstalled.
[06/04 00:07:18   1321s] #
[06/04 00:07:18   1321s] #detailRoute statistics:
[06/04 00:07:18   1321s] #Cpu time = 00:00:09
[06/04 00:07:18   1321s] #Elapsed time = 00:00:04
[06/04 00:07:18   1321s] #Increased memory = -9.23 (MB)
[06/04 00:07:18   1321s] #Total memory = 2213.30 (MB)
[06/04 00:07:18   1321s] #Peak memory = 2659.39 (MB)
[06/04 00:07:18   1321s] #Number of warnings = 1
[06/04 00:07:18   1321s] #Total number of warnings = 8
[06/04 00:07:18   1321s] #Number of fails = 0
[06/04 00:07:18   1321s] #Total number of fails = 0
[06/04 00:07:18   1321s] #Complete detailRoute on Tue Jun  4 00:07:18 2024
[06/04 00:07:18   1321s] #
[06/04 00:07:18   1321s] ### import design signature (46): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1195426694 inst_pattern=1
[06/04 00:07:18   1321s] ### Time Record (detailRoute) is uninstalled.
[06/04 00:07:18   1321s] #Default setup view is reset to av_func_mode_max.
[06/04 00:07:18   1321s] AAE_INFO: Post Route call back at the end of routeDesign
[06/04 00:07:18   1321s] #routeDesign: cpu time = 00:03:11, elapsed time = 00:00:59, memory = 2208.38 (MB), peak = 2659.39 (MB)
[06/04 00:07:18   1321s] 
[06/04 00:07:18   1321s] *** Summary of all messages that are not suppressed in this session:
[06/04 00:07:18   1321s] Severity  ID               Count  Summary                                  
[06/04 00:07:18   1321s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[06/04 00:07:18   1321s] WARNING   IMPESI-3086         12  The cell '%s' does not have characterize...
[06/04 00:07:18   1321s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[06/04 00:07:18   1321s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[06/04 00:07:18   1321s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[06/04 00:07:18   1321s] WARNING   TCLCMD-1403          1  '%s'                                     
[06/04 00:07:18   1321s] *** Message Summary: 22 warning(s), 0 error(s)
[06/04 00:07:18   1321s] 
[06/04 00:07:18   1321s] ### Time Record (routeDesign) is uninstalled.
[06/04 00:07:18   1321s] ### 
[06/04 00:07:18   1321s] ###   Scalability Statistics
[06/04 00:07:18   1321s] ### 
[06/04 00:07:18   1321s] ### --------------------------------+----------------+----------------+----------------+
[06/04 00:07:18   1321s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[06/04 00:07:18   1321s] ### --------------------------------+----------------+----------------+----------------+
[06/04 00:07:18   1321s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[06/04 00:07:18   1321s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[06/04 00:07:18   1321s] ###   Timing Data Generation        |        00:00:58|        00:00:27|             2.1|
[06/04 00:07:18   1321s] ###   DB Import                     |        00:00:02|        00:00:01|             1.7|
[06/04 00:07:18   1321s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[06/04 00:07:18   1321s] ###   Cell Pin Access               |        00:00:04|        00:00:01|             1.0|
[06/04 00:07:18   1321s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.1|
[06/04 00:07:18   1321s] ###   Global Routing                |        00:00:06|        00:00:06|             1.1|
[06/04 00:07:18   1321s] ###   Track Assignment              |        00:00:06|        00:00:04|             1.5|
[06/04 00:07:18   1321s] ###   Detail Routing                |        00:01:44|        00:00:13|             8.2|
[06/04 00:07:18   1321s] ###   Post Route Wire Spreading     |        00:00:03|        00:00:01|             1.0|
[06/04 00:07:18   1321s] ###   Entire Command                |        00:03:11|        00:00:59|             3.2|
[06/04 00:07:18   1321s] ### --------------------------------+----------------+----------------+----------------+
[06/04 00:07:18   1321s] ### 
[06/04 00:07:24   1322s] <CMD> setLayerPreference violation -isVisible 1
[06/04 00:07:24   1322s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[06/04 00:07:28   1322s] <CMD_INTERNAL> violationBrowserDelete -tool CheckPlace
[06/04 00:07:28   1322s] Deleted 78 violation(s).
[06/04 00:07:31   1323s] <CMD_INTERNAL> violationBrowserClose
[06/04 00:07:44   1324s] <CMD> setAnalysisMode -analysisType onChipVariation
[06/04 00:07:57   1324s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[06/04 00:07:57   1324s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
[06/04 00:07:57   1324s] Switching SI Aware to true by default in postroute mode   
[06/04 00:07:57   1324s] AAE_INFO: switching -siAware from false to true ...
[06/04 00:07:57   1324s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[06/04 00:07:57   1324s] *** timeDesign #3 [begin] : totSession cpu/real = 0:22:05.0/0:17:28.0 (1.3), mem = 3824.4M
[06/04 00:07:57   1324s]  Reset EOS DB
[06/04 00:07:57   1324s] Ignoring AAE DB Resetting ...
[06/04 00:07:57   1324s] Extraction called for design 'CHIP' of instances=14190 and nets=14286 using extraction engine 'postRoute' at effort level 'low' .
[06/04 00:07:57   1324s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/04 00:07:57   1324s] Type 'man IMPEXT-3530' for more detail.
[06/04 00:07:57   1324s] PostRoute (effortLevel low) RC Extraction called for design CHIP.
[06/04 00:07:57   1324s] RC Extraction called in multi-corner(2) mode.
[06/04 00:07:57   1325s] Process corner(s) are loaded.
[06/04 00:07:57   1325s]  Corner: RC_worst
[06/04 00:07:57   1325s]  Corner: RC_best
[06/04 00:07:57   1325s] extractDetailRC Option : -outfile /tmp/innovus_temp_31065_cad16_r2945050_pefYA5/CHIP_31065_p7SzHt.rcdb.d  -extended
[06/04 00:07:57   1325s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/04 00:07:57   1325s]       RC Corner Indexes            0       1   
[06/04 00:07:57   1325s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/04 00:07:57   1325s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[06/04 00:07:57   1325s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/04 00:07:57   1325s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/04 00:07:57   1325s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/04 00:07:57   1325s] Shrink Factor                : 1.00000
[06/04 00:07:57   1325s] 
[06/04 00:07:57   1325s] Trim Metal Layers:
[06/04 00:07:57   1325s] LayerId::1 widthSet size::4
[06/04 00:07:57   1325s] LayerId::2 widthSet size::4
[06/04 00:07:57   1325s] LayerId::3 widthSet size::4
[06/04 00:07:57   1325s] LayerId::4 widthSet size::4
[06/04 00:07:57   1325s] LayerId::5 widthSet size::4
[06/04 00:07:57   1325s] LayerId::6 widthSet size::2
[06/04 00:07:57   1325s] eee: pegSigSF::1.070000
[06/04 00:07:57   1325s] Initializing multi-corner capacitance tables ... 
[06/04 00:07:57   1325s] Initializing multi-corner resistance tables ...
[06/04 00:07:57   1325s] eee: l::1 avDens::0.114592 usedTrk::4286.397222 availTrk::37405.702776 sigTrk::4286.397222
[06/04 00:07:57   1325s] eee: l::2 avDens::0.119925 usedTrk::3295.912502 availTrk::27483.089230 sigTrk::3295.912502
[06/04 00:07:57   1325s] eee: l::3 avDens::0.104505 usedTrk::3103.836108 availTrk::29700.360398 sigTrk::3103.836108
[06/04 00:07:57   1325s] eee: l::4 avDens::0.098861 usedTrk::2786.642062 availTrk::28187.572340 sigTrk::2786.642062
[06/04 00:07:57   1325s] eee: l::5 avDens::0.106141 usedTrk::1567.272419 availTrk::14765.920810 sigTrk::1567.272419
[06/04 00:07:57   1325s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/04 00:07:57   1325s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.249134 ; uaWl: 1.000000 ; uaWlH: 0.173560 ; aWlH: 0.000000 ; Pmax: 0.828400 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 82 ; wHLS: 1.320000 ;
[06/04 00:07:57   1325s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 3816.4M)
[06/04 00:07:57   1325s] Creating parasitic data file '/tmp/innovus_temp_31065_cad16_r2945050_pefYA5/CHIP_31065_p7SzHt.rcdb.d' for storing RC.
[06/04 00:07:57   1325s] Extracted 10.0017% (CPU Time= 0:00:00.7  MEM= 3862.5M)
[06/04 00:07:58   1325s] Extracted 20.0014% (CPU Time= 0:00:00.8  MEM= 3862.5M)
[06/04 00:07:58   1326s] Extracted 30.0011% (CPU Time= 0:00:01.1  MEM= 3862.5M)
[06/04 00:07:58   1326s] Extracted 40.0018% (CPU Time= 0:00:01.2  MEM= 3862.5M)
[06/04 00:07:58   1326s] Extracted 50.0015% (CPU Time= 0:00:01.3  MEM= 3862.5M)
[06/04 00:07:58   1326s] Extracted 60.0012% (CPU Time= 0:00:01.4  MEM= 3862.5M)
[06/04 00:07:58   1326s] Extracted 70.0019% (CPU Time= 0:00:01.5  MEM= 3862.5M)
[06/04 00:07:58   1326s] Extracted 80.0016% (CPU Time= 0:00:01.8  MEM= 3862.5M)
[06/04 00:07:59   1327s] Extracted 90.0013% (CPU Time= 0:00:02.1  MEM= 3866.5M)
[06/04 00:07:59   1327s] Extracted 100% (CPU Time= 0:00:02.3  MEM= 3866.5M)
[06/04 00:07:59   1327s] Number of Extracted Resistors     : 181375
[06/04 00:07:59   1327s] Number of Extracted Ground Cap.   : 188829
[06/04 00:07:59   1327s] Number of Extracted Coupling Cap. : 278760
[06/04 00:07:59   1327s] Opening parasitic data file '/tmp/innovus_temp_31065_cad16_r2945050_pefYA5/CHIP_31065_p7SzHt.rcdb.d' for reading (mem: 3850.492M)
[06/04 00:07:59   1327s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/04 00:07:59   1327s]  Corner: RC_worst
[06/04 00:07:59   1327s]  Corner: RC_best
[06/04 00:07:59   1327s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 3850.5M)
[06/04 00:07:59   1327s] Creating parasitic data file '/tmp/innovus_temp_31065_cad16_r2945050_pefYA5/CHIP_31065_p7SzHt.rcdb_Filter.rcdb.d' for storing RC.
[06/04 00:08:00   1327s] Closing parasitic data file '/tmp/innovus_temp_31065_cad16_r2945050_pefYA5/CHIP_31065_p7SzHt.rcdb.d': 14104 access done (mem: 3850.492M)
[06/04 00:08:00   1327s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3850.492M)
[06/04 00:08:00   1327s] Opening parasitic data file '/tmp/innovus_temp_31065_cad16_r2945050_pefYA5/CHIP_31065_p7SzHt.rcdb.d' for reading (mem: 3850.492M)
[06/04 00:08:00   1327s] processing rcdb (/tmp/innovus_temp_31065_cad16_r2945050_pefYA5/CHIP_31065_p7SzHt.rcdb.d) for hinst (top) of cell (CHIP);
[06/04 00:08:01   1328s] Closing parasitic data file '/tmp/innovus_temp_31065_cad16_r2945050_pefYA5/CHIP_31065_p7SzHt.rcdb.d': 0 access done (mem: 3850.492M)
[06/04 00:08:01   1328s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=3850.492M)
[06/04 00:08:01   1328s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.7  Real Time: 0:00:04.0  MEM: 3850.492M)
[06/04 00:08:01   1328s] Starting delay calculation for Setup views
[06/04 00:08:01   1328s] AAE_INFO: opIsDesignInPostRouteState() is 1
[06/04 00:08:01   1328s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[06/04 00:08:01   1328s] AAE DB initialization (MEM=3850.49 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/04 00:08:01   1328s] AAE_INFO: resetNetProps viewIdx 0 
[06/04 00:08:01   1328s] AAE_INFO: resetNetProps viewIdx 1 
[06/04 00:08:01   1328s] Starting SI iteration 1 using Infinite Timing Windows
[06/04 00:08:01   1329s] #################################################################################
[06/04 00:08:01   1329s] # Design Stage: PostRoute
[06/04 00:08:01   1329s] # Design Name: CHIP
[06/04 00:08:01   1329s] # Design Mode: 90nm
[06/04 00:08:01   1329s] # Analysis Mode: MMMC OCV 
[06/04 00:08:01   1329s] # Parasitics Mode: SPEF/RCDB 
[06/04 00:08:01   1329s] # Signoff Settings: SI On 
[06/04 00:08:01   1329s] #################################################################################
[06/04 00:08:01   1330s] Topological Sorting (REAL = 0:00:00.0, MEM = 3970.9M, InitMEM = 3970.9M)
[06/04 00:08:02   1331s] Setting infinite Tws ...
[06/04 00:08:02   1331s] First Iteration Infinite Tw... 
[06/04 00:08:02   1331s] Calculate early delays in OCV mode...
[06/04 00:08:02   1331s] Calculate late delays in OCV mode...
[06/04 00:08:02   1331s] Calculate early delays in OCV mode...
[06/04 00:08:02   1331s] Calculate late delays in OCV mode...
[06/04 00:08:02   1331s] Start delay calculation (fullDC) (8 T). (MEM=4010.91)
[06/04 00:08:02   1331s] 
[06/04 00:08:02   1331s] Trim Metal Layers:
[06/04 00:08:02   1331s] LayerId::1 widthSet size::4
[06/04 00:08:02   1331s] LayerId::2 widthSet size::4
[06/04 00:08:02   1331s] LayerId::3 widthSet size::4
[06/04 00:08:02   1331s] LayerId::4 widthSet size::4
[06/04 00:08:02   1331s] LayerId::5 widthSet size::4
[06/04 00:08:02   1331s] LayerId::6 widthSet size::2
[06/04 00:08:02   1331s] eee: pegSigSF::1.070000
[06/04 00:08:02   1331s] Initializing multi-corner capacitance tables ... 
[06/04 00:08:02   1331s] Initializing multi-corner resistance tables ...
[06/04 00:08:02   1331s] eee: l::1 avDens::0.114592 usedTrk::4286.397222 availTrk::37405.702776 sigTrk::4286.397222
[06/04 00:08:02   1331s] eee: l::2 avDens::0.119925 usedTrk::3295.912502 availTrk::27483.089230 sigTrk::3295.912502
[06/04 00:08:02   1331s] eee: l::3 avDens::0.104505 usedTrk::3103.836108 availTrk::29700.360398 sigTrk::3103.836108
[06/04 00:08:02   1331s] eee: l::4 avDens::0.098861 usedTrk::2786.642062 availTrk::28187.572340 sigTrk::2786.642062
[06/04 00:08:02   1331s] eee: l::5 avDens::0.106141 usedTrk::1567.272419 availTrk::14765.920810 sigTrk::1567.272419
[06/04 00:08:02   1331s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/04 00:08:02   1331s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.249134 ; uaWl: 1.000000 ; uaWlH: 0.173560 ; aWlH: 0.000000 ; Pmax: 0.828400 ; wcR: 0.528000 ; newSi: 0.001600 ; pMod: 82 ; wHLS: 1.320000 ;
[06/04 00:08:02   1331s] AAE_INFO: Number of noise libraries( CDBs ) loaded = 2
[06/04 00:08:02   1331s] AAE_INFO: Cdb files are: 
[06/04 00:08:02   1331s]  	celtic/u18_ss.cdb
[06/04 00:08:02   1331s] 	celtic/u18_ff.cdb
[06/04 00:08:02   1331s]  
[06/04 00:08:02   1331s] Start AAE Lib Loading. (MEM=4022.7)
[06/04 00:08:04   1333s] End AAE Lib Loading. (MEM=4102.41 CPU=0:00:01.5 Real=0:00:02.0)
[06/04 00:08:04   1333s] End AAE Lib Interpolated Model. (MEM=4102.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 00:08:04   1333s] Opening parasitic data file '/tmp/innovus_temp_31065_cad16_r2945050_pefYA5/CHIP_31065_p7SzHt.rcdb.d' for reading (mem: 4102.406M)
[06/04 00:08:04   1333s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4102.4M)
[06/04 00:08:04   1333s] AAE_INFO: 8 threads acquired from CTE.
[06/04 00:08:04   1333s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/04 00:08:04   1333s] Type 'man IMPESI-3086' for more detail.
[06/04 00:08:04   1333s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/04 00:08:04   1333s] Type 'man IMPESI-3086' for more detail.
[06/04 00:08:04   1333s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/04 00:08:04   1333s] Type 'man IMPESI-3086' for more detail.
[06/04 00:08:04   1333s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/04 00:08:04   1333s] Type 'man IMPESI-3086' for more detail.
[06/04 00:08:04   1333s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/04 00:08:04   1333s] Type 'man IMPESI-3086' for more detail.
[06/04 00:08:04   1333s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/04 00:08:04   1333s] Type 'man IMPESI-3086' for more detail.
[06/04 00:08:04   1333s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/04 00:08:04   1333s] Type 'man IMPESI-3086' for more detail.
[06/04 00:08:04   1333s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/04 00:08:04   1333s] Type 'man IMPESI-3086' for more detail.
[06/04 00:08:04   1333s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/04 00:08:04   1333s] Type 'man IMPESI-3086' for more detail.
[06/04 00:08:04   1334s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/04 00:08:04   1334s] Type 'man IMPESI-3086' for more detail.
[06/04 00:08:04   1334s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/04 00:08:04   1334s] Type 'man IMPESI-3086' for more detail.
[06/04 00:08:04   1334s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/04 00:08:04   1334s] Type 'man IMPESI-3086' for more detail.
[06/04 00:08:06   1342s] Total number of fetched objects 14173
[06/04 00:08:06   1342s] AAE_INFO-618: Total number of nets in the design is 14286,  99.7 percent of the nets selected for SI analysis
[06/04 00:08:06   1343s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[06/04 00:08:06   1343s] End delay calculation. (MEM=4554.65 CPU=0:00:09.3 REAL=0:00:02.0)
[06/04 00:08:07   1343s] End delay calculation (fullDC). (MEM=4395.26 CPU=0:00:12.3 REAL=0:00:05.0)
[06/04 00:08:07   1343s] *** CDM Built up (cpu=0:00:14.4  real=0:00:06.0  mem= 4395.3M) ***
[06/04 00:08:07   1345s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4395.3M)
[06/04 00:08:07   1345s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/04 00:08:07   1345s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4395.3M)
[06/04 00:08:07   1345s] Starting SI iteration 2
[06/04 00:08:07   1346s] Calculate early delays in OCV mode...
[06/04 00:08:07   1346s] Calculate late delays in OCV mode...
[06/04 00:08:07   1346s] Calculate early delays in OCV mode...
[06/04 00:08:07   1346s] Calculate late delays in OCV mode...
[06/04 00:08:07   1346s] Start delay calculation (fullDC) (8 T). (MEM=4255.52)
[06/04 00:08:07   1346s] End AAE Lib Interpolated Model. (MEM=4255.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 00:08:08   1346s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[06/04 00:08:08   1346s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 14173. 
[06/04 00:08:08   1346s] Glitch Analysis: View av_scan_mode_max -- Total Number of Nets Skipped = 0. 
[06/04 00:08:08   1346s] Glitch Analysis: View av_scan_mode_max -- Total Number of Nets Analyzed = 27. 
[06/04 00:08:08   1346s] Total number of fetched objects 14173
[06/04 00:08:08   1346s] AAE_INFO-618: Total number of nets in the design is 14286,  0.3 percent of the nets selected for SI analysis
[06/04 00:08:08   1346s] End delay calculation. (MEM=4591.84 CPU=0:00:00.7 REAL=0:00:01.0)
[06/04 00:08:08   1346s] End delay calculation (fullDC). (MEM=4591.84 CPU=0:00:00.8 REAL=0:00:01.0)
[06/04 00:08:08   1346s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 4591.8M) ***
[06/04 00:08:08   1348s] *** Done Building Timing Graph (cpu=0:00:19.4 real=0:00:07.0 totSessionCpu=0:22:28 mem=4589.8M)
[06/04 00:08:08   1348s] Effort level <high> specified for reg2reg path_group
[06/04 00:08:08   1348s] All LLGs are deleted
[06/04 00:08:08   1348s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4278.8M, EPOCH TIME: 1717430888.777094
[06/04 00:08:08   1348s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:4278.8M, EPOCH TIME: 1717430888.777606
[06/04 00:08:08   1349s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4278.8M, EPOCH TIME: 1717430888.783491
[06/04 00:08:08   1349s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4407.9M, EPOCH TIME: 1717430888.788887
[06/04 00:08:08   1349s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4407.9M, EPOCH TIME: 1717430888.803876
[06/04 00:08:08   1349s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.010, MEM:4439.9M, EPOCH TIME: 1717430888.813745
[06/04 00:08:08   1349s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:4407.9M, EPOCH TIME: 1717430888.824020
[06/04 00:08:08   1349s] Process 1633 wires and vias for routing blockage analysis
[06/04 00:08:08   1349s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.010, MEM:4439.9M, EPOCH TIME: 1717430888.833564
[06/04 00:08:08   1349s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.047, MEM:4439.9M, EPOCH TIME: 1717430888.836001
[06/04 00:08:08   1349s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.061, MEM:4311.9M, EPOCH TIME: 1717430888.844338
[06/04 00:08:08   1349s] All LLGs are deleted
[06/04 00:08:08   1349s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4311.9M, EPOCH TIME: 1717430888.861034
[06/04 00:08:08   1349s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4311.9M, EPOCH TIME: 1717430888.861466
[06/04 00:08:13   1352s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.129  |  1.129  |  1.171  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5806   |  2903   |  3073   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |     15 (15)      |
|   max_fanout   |      0 (0)       |     0      |     45 (45)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/04 00:08:13   1352s] Density: 44.932%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir timingReports
[06/04 00:08:13   1353s] Total CPU time: 28.13 sec
[06/04 00:08:13   1353s] Total Real time: 16.0 sec
[06/04 00:08:13   1353s] Total Memory Usage: 4306.664062 Mbytes
[06/04 00:08:13   1353s] Info: pop threads available for lower-level modules during optimization.
[06/04 00:08:13   1353s] Reset AAE Options
[06/04 00:08:13   1353s] *** timeDesign #3 [finish] : cpu/real = 0:00:28.1/0:00:16.1 (1.7), totSession cpu/real = 0:22:33.1/0:17:44.1 (1.3), mem = 4306.7M
[06/04 00:08:13   1353s] 
[06/04 00:08:13   1353s] =============================================================================================
[06/04 00:08:13   1353s]  Final TAT Report for timeDesign #3                                             21.13-s100_1
[06/04 00:08:13   1353s] =============================================================================================
[06/04 00:08:13   1353s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/04 00:08:13   1353s] ---------------------------------------------------------------------------------------------
[06/04 00:08:13   1353s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/04 00:08:13   1353s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.7 % )     0:00:04.3 /  0:00:04.0    0.9
[06/04 00:08:13   1353s] [ DrvReport              ]      1   0:00:03.2  (  20.1 % )     0:00:03.2 /  0:00:01.5    0.5
[06/04 00:08:13   1353s] [ ExtractRC              ]      1   0:00:04.1  (  25.4 % )     0:00:04.1 /  0:00:03.7    0.9
[06/04 00:08:13   1353s] [ TimingUpdate           ]      2   0:00:00.3  (   1.9 % )     0:00:07.3 /  0:00:20.6    2.8
[06/04 00:08:13   1353s] [ FullDelayCalc          ]      1   0:00:07.0  (  43.7 % )     0:00:07.0 /  0:00:18.4    2.6
[06/04 00:08:13   1353s] [ TimingReport           ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.6    3.8
[06/04 00:08:13   1353s] [ GenerateReports        ]      1   0:00:00.7  (   4.2 % )     0:00:00.7 /  0:00:00.7    1.0
[06/04 00:08:13   1353s] [ MISC                   ]          0:00:00.5  (   3.0 % )     0:00:00.5 /  0:00:01.0    2.1
[06/04 00:08:13   1353s] ---------------------------------------------------------------------------------------------
[06/04 00:08:13   1353s]  timeDesign #3 TOTAL                0:00:16.1  ( 100.0 % )     0:00:16.1 /  0:00:28.1    1.7
[06/04 00:08:13   1353s] ---------------------------------------------------------------------------------------------
[06/04 00:08:13   1353s] 
[06/04 00:08:30   1354s] <CMD> saveDesign DBS/Route
[06/04 00:08:30   1354s] The in-memory database contained RC information but was not saved. To save 
[06/04 00:08:30   1354s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[06/04 00:08:30   1354s] so it should only be saved when it is really desired.
[06/04 00:08:30   1354s] #% Begin save design ... (date=06/04 00:08:30, mem=2724.0M)
[06/04 00:08:30   1354s] % Begin Save ccopt configuration ... (date=06/04 00:08:30, mem=2724.0M)
[06/04 00:08:30   1354s] % End Save ccopt configuration ... (date=06/04 00:08:30, total cpu=0:00:00.2, real=0:00:00.0, peak res=2724.2M, current mem=2724.2M)
[06/04 00:08:30   1354s] % Begin Save netlist data ... (date=06/04 00:08:30, mem=2724.2M)
[06/04 00:08:30   1354s] Writing Binary DB to DBS/Route.dat/vbin/CHIP.v.bin in multi-threaded mode...
[06/04 00:08:30   1355s] % End Save netlist data ... (date=06/04 00:08:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=2725.5M, current mem=2725.5M)
[06/04 00:08:30   1355s] Saving symbol-table file in separate thread ...
[06/04 00:08:30   1355s] Saving congestion map file in separate thread ...
[06/04 00:08:30   1355s] Saving congestion map file DBS/Route.dat/CHIP.route.congmap.gz ...
[06/04 00:08:30   1355s] % Begin Save AAE data ... (date=06/04 00:08:30, mem=2725.9M)
[06/04 00:08:30   1355s] Saving AAE Data ...
[06/04 00:08:30   1355s] % End Save AAE data ... (date=06/04 00:08:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=2725.9M, current mem=2725.9M)
[06/04 00:08:31   1355s] Saving preference file DBS/Route.dat/gui.pref.tcl ...
[06/04 00:08:31   1355s] Saving mode setting ...
[06/04 00:08:31   1355s] Saving global file ...
[06/04 00:08:31   1355s] Saving Drc markers ...
[06/04 00:08:31   1355s] ... No Drc file written since there is no markers found.
[06/04 00:08:31   1355s] Saving special route data file in separate thread ...
[06/04 00:08:31   1355s] Saving PG file in separate thread ...
[06/04 00:08:31   1355s] Saving placement file in separate thread ...
[06/04 00:08:31   1355s] Saving route file in separate thread ...
[06/04 00:08:31   1355s] Saving property file in separate thread ...
[06/04 00:08:31   1355s] Saving PG file DBS/Route.dat/CHIP.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Tue Jun  4 00:08:31 2024)
[06/04 00:08:31   1355s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/04 00:08:31   1355s] Saving property file DBS/Route.dat/CHIP.prop
[06/04 00:08:31   1355s] Save Adaptive View Pruning View Names to Binary file
[06/04 00:08:31   1355s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=4396.9M) ***
[06/04 00:08:31   1355s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=4396.8M) ***
[06/04 00:08:31   1355s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[06/04 00:08:31   1355s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=4388.8M) ***
[06/04 00:08:31   1355s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[06/04 00:08:31   1355s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/04 00:08:32   1355s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=4372.8M) ***
[06/04 00:08:32   1355s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[06/04 00:08:32   1355s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[06/04 00:08:32   1355s] #Saving pin access data to file DBS/Route.dat/CHIP.apa ...
[06/04 00:08:33   1356s] #
[06/04 00:08:33   1356s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[06/04 00:08:33   1356s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[06/04 00:08:33   1356s] % Begin Save power constraints data ... (date=06/04 00:08:33, mem=2726.7M)
[06/04 00:08:33   1356s] % End Save power constraints data ... (date=06/04 00:08:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=2726.7M, current mem=2726.7M)
[06/04 00:08:33   1356s] Generated self-contained design Route.dat
[06/04 00:08:34   1356s] #% End save design ... (date=06/04 00:08:34, total cpu=0:00:02.2, real=0:00:04.0, peak res=2764.8M, current mem=2726.9M)
[06/04 00:08:34   1356s] *** Message Summary: 0 warning(s), 0 error(s)
[06/04 00:08:34   1356s] 
[06/04 00:08:45   1357s] <CMD> getFillerMode -quiet
[06/04 00:09:02   1359s] <CMD> addFiller -cell FILLER64 FILLER32 FILLER16 FILLER8 FILLER4 FILLER2 FILLER1 -prefix FILLER
[06/04 00:09:02   1359s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[06/04 00:09:02   1359s] Type 'man IMPSP-5217' for more detail.
[06/04 00:09:02   1359s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:4315.0M, EPOCH TIME: 1717430942.457297
[06/04 00:09:02   1359s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4315.0M, EPOCH TIME: 1717430942.458716
[06/04 00:09:02   1359s] z: 2, totalTracks: 1
[06/04 00:09:02   1359s] z: 4, totalTracks: 1
[06/04 00:09:02   1359s] z: 6, totalTracks: 1
[06/04 00:09:02   1359s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[06/04 00:09:02   1359s] All LLGs are deleted
[06/04 00:09:02   1359s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:4315.0M, EPOCH TIME: 1717430942.487902
[06/04 00:09:02   1359s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:4315.0M, EPOCH TIME: 1717430942.488636
[06/04 00:09:02   1359s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4315.0M, EPOCH TIME: 1717430942.494265
[06/04 00:09:02   1359s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:4443.0M, EPOCH TIME: 1717430942.507055
[06/04 00:09:02   1359s] Core basic site is core_5040
[06/04 00:09:02   1359s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:4443.0M, EPOCH TIME: 1717430942.521766
[06/04 00:09:02   1359s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.150, REAL:0.029, MEM:4443.0M, EPOCH TIME: 1717430942.550477
[06/04 00:09:02   1359s] SiteArray: non-trimmed site array dimensions = 180 x 1467
[06/04 00:09:02   1359s] SiteArray: use 1,105,920 bytes
[06/04 00:09:02   1359s] SiteArray: current memory after site array memory allocation 4443.0M
[06/04 00:09:02   1359s] SiteArray: FP blocked sites are writable
[06/04 00:09:02   1359s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/04 00:09:02   1359s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:4411.0M, EPOCH TIME: 1717430942.560168
[06/04 00:09:02   1359s] Process 181978 wires and vias for routing blockage analysis
[06/04 00:09:02   1359s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.160, REAL:0.029, MEM:4443.0M, EPOCH TIME: 1717430942.588930
[06/04 00:09:02   1359s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.340, REAL:0.084, MEM:4443.0M, EPOCH TIME: 1717430942.591448
[06/04 00:09:02   1359s] 
[06/04 00:09:02   1359s]  Pre_CCE_Colorizing is not ON! (0:0:395:0)
[06/04 00:09:02   1359s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.370, REAL:0.105, MEM:4315.0M, EPOCH TIME: 1717430942.599315
[06/04 00:09:02   1359s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4315.0M, EPOCH TIME: 1717430942.599470
[06/04 00:09:02   1359s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.004, MEM:4315.0M, EPOCH TIME: 1717430942.603542
[06/04 00:09:02   1359s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=4315.0MB).
[06/04 00:09:02   1359s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.410, REAL:0.148, MEM:4315.0M, EPOCH TIME: 1717430942.606614
[06/04 00:09:02   1359s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:4315.0M, EPOCH TIME: 1717430942.606723
[06/04 00:09:02   1360s]   Signal wire search tree: 180778 elements. (cpu=0:00:00.1, mem=0.0M)
[06/04 00:09:02   1360s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.100, REAL:0.097, MEM:4315.0M, EPOCH TIME: 1717430942.703678
[06/04 00:09:02   1360s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:4411.0M, EPOCH TIME: 1717430942.755266
[06/04 00:09:02   1360s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:4411.0M, EPOCH TIME: 1717430942.755516
[06/04 00:09:02   1360s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:4411.0M, EPOCH TIME: 1717430942.755911
[06/04 00:09:02   1360s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:4411.0M, EPOCH TIME: 1717430942.756256
[06/04 00:09:02   1360s] AddFiller init all instances time CPU:0.000, REAL:0.002
[06/04 00:09:04   1361s] AddFiller main function time CPU:1.880, REAL:1.337
[06/04 00:09:04   1361s] Filler instance commit time CPU:0.582, REAL:0.580
[06/04 00:09:04   1361s] *INFO: Adding fillers to top-module.
[06/04 00:09:04   1361s] *INFO:   Added 1350 filler insts (cell FILLER64 / prefix FILLER).
[06/04 00:09:04   1361s] *INFO:   Added 247 filler insts (cell FILLER32 / prefix FILLER).
[06/04 00:09:04   1361s] *INFO:   Added 563 filler insts (cell FILLER16 / prefix FILLER).
[06/04 00:09:04   1361s] *INFO:   Added 1308 filler insts (cell FILLER8 / prefix FILLER).
[06/04 00:09:04   1361s] *INFO:   Added 3214 filler insts (cell FILLER4 / prefix FILLER).
[06/04 00:09:04   1361s] *INFO:   Added 6384 filler insts (cell FILLER2 / prefix FILLER).
[06/04 00:09:04   1361s] *INFO:   Added 6012 filler insts (cell FILLER1 / prefix FILLER).
[06/04 00:09:04   1361s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:1.890, REAL:1.340, MEM:4448.0M, EPOCH TIME: 1717430944.096629
[06/04 00:09:04   1361s] *INFO: Total 19078 filler insts added - prefix FILLER (CPU: 0:00:02.5).
[06/04 00:09:04   1361s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:1.890, REAL:1.341, MEM:4448.0M, EPOCH TIME: 1717430944.096854
[06/04 00:09:04   1361s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:4448.0M, EPOCH TIME: 1717430944.096969
[06/04 00:09:04   1361s] For 19078 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[06/04 00:09:04   1361s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.020, REAL:0.014, MEM:4448.0M, EPOCH TIME: 1717430944.110746
[06/04 00:09:04   1361s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:1.920, REAL:1.355, MEM:4448.0M, EPOCH TIME: 1717430944.110877
[06/04 00:09:04   1361s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:1.920, REAL:1.356, MEM:4448.0M, EPOCH TIME: 1717430944.110986
[06/04 00:09:04   1361s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4448.0M, EPOCH TIME: 1717430944.111602
[06/04 00:09:04   1362s] All LLGs are deleted
[06/04 00:09:04   1362s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:4320.0M, EPOCH TIME: 1717430944.134543
[06/04 00:09:04   1362s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.010, REAL:0.014, MEM:4320.0M, EPOCH TIME: 1717430944.148738
[06/04 00:09:04   1362s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.110, REAL:0.046, MEM:4320.0M, EPOCH TIME: 1717430944.158013
[06/04 00:09:04   1362s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:2.590, REAL:1.701, MEM:4320.0M, EPOCH TIME: 1717430944.158187
[06/04 00:09:11   1362s] <CMD> get_verify_drc_mode -disable_rules -quiet
[06/04 00:09:11   1362s] <CMD> get_verify_drc_mode -quiet -area
[06/04 00:09:11   1362s] <CMD> get_verify_drc_mode -quiet -layer_range
[06/04 00:09:11   1362s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[06/04 00:09:11   1362s] <CMD> get_verify_drc_mode -check_only -quiet
[06/04 00:09:11   1362s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[06/04 00:09:11   1362s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[06/04 00:09:11   1362s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[06/04 00:09:11   1362s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[06/04 00:09:11   1362s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[06/04 00:09:11   1362s] <CMD> get_verify_drc_mode -limit -quiet
[06/04 00:09:15   1362s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
[06/04 00:09:15   1362s] <CMD> verify_drc
[06/04 00:09:15   1362s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[06/04 00:09:15   1362s] #-check_same_via_cell true               # bool, default=false, user setting
[06/04 00:09:15   1362s] #-report CHIP.drc.rpt                    # string, default="", user setting
[06/04 00:09:15   1362s]  *** Starting Verify DRC (MEM: 4326.1) ***
[06/04 00:09:15   1362s] 
[06/04 00:09:15   1362s]   VERIFY DRC ...... Starting Verification
[06/04 00:09:15   1362s]   VERIFY DRC ...... Initializing
[06/04 00:09:15   1362s]   VERIFY DRC ...... Deleting Existing Violations
[06/04 00:09:15   1362s]   VERIFY DRC ...... Creating Sub-Areas
[06/04 00:09:15   1362s]   VERIFY DRC ...... Using new threading
[06/04 00:09:15   1362s]  VERIFY DRC ...... Sub-Area: {545.280 0.000 817.920 272.640} 3 of 25  Thread : 0
[06/04 00:09:15   1362s]  VERIFY DRC ...... Sub-Area: {545.280 1090.560 817.920 1350.160} 23 of 25  Thread : 7
[06/04 00:09:15   1362s]  VERIFY DRC ...... Sub-Area: {0.000 1090.560 272.640 1350.160} 21 of 25  Thread : 6
[06/04 00:09:15   1362s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 272.640 272.640} 1 of 25  Thread : 3
[06/04 00:09:15   1362s]  VERIFY DRC ...... Sub-Area: {1090.560 0.000 1349.740 272.640} 5 of 25  Thread : 4
[06/04 00:09:15   1362s]  VERIFY DRC ...... Sub-Area: {1090.560 1090.560 1349.740 1350.160} 25 of 25  Thread : 0
[06/04 00:09:15   1362s]  VERIFY DRC ...... Sub-Area: {272.640 1090.560 545.280 1350.160} 22 of 25  Thread : 6
[06/04 00:09:15   1362s]  VERIFY DRC ...... Sub-Area: {817.920 1090.560 1090.560 1350.160} 24 of 25  Thread : 0
[06/04 00:09:15   1363s]  VERIFY DRC ...... Sub-Area: {0.000 545.280 272.640 817.920} 11 of 25  Thread : 2
[06/04 00:09:15   1363s]  VERIFY DRC ...... Sub-Area: {817.920 0.000 1090.560 272.640} 4 of 25  Thread : 4
[06/04 00:09:15   1363s]  VERIFY DRC ...... Sub-Area: {1090.560 545.280 1349.740 817.920} 15 of 25  Thread : 1
[06/04 00:09:15   1363s]  VERIFY DRC ...... Sub-Area: {0.000 272.640 272.640 545.280} 6 of 25  Thread : 2
[06/04 00:09:15   1363s]  VERIFY DRC ...... Sub-Area: {0.000 817.920 272.640 1090.560} 16 of 25  Thread : 4
[06/04 00:09:15   1363s]  VERIFY DRC ...... Sub-Area: {1090.560 817.920 1349.740 1090.560} 20 of 25  Thread : 0
[06/04 00:09:15   1363s]  VERIFY DRC ...... Sub-Area: {1090.560 272.640 1349.740 545.280} 10 of 25  Thread : 1
[06/04 00:09:15   1363s]  VERIFY DRC ...... Sub-Area: {545.280 545.280 817.920 817.920} 13 of 25  Thread : 5
[06/04 00:09:16   1364s]  VERIFY DRC ...... Sub-Area: {817.920 817.920 1090.560 1090.560} 19 of 25  Thread : 4
[06/04 00:09:16   1364s]  VERIFY DRC ...... Sub-Area: {272.640 272.640 545.280 545.280} 7 of 25  Thread : 5
[06/04 00:09:16   1364s]  VERIFY DRC ...... Sub-Area: {272.640 817.920 545.280 1090.560} 17 of 25  Thread : 0
[06/04 00:09:16   1365s]  VERIFY DRC ...... Sub-Area: {817.920 272.640 1090.560 545.280} 9 of 25  Thread : 1
[06/04 00:09:16   1366s]  VERIFY DRC ...... Sub-Area: {272.640 545.280 545.280 817.920} 12 of 25  Thread : 0
[06/04 00:09:17   1366s]  VERIFY DRC ...... Sub-Area: {817.920 545.280 1090.560 817.920} 14 of 25  Thread : 1
[06/04 00:09:17   1366s]  VERIFY DRC ...... Thread : 5 finished.
[06/04 00:09:17   1366s]  VERIFY DRC ...... Thread : 4 finished.
[06/04 00:09:17   1367s]  VERIFY DRC ...... Sub-Area: {545.280 272.640 817.920 545.280} 8 of 25  Thread : 1
[06/04 00:09:17   1367s]  VERIFY DRC ...... Thread : 1 finished.
[06/04 00:09:17   1367s]  VERIFY DRC ...... Sub-Area: {545.280 817.920 817.920 1090.560} 18 of 25  Thread : 0
[06/04 00:09:17   1367s]  VERIFY DRC ...... Thread : 0 finished.
[06/04 00:09:17   1367s] 
[06/04 00:09:17   1367s]   Verification Complete : 0 Viols.
[06/04 00:09:17   1367s] 
[06/04 00:09:17   1367s]  *** End Verify DRC (CPU: 0:00:04.7  ELAPSED TIME: 2.00  MEM: 455.1M) ***
[06/04 00:09:17   1367s] 
[06/04 00:09:17   1367s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[06/04 00:09:29   1367s] <CMD> verifyProcessAntenna -report CHIP.antenna.rpt -error 1000
[06/04 00:09:29   1367s] 
[06/04 00:09:29   1367s] ******* START VERIFY ANTENNA ********
[06/04 00:09:29   1367s] Report File: CHIP.antenna.rpt
[06/04 00:09:29   1367s] LEF Macro File: CHIP.antenna.lef
[06/04 00:09:30   1368s] 5000 nets processed: 0 violations
[06/04 00:09:30   1368s] 10000 nets processed: 0 violations
[06/04 00:09:30   1368s] Verification Complete: 0 Violations
[06/04 00:09:30   1368s] ******* DONE VERIFY ANTENNA ********
[06/04 00:09:30   1368s] (CPU Time: 0:00:00.9  MEM: 0.000M)
[06/04 00:09:30   1368s] 
[06/04 00:09:49   1369s] <CMD> verifyConnectivity -net {VCC GND} -type special -noUnroutedNet -error 1000 -warning 50
[06/04 00:09:49   1369s] VERIFY_CONNECTIVITY use new engine.
[06/04 00:09:49   1369s] 
[06/04 00:09:49   1369s] ******** Start: VERIFY CONNECTIVITY ********
[06/04 00:09:49   1369s] Start Time: Tue Jun  4 00:09:49 2024
[06/04 00:09:49   1369s] 
[06/04 00:09:49   1369s] Design Name: CHIP
[06/04 00:09:49   1369s] Database Units: 1000
[06/04 00:09:49   1369s] Design Boundary: (0.0000, 0.0000) (1349.7400, 1350.1600)
[06/04 00:09:49   1369s] Error Limit = 1000; Warning Limit = 50
[06/04 00:09:49   1369s] Check specified nets
[06/04 00:09:49   1369s] Use 8 pthreads
[06/04 00:09:49   1370s] 
[06/04 00:09:49   1370s] Begin Summary 
[06/04 00:09:49   1370s]   Found no problems or warnings.
[06/04 00:09:49   1370s] End Summary
[06/04 00:09:49   1370s] 
[06/04 00:09:49   1370s] End Time: Tue Jun  4 00:09:49 2024
[06/04 00:09:49   1370s] Time Elapsed: 0:00:00.0
[06/04 00:09:49   1370s] 
[06/04 00:09:49   1370s] ******** End: VERIFY CONNECTIVITY ********
[06/04 00:09:49   1370s]   Verification Complete : 0 Viols.  0 Wrngs.
[06/04 00:09:49   1370s]   (CPU Time: 0:00:00.3  MEM: 0.000M)
[06/04 00:09:49   1370s] 
[06/04 00:10:06   1371s] <CMD> saveDesign DBS/CoreFiller
[06/04 00:10:06   1371s] The in-memory database contained RC information but was not saved. To save 
[06/04 00:10:06   1371s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[06/04 00:10:06   1371s] so it should only be saved when it is really desired.
[06/04 00:10:06   1371s] #% Begin save design ... (date=06/04 00:10:06, mem=2775.8M)
[06/04 00:10:06   1371s] % Begin Save ccopt configuration ... (date=06/04 00:10:06, mem=2775.8M)
[06/04 00:10:07   1371s] % End Save ccopt configuration ... (date=06/04 00:10:07, total cpu=0:00:00.2, real=0:00:01.0, peak res=2775.8M, current mem=2774.3M)
[06/04 00:10:07   1371s] % Begin Save netlist data ... (date=06/04 00:10:07, mem=2774.3M)
[06/04 00:10:07   1371s] Writing Binary DB to DBS/CoreFiller.dat/vbin/CHIP.v.bin in multi-threaded mode...
[06/04 00:10:07   1372s] % End Save netlist data ... (date=06/04 00:10:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=2774.3M, current mem=2774.2M)
[06/04 00:10:07   1372s] Saving symbol-table file in separate thread ...
[06/04 00:10:07   1372s] Saving congestion map file in separate thread ...
[06/04 00:10:07   1372s] Saving congestion map file DBS/CoreFiller.dat/CHIP.route.congmap.gz ...
[06/04 00:10:07   1372s] % Begin Save AAE data ... (date=06/04 00:10:07, mem=2774.3M)
[06/04 00:10:07   1372s] Saving AAE Data ...
[06/04 00:10:07   1372s] % End Save AAE data ... (date=06/04 00:10:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=2774.3M, current mem=2774.3M)
[06/04 00:10:07   1372s] Saving preference file DBS/CoreFiller.dat/gui.pref.tcl ...
[06/04 00:10:07   1372s] Saving mode setting ...
[06/04 00:10:07   1372s] Saving global file ...
[06/04 00:10:08   1372s] Saving Drc markers ...
[06/04 00:10:08   1372s] ... No Drc file written since there is no markers found.
[06/04 00:10:08   1372s] Saving special route data file in separate thread ...
[06/04 00:10:08   1372s] Saving PG file in separate thread ...
[06/04 00:10:08   1372s] Saving placement file in separate thread ...
[06/04 00:10:08   1372s] Saving route file in separate thread ...
[06/04 00:10:08   1372s] Saving property file in separate thread ...
[06/04 00:10:08   1372s] Saving PG file DBS/CoreFiller.dat/CHIP.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Tue Jun  4 00:10:08 2024)
[06/04 00:10:08   1372s] Saving property file DBS/CoreFiller.dat/CHIP.prop
[06/04 00:10:08   1372s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/04 00:10:08   1372s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=4525.9M) ***
[06/04 00:10:08   1372s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[06/04 00:10:08   1372s] Save Adaptive View Pruning View Names to Binary file
[06/04 00:10:08   1372s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=4517.9M) ***
[06/04 00:10:08   1372s] *** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=4517.9M) ***
[06/04 00:10:08   1372s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[06/04 00:10:08   1372s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/04 00:10:08   1372s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=4501.8M) ***
[06/04 00:10:08   1372s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[06/04 00:10:08   1372s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[06/04 00:10:09   1372s] #Saving pin access data to file DBS/CoreFiller.dat/CHIP.apa ...
[06/04 00:10:09   1373s] #
[06/04 00:10:10   1373s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[06/04 00:10:10   1373s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[06/04 00:10:10   1373s] % Begin Save power constraints data ... (date=06/04 00:10:10, mem=2774.8M)
[06/04 00:10:10   1373s] % End Save power constraints data ... (date=06/04 00:10:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=2774.8M, current mem=2774.8M)
[06/04 00:10:10   1373s] Generated self-contained design CoreFiller.dat
[06/04 00:10:10   1373s] #% End save design ... (date=06/04 00:10:10, total cpu=0:00:02.3, real=0:00:04.0, peak res=2775.8M, current mem=2775.2M)
[06/04 00:10:10   1373s] *** Message Summary: 0 warning(s), 0 error(s)
[06/04 00:10:10   1373s] 
[06/04 00:10:26   1374s] <CMD> saveNetlist CHIP.v
[06/04 00:10:26   1374s] Writing Netlist "CHIP.v" ...
[06/04 00:10:32   1375s] <CMD> setAnalysisMode -analysisType bcwc
[06/04 00:10:54   1377s] <CMD> write_sdf -max_view av_func_mode_max -min_view av_func_mode_min -edges noedge -splitsetuphold -remashold -splitrecrem -min_period_edges none CHIP.sdf
[06/04 00:10:54   1377s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[06/04 00:10:55   1378s] AAE_INFO: opIsDesignInPostRouteState() is 1
[06/04 00:10:55   1378s] AAE DB initialization (MEM=4275.83 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/04 00:10:55   1378s] AAE_INFO: resetNetProps viewIdx 0 
[06/04 00:10:55   1378s] AAE_INFO: resetNetProps viewIdx 1 
[06/04 00:10:55   1378s] AAE_INFO: resetNetProps viewIdx 2 
[06/04 00:10:55   1378s] AAE_INFO: resetNetProps viewIdx 3 
[06/04 00:10:55   1378s] Starting SI iteration 1 using Infinite Timing Windows
[06/04 00:10:55   1378s] #################################################################################
[06/04 00:10:55   1378s] # Design Stage: PostRoute
[06/04 00:10:55   1378s] # Design Name: CHIP
[06/04 00:10:55   1378s] # Design Mode: 90nm
[06/04 00:10:55   1378s] # Analysis Mode: MMMC Non-OCV 
[06/04 00:10:55   1378s] # Parasitics Mode: SPEF/RCDB 
[06/04 00:10:55   1378s] # Signoff Settings: SI On 
[06/04 00:10:55   1378s] #################################################################################
[06/04 00:10:55   1379s] Topological Sorting (REAL = 0:00:00.0, MEM = 4275.8M, InitMEM = 4275.8M)
[06/04 00:10:55   1380s] Setting infinite Tws ...
[06/04 00:10:55   1380s] First Iteration Infinite Tw... 
[06/04 00:10:55   1380s] Start delay calculation (fullDC) (8 T). (MEM=4275.83)
[06/04 00:10:55   1380s] AAE_INFO: Number of noise libraries( CDBs ) loaded = 2
[06/04 00:10:55   1380s] AAE_INFO: Cdb files are: 
[06/04 00:10:55   1380s]  	celtic/u18_ss.cdb
[06/04 00:10:55   1380s] 	celtic/u18_ff.cdb
[06/04 00:10:55   1380s]  
[06/04 00:10:55   1380s] Start AAE Lib Loading. (MEM=4287.62)
[06/04 00:10:57   1382s] End AAE Lib Loading. (MEM=4335.32 CPU=0:00:01.5 Real=0:00:02.0)
[06/04 00:10:57   1382s] End AAE Lib Interpolated Model. (MEM=4335.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 00:10:58   1383s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/04 00:10:58   1383s] Type 'man IMPESI-3086' for more detail.
[06/04 00:10:58   1383s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/04 00:10:58   1383s] Type 'man IMPESI-3086' for more detail.
[06/04 00:10:58   1383s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/04 00:10:58   1383s] Type 'man IMPESI-3086' for more detail.
[06/04 00:10:58   1383s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/04 00:10:58   1383s] Type 'man IMPESI-3086' for more detail.
[06/04 00:10:58   1383s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/04 00:10:58   1383s] Type 'man IMPESI-3086' for more detail.
[06/04 00:10:58   1383s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/04 00:10:58   1383s] Type 'man IMPESI-3086' for more detail.
[06/04 00:10:58   1383s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/04 00:10:58   1383s] Type 'man IMPESI-3086' for more detail.
[06/04 00:10:58   1383s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[06/04 00:10:58   1383s] Type 'man IMPESI-3086' for more detail.
[06/04 00:10:59   1389s] Total number of fetched objects 14173
[06/04 00:10:59   1389s] AAE_INFO-618: Total number of nets in the design is 14286,  99.4 percent of the nets selected for SI analysis
[06/04 00:10:59   1395s] Total number of fetched objects 14173
[06/04 00:10:59   1395s] AAE_INFO-618: Total number of nets in the design is 14286,  99.4 percent of the nets selected for SI analysis
[06/04 00:11:00   1396s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:01.0)
[06/04 00:11:00   1397s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[06/04 00:11:00   1397s] End delay calculation. (MEM=4782.56 CPU=0:00:13.5 REAL=0:00:02.0)
[06/04 00:11:01   1397s] End delay calculation (fullDC). (MEM=4623.17 CPU=0:00:17.0 REAL=0:00:06.0)
[06/04 00:11:01   1397s] *** CDM Built up (cpu=0:00:19.1  real=0:00:06.0  mem= 4623.2M) ***
[06/04 00:11:02   1400s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4623.2M)
[06/04 00:11:02   1400s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/04 00:11:02   1400s] Loading CTE timing window is completed (CPU = 0:00:00.5, REAL = 0:00:00.0, MEM = 4623.2M)
[06/04 00:11:02   1400s] Starting SI iteration 2
[06/04 00:11:02   1401s] Start delay calculation (fullDC) (8 T). (MEM=4293.17)
[06/04 00:11:02   1401s] End AAE Lib Interpolated Model. (MEM=4293.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/04 00:11:02   1401s] Total number of fetched objects 14173
[06/04 00:11:02   1401s] AAE_INFO-618: Total number of nets in the design is 14286,  0.4 percent of the nets selected for SI analysis
[06/04 00:11:02   1402s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
[06/04 00:11:02   1402s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 14173. 
[06/04 00:11:02   1402s] Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Skipped = 0. 
[06/04 00:11:02   1402s] Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Analyzed = 27. 
[06/04 00:11:02   1402s] Total number of fetched objects 14173
[06/04 00:11:02   1402s] AAE_INFO-618: Total number of nets in the design is 14286,  0.3 percent of the nets selected for SI analysis
[06/04 00:11:02   1402s] End delay calculation. (MEM=4654.55 CPU=0:00:01.1 REAL=0:00:00.0)
[06/04 00:11:02   1402s] End delay calculation (fullDC). (MEM=4654.55 CPU=0:00:01.1 REAL=0:00:00.0)
[06/04 00:11:02   1402s] *** CDM Built up (cpu=0:00:01.1  real=0:00:00.0  mem= 4654.6M) ***
[06/04 00:11:18   1405s] <CMD> set dbgLefDefOutVersion 5.8
[06/04 00:11:18   1405s] <CMD> global dbgLefDefOutVersion
[06/04 00:11:18   1405s] <CMD> set dbgLefDefOutVersion 5.8
[06/04 00:11:18   1405s] <CMD> defOut -floorplan -netlist -scanChain -routing CHIP.def
[06/04 00:11:18   1405s] Writing DEF file 'CHIP.def', current time is Tue Jun  4 00:11:18 2024 ...
[06/04 00:11:18   1405s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[06/04 00:11:19   1405s] DEF file 'CHIP.def' is written, current time is Tue Jun  4 00:11:19 2024 ...
[06/04 00:11:19   1405s] <CMD> set dbgLefDefOutVersion 5.8
[06/04 00:11:19   1405s] <CMD> set dbgLefDefOutVersion 5.8
[06/04 00:11:38   1406s] invalid command name "Innovus"
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_i_6 -loc 190.72 -56.92 -ori R0
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_i_6' is placed at (190720, -56920) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_i_7 -loc 303.93 -56.92 -ori R0
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_i_7' is placed at (303930, -56920) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_0 -loc 417.14 -56.92 -ori R0
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_0' is placed at (417140, -56920) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_CoreVSS2 -loc 530.35 -56.92 -ori R0
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_CoreVSS2' is placed at (530350, -56920) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_CoreVDD2 -loc 643.56 -56.92 -ori R0
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_CoreVDD2' is placed at (643560, -56920) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_1 -loc 756.77 -56.92 -ori R0
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_1' is placed at (756770, -56920) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_2 -loc 869.98 -56.92 -ori R0
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_2' is placed at (869980, -56920) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_8 -loc 983.19 -56.92 -ori R0
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_8' is placed at (983190, -56920) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_9 -loc 1096.4 -56.92 -ori R0
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_9' is placed at (1096400, -56920) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_3 -loc 1349.74 190.76 -ori R90
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_3' is placed at (1349740, 190760) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_4 -loc 1349.74 304.02 -ori R90
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_4' is placed at (1349740, 304020) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_5 -loc 1349.74 417.27 -ori R90
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_5' is placed at (1349740, 417270) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_IOVDD2 -loc 1349.74 530.52 -ori R90
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_IOVDD2' is placed at (1349740, 530520) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_IOVSS2 -loc 1349.74 643.77 -ori R90
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_IOVSS2' is placed at (1349740, 643770) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_6 -loc 1349.74 757.02 -ori R90
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_6' is placed at (1349740, 757020) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_7 -loc 1349.74 870.27 -ori R90
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_7' is placed at (1349740, 870270) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_10 -loc 1349.74 983.52 -ori R90
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_10' is placed at (1349740, 983520) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_11 -loc 1349.74 1096.78 -ori R90
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_11' is placed at (1349740, 1096780) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_13 -loc 1096.4 1350.16 -ori R180
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_13' is placed at (1096400, 1350160) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_12 -loc 983.19 1350.16 -ori R180
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_12' is placed at (983190, 1350160) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_i_0 -loc 869.98 1350.16 -ori R180
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_i_0' is placed at (869980, 1350160) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_layer_num_1 -loc 756.77 1350.16 -ori R180
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_layer_num_1' is placed at (756770, 1350160) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_layer_num_0 -loc 643.56 1350.16 -ori R180
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_layer_num_0' is placed at (643560, 1350160) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_CoreVSS1 -loc 530.35 1350.16 -ori R180
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_CoreVSS1' is placed at (530350, 1350160) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_CoreVDD1 -loc 417.14 1350.16 -ori R180
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_CoreVDD1' is placed at (417140, 1350160) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_rst_n -loc 303.93 1350.16 -ori R180
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_rst_n' is placed at (303930, 1350160) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_clk -loc 190.72 1350.16 -ori R180
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_clk' is placed at (190720, 1350160) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_o_14 -loc -56.92 1084.2 -ori R270
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_o_14' is placed at (-56920, 1084200) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_i_5 -loc -56.92 958.36 -ori R270
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_i_5' is placed at (-56920, 958360) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_i_4 -loc -56.92 832.52 -ori R270
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_i_4' is placed at (-56920, 832520) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_IOVSS1 -loc -56.92 706.69 -ori R270
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_IOVSS1' is placed at (-56920, 706690) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_IOVDD1 -loc -56.92 580.86 -ori R270
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_IOVDD1' is placed at (-56920, 580860) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_i_3 -loc -56.92 455.02 -ori R270
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_i_3' is placed at (-56920, 455020) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_i_2 -loc -56.92 329.18 -ori R270
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_i_2' is placed at (-56920, 329180) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> addInst -physical -cell BONDPADD_m -inst BPad_ipad_data_i_1 -loc -56.92 203.34 -ori R270
[06/04 00:11:54   1408s] **WARN: (IMPSYC-6308):	Instance 'BPad_ipad_data_i_1' is placed at (-56920, 203340) which is outside of core box.
[06/04 00:11:54   1408s] <CMD> setDrawView place
[06/04 00:11:54   1408s] <CMD> redraw
[06/04 00:12:40   1413s] wrong # args: should be "innovus"
[06/04 00:12:59   1415s] <CMD> add_text -layer metal5 -pt 1360 550 -label IOVDD -height 10
[06/04 00:13:17   1416s] <CMD> add_text -layer metal5 -pt 1360 660 -label IOVSS -height 10
[06/04 00:13:30   1418s] <CMD> saveDesign DBS/Finish
[06/04 00:13:30   1418s] The in-memory database contained RC information but was not saved. To save 
[06/04 00:13:30   1418s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[06/04 00:13:30   1418s] so it should only be saved when it is really desired.
[06/04 00:13:31   1418s] #% Begin save design ... (date=06/04 00:13:30, mem=2558.4M)
[06/04 00:13:31   1418s] % Begin Save ccopt configuration ... (date=06/04 00:13:31, mem=2558.4M)
[06/04 00:13:31   1418s] % End Save ccopt configuration ... (date=06/04 00:13:31, total cpu=0:00:00.2, real=0:00:00.0, peak res=2558.5M, current mem=2558.5M)
[06/04 00:13:31   1418s] % Begin Save netlist data ... (date=06/04 00:13:31, mem=2558.5M)
[06/04 00:13:31   1418s] Writing Binary DB to DBS/Finish.dat/vbin/CHIP.v.bin in multi-threaded mode...
[06/04 00:13:31   1418s] % End Save netlist data ... (date=06/04 00:13:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=2561.0M, current mem=2561.0M)
[06/04 00:13:31   1418s] Saving symbol-table file in separate thread ...
[06/04 00:13:31   1418s] Saving congestion map file in separate thread ...
[06/04 00:13:31   1418s] Saving congestion map file DBS/Finish.dat/CHIP.route.congmap.gz ...
[06/04 00:13:31   1418s] % Begin Save AAE data ... (date=06/04 00:13:31, mem=2561.2M)
[06/04 00:13:31   1418s] Saving AAE Data ...
[06/04 00:13:31   1418s] % End Save AAE data ... (date=06/04 00:13:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=2561.2M, current mem=2561.2M)
[06/04 00:13:31   1418s] Saving preference file DBS/Finish.dat/gui.pref.tcl ...
[06/04 00:13:32   1418s] Saving mode setting ...
[06/04 00:13:32   1418s] Saving global file ...
[06/04 00:13:32   1418s] Saving Drc markers ...
[06/04 00:13:32   1418s] ... No Drc file written since there is no markers found.
[06/04 00:13:32   1418s] Saving special route data file in separate thread ...
[06/04 00:13:32   1418s] Saving PG file in separate thread ...
[06/04 00:13:32   1418s] Saving placement file in separate thread ...
[06/04 00:13:32   1419s] Saving route file in separate thread ...
[06/04 00:13:32   1419s] Saving property file in separate thread ...
[06/04 00:13:32   1419s] Saving PG file DBS/Finish.dat/CHIP.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Tue Jun  4 00:13:32 2024)
[06/04 00:13:32   1419s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/04 00:13:32   1419s] Saving property file DBS/Finish.dat/CHIP.prop
[06/04 00:13:32   1419s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=4408.3M) ***
[06/04 00:13:32   1419s] Save Adaptive View Pruning View Names to Binary file
[06/04 00:13:32   1419s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[06/04 00:13:32   1419s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=4400.3M) ***
[06/04 00:13:32   1419s] *** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=4400.3M) ***
[06/04 00:13:32   1419s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[06/04 00:13:32   1419s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/04 00:13:32   1419s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=4384.3M) ***
[06/04 00:13:32   1419s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[06/04 00:13:32   1419s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[06/04 00:13:33   1419s] #Saving pin access data to file DBS/Finish.dat/CHIP.apa ...
[06/04 00:13:33   1419s] #
[06/04 00:13:34   1419s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[06/04 00:13:34   1419s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[06/04 00:13:34   1419s] % Begin Save power constraints data ... (date=06/04 00:13:34, mem=2561.4M)
[06/04 00:13:34   1419s] % End Save power constraints data ... (date=06/04 00:13:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=2561.4M, current mem=2561.4M)
[06/04 00:13:34   1420s] Generated self-contained design Finish.dat
[06/04 00:13:34   1420s] #% End save design ... (date=06/04 00:13:34, total cpu=0:00:02.1, real=0:00:03.0, peak res=2561.7M, current mem=2561.7M)
[06/04 00:13:34   1420s] *** Message Summary: 0 warning(s), 0 error(s)
[06/04 00:13:34   1420s] 
[06/04 00:13:56   1421s] <CMD> setStreamOutMode -specifyViaName default -SEvianames false -virtualConnection false -uniquifyCellNamesPrefix false -snapToMGrid false -textSize 1 -version 3
[06/04 00:14:35   1425s] <CMD> streamOut CHIP.gds -mapFile streamOut.map -merge {./Phantom/fsa0m_a_generic_core_cic.gds ./Phantom/fsa0m_a_t33_generic_io_cic.gds ./Phantom/BONDPAD.gds} -stripes 1 -units 1000 -mode ALL
[06/04 00:14:35   1425s] **WARN: (IMPTCM-125):	Option "-stripes" for command streamOut is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[06/04 00:14:35   1425s] Merge file: ./Phantom/fsa0m_a_generic_core_cic.gds has version number: 5
[06/04 00:14:35   1425s] Merge file: ./Phantom/fsa0m_a_t33_generic_io_cic.gds has version number: 5
[06/04 00:14:35   1425s] Merge file: ./Phantom/BONDPAD.gds has version number: 5
[06/04 00:14:35   1425s] Parse flat map file...
[06/04 00:14:35   1425s] **WARN: (IMPOGDS-392):	Unknown layer contact 
[06/04 00:14:35   1425s] Type 'man IMPOGDS-392' for more detail.
[06/04 00:14:35   1425s] Writing GDSII file ...
[06/04 00:14:35   1425s] 	****** db unit per micron = 1000 ******
[06/04 00:14:35   1425s] 	****** output gds2 file unit per micron = 1000 ******
[06/04 00:14:35   1425s] 	****** unit scaling factor = 1 ******
[06/04 00:14:35   1425s] Output for instance
[06/04 00:14:36   1425s] Output for bump
[06/04 00:14:36   1425s] Output for physical terminals
[06/04 00:14:36   1425s] Output for logical terminals
[06/04 00:14:36   1425s] Output for regular nets
[06/04 00:14:36   1425s] Output for special nets and metal fills
[06/04 00:14:36   1425s] Output for via structure generation total number 25
[06/04 00:14:36   1425s] Statistics for GDS generated (version 5)
[06/04 00:14:36   1425s] ----------------------------------------
[06/04 00:14:36   1425s] Stream Out Layer Mapping Information:
[06/04 00:14:36   1425s] GDS Layer Number          GDS Layer Name
[06/04 00:14:36   1425s] ----------------------------------------
[06/04 00:14:36   1425s]     235                          DIEAREA
[06/04 00:14:36   1425s]     56                            metal6
[06/04 00:14:36   1425s]     54                            metal5
[06/04 00:14:36   1425s]     52                            metal4
[06/04 00:14:36   1425s]     55                              via5
[06/04 00:14:36   1425s]     50                            metal3
[06/04 00:14:36   1425s]     46                            metal1
[06/04 00:14:36   1425s]     53                              via4
[06/04 00:14:36   1425s]     49                              via2
[06/04 00:14:36   1425s]     47                               via
[06/04 00:14:36   1425s]     51                              via3
[06/04 00:14:36   1425s]     48                            metal2
[06/04 00:14:36   1425s]     106                           metal6
[06/04 00:14:36   1425s]     105                           metal5
[06/04 00:14:36   1425s]     104                           metal4
[06/04 00:14:36   1425s]     103                           metal3
[06/04 00:14:36   1425s]     101                           metal1
[06/04 00:14:36   1425s]     102                           metal2
[06/04 00:14:36   1425s] 
[06/04 00:14:36   1425s] 
[06/04 00:14:36   1425s] Stream Out Information Processed for GDS version 5:
[06/04 00:14:36   1425s] Units: 1000 DBU
[06/04 00:14:36   1425s] 
[06/04 00:14:36   1425s] Object                             Count
[06/04 00:14:36   1425s] ----------------------------------------
[06/04 00:14:36   1425s] Instances                          33303
[06/04 00:14:36   1425s] 
[06/04 00:14:36   1425s] Ports/Pins                             0
[06/04 00:14:36   1425s] 
[06/04 00:14:36   1425s] Nets                              108071
[06/04 00:14:36   1425s]     metal layer metal1             14371
[06/04 00:14:36   1425s]     metal layer metal2             62102
[06/04 00:14:36   1425s]     metal layer metal3             25715
[06/04 00:14:36   1425s]     metal layer metal4              5760
[06/04 00:14:36   1425s]     metal layer metal5               123
[06/04 00:14:36   1425s] 
[06/04 00:14:36   1425s]     Via Instances                  72707
[06/04 00:14:36   1425s] 
[06/04 00:14:36   1425s] Special Nets                         681
[06/04 00:14:36   1425s]     metal layer metal1               543
[06/04 00:14:36   1425s]     metal layer metal4                77
[06/04 00:14:36   1425s]     metal layer metal5                61
[06/04 00:14:36   1425s] 
[06/04 00:14:36   1425s]     Via Instances                  19309
[06/04 00:14:36   1425s] 
[06/04 00:14:36   1425s] Metal Fills                            0
[06/04 00:14:36   1425s] 
[06/04 00:14:36   1425s]     Via Instances                      0
[06/04 00:14:36   1425s] 
[06/04 00:14:36   1425s] Metal FillOPCs                         0
[06/04 00:14:36   1425s] 
[06/04 00:14:36   1425s]     Via Instances                      0
[06/04 00:14:36   1425s] 
[06/04 00:14:36   1425s] Metal FillDRCs                         0
[06/04 00:14:36   1425s] 
[06/04 00:14:36   1425s]     Via Instances                      0
[06/04 00:14:36   1425s] 
[06/04 00:14:36   1425s] Text                               14106
[06/04 00:14:36   1425s]     metal layer metal1              3021
[06/04 00:14:36   1425s]     metal layer metal2              8680
[06/04 00:14:36   1425s]     metal layer metal3              2261
[06/04 00:14:36   1425s]     metal layer metal4               143
[06/04 00:14:36   1425s]     metal layer metal5                 1
[06/04 00:14:36   1425s] 
[06/04 00:14:36   1425s] 
[06/04 00:14:36   1425s] Blockages                              0
[06/04 00:14:36   1425s] 
[06/04 00:14:36   1425s] 
[06/04 00:14:36   1425s] Custom Text                            0
[06/04 00:14:36   1425s] 
[06/04 00:14:36   1425s] 
[06/04 00:14:36   1425s] Custom Box                             0
[06/04 00:14:36   1425s] 
[06/04 00:14:36   1425s] Trim Metal                             0
[06/04 00:14:36   1425s] 
[06/04 00:14:36   1425s] Scanning GDS file ./Phantom/fsa0m_a_generic_core_cic.gds to register cell name ......
[06/04 00:14:36   1425s] Scanning GDS file ./Phantom/fsa0m_a_t33_generic_io_cic.gds to register cell name ......
[06/04 00:14:36   1425s] Scanning GDS file ./Phantom/BONDPAD.gds to register cell name ......
[06/04 00:14:36   1425s] Merging GDS file ./Phantom/fsa0m_a_generic_core_cic.gds ......
[06/04 00:14:36   1425s] 	****** Merge file: ./Phantom/fsa0m_a_generic_core_cic.gds has version number: 5.
[06/04 00:14:36   1425s] 	****** Merge file: ./Phantom/fsa0m_a_generic_core_cic.gds has units: 1000 per micron.
[06/04 00:14:36   1425s] 	****** unit scaling factor = 1 ******
[06/04 00:14:36   1425s] Merging GDS file ./Phantom/fsa0m_a_t33_generic_io_cic.gds ......
[06/04 00:14:36   1425s] 	****** Merge file: ./Phantom/fsa0m_a_t33_generic_io_cic.gds has version number: 5.
[06/04 00:14:36   1425s] 	****** Merge file: ./Phantom/fsa0m_a_t33_generic_io_cic.gds has units: 1000 per micron.
[06/04 00:14:36   1425s] 	****** unit scaling factor = 1 ******
[06/04 00:14:36   1425s] Merging GDS file ./Phantom/BONDPAD.gds ......
[06/04 00:14:36   1425s] 	****** Merge file: ./Phantom/BONDPAD.gds has version number: 5.
[06/04 00:14:36   1425s] 	****** Merge file: ./Phantom/BONDPAD.gds has units: 1000 per micron.
[06/04 00:14:36   1425s] 	****** unit scaling factor = 1 ******
[06/04 00:14:36   1425s] ######Streamout is finished!
[06/04 00:15:17   1427s] 
--------------------------------------------------------------------------------
Exiting Innovus on Tue Jun  4 00:15:17 2024
  Total CPU time:     0:23:19
  Total real time:    0:24:59
  Peak memory (main): 2923.28MB

[06/04 00:15:17   1427s] 
[06/04 00:15:17   1427s] *** Memory Usage v#1 (Current mem = 4311.469M, initial mem = 387.363M) ***
[06/04 00:15:17   1427s] 
[06/04 00:15:17   1427s] *** Summary of all messages that are not suppressed in this session:
[06/04 00:15:17   1427s] Severity  ID               Count  Summary                                  
[06/04 00:15:17   1427s] WARNING   IMPLF-58           392  MACRO '%s' has been found in the databas...
[06/04 00:15:17   1427s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[06/04 00:15:17   1427s] WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/04 00:15:17   1427s] WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
[06/04 00:15:17   1427s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[06/04 00:15:17   1427s] WARNING   IMPFP-3961          16  The techSite '%s' has no related standar...
[06/04 00:15:17   1427s] WARNING   IMPFP-4026           4  Adjusting core to '%s' to %f due to trac...
[06/04 00:15:17   1427s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[06/04 00:15:17   1427s] WARNING   IMPOGDS-392          1  Unknown layer %s                         
[06/04 00:15:17   1427s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[06/04 00:15:17   1427s] WARNING   IMPEXT-3530         11  The process node is not set. Use the com...
[06/04 00:15:17   1427s] WARNING   IMPSYC-6308         35  Instance '%s' is placed at (%d, %d) whic...
[06/04 00:15:17   1427s] WARNING   IMPVL-159          764  Pin '%s' of cell '%s' is defined in LEF ...
[06/04 00:15:17   1427s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[06/04 00:15:17   1427s] WARNING   IMPESI-3086         50  The cell '%s' does not have characterize...
[06/04 00:15:17   1427s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[06/04 00:15:17   1427s] WARNING   IMPSR-4058           2  Sroute option: %s should be used in conj...
[06/04 00:15:17   1427s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[06/04 00:15:17   1427s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[06/04 00:15:17   1427s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[06/04 00:15:17   1427s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[06/04 00:15:17   1427s] WARNING   IMPOPT-6118          2  The following cells have a dont_touch pr...
[06/04 00:15:17   1427s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[06/04 00:15:17   1427s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[06/04 00:15:17   1427s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[06/04 00:15:17   1427s] WARNING   IMPCCOPT-1059        2  Slackened off %s from %s to %s.          
[06/04 00:15:17   1427s] WARNING   IMPCCOPT-2406       14  Clock halo disabled on instance '%s'. Cl...
[06/04 00:15:17   1427s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[06/04 00:15:17   1427s] WARNING   IMPCCOPT-2171        6  Unable to get/extract RC parasitics for ...
[06/04 00:15:17   1427s] WARNING   IMPCCOPT-2169        6  Cannot extract parasitics for %s net '%s...
[06/04 00:15:17   1427s] WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
[06/04 00:15:17   1427s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[06/04 00:15:17   1427s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[06/04 00:15:17   1427s] WARNING   IMPTR-2325           1  There are %d nets connecting a pad term ...
[06/04 00:15:17   1427s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[06/04 00:15:17   1427s] ERROR     IMPTCM-48            1  "%s" is not a legal option for command "...
[06/04 00:15:17   1427s] WARNING   IMPTCM-125           1  Option "%s" for command %s is obsolete a...
[06/04 00:15:17   1427s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[06/04 00:15:17   1427s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[06/04 00:15:17   1427s] WARNING   SDF-808              1  The software is currently operating in a...
[06/04 00:15:17   1427s] ERROR     TCLCMD-290           2  Could not find technology library '%s'   
[06/04 00:15:17   1427s] WARNING   TCLCMD-1014          2  The SDC set_operating_conditions asserti...
[06/04 00:15:17   1427s] WARNING   TCLCMD-1403          1  '%s'                                     
[06/04 00:15:17   1427s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[06/04 00:15:17   1427s] WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
[06/04 00:15:17   1427s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[06/04 00:15:17   1427s] *** Message Summary: 1369 warning(s), 3 error(s)
[06/04 00:15:17   1427s] 
[06/04 00:15:17   1427s] --- Ending "Innovus" (totcpu=0:23:48, real=0:24:57, mem=4311.5M) ---
