Drill report for RailsidePDB.kicad_pcb
Created on 2024-11-20T17:21:35-0500

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'RailsidePDB-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0.800mm  0.0315"  (8 holes)
    T2  1.780mm  0.0701"  (16 holes)
    T3  1.800mm  0.0709"  (160 holes)
    T4  5.125mm  0.2018"  (8 holes)

    Total plated holes count 192


Drill file 'RailsidePDB-NPTH.drl' contains
    unplated through holes:
    =============================================================

    Total unplated holes count 0
