Date Wednesday Nov GMT Server NCSA MIME version Content type text html Last modified Thursday Nov GMT Content length CASHMERe Home Page Coherence Algorithms for SHared MEmory aRchitectures The CASHMERe Project Overview People Papers Overview CASHMERe stands for Coherence Algorithms for SHared MEmory aRchitectures and ongoing effort provide efficient scalable shared memory with minimal hardware support well accepted today that commercial workstations offer the best price performance ratio and that shared memory provides the most desirable programming paradigm for parallel computing Unfortunately shared memory emulations networks workstations provide acceptable performance for only limited class applications CASHMERe attempts bridge the performance gap between shared memory emulations networks workstations and tightly coupled cache coherent multiprocessors while using minimal hardware support the context CASHMERe have discovered that NCC NUMA Non Cache Coherent Non Uniform Memory Access machines can greatly improve the performance DSM systems and approach that fully hardware coherent multiprocessors The basic property NCC NUMA systems the ability access remote memory directly such capability offered variety network interfaces including DEC Memory Channel Hamlyn and the Princeton Shrimp Given current technology the additional hardware cost NCC NUMA systems over pure message passing systems minimal Based this fact and our performance results believe that NCC NUMA machines lie near the knee the price performance curve The department Computer Science the University Rochester building processor Cashmere prototype Significant part the funding comes the form equipment grant from Digital Equipment Corporation The prototype consists eight processor DEC multiprocessors Memory Channel network The Memory Channel plugs into any PCI bus provides memory mapped network interface with which processors can read and write remote locations without kernel intervention inter processor interrupts End end bandwidth currently about sec remote write latency about The next hardware generation expected increase bandwidth approximately one order magnitude and cut latency half Cashmere augments the functionality the Memory Channel providing cache coherence software Implementation Cashmere Slides from the Workshop Scalable Shared Memory Multiprocessors Boston October CASHMERe People The people behind CASHMERe are Michael Scott Wei Sandhya Dwarkadas Leonidas Kontothanassis Galen Hunt Maged Michael Robert Stets Nikolaos Hardavellas Sotirios Ioannidis Wagner Meira Alexandros Poulos Michal Cierniak Srinivasan Parthasarathy and Mohammed Zaki CASHMERe papers Hunt and Scott Using Peer Support Reduce Fault Tolerant Overhead Distributed Shared Memories Computer Science Department University Rochester June Kontothanassis and Scott Efficient Shared Memory with Minimal Hardware Support Computer Architecture News September Kontothanassis and Scott Using Memory Mapped Network Interfaces Improve the Performance Distributed Shared Memory Proc HPCA San Jose February Kontothanassis Scott and Bianchini Lazy Release Consistency for Hardware Coherent Multiprocessors Proc SUPERCOMPUTING San Diego December Kontothanassis and Scott Software Cache Coherence for Current and Future Architectures Special JPDC Issue Scalable Shared Memory November Kontothanassis and Scott Software Cache Coherence for Large Scale Multiprocessors Proc HPCA Raleigh January Marchetti Kontothanassis Bianchini and Scott Using Simple Page Placement Policies Reduce the Cost Cache Fills Coherent Shared Memory Systems Proc IPPS Santa Barbara April Cierniak and Wei Unifying Data and Control Transformations for Distributed Shared Memory Machines Proc SIGPLAN PLDI Jolla June Also available For comments and requests send mail kthanasi crl dec com scott rochester edu URCS Home Page 