
com_rev4_without_pull_up.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005038  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080050f8  080050f8  000150f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005130  08005130  0002004c  2**0
                  CONTENTS
  4 .ARM          00000000  08005130  08005130  0002004c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005130  08005130  0002004c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08005130  08005130  00015130  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08005138  08005138  00015138  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000004c  20000000  08005140  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000520  2000004c  0800518c  0002004c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000056c  0800518c  0002056c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bbe4  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ee8  00000000  00000000  0002bc58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009a8  00000000  00000000  0002db40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008f0  00000000  00000000  0002e4e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011577  00000000  00000000  0002edd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c58e  00000000  00000000  0004034f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00060466  00000000  00000000  0004c8dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000acd43  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002154  00000000  00000000  000acd94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000004c 	.word	0x2000004c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080050e0 	.word	0x080050e0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000050 	.word	0x20000050
 8000104:	080050e0 	.word	0x080050e0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <_ZN7SpiPortC1Ev>:
#include <SpiPort.h>
SpiPort::SpiPort() {
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	0018      	movs	r0, r3
 800022c:	2306      	movs	r3, #6
 800022e:	001a      	movs	r2, r3
 8000230:	2100      	movs	r1, #0
 8000232:	f004 ff4d 	bl	80050d0 <memset>
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	2206      	movs	r2, #6
 800023a:	189b      	adds	r3, r3, r2
 800023c:	2206      	movs	r2, #6
 800023e:	2100      	movs	r1, #0
 8000240:	0018      	movs	r0, r3
 8000242:	f004 ff45 	bl	80050d0 <memset>
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	330c      	adds	r3, #12
 800024a:	2206      	movs	r2, #6
 800024c:	2100      	movs	r1, #0
 800024e:	0018      	movs	r0, r3
 8000250:	f004 ff3e 	bl	80050d0 <memset>
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	2212      	movs	r2, #18
 8000258:	189b      	adds	r3, r3, r2
 800025a:	2206      	movs	r2, #6
 800025c:	2100      	movs	r1, #0
 800025e:	0018      	movs	r0, r3
 8000260:	f004 ff36 	bl	80050d0 <memset>
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	3318      	adds	r3, #24
 8000268:	2206      	movs	r2, #6
 800026a:	2100      	movs	r1, #0
 800026c:	0018      	movs	r0, r3
 800026e:	f004 ff2f 	bl	80050d0 <memset>
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	2225      	movs	r2, #37	; 0x25
 8000276:	2100      	movs	r1, #0
 8000278:	5499      	strb	r1, [r3, r2]
	this->port = GPIOA;
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	2290      	movs	r2, #144	; 0x90
 800027e:	05d2      	lsls	r2, r2, #23
 8000280:	621a      	str	r2, [r3, #32]
	this->pin = 0;
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	2224      	movs	r2, #36	; 0x24
 8000286:	2100      	movs	r1, #0
 8000288:	5499      	strb	r1, [r3, r2]
}
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	0018      	movs	r0, r3
 800028e:	46bd      	mov	sp, r7
 8000290:	b002      	add	sp, #8
 8000292:	bd80      	pop	{r7, pc}

08000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>:
SpiPort::SpiPort(GPIO_TypeDef *port, uint8_t pin) {
	this->port = port;
	this->pin = pin;
}

void SpiPort::setCS(GPIO_TypeDef *port, uint8_t pin) {
 8000294:	b580      	push	{r7, lr}
 8000296:	b084      	sub	sp, #16
 8000298:	af00      	add	r7, sp, #0
 800029a:	60f8      	str	r0, [r7, #12]
 800029c:	60b9      	str	r1, [r7, #8]
 800029e:	1dfb      	adds	r3, r7, #7
 80002a0:	701a      	strb	r2, [r3, #0]
	this->port = port;
 80002a2:	68fb      	ldr	r3, [r7, #12]
 80002a4:	68ba      	ldr	r2, [r7, #8]
 80002a6:	621a      	str	r2, [r3, #32]
	this->pin = pin;
 80002a8:	68fb      	ldr	r3, [r7, #12]
 80002aa:	1dfa      	adds	r2, r7, #7
 80002ac:	2124      	movs	r1, #36	; 0x24
 80002ae:	7812      	ldrb	r2, [r2, #0]
 80002b0:	545a      	strb	r2, [r3, r1]
}
 80002b2:	46c0      	nop			; (mov r8, r8)
 80002b4:	46bd      	mov	sp, r7
 80002b6:	b004      	add	sp, #16
 80002b8:	bd80      	pop	{r7, pc}

080002ba <_ZN7SpiPort5setTuEPhS0_S0_S0_>:

void SpiPort::setTu(uint8_t *dat0, uint8_t *dat1, uint8_t *dat2, uint8_t *dat3) {
 80002ba:	b580      	push	{r7, lr}
 80002bc:	b084      	sub	sp, #16
 80002be:	af00      	add	r7, sp, #0
 80002c0:	60f8      	str	r0, [r7, #12]
 80002c2:	60b9      	str	r1, [r7, #8]
 80002c4:	607a      	str	r2, [r7, #4]
 80002c6:	603b      	str	r3, [r7, #0]
	this->tu[0] = *dat0;
 80002c8:	68bb      	ldr	r3, [r7, #8]
 80002ca:	781a      	ldrb	r2, [r3, #0]
 80002cc:	68fb      	ldr	r3, [r7, #12]
 80002ce:	719a      	strb	r2, [r3, #6]
	this->tu[1] = *dat1;
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	781a      	ldrb	r2, [r3, #0]
 80002d4:	68fb      	ldr	r3, [r7, #12]
 80002d6:	71da      	strb	r2, [r3, #7]
	this->tu[2] = *dat2;
 80002d8:	683b      	ldr	r3, [r7, #0]
 80002da:	781a      	ldrb	r2, [r3, #0]
 80002dc:	68fb      	ldr	r3, [r7, #12]
 80002de:	721a      	strb	r2, [r3, #8]
	this->tu[3] = *dat3;
 80002e0:	69bb      	ldr	r3, [r7, #24]
 80002e2:	781a      	ldrb	r2, [r3, #0]
 80002e4:	68fb      	ldr	r3, [r7, #12]
 80002e6:	725a      	strb	r2, [r3, #9]
	this->tu[5] = this->tu[0] + this->tu[1] + this->tu[2] + this->tu[3] + this->tu[4];
 80002e8:	68fb      	ldr	r3, [r7, #12]
 80002ea:	799a      	ldrb	r2, [r3, #6]
 80002ec:	68fb      	ldr	r3, [r7, #12]
 80002ee:	79db      	ldrb	r3, [r3, #7]
 80002f0:	18d3      	adds	r3, r2, r3
 80002f2:	b2da      	uxtb	r2, r3
 80002f4:	68fb      	ldr	r3, [r7, #12]
 80002f6:	7a1b      	ldrb	r3, [r3, #8]
 80002f8:	18d3      	adds	r3, r2, r3
 80002fa:	b2da      	uxtb	r2, r3
 80002fc:	68fb      	ldr	r3, [r7, #12]
 80002fe:	7a5b      	ldrb	r3, [r3, #9]
 8000300:	18d3      	adds	r3, r2, r3
 8000302:	b2da      	uxtb	r2, r3
 8000304:	68fb      	ldr	r3, [r7, #12]
 8000306:	7a9b      	ldrb	r3, [r3, #10]
 8000308:	18d3      	adds	r3, r2, r3
 800030a:	b2da      	uxtb	r2, r3
 800030c:	68fb      	ldr	r3, [r7, #12]
 800030e:	72da      	strb	r2, [r3, #11]
}
 8000310:	46c0      	nop			; (mov r8, r8)
 8000312:	46bd      	mov	sp, r7
 8000314:	b004      	add	sp, #16
 8000316:	bd80      	pop	{r7, pc}

08000318 <_ZN7SpiPort6selectEv>:

void SpiPort::select() {
 8000318:	b580      	push	{r7, lr}
 800031a:	b082      	sub	sp, #8
 800031c:	af00      	add	r7, sp, #0
 800031e:	6078      	str	r0, [r7, #4]
	this->port->BRR = (1 << this->pin);
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	2224      	movs	r2, #36	; 0x24
 8000324:	5c9b      	ldrb	r3, [r3, r2]
 8000326:	001a      	movs	r2, r3
 8000328:	2301      	movs	r3, #1
 800032a:	4093      	lsls	r3, r2
 800032c:	001a      	movs	r2, r3
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	6a1b      	ldr	r3, [r3, #32]
 8000332:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000334:	46c0      	nop			; (mov r8, r8)
 8000336:	46bd      	mov	sp, r7
 8000338:	b002      	add	sp, #8
 800033a:	bd80      	pop	{r7, pc}

0800033c <_ZN7SpiPort8unSelectEv>:

void SpiPort::unSelect() {
 800033c:	b580      	push	{r7, lr}
 800033e:	b082      	sub	sp, #8
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
	this->port->BSRR = (1 << this->pin);
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	2224      	movs	r2, #36	; 0x24
 8000348:	5c9b      	ldrb	r3, [r3, r2]
 800034a:	001a      	movs	r2, r3
 800034c:	2301      	movs	r3, #1
 800034e:	4093      	lsls	r3, r2
 8000350:	001a      	movs	r2, r3
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	6a1b      	ldr	r3, [r3, #32]
 8000356:	619a      	str	r2, [r3, #24]
}
 8000358:	46c0      	nop			; (mov r8, r8)
 800035a:	46bd      	mov	sp, r7
 800035c:	b002      	add	sp, #8
 800035e:	bd80      	pop	{r7, pc}

08000360 <_ZN7SpiPort10isRxSummOkEv>:

uint8_t SpiPort::isRxSummOk() {
 8000360:	b580      	push	{r7, lr}
 8000362:	b082      	sub	sp, #8
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]
	if (this->ts[0] + this->ts[1] + this->ts[2] + this->ts[3] + this->ts[4] == this->ts[5]) {
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	781b      	ldrb	r3, [r3, #0]
 800036c:	001a      	movs	r2, r3
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	785b      	ldrb	r3, [r3, #1]
 8000372:	18d3      	adds	r3, r2, r3
 8000374:	687a      	ldr	r2, [r7, #4]
 8000376:	7892      	ldrb	r2, [r2, #2]
 8000378:	189b      	adds	r3, r3, r2
 800037a:	687a      	ldr	r2, [r7, #4]
 800037c:	78d2      	ldrb	r2, [r2, #3]
 800037e:	189b      	adds	r3, r3, r2
 8000380:	687a      	ldr	r2, [r7, #4]
 8000382:	7912      	ldrb	r2, [r2, #4]
 8000384:	189b      	adds	r3, r3, r2
 8000386:	687a      	ldr	r2, [r7, #4]
 8000388:	7952      	ldrb	r2, [r2, #5]
 800038a:	4293      	cmp	r3, r2
 800038c:	d101      	bne.n	8000392 <_ZN7SpiPort10isRxSummOkEv+0x32>
		return 1;
 800038e:	2301      	movs	r3, #1
 8000390:	e000      	b.n	8000394 <_ZN7SpiPort10isRxSummOkEv+0x34>
	}
	return 0;
 8000392:	2300      	movs	r3, #0
}
 8000394:	0018      	movs	r0, r3
 8000396:	46bd      	mov	sp, r7
 8000398:	b002      	add	sp, #8
 800039a:	bd80      	pop	{r7, pc}

0800039c <_ZN7SpiPort9isChangedEv>:

uint8_t SpiPort::isChanged() {
 800039c:	b580      	push	{r7, lr}
 800039e:	b082      	sub	sp, #8
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	6078      	str	r0, [r7, #4]
	if (this->rxPrev[0] != this->ts[0] || this->rxPrev[1] != this->ts[1] ||
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	7b1a      	ldrb	r2, [r3, #12]
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	781b      	ldrb	r3, [r3, #0]
 80003ac:	429a      	cmp	r2, r3
 80003ae:	d117      	bne.n	80003e0 <_ZN7SpiPort9isChangedEv+0x44>
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	7b5a      	ldrb	r2, [r3, #13]
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	785b      	ldrb	r3, [r3, #1]
 80003b8:	429a      	cmp	r2, r3
 80003ba:	d111      	bne.n	80003e0 <_ZN7SpiPort9isChangedEv+0x44>
		this->rxPrev[2] != this->ts[2] || this->rxPrev[3] != this->ts[3] || this->rxPrev[4] != this->ts[4]) {
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	7b9a      	ldrb	r2, [r3, #14]
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	789b      	ldrb	r3, [r3, #2]
	if (this->rxPrev[0] != this->ts[0] || this->rxPrev[1] != this->ts[1] ||
 80003c4:	429a      	cmp	r2, r3
 80003c6:	d10b      	bne.n	80003e0 <_ZN7SpiPort9isChangedEv+0x44>
		this->rxPrev[2] != this->ts[2] || this->rxPrev[3] != this->ts[3] || this->rxPrev[4] != this->ts[4]) {
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	7bda      	ldrb	r2, [r3, #15]
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	78db      	ldrb	r3, [r3, #3]
 80003d0:	429a      	cmp	r2, r3
 80003d2:	d105      	bne.n	80003e0 <_ZN7SpiPort9isChangedEv+0x44>
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	7c1a      	ldrb	r2, [r3, #16]
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	791b      	ldrb	r3, [r3, #4]
 80003dc:	429a      	cmp	r2, r3
 80003de:	d015      	beq.n	800040c <_ZN7SpiPort9isChangedEv+0x70>

		this->rxPrev[0] = this->ts[0];
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	781a      	ldrb	r2, [r3, #0]
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	731a      	strb	r2, [r3, #12]
		this->rxPrev[1] = this->ts[1];
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	785a      	ldrb	r2, [r3, #1]
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	735a      	strb	r2, [r3, #13]
		this->rxPrev[2] = this->ts[2];
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	789a      	ldrb	r2, [r3, #2]
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	739a      	strb	r2, [r3, #14]
		this->rxPrev[3] = this->ts[3];
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	78da      	ldrb	r2, [r3, #3]
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	73da      	strb	r2, [r3, #15]
		this->rxPrev[4] = this->ts[4];
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	791a      	ldrb	r2, [r3, #4]
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	741a      	strb	r2, [r3, #16]
		return 1;
 8000408:	2301      	movs	r3, #1
 800040a:	e000      	b.n	800040e <_ZN7SpiPort9isChangedEv+0x72>
	}
	return 0;
 800040c:	2300      	movs	r3, #0
}
 800040e:	0018      	movs	r0, r3
 8000410:	46bd      	mov	sp, r7
 8000412:	b002      	add	sp, #8
 8000414:	bd80      	pop	{r7, pc}

08000416 <_ZN7SpiPort5getTsEv>:

uint8_t* SpiPort::getTs() {
 8000416:	b580      	push	{r7, lr}
 8000418:	b082      	sub	sp, #8
 800041a:	af00      	add	r7, sp, #0
 800041c:	6078      	str	r0, [r7, #4]
	return &this->ts[0];
 800041e:	687b      	ldr	r3, [r7, #4]
}
 8000420:	0018      	movs	r0, r3
 8000422:	46bd      	mov	sp, r7
 8000424:	b002      	add	sp, #8
 8000426:	bd80      	pop	{r7, pc}

08000428 <_ZN7SpiPort5getTuEv>:
uint8_t* SpiPort::getTu() {
 8000428:	b580      	push	{r7, lr}
 800042a:	b082      	sub	sp, #8
 800042c:	af00      	add	r7, sp, #0
 800042e:	6078      	str	r0, [r7, #4]
	return &this->tu[0];
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	3306      	adds	r3, #6
}
 8000434:	0018      	movs	r0, r3
 8000436:	46bd      	mov	sp, r7
 8000438:	b002      	add	sp, #8
 800043a:	bd80      	pop	{r7, pc}

0800043c <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback (UART_HandleTypeDef *huart)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	b082      	sub	sp, #8
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
	iwdgFlag = 1;
 8000444:	4b05      	ldr	r3, [pc, #20]	; (800045c <HAL_UART_RxCpltCallback+0x20>)
 8000446:	2201      	movs	r2, #1
 8000448:	701a      	strb	r2, [r3, #0]
	uartInterrupt(rxBuffNum);
 800044a:	4b05      	ldr	r3, [pc, #20]	; (8000460 <HAL_UART_RxCpltCallback+0x24>)
 800044c:	781b      	ldrb	r3, [r3, #0]
 800044e:	0018      	movs	r0, r3
 8000450:	f000 f808 	bl	8000464 <uartInterrupt>
}
 8000454:	46c0      	nop			; (mov r8, r8)
 8000456:	46bd      	mov	sp, r7
 8000458:	b002      	add	sp, #8
 800045a:	bd80      	pop	{r7, pc}
 800045c:	2000037b 	.word	0x2000037b
 8000460:	20000344 	.word	0x20000344

08000464 <uartInterrupt>:

void uartInterrupt(uint8_t num) {
 8000464:	b580      	push	{r7, lr}
 8000466:	b084      	sub	sp, #16
 8000468:	af00      	add	r7, sp, #0
 800046a:	0002      	movs	r2, r0
 800046c:	1dfb      	adds	r3, r7, #7
 800046e:	701a      	strb	r2, [r3, #0]
	uartRxState[num] = RECEIVED;
 8000470:	1dfb      	adds	r3, r7, #7
 8000472:	781b      	ldrb	r3, [r3, #0]
 8000474:	4a14      	ldr	r2, [pc, #80]	; (80004c8 <uartInterrupt+0x64>)
 8000476:	2102      	movs	r1, #2
 8000478:	54d1      	strb	r1, [r2, r3]
	uint8_t invNum = num ^ (1 << 0);
 800047a:	200f      	movs	r0, #15
 800047c:	183b      	adds	r3, r7, r0
 800047e:	1dfa      	adds	r2, r7, #7
 8000480:	7812      	ldrb	r2, [r2, #0]
 8000482:	2101      	movs	r1, #1
 8000484:	404a      	eors	r2, r1
 8000486:	701a      	strb	r2, [r3, #0]
	if (uartRxState[invNum] == READY) {
 8000488:	0001      	movs	r1, r0
 800048a:	187b      	adds	r3, r7, r1
 800048c:	781b      	ldrb	r3, [r3, #0]
 800048e:	4a0e      	ldr	r2, [pc, #56]	; (80004c8 <uartInterrupt+0x64>)
 8000490:	5cd3      	ldrb	r3, [r2, r3]
 8000492:	2b00      	cmp	r3, #0
 8000494:	d114      	bne.n	80004c0 <uartInterrupt+0x5c>
		rxBuffNum = invNum;
 8000496:	4b0d      	ldr	r3, [pc, #52]	; (80004cc <uartInterrupt+0x68>)
 8000498:	187a      	adds	r2, r7, r1
 800049a:	7812      	ldrb	r2, [r2, #0]
 800049c:	701a      	strb	r2, [r3, #0]
		uartRxState[rxBuffNum] = BUSY;
 800049e:	4b0b      	ldr	r3, [pc, #44]	; (80004cc <uartInterrupt+0x68>)
 80004a0:	781b      	ldrb	r3, [r3, #0]
 80004a2:	001a      	movs	r2, r3
 80004a4:	4b08      	ldr	r3, [pc, #32]	; (80004c8 <uartInterrupt+0x64>)
 80004a6:	2101      	movs	r1, #1
 80004a8:	5499      	strb	r1, [r3, r2]
		HAL_UART_Receive_DMA(&huart2, uartRx[rxBuffNum], 53);
 80004aa:	4b08      	ldr	r3, [pc, #32]	; (80004cc <uartInterrupt+0x68>)
 80004ac:	781b      	ldrb	r3, [r3, #0]
 80004ae:	001a      	movs	r2, r3
 80004b0:	4b07      	ldr	r3, [pc, #28]	; (80004d0 <uartInterrupt+0x6c>)
 80004b2:	0092      	lsls	r2, r2, #2
 80004b4:	58d1      	ldr	r1, [r2, r3]
 80004b6:	4b07      	ldr	r3, [pc, #28]	; (80004d4 <uartInterrupt+0x70>)
 80004b8:	2235      	movs	r2, #53	; 0x35
 80004ba:	0018      	movs	r0, r3
 80004bc:	f003 fc36 	bl	8003d2c <HAL_UART_Receive_DMA>
	}
}
 80004c0:	46c0      	nop			; (mov r8, r8)
 80004c2:	46bd      	mov	sp, r7
 80004c4:	b004      	add	sp, #16
 80004c6:	bd80      	pop	{r7, pc}
 80004c8:	20000274 	.word	0x20000274
 80004cc:	20000344 	.word	0x20000344
 80004d0:	20000000 	.word	0x20000000
 80004d4:	20000164 	.word	0x20000164

080004d8 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80004d8:	b580      	push	{r7, lr}
 80004da:	b082      	sub	sp, #8
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
	HAL_UART_AbortReceive(huart);
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	0018      	movs	r0, r3
 80004e4:	f003 fc7a 	bl	8003ddc <HAL_UART_AbortReceive>
	__HAL_UART_CLEAR_PEFLAG(huart);
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	2201      	movs	r2, #1
 80004ee:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_NEFLAG(huart);
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	2204      	movs	r2, #4
 80004f6:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_FEFLAG(huart);
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	2202      	movs	r2, #2
 80004fe:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_OREFLAG(huart);
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	2208      	movs	r2, #8
 8000506:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_NEFLAG(huart);
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	2204      	movs	r2, #4
 800050e:	621a      	str	r2, [r3, #32]
	huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	2284      	movs	r2, #132	; 0x84
 8000514:	2100      	movs	r1, #0
 8000516:	5099      	str	r1, [r3, r2]
	HAL_UART_RxCpltCallback (huart);
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	0018      	movs	r0, r3
 800051c:	f7ff ff8e 	bl	800043c <HAL_UART_RxCpltCallback>
	//NVIC_SystemReset();
}
 8000520:	46c0      	nop			; (mov r8, r8)
 8000522:	46bd      	mov	sp, r7
 8000524:	b002      	add	sp, #8
 8000526:	bd80      	pop	{r7, pc}

08000528 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) {
 8000528:	b580      	push	{r7, lr}
 800052a:	b086      	sub	sp, #24
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
	HAL_SPI_Abort(hspi);
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	0018      	movs	r0, r3
 8000534:	f002 fd16 	bl	8002f64 <HAL_SPI_Abort>
	__HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	4a16      	ldr	r2, [pc, #88]	; (8000598 <HAL_SPI_ErrorCallback+0x70>)
 800053e:	609a      	str	r2, [r3, #8]
	__HAL_SPI_CLEAR_FREFLAG(hspi);
 8000540:	2300      	movs	r3, #0
 8000542:	617b      	str	r3, [r7, #20]
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	689b      	ldr	r3, [r3, #8]
 800054a:	617b      	str	r3, [r7, #20]
 800054c:	697b      	ldr	r3, [r7, #20]
	__HAL_SPI_CLEAR_MODFFLAG(hspi);
 800054e:	2300      	movs	r3, #0
 8000550:	613b      	str	r3, [r7, #16]
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	689b      	ldr	r3, [r3, #8]
 8000558:	613b      	str	r3, [r7, #16]
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	681a      	ldr	r2, [r3, #0]
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	2140      	movs	r1, #64	; 0x40
 8000566:	438a      	bics	r2, r1
 8000568:	601a      	str	r2, [r3, #0]
 800056a:	693b      	ldr	r3, [r7, #16]
	__HAL_SPI_CLEAR_OVRFLAG(hspi);
 800056c:	2300      	movs	r3, #0
 800056e:	60fb      	str	r3, [r7, #12]
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	68db      	ldr	r3, [r3, #12]
 8000576:	60fb      	str	r3, [r7, #12]
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	689b      	ldr	r3, [r3, #8]
 800057e:	60fb      	str	r3, [r7, #12]
 8000580:	68fb      	ldr	r3, [r7, #12]
	hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	2200      	movs	r2, #0
 8000586:	661a      	str	r2, [r3, #96]	; 0x60
	spiState = READY;
 8000588:	4b04      	ldr	r3, [pc, #16]	; (800059c <HAL_SPI_ErrorCallback+0x74>)
 800058a:	2200      	movs	r2, #0
 800058c:	701a      	strb	r2, [r3, #0]
}
 800058e:	46c0      	nop			; (mov r8, r8)
 8000590:	46bd      	mov	sp, r7
 8000592:	b006      	add	sp, #24
 8000594:	bd80      	pop	{r7, pc}
 8000596:	46c0      	nop			; (mov r8, r8)
 8000598:	0000ffef 	.word	0x0000ffef
 800059c:	20000277 	.word	0x20000277

080005a0 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b082      	sub	sp, #8
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
	spiState = RECEIVED;
 80005a8:	4b03      	ldr	r3, [pc, #12]	; (80005b8 <HAL_SPI_TxRxCpltCallback+0x18>)
 80005aa:	2202      	movs	r2, #2
 80005ac:	701a      	strb	r2, [r3, #0]
}
 80005ae:	46c0      	nop			; (mov r8, r8)
 80005b0:	46bd      	mov	sp, r7
 80005b2:	b002      	add	sp, #8
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	46c0      	nop			; (mov r8, r8)
 80005b8:	20000277 	.word	0x20000277

080005bc <uartProcessing>:

void uartProcessing(uint8_t num) {
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	0002      	movs	r2, r0
 80005c4:	1dfb      	adds	r3, r7, #7
 80005c6:	701a      	strb	r2, [r3, #0]
	uint8_t invNum = num ^ (1 << 0);
 80005c8:	200b      	movs	r0, #11
 80005ca:	183b      	adds	r3, r7, r0
 80005cc:	1dfa      	adds	r2, r7, #7
 80005ce:	7812      	ldrb	r2, [r2, #0]
 80005d0:	2101      	movs	r1, #1
 80005d2:	404a      	eors	r2, r1
 80005d4:	701a      	strb	r2, [r3, #0]
	if (uartRxState[invNum] == BUSY) {
 80005d6:	183b      	adds	r3, r7, r0
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	4a74      	ldr	r2, [pc, #464]	; (80007ac <uartProcessing+0x1f0>)
 80005dc:	5cd3      	ldrb	r3, [r2, r3]
 80005de:	2b01      	cmp	r3, #1
 80005e0:	d139      	bne.n	8000656 <uartProcessing+0x9a>
		if (huart2.RxXferCount < 0x0035 && huart2.RxXferCount > 0) {
 80005e2:	4b73      	ldr	r3, [pc, #460]	; (80007b0 <uartProcessing+0x1f4>)
 80005e4:	225a      	movs	r2, #90	; 0x5a
 80005e6:	5a9b      	ldrh	r3, [r3, r2]
 80005e8:	b29b      	uxth	r3, r3
 80005ea:	2b34      	cmp	r3, #52	; 0x34
 80005ec:	d807      	bhi.n	80005fe <uartProcessing+0x42>
 80005ee:	4b70      	ldr	r3, [pc, #448]	; (80007b0 <uartProcessing+0x1f4>)
 80005f0:	225a      	movs	r2, #90	; 0x5a
 80005f2:	5a9b      	ldrh	r3, [r3, r2]
 80005f4:	b29b      	uxth	r3, r3
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <uartProcessing+0x42>
 80005fa:	2301      	movs	r3, #1
 80005fc:	e000      	b.n	8000600 <uartProcessing+0x44>
 80005fe:	2300      	movs	r3, #0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d028      	beq.n	8000656 <uartProcessing+0x9a>
			if (uartRxTim.IsOff()) {
 8000604:	4b6b      	ldr	r3, [pc, #428]	; (80007b4 <uartProcessing+0x1f8>)
 8000606:	0018      	movs	r0, r3
 8000608:	f001 f84a 	bl	80016a0 <_ZN6CTimer5IsOffEv>
 800060c:	1e03      	subs	r3, r0, #0
 800060e:	d004      	beq.n	800061a <uartProcessing+0x5e>
				uartRxTim.Reset();
 8000610:	4b68      	ldr	r3, [pc, #416]	; (80007b4 <uartProcessing+0x1f8>)
 8000612:	0018      	movs	r0, r3
 8000614:	f001 f802 	bl	800161c <_ZN6CTimer5ResetEv>
 8000618:	e01d      	b.n	8000656 <uartProcessing+0x9a>
			} else {
				if (uartRxTim.GetEvent()) {
 800061a:	4b66      	ldr	r3, [pc, #408]	; (80007b4 <uartProcessing+0x1f8>)
 800061c:	0018      	movs	r0, r3
 800061e:	f001 f82b 	bl	8001678 <_ZN6CTimer8GetEventEv>
 8000622:	1e03      	subs	r3, r0, #0
 8000624:	d017      	beq.n	8000656 <uartProcessing+0x9a>
					uartRxTim.Off();
 8000626:	4b63      	ldr	r3, [pc, #396]	; (80007b4 <uartProcessing+0x1f8>)
 8000628:	0018      	movs	r0, r3
 800062a:	f001 f813 	bl	8001654 <_ZN6CTimer3OffEv>
					HAL_UART_AbortReceive(&huart2);
 800062e:	4b60      	ldr	r3, [pc, #384]	; (80007b0 <uartProcessing+0x1f4>)
 8000630:	0018      	movs	r0, r3
 8000632:	f003 fbd3 	bl	8003ddc <HAL_UART_AbortReceive>
					uartRxState[invNum] = BUSY;
 8000636:	200b      	movs	r0, #11
 8000638:	183b      	adds	r3, r7, r0
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	4a5b      	ldr	r2, [pc, #364]	; (80007ac <uartProcessing+0x1f0>)
 800063e:	2101      	movs	r1, #1
 8000640:	54d1      	strb	r1, [r2, r3]
					HAL_UART_Receive_DMA(&huart2, uartRx[invNum], 53);
 8000642:	183b      	adds	r3, r7, r0
 8000644:	781a      	ldrb	r2, [r3, #0]
 8000646:	4b5c      	ldr	r3, [pc, #368]	; (80007b8 <uartProcessing+0x1fc>)
 8000648:	0092      	lsls	r2, r2, #2
 800064a:	58d1      	ldr	r1, [r2, r3]
 800064c:	4b58      	ldr	r3, [pc, #352]	; (80007b0 <uartProcessing+0x1f4>)
 800064e:	2235      	movs	r2, #53	; 0x35
 8000650:	0018      	movs	r0, r3
 8000652:	f003 fb6b 	bl	8003d2c <HAL_UART_Receive_DMA>
				}
			}
		}
	}
	if (uartRxState[num] == RECEIVED) {
 8000656:	1dfb      	adds	r3, r7, #7
 8000658:	781b      	ldrb	r3, [r3, #0]
 800065a:	4a54      	ldr	r2, [pc, #336]	; (80007ac <uartProcessing+0x1f0>)
 800065c:	5cd3      	ldrb	r3, [r2, r3]
 800065e:	2b02      	cmp	r3, #2
 8000660:	d000      	beq.n	8000664 <uartProcessing+0xa8>
 8000662:	e09f      	b.n	80007a4 <uartProcessing+0x1e8>
		uartRxTim.Off();
 8000664:	4b53      	ldr	r3, [pc, #332]	; (80007b4 <uartProcessing+0x1f8>)
 8000666:	0018      	movs	r0, r3
 8000668:	f000 fff4 	bl	8001654 <_ZN6CTimer3OffEv>
		if (uartRx[num][0] == 0x55 && uartRx[num][1] == 0xAA && uartRx[num][2] == 0x30) {
 800066c:	1dfb      	adds	r3, r7, #7
 800066e:	781a      	ldrb	r2, [r3, #0]
 8000670:	4b51      	ldr	r3, [pc, #324]	; (80007b8 <uartProcessing+0x1fc>)
 8000672:	0092      	lsls	r2, r2, #2
 8000674:	58d3      	ldr	r3, [r2, r3]
 8000676:	781b      	ldrb	r3, [r3, #0]
 8000678:	2b55      	cmp	r3, #85	; 0x55
 800067a:	d000      	beq.n	800067e <uartProcessing+0xc2>
 800067c:	e071      	b.n	8000762 <uartProcessing+0x1a6>
 800067e:	1dfb      	adds	r3, r7, #7
 8000680:	781a      	ldrb	r2, [r3, #0]
 8000682:	4b4d      	ldr	r3, [pc, #308]	; (80007b8 <uartProcessing+0x1fc>)
 8000684:	0092      	lsls	r2, r2, #2
 8000686:	58d3      	ldr	r3, [r2, r3]
 8000688:	3301      	adds	r3, #1
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	2baa      	cmp	r3, #170	; 0xaa
 800068e:	d168      	bne.n	8000762 <uartProcessing+0x1a6>
 8000690:	1dfb      	adds	r3, r7, #7
 8000692:	781a      	ldrb	r2, [r3, #0]
 8000694:	4b48      	ldr	r3, [pc, #288]	; (80007b8 <uartProcessing+0x1fc>)
 8000696:	0092      	lsls	r2, r2, #2
 8000698:	58d3      	ldr	r3, [r2, r3]
 800069a:	3302      	adds	r3, #2
 800069c:	781b      	ldrb	r3, [r3, #0]
 800069e:	2b30      	cmp	r3, #48	; 0x30
 80006a0:	d15f      	bne.n	8000762 <uartProcessing+0x1a6>
			uint16_t uartRxSumm { 0 };
 80006a2:	230e      	movs	r3, #14
 80006a4:	18fb      	adds	r3, r7, r3
 80006a6:	2200      	movs	r2, #0
 80006a8:	801a      	strh	r2, [r3, #0]
			for (uint8_t i = 0; i <= 50; i++) {
 80006aa:	230d      	movs	r3, #13
 80006ac:	18fb      	adds	r3, r7, r3
 80006ae:	2200      	movs	r2, #0
 80006b0:	701a      	strb	r2, [r3, #0]
 80006b2:	200d      	movs	r0, #13
 80006b4:	183b      	adds	r3, r7, r0
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	2b32      	cmp	r3, #50	; 0x32
 80006ba:	d815      	bhi.n	80006e8 <uartProcessing+0x12c>
				uartRxSumm += uartRx[num][i];
 80006bc:	1dfb      	adds	r3, r7, #7
 80006be:	781a      	ldrb	r2, [r3, #0]
 80006c0:	4b3d      	ldr	r3, [pc, #244]	; (80007b8 <uartProcessing+0x1fc>)
 80006c2:	0092      	lsls	r2, r2, #2
 80006c4:	58d2      	ldr	r2, [r2, r3]
 80006c6:	183b      	adds	r3, r7, r0
 80006c8:	781b      	ldrb	r3, [r3, #0]
 80006ca:	18d3      	adds	r3, r2, r3
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	b299      	uxth	r1, r3
 80006d0:	220e      	movs	r2, #14
 80006d2:	18bb      	adds	r3, r7, r2
 80006d4:	18ba      	adds	r2, r7, r2
 80006d6:	8812      	ldrh	r2, [r2, #0]
 80006d8:	188a      	adds	r2, r1, r2
 80006da:	801a      	strh	r2, [r3, #0]
			for (uint8_t i = 0; i <= 50; i++) {
 80006dc:	183b      	adds	r3, r7, r0
 80006de:	781a      	ldrb	r2, [r3, #0]
 80006e0:	183b      	adds	r3, r7, r0
 80006e2:	3201      	adds	r2, #1
 80006e4:	701a      	strb	r2, [r3, #0]
 80006e6:	e7e4      	b.n	80006b2 <uartProcessing+0xf6>
			}
			if ((uint8_t) uartRxSumm == uartRx[num][51]&& (uint8_t) (uartRxSumm >> 8) == uartRx[num][52] && spiState != BUSY) {
 80006e8:	200e      	movs	r0, #14
 80006ea:	183b      	adds	r3, r7, r0
 80006ec:	881b      	ldrh	r3, [r3, #0]
 80006ee:	b2da      	uxtb	r2, r3
 80006f0:	1dfb      	adds	r3, r7, #7
 80006f2:	7819      	ldrb	r1, [r3, #0]
 80006f4:	4b30      	ldr	r3, [pc, #192]	; (80007b8 <uartProcessing+0x1fc>)
 80006f6:	0089      	lsls	r1, r1, #2
 80006f8:	58cb      	ldr	r3, [r1, r3]
 80006fa:	3333      	adds	r3, #51	; 0x33
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	429a      	cmp	r2, r3
 8000700:	d12f      	bne.n	8000762 <uartProcessing+0x1a6>
 8000702:	183b      	adds	r3, r7, r0
 8000704:	881b      	ldrh	r3, [r3, #0]
 8000706:	0a1b      	lsrs	r3, r3, #8
 8000708:	b29b      	uxth	r3, r3
 800070a:	b2da      	uxtb	r2, r3
 800070c:	1dfb      	adds	r3, r7, #7
 800070e:	7819      	ldrb	r1, [r3, #0]
 8000710:	4b29      	ldr	r3, [pc, #164]	; (80007b8 <uartProcessing+0x1fc>)
 8000712:	0089      	lsls	r1, r1, #2
 8000714:	58cb      	ldr	r3, [r1, r3]
 8000716:	3334      	adds	r3, #52	; 0x34
 8000718:	781b      	ldrb	r3, [r3, #0]
 800071a:	429a      	cmp	r2, r3
 800071c:	d121      	bne.n	8000762 <uartProcessing+0x1a6>
 800071e:	4b27      	ldr	r3, [pc, #156]	; (80007bc <uartProcessing+0x200>)
 8000720:	781b      	ldrb	r3, [r3, #0]
 8000722:	2b01      	cmp	r3, #1
 8000724:	d01d      	beq.n	8000762 <uartProcessing+0x1a6>
				for (uint8_t i = 0; i <= 47; i++) {
 8000726:	230c      	movs	r3, #12
 8000728:	18fb      	adds	r3, r7, r3
 800072a:	2200      	movs	r2, #0
 800072c:	701a      	strb	r2, [r3, #0]
 800072e:	210c      	movs	r1, #12
 8000730:	187b      	adds	r3, r7, r1
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	2b2f      	cmp	r3, #47	; 0x2f
 8000736:	d814      	bhi.n	8000762 <uartProcessing+0x1a6>
					uartRxSaved[i] = uartRx[num][i + 3];
 8000738:	1dfb      	adds	r3, r7, #7
 800073a:	781a      	ldrb	r2, [r3, #0]
 800073c:	4b1e      	ldr	r3, [pc, #120]	; (80007b8 <uartProcessing+0x1fc>)
 800073e:	0092      	lsls	r2, r2, #2
 8000740:	58d2      	ldr	r2, [r2, r3]
 8000742:	187b      	adds	r3, r7, r1
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	3303      	adds	r3, #3
 8000748:	18d2      	adds	r2, r2, r3
 800074a:	0008      	movs	r0, r1
 800074c:	187b      	adds	r3, r7, r1
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	7811      	ldrb	r1, [r2, #0]
 8000752:	4a1b      	ldr	r2, [pc, #108]	; (80007c0 <uartProcessing+0x204>)
 8000754:	54d1      	strb	r1, [r2, r3]
				for (uint8_t i = 0; i <= 47; i++) {
 8000756:	183b      	adds	r3, r7, r0
 8000758:	781a      	ldrb	r2, [r3, #0]
 800075a:	183b      	adds	r3, r7, r0
 800075c:	3201      	adds	r2, #1
 800075e:	701a      	strb	r2, [r3, #0]
 8000760:	e7e5      	b.n	800072e <uartProcessing+0x172>
				}
			}
		}
		uartRxState[num] = READY;
 8000762:	1dfb      	adds	r3, r7, #7
 8000764:	781b      	ldrb	r3, [r3, #0]
 8000766:	4a11      	ldr	r2, [pc, #68]	; (80007ac <uartProcessing+0x1f0>)
 8000768:	2100      	movs	r1, #0
 800076a:	54d1      	strb	r1, [r2, r3]
		if (uartRxState[invNum] == RECEIVED) {
 800076c:	210b      	movs	r1, #11
 800076e:	187b      	adds	r3, r7, r1
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	4a0e      	ldr	r2, [pc, #56]	; (80007ac <uartProcessing+0x1f0>)
 8000774:	5cd3      	ldrb	r3, [r2, r3]
 8000776:	2b02      	cmp	r3, #2
 8000778:	d114      	bne.n	80007a4 <uartProcessing+0x1e8>
			rxBuffNum = invNum;
 800077a:	4b12      	ldr	r3, [pc, #72]	; (80007c4 <uartProcessing+0x208>)
 800077c:	187a      	adds	r2, r7, r1
 800077e:	7812      	ldrb	r2, [r2, #0]
 8000780:	701a      	strb	r2, [r3, #0]
			uartRxState[rxBuffNum] = BUSY;
 8000782:	4b10      	ldr	r3, [pc, #64]	; (80007c4 <uartProcessing+0x208>)
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	001a      	movs	r2, r3
 8000788:	4b08      	ldr	r3, [pc, #32]	; (80007ac <uartProcessing+0x1f0>)
 800078a:	2101      	movs	r1, #1
 800078c:	5499      	strb	r1, [r3, r2]
			HAL_UART_Receive_DMA(&huart2, uartRx[rxBuffNum], 53);
 800078e:	4b0d      	ldr	r3, [pc, #52]	; (80007c4 <uartProcessing+0x208>)
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	001a      	movs	r2, r3
 8000794:	4b08      	ldr	r3, [pc, #32]	; (80007b8 <uartProcessing+0x1fc>)
 8000796:	0092      	lsls	r2, r2, #2
 8000798:	58d1      	ldr	r1, [r2, r3]
 800079a:	4b05      	ldr	r3, [pc, #20]	; (80007b0 <uartProcessing+0x1f4>)
 800079c:	2235      	movs	r2, #53	; 0x35
 800079e:	0018      	movs	r0, r3
 80007a0:	f003 fac4 	bl	8003d2c <HAL_UART_Receive_DMA>
		}
	}
}
 80007a4:	46c0      	nop			; (mov r8, r8)
 80007a6:	46bd      	mov	sp, r7
 80007a8:	b004      	add	sp, #16
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	20000274 	.word	0x20000274
 80007b0:	20000164 	.word	0x20000164
 80007b4:	20000278 	.word	0x20000278
 80007b8:	20000000 	.word	0x20000000
 80007bc:	20000277 	.word	0x20000277
 80007c0:	20000314 	.word	0x20000314
 80007c4:	20000344 	.word	0x20000344

080007c8 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback (UART_HandleTypeDef *huart)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
	uartTxState = READY;
 80007d0:	4b03      	ldr	r3, [pc, #12]	; (80007e0 <HAL_UART_TxCpltCallback+0x18>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	701a      	strb	r2, [r3, #0]
}
 80007d6:	46c0      	nop			; (mov r8, r8)
 80007d8:	46bd      	mov	sp, r7
 80007da:	b002      	add	sp, #8
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	46c0      	nop			; (mov r8, r8)
 80007e0:	20000276 	.word	0x20000276

080007e4 <timInit>:

void timInit() {
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
	uartRxTim.SetDefault(UART_RX_MS);
 80007e8:	4b0c      	ldr	r3, [pc, #48]	; (800081c <timInit+0x38>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	210a      	movs	r1, #10
 80007ee:	0018      	movs	r0, r3
 80007f0:	f000 fee4 	bl	80015bc <_ZN6CTimer10SetDefaultEmb>
	uartRxTim.Off();
 80007f4:	4b09      	ldr	r3, [pc, #36]	; (800081c <timInit+0x38>)
 80007f6:	0018      	movs	r0, r3
 80007f8:	f000 ff2c 	bl	8001654 <_ZN6CTimer3OffEv>

	uartTxTim.SetDefault(UART_TX_MS);
 80007fc:	4908      	ldr	r1, [pc, #32]	; (8000820 <timInit+0x3c>)
 80007fe:	4b09      	ldr	r3, [pc, #36]	; (8000824 <timInit+0x40>)
 8000800:	2200      	movs	r2, #0
 8000802:	0018      	movs	r0, r3
 8000804:	f000 feda 	bl	80015bc <_ZN6CTimer10SetDefaultEmb>

	uartTxDelay.SetDefault(UART_TX_DELAY);
 8000808:	4b07      	ldr	r3, [pc, #28]	; (8000828 <timInit+0x44>)
 800080a:	2200      	movs	r2, #0
 800080c:	2102      	movs	r1, #2
 800080e:	0018      	movs	r0, r3
 8000810:	f000 fed4 	bl	80015bc <_ZN6CTimer10SetDefaultEmb>
}
 8000814:	46c0      	nop			; (mov r8, r8)
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	46c0      	nop			; (mov r8, r8)
 800081c:	20000278 	.word	0x20000278
 8000820:	000005dc 	.word	0x000005dc
 8000824:	20000288 	.word	0x20000288
 8000828:	20000298 	.word	0x20000298

0800082c <spiPortInit>:

void spiPortInit() {
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
	spiPort[0].setCS(GPIOC, 9);
 8000830:	4925      	ldr	r1, [pc, #148]	; (80008c8 <spiPortInit+0x9c>)
 8000832:	4b26      	ldr	r3, [pc, #152]	; (80008cc <spiPortInit+0xa0>)
 8000834:	2209      	movs	r2, #9
 8000836:	0018      	movs	r0, r3
 8000838:	f7ff fd2c 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[1].setCS(GPIOC, 8);
 800083c:	4922      	ldr	r1, [pc, #136]	; (80008c8 <spiPortInit+0x9c>)
 800083e:	4b24      	ldr	r3, [pc, #144]	; (80008d0 <spiPortInit+0xa4>)
 8000840:	2208      	movs	r2, #8
 8000842:	0018      	movs	r0, r3
 8000844:	f7ff fd26 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[2].setCS(GPIOC, 7);
 8000848:	491f      	ldr	r1, [pc, #124]	; (80008c8 <spiPortInit+0x9c>)
 800084a:	4b22      	ldr	r3, [pc, #136]	; (80008d4 <spiPortInit+0xa8>)
 800084c:	2207      	movs	r2, #7
 800084e:	0018      	movs	r0, r3
 8000850:	f7ff fd20 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[3].setCS(GPIOC, 6);
 8000854:	491c      	ldr	r1, [pc, #112]	; (80008c8 <spiPortInit+0x9c>)
 8000856:	4b20      	ldr	r3, [pc, #128]	; (80008d8 <spiPortInit+0xac>)
 8000858:	2206      	movs	r2, #6
 800085a:	0018      	movs	r0, r3
 800085c:	f7ff fd1a 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[4].setCS(GPIOB, 15);
 8000860:	491e      	ldr	r1, [pc, #120]	; (80008dc <spiPortInit+0xb0>)
 8000862:	4b1f      	ldr	r3, [pc, #124]	; (80008e0 <spiPortInit+0xb4>)
 8000864:	220f      	movs	r2, #15
 8000866:	0018      	movs	r0, r3
 8000868:	f7ff fd14 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[5].setCS(GPIOB, 14);
 800086c:	491b      	ldr	r1, [pc, #108]	; (80008dc <spiPortInit+0xb0>)
 800086e:	4b1d      	ldr	r3, [pc, #116]	; (80008e4 <spiPortInit+0xb8>)
 8000870:	220e      	movs	r2, #14
 8000872:	0018      	movs	r0, r3
 8000874:	f7ff fd0e 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[6].setCS(GPIOB, 13);
 8000878:	4918      	ldr	r1, [pc, #96]	; (80008dc <spiPortInit+0xb0>)
 800087a:	4b1b      	ldr	r3, [pc, #108]	; (80008e8 <spiPortInit+0xbc>)
 800087c:	220d      	movs	r2, #13
 800087e:	0018      	movs	r0, r3
 8000880:	f7ff fd08 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[7].setCS(GPIOB, 12);
 8000884:	4915      	ldr	r1, [pc, #84]	; (80008dc <spiPortInit+0xb0>)
 8000886:	4b19      	ldr	r3, [pc, #100]	; (80008ec <spiPortInit+0xc0>)
 8000888:	220c      	movs	r2, #12
 800088a:	0018      	movs	r0, r3
 800088c:	f7ff fd02 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[8].setCS(GPIOB, 2);
 8000890:	4912      	ldr	r1, [pc, #72]	; (80008dc <spiPortInit+0xb0>)
 8000892:	4b17      	ldr	r3, [pc, #92]	; (80008f0 <spiPortInit+0xc4>)
 8000894:	2202      	movs	r2, #2
 8000896:	0018      	movs	r0, r3
 8000898:	f7ff fcfc 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[9].setCS(GPIOB, 1);
 800089c:	490f      	ldr	r1, [pc, #60]	; (80008dc <spiPortInit+0xb0>)
 800089e:	4b15      	ldr	r3, [pc, #84]	; (80008f4 <spiPortInit+0xc8>)
 80008a0:	2201      	movs	r2, #1
 80008a2:	0018      	movs	r0, r3
 80008a4:	f7ff fcf6 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[10].setCS(GPIOB, 0);
 80008a8:	490c      	ldr	r1, [pc, #48]	; (80008dc <spiPortInit+0xb0>)
 80008aa:	4b13      	ldr	r3, [pc, #76]	; (80008f8 <spiPortInit+0xcc>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	0018      	movs	r0, r3
 80008b0:	f7ff fcf0 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
	spiPort[11].setCS(GPIOC, 5);
 80008b4:	4904      	ldr	r1, [pc, #16]	; (80008c8 <spiPortInit+0x9c>)
 80008b6:	4b11      	ldr	r3, [pc, #68]	; (80008fc <spiPortInit+0xd0>)
 80008b8:	2205      	movs	r2, #5
 80008ba:	0018      	movs	r0, r3
 80008bc:	f7ff fcea 	bl	8000294 <_ZN7SpiPort5setCSEP12GPIO_TypeDefh>
}
 80008c0:	46c0      	nop			; (mov r8, r8)
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	46c0      	nop			; (mov r8, r8)
 80008c8:	48000800 	.word	0x48000800
 80008cc:	2000037c 	.word	0x2000037c
 80008d0:	200003a4 	.word	0x200003a4
 80008d4:	200003cc 	.word	0x200003cc
 80008d8:	200003f4 	.word	0x200003f4
 80008dc:	48000400 	.word	0x48000400
 80008e0:	2000041c 	.word	0x2000041c
 80008e4:	20000444 	.word	0x20000444
 80008e8:	2000046c 	.word	0x2000046c
 80008ec:	20000494 	.word	0x20000494
 80008f0:	200004bc 	.word	0x200004bc
 80008f4:	200004e4 	.word	0x200004e4
 80008f8:	2000050c 	.word	0x2000050c
 80008fc:	20000534 	.word	0x20000534

08000900 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000900:	b5b0      	push	{r4, r5, r7, lr}
 8000902:	b084      	sub	sp, #16
 8000904:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000906:	f000 ff1b 	bl	8001740 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800090a:	f000 fa33 	bl	8000d74 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800090e:	f000 fb47 	bl	8000fa0 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8000912:	f000 fb1f 	bl	8000f54 <_ZL11MX_DMA_Initv>
  MX_USART2_UART_Init();
 8000916:	f000 fae9 	bl	8000eec <_ZL19MX_USART2_UART_Initv>
  MX_SPI1_Init();
 800091a:	f000 faa5 	bl	8000e68 <_ZL12MX_SPI1_Initv>
  MX_IWDG_Init();
 800091e:	f000 fa7f 	bl	8000e20 <_ZL12MX_IWDG_Initv>
  /* USER CODE BEGIN 2 */
  timInit();
 8000922:	f7ff ff5f 	bl	80007e4 <timInit>
  spiPortInit();
 8000926:	f7ff ff81 	bl	800082c <spiPortInit>

  uartRxState[0] = BUSY;
 800092a:	4be0      	ldr	r3, [pc, #896]	; (8000cac <main+0x3ac>)
 800092c:	2201      	movs	r2, #1
 800092e:	701a      	strb	r2, [r3, #0]
  rxBuffNum = 0;
 8000930:	4bdf      	ldr	r3, [pc, #892]	; (8000cb0 <main+0x3b0>)
 8000932:	2200      	movs	r2, #0
 8000934:	701a      	strb	r2, [r3, #0]
  HAL_UART_Receive_DMA(&huart2, uartRx[0], 53); // Priem po UART
 8000936:	4bdf      	ldr	r3, [pc, #892]	; (8000cb4 <main+0x3b4>)
 8000938:	6819      	ldr	r1, [r3, #0]
 800093a:	4bdf      	ldr	r3, [pc, #892]	; (8000cb8 <main+0x3b8>)
 800093c:	2235      	movs	r2, #53	; 0x35
 800093e:	0018      	movs	r0, r3
 8000940:	f003 f9f4 	bl	8003d2c <HAL_UART_Receive_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  /*  watchdog */
	  if (iwdgFlag == 1) {
 8000944:	4bdd      	ldr	r3, [pc, #884]	; (8000cbc <main+0x3bc>)
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	2b01      	cmp	r3, #1
 800094a:	d106      	bne.n	800095a <main+0x5a>
		  iwdgFlag = 0;
 800094c:	4bdb      	ldr	r3, [pc, #876]	; (8000cbc <main+0x3bc>)
 800094e:	2200      	movs	r2, #0
 8000950:	701a      	strb	r2, [r3, #0]
		  HAL_IWDG_Refresh(&hiwdg);
 8000952:	4bdb      	ldr	r3, [pc, #876]	; (8000cc0 <main+0x3c0>)
 8000954:	0018      	movs	r0, r3
 8000956:	f001 fc23 	bl	80021a0 <HAL_IWDG_Refresh>
	  }

	  /*    uart */
	  uint8_t invRxBuffNum = rxBuffNum ^ (1 << 0);
 800095a:	4bd5      	ldr	r3, [pc, #852]	; (8000cb0 <main+0x3b0>)
 800095c:	781a      	ldrb	r2, [r3, #0]
 800095e:	003b      	movs	r3, r7
 8000960:	2101      	movs	r1, #1
 8000962:	404a      	eors	r2, r1
 8000964:	701a      	strb	r2, [r3, #0]
	  uartProcessing(invRxBuffNum);
 8000966:	003b      	movs	r3, r7
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	0018      	movs	r0, r3
 800096c:	f7ff fe26 	bl	80005bc <uartProcessing>

	  switch (spiState) {
 8000970:	4bd4      	ldr	r3, [pc, #848]	; (8000cc4 <main+0x3c4>)
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	2b00      	cmp	r3, #0
 8000976:	d002      	beq.n	800097e <main+0x7e>
 8000978:	2b02      	cmp	r3, #2
 800097a:	d069      	beq.n	8000a50 <main+0x150>
 800097c:	e155      	b.n	8000c2a <main+0x32a>
	  	/* -  spi */
		case READY:
			spiState = BUSY;
 800097e:	4bd1      	ldr	r3, [pc, #836]	; (8000cc4 <main+0x3c4>)
 8000980:	2201      	movs	r2, #1
 8000982:	701a      	strb	r2, [r3, #0]
			port == 0 ? spiPort[11].unSelect() : spiPort[port - 1].unSelect();
 8000984:	4bd0      	ldr	r3, [pc, #832]	; (8000cc8 <main+0x3c8>)
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	2b00      	cmp	r3, #0
 800098a:	d104      	bne.n	8000996 <main+0x96>
 800098c:	4bcf      	ldr	r3, [pc, #828]	; (8000ccc <main+0x3cc>)
 800098e:	0018      	movs	r0, r3
 8000990:	f7ff fcd4 	bl	800033c <_ZN7SpiPort8unSelectEv>
 8000994:	e00b      	b.n	80009ae <main+0xae>
 8000996:	4bcc      	ldr	r3, [pc, #816]	; (8000cc8 <main+0x3c8>)
 8000998:	781b      	ldrb	r3, [r3, #0]
 800099a:	1e5a      	subs	r2, r3, #1
 800099c:	0013      	movs	r3, r2
 800099e:	009b      	lsls	r3, r3, #2
 80009a0:	189b      	adds	r3, r3, r2
 80009a2:	00db      	lsls	r3, r3, #3
 80009a4:	4aca      	ldr	r2, [pc, #808]	; (8000cd0 <main+0x3d0>)
 80009a6:	189b      	adds	r3, r3, r2
 80009a8:	0018      	movs	r0, r3
 80009aa:	f7ff fcc7 	bl	800033c <_ZN7SpiPort8unSelectEv>
			spiPort[port].select();
 80009ae:	4bc6      	ldr	r3, [pc, #792]	; (8000cc8 <main+0x3c8>)
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	001a      	movs	r2, r3
 80009b4:	0013      	movs	r3, r2
 80009b6:	009b      	lsls	r3, r3, #2
 80009b8:	189b      	adds	r3, r3, r2
 80009ba:	00db      	lsls	r3, r3, #3
 80009bc:	4ac4      	ldr	r2, [pc, #784]	; (8000cd0 <main+0x3d0>)
 80009be:	189b      	adds	r3, r3, r2
 80009c0:	0018      	movs	r0, r3
 80009c2:	f7ff fca9 	bl	8000318 <_ZN7SpiPort6selectEv>
			spiPort[port].setTu(&uartRxSaved[4 * port], &uartRxSaved[4 * port + 1], &uartRxSaved[4 * port + 2], &uartRxSaved[4 * port + 3]);
 80009c6:	4bc0      	ldr	r3, [pc, #768]	; (8000cc8 <main+0x3c8>)
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	001a      	movs	r2, r3
 80009cc:	0013      	movs	r3, r2
 80009ce:	009b      	lsls	r3, r3, #2
 80009d0:	189b      	adds	r3, r3, r2
 80009d2:	00db      	lsls	r3, r3, #3
 80009d4:	4abe      	ldr	r2, [pc, #760]	; (8000cd0 <main+0x3d0>)
 80009d6:	1898      	adds	r0, r3, r2
 80009d8:	4bbb      	ldr	r3, [pc, #748]	; (8000cc8 <main+0x3c8>)
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	009a      	lsls	r2, r3, #2
 80009de:	4bbd      	ldr	r3, [pc, #756]	; (8000cd4 <main+0x3d4>)
 80009e0:	18d1      	adds	r1, r2, r3
 80009e2:	4bb9      	ldr	r3, [pc, #740]	; (8000cc8 <main+0x3c8>)
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	009b      	lsls	r3, r3, #2
 80009e8:	1c5a      	adds	r2, r3, #1
 80009ea:	4bba      	ldr	r3, [pc, #744]	; (8000cd4 <main+0x3d4>)
 80009ec:	18d4      	adds	r4, r2, r3
 80009ee:	4bb6      	ldr	r3, [pc, #728]	; (8000cc8 <main+0x3c8>)
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	009b      	lsls	r3, r3, #2
 80009f4:	1c9a      	adds	r2, r3, #2
 80009f6:	4bb7      	ldr	r3, [pc, #732]	; (8000cd4 <main+0x3d4>)
 80009f8:	18d5      	adds	r5, r2, r3
 80009fa:	4bb3      	ldr	r3, [pc, #716]	; (8000cc8 <main+0x3c8>)
 80009fc:	781b      	ldrb	r3, [r3, #0]
 80009fe:	009b      	lsls	r3, r3, #2
 8000a00:	1cda      	adds	r2, r3, #3
 8000a02:	4bb4      	ldr	r3, [pc, #720]	; (8000cd4 <main+0x3d4>)
 8000a04:	18d3      	adds	r3, r2, r3
 8000a06:	9300      	str	r3, [sp, #0]
 8000a08:	002b      	movs	r3, r5
 8000a0a:	0022      	movs	r2, r4
 8000a0c:	f7ff fc55 	bl	80002ba <_ZN7SpiPort5setTuEPhS0_S0_S0_>
			HAL_SPI_TransmitReceive_DMA(&hspi1, spiPort[port].getTu(), spiPort[port].getTs(), 6);
 8000a10:	4bad      	ldr	r3, [pc, #692]	; (8000cc8 <main+0x3c8>)
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	001a      	movs	r2, r3
 8000a16:	0013      	movs	r3, r2
 8000a18:	009b      	lsls	r3, r3, #2
 8000a1a:	189b      	adds	r3, r3, r2
 8000a1c:	00db      	lsls	r3, r3, #3
 8000a1e:	4aac      	ldr	r2, [pc, #688]	; (8000cd0 <main+0x3d0>)
 8000a20:	189b      	adds	r3, r3, r2
 8000a22:	0018      	movs	r0, r3
 8000a24:	f7ff fd00 	bl	8000428 <_ZN7SpiPort5getTuEv>
 8000a28:	0004      	movs	r4, r0
 8000a2a:	4ba7      	ldr	r3, [pc, #668]	; (8000cc8 <main+0x3c8>)
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	001a      	movs	r2, r3
 8000a30:	0013      	movs	r3, r2
 8000a32:	009b      	lsls	r3, r3, #2
 8000a34:	189b      	adds	r3, r3, r2
 8000a36:	00db      	lsls	r3, r3, #3
 8000a38:	4aa5      	ldr	r2, [pc, #660]	; (8000cd0 <main+0x3d0>)
 8000a3a:	189b      	adds	r3, r3, r2
 8000a3c:	0018      	movs	r0, r3
 8000a3e:	f7ff fcea 	bl	8000416 <_ZN7SpiPort5getTsEv>
 8000a42:	0002      	movs	r2, r0
 8000a44:	48a4      	ldr	r0, [pc, #656]	; (8000cd8 <main+0x3d8>)
 8000a46:	2306      	movs	r3, #6
 8000a48:	0021      	movs	r1, r4
 8000a4a:	f002 f8cf 	bl	8002bec <HAL_SPI_TransmitReceive_DMA>
			break;
 8000a4e:	e0ec      	b.n	8000c2a <main+0x32a>
		/*    spi  */
		case RECEIVED:
			spiState = READY;
 8000a50:	4b9c      	ldr	r3, [pc, #624]	; (8000cc4 <main+0x3c4>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	701a      	strb	r2, [r3, #0]
			if (spiPort[port].isRxSummOk()) {
 8000a56:	4b9c      	ldr	r3, [pc, #624]	; (8000cc8 <main+0x3c8>)
 8000a58:	781b      	ldrb	r3, [r3, #0]
 8000a5a:	001a      	movs	r2, r3
 8000a5c:	0013      	movs	r3, r2
 8000a5e:	009b      	lsls	r3, r3, #2
 8000a60:	189b      	adds	r3, r3, r2
 8000a62:	00db      	lsls	r3, r3, #3
 8000a64:	4a9a      	ldr	r2, [pc, #616]	; (8000cd0 <main+0x3d0>)
 8000a66:	189b      	adds	r3, r3, r2
 8000a68:	0018      	movs	r0, r3
 8000a6a:	f7ff fc79 	bl	8000360 <_ZN7SpiPort10isRxSummOkEv>
 8000a6e:	0003      	movs	r3, r0
 8000a70:	1e5a      	subs	r2, r3, #1
 8000a72:	4193      	sbcs	r3, r2
 8000a74:	b2db      	uxtb	r3, r3
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d100      	bne.n	8000a7c <main+0x17c>
 8000a7a:	e0d5      	b.n	8000c28 <main+0x328>
				uartTx[4 * port + 2] = *(spiPort[port].getTs());
 8000a7c:	4b92      	ldr	r3, [pc, #584]	; (8000cc8 <main+0x3c8>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	001a      	movs	r2, r3
 8000a82:	0013      	movs	r3, r2
 8000a84:	009b      	lsls	r3, r3, #2
 8000a86:	189b      	adds	r3, r3, r2
 8000a88:	00db      	lsls	r3, r3, #3
 8000a8a:	4a91      	ldr	r2, [pc, #580]	; (8000cd0 <main+0x3d0>)
 8000a8c:	189b      	adds	r3, r3, r2
 8000a8e:	0018      	movs	r0, r3
 8000a90:	f7ff fcc1 	bl	8000416 <_ZN7SpiPort5getTsEv>
 8000a94:	0002      	movs	r2, r0
 8000a96:	4b8c      	ldr	r3, [pc, #560]	; (8000cc8 <main+0x3c8>)
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	009b      	lsls	r3, r3, #2
 8000a9c:	3302      	adds	r3, #2
 8000a9e:	7811      	ldrb	r1, [r2, #0]
 8000aa0:	4a8e      	ldr	r2, [pc, #568]	; (8000cdc <main+0x3dc>)
 8000aa2:	54d1      	strb	r1, [r2, r3]
				uartTx[4 * port + 3] = *(spiPort[port].getTs() + 1);
 8000aa4:	4b88      	ldr	r3, [pc, #544]	; (8000cc8 <main+0x3c8>)
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	001a      	movs	r2, r3
 8000aaa:	0013      	movs	r3, r2
 8000aac:	009b      	lsls	r3, r3, #2
 8000aae:	189b      	adds	r3, r3, r2
 8000ab0:	00db      	lsls	r3, r3, #3
 8000ab2:	4a87      	ldr	r2, [pc, #540]	; (8000cd0 <main+0x3d0>)
 8000ab4:	189b      	adds	r3, r3, r2
 8000ab6:	0018      	movs	r0, r3
 8000ab8:	f7ff fcad 	bl	8000416 <_ZN7SpiPort5getTsEv>
 8000abc:	0002      	movs	r2, r0
 8000abe:	4b82      	ldr	r3, [pc, #520]	; (8000cc8 <main+0x3c8>)
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	009b      	lsls	r3, r3, #2
 8000ac4:	3303      	adds	r3, #3
 8000ac6:	7851      	ldrb	r1, [r2, #1]
 8000ac8:	4a84      	ldr	r2, [pc, #528]	; (8000cdc <main+0x3dc>)
 8000aca:	54d1      	strb	r1, [r2, r3]
				uartTx[4 * port + 4] = *(spiPort[port].getTs() + 2);
 8000acc:	4b7e      	ldr	r3, [pc, #504]	; (8000cc8 <main+0x3c8>)
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	001a      	movs	r2, r3
 8000ad2:	0013      	movs	r3, r2
 8000ad4:	009b      	lsls	r3, r3, #2
 8000ad6:	189b      	adds	r3, r3, r2
 8000ad8:	00db      	lsls	r3, r3, #3
 8000ada:	4a7d      	ldr	r2, [pc, #500]	; (8000cd0 <main+0x3d0>)
 8000adc:	189b      	adds	r3, r3, r2
 8000ade:	0018      	movs	r0, r3
 8000ae0:	f7ff fc99 	bl	8000416 <_ZN7SpiPort5getTsEv>
 8000ae4:	0002      	movs	r2, r0
 8000ae6:	4b78      	ldr	r3, [pc, #480]	; (8000cc8 <main+0x3c8>)
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	3301      	adds	r3, #1
 8000aec:	009b      	lsls	r3, r3, #2
 8000aee:	7891      	ldrb	r1, [r2, #2]
 8000af0:	4a7a      	ldr	r2, [pc, #488]	; (8000cdc <main+0x3dc>)
 8000af2:	54d1      	strb	r1, [r2, r3]
				uartTx[4 * port + 5] = *(spiPort[port].getTs() + 3);
 8000af4:	4b74      	ldr	r3, [pc, #464]	; (8000cc8 <main+0x3c8>)
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	001a      	movs	r2, r3
 8000afa:	0013      	movs	r3, r2
 8000afc:	009b      	lsls	r3, r3, #2
 8000afe:	189b      	adds	r3, r3, r2
 8000b00:	00db      	lsls	r3, r3, #3
 8000b02:	4a73      	ldr	r2, [pc, #460]	; (8000cd0 <main+0x3d0>)
 8000b04:	189b      	adds	r3, r3, r2
 8000b06:	0018      	movs	r0, r3
 8000b08:	f7ff fc85 	bl	8000416 <_ZN7SpiPort5getTsEv>
 8000b0c:	0002      	movs	r2, r0
 8000b0e:	4b6e      	ldr	r3, [pc, #440]	; (8000cc8 <main+0x3c8>)
 8000b10:	781b      	ldrb	r3, [r3, #0]
 8000b12:	009b      	lsls	r3, r3, #2
 8000b14:	3305      	adds	r3, #5
 8000b16:	78d1      	ldrb	r1, [r2, #3]
 8000b18:	4a70      	ldr	r2, [pc, #448]	; (8000cdc <main+0x3dc>)
 8000b1a:	54d1      	strb	r1, [r2, r3]
				if (port <= 7) {
 8000b1c:	4b6a      	ldr	r3, [pc, #424]	; (8000cc8 <main+0x3c8>)
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	2b07      	cmp	r3, #7
 8000b22:	d830      	bhi.n	8000b86 <main+0x286>
					*(spiPort[port].getTs() + 4) ? uartTx[0] &= ~(1 << port) : uartTx[0] |= (1 << port);
 8000b24:	4b68      	ldr	r3, [pc, #416]	; (8000cc8 <main+0x3c8>)
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	001a      	movs	r2, r3
 8000b2a:	0013      	movs	r3, r2
 8000b2c:	009b      	lsls	r3, r3, #2
 8000b2e:	189b      	adds	r3, r3, r2
 8000b30:	00db      	lsls	r3, r3, #3
 8000b32:	4a67      	ldr	r2, [pc, #412]	; (8000cd0 <main+0x3d0>)
 8000b34:	189b      	adds	r3, r3, r2
 8000b36:	0018      	movs	r0, r3
 8000b38:	f7ff fc6d 	bl	8000416 <_ZN7SpiPort5getTsEv>
 8000b3c:	0003      	movs	r3, r0
 8000b3e:	3304      	adds	r3, #4
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d010      	beq.n	8000b68 <main+0x268>
 8000b46:	4b65      	ldr	r3, [pc, #404]	; (8000cdc <main+0x3dc>)
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	b25b      	sxtb	r3, r3
 8000b4c:	4a5e      	ldr	r2, [pc, #376]	; (8000cc8 <main+0x3c8>)
 8000b4e:	7812      	ldrb	r2, [r2, #0]
 8000b50:	0011      	movs	r1, r2
 8000b52:	2201      	movs	r2, #1
 8000b54:	408a      	lsls	r2, r1
 8000b56:	b252      	sxtb	r2, r2
 8000b58:	43d2      	mvns	r2, r2
 8000b5a:	b252      	sxtb	r2, r2
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	b25b      	sxtb	r3, r3
 8000b60:	b2da      	uxtb	r2, r3
 8000b62:	4b5e      	ldr	r3, [pc, #376]	; (8000cdc <main+0x3dc>)
 8000b64:	701a      	strb	r2, [r3, #0]
 8000b66:	e040      	b.n	8000bea <main+0x2ea>
 8000b68:	4b5c      	ldr	r3, [pc, #368]	; (8000cdc <main+0x3dc>)
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	b25a      	sxtb	r2, r3
 8000b6e:	4b56      	ldr	r3, [pc, #344]	; (8000cc8 <main+0x3c8>)
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	0019      	movs	r1, r3
 8000b74:	2301      	movs	r3, #1
 8000b76:	408b      	lsls	r3, r1
 8000b78:	b25b      	sxtb	r3, r3
 8000b7a:	4313      	orrs	r3, r2
 8000b7c:	b25b      	sxtb	r3, r3
 8000b7e:	b2da      	uxtb	r2, r3
 8000b80:	4b56      	ldr	r3, [pc, #344]	; (8000cdc <main+0x3dc>)
 8000b82:	701a      	strb	r2, [r3, #0]
 8000b84:	e031      	b.n	8000bea <main+0x2ea>
				} else {
					*(spiPort[port].getTs() + 4) ? uartTx[1] &= ~(1 << (port - 8)) : uartTx[1] |= (1 << (port - 8));
 8000b86:	4b50      	ldr	r3, [pc, #320]	; (8000cc8 <main+0x3c8>)
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	001a      	movs	r2, r3
 8000b8c:	0013      	movs	r3, r2
 8000b8e:	009b      	lsls	r3, r3, #2
 8000b90:	189b      	adds	r3, r3, r2
 8000b92:	00db      	lsls	r3, r3, #3
 8000b94:	4a4e      	ldr	r2, [pc, #312]	; (8000cd0 <main+0x3d0>)
 8000b96:	189b      	adds	r3, r3, r2
 8000b98:	0018      	movs	r0, r3
 8000b9a:	f7ff fc3c 	bl	8000416 <_ZN7SpiPort5getTsEv>
 8000b9e:	0003      	movs	r3, r0
 8000ba0:	3304      	adds	r3, #4
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d011      	beq.n	8000bcc <main+0x2cc>
 8000ba8:	4b4c      	ldr	r3, [pc, #304]	; (8000cdc <main+0x3dc>)
 8000baa:	785b      	ldrb	r3, [r3, #1]
 8000bac:	b25b      	sxtb	r3, r3
 8000bae:	4a46      	ldr	r2, [pc, #280]	; (8000cc8 <main+0x3c8>)
 8000bb0:	7812      	ldrb	r2, [r2, #0]
 8000bb2:	3a08      	subs	r2, #8
 8000bb4:	2101      	movs	r1, #1
 8000bb6:	4091      	lsls	r1, r2
 8000bb8:	000a      	movs	r2, r1
 8000bba:	b252      	sxtb	r2, r2
 8000bbc:	43d2      	mvns	r2, r2
 8000bbe:	b252      	sxtb	r2, r2
 8000bc0:	4013      	ands	r3, r2
 8000bc2:	b25b      	sxtb	r3, r3
 8000bc4:	b2da      	uxtb	r2, r3
 8000bc6:	4b45      	ldr	r3, [pc, #276]	; (8000cdc <main+0x3dc>)
 8000bc8:	705a      	strb	r2, [r3, #1]
 8000bca:	e00e      	b.n	8000bea <main+0x2ea>
 8000bcc:	4b43      	ldr	r3, [pc, #268]	; (8000cdc <main+0x3dc>)
 8000bce:	785b      	ldrb	r3, [r3, #1]
 8000bd0:	b25a      	sxtb	r2, r3
 8000bd2:	4b3d      	ldr	r3, [pc, #244]	; (8000cc8 <main+0x3c8>)
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	3b08      	subs	r3, #8
 8000bd8:	2101      	movs	r1, #1
 8000bda:	4099      	lsls	r1, r3
 8000bdc:	000b      	movs	r3, r1
 8000bde:	b25b      	sxtb	r3, r3
 8000be0:	4313      	orrs	r3, r2
 8000be2:	b25b      	sxtb	r3, r3
 8000be4:	b2da      	uxtb	r2, r3
 8000be6:	4b3d      	ldr	r3, [pc, #244]	; (8000cdc <main+0x3dc>)
 8000be8:	705a      	strb	r2, [r3, #1]
				}
				port == 11 ? port = 0 : ++port;
 8000bea:	4b37      	ldr	r3, [pc, #220]	; (8000cc8 <main+0x3c8>)
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	2b0b      	cmp	r3, #11
 8000bf0:	d103      	bne.n	8000bfa <main+0x2fa>
 8000bf2:	4b35      	ldr	r3, [pc, #212]	; (8000cc8 <main+0x3c8>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	701a      	strb	r2, [r3, #0]
 8000bf8:	e005      	b.n	8000c06 <main+0x306>
 8000bfa:	4b33      	ldr	r3, [pc, #204]	; (8000cc8 <main+0x3c8>)
 8000bfc:	781b      	ldrb	r3, [r3, #0]
 8000bfe:	3301      	adds	r3, #1
 8000c00:	b2da      	uxtb	r2, r3
 8000c02:	4b31      	ldr	r3, [pc, #196]	; (8000cc8 <main+0x3c8>)
 8000c04:	701a      	strb	r2, [r3, #0]
				spiPort[port].isChanged() ? uartTxNum = 3 : 0;
 8000c06:	4b30      	ldr	r3, [pc, #192]	; (8000cc8 <main+0x3c8>)
 8000c08:	781b      	ldrb	r3, [r3, #0]
 8000c0a:	001a      	movs	r2, r3
 8000c0c:	0013      	movs	r3, r2
 8000c0e:	009b      	lsls	r3, r3, #2
 8000c10:	189b      	adds	r3, r3, r2
 8000c12:	00db      	lsls	r3, r3, #3
 8000c14:	4a2e      	ldr	r2, [pc, #184]	; (8000cd0 <main+0x3d0>)
 8000c16:	189b      	adds	r3, r3, r2
 8000c18:	0018      	movs	r0, r3
 8000c1a:	f7ff fbbf 	bl	800039c <_ZN7SpiPort9isChangedEv>
 8000c1e:	1e03      	subs	r3, r0, #0
 8000c20:	d002      	beq.n	8000c28 <main+0x328>
 8000c22:	4b2f      	ldr	r3, [pc, #188]	; (8000ce0 <main+0x3e0>)
 8000c24:	2203      	movs	r2, #3
 8000c26:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000c28:	46c0      	nop			; (mov r8, r8)
		}

	  	/*   uart */
		if (uartTxTim.GetEvent() && uartTxNum == 0) {
 8000c2a:	4b2e      	ldr	r3, [pc, #184]	; (8000ce4 <main+0x3e4>)
 8000c2c:	0018      	movs	r0, r3
 8000c2e:	f000 fd23 	bl	8001678 <_ZN6CTimer8GetEventEv>
 8000c32:	1e03      	subs	r3, r0, #0
 8000c34:	d005      	beq.n	8000c42 <main+0x342>
 8000c36:	4b2a      	ldr	r3, [pc, #168]	; (8000ce0 <main+0x3e0>)
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d101      	bne.n	8000c42 <main+0x342>
 8000c3e:	2301      	movs	r3, #1
 8000c40:	e000      	b.n	8000c44 <main+0x344>
 8000c42:	2300      	movs	r3, #0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d002      	beq.n	8000c4e <main+0x34e>
			uartTxNum = 1;
 8000c48:	4b25      	ldr	r3, [pc, #148]	; (8000ce0 <main+0x3e0>)
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	701a      	strb	r2, [r3, #0]
		}

		if (uartTxNum != 0 && uartTxState == READY && uartTxDelay.GetEvent()) {
 8000c4e:	4b24      	ldr	r3, [pc, #144]	; (8000ce0 <main+0x3e0>)
 8000c50:	781b      	ldrb	r3, [r3, #0]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d00b      	beq.n	8000c6e <main+0x36e>
 8000c56:	4b24      	ldr	r3, [pc, #144]	; (8000ce8 <main+0x3e8>)
 8000c58:	781b      	ldrb	r3, [r3, #0]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d107      	bne.n	8000c6e <main+0x36e>
 8000c5e:	4b23      	ldr	r3, [pc, #140]	; (8000cec <main+0x3ec>)
 8000c60:	0018      	movs	r0, r3
 8000c62:	f000 fd09 	bl	8001678 <_ZN6CTimer8GetEventEv>
 8000c66:	1e03      	subs	r3, r0, #0
 8000c68:	d001      	beq.n	8000c6e <main+0x36e>
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	e000      	b.n	8000c70 <main+0x370>
 8000c6e:	2300      	movs	r3, #0
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d100      	bne.n	8000c76 <main+0x376>
 8000c74:	e666      	b.n	8000944 <main+0x44>
			uartTxState = BUSY;
 8000c76:	4b1c      	ldr	r3, [pc, #112]	; (8000ce8 <main+0x3e8>)
 8000c78:	2201      	movs	r2, #1
 8000c7a:	701a      	strb	r2, [r3, #0]
			--uartTxNum;
 8000c7c:	4b18      	ldr	r3, [pc, #96]	; (8000ce0 <main+0x3e0>)
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	3b01      	subs	r3, #1
 8000c82:	b2da      	uxtb	r2, r3
 8000c84:	4b16      	ldr	r3, [pc, #88]	; (8000ce0 <main+0x3e0>)
 8000c86:	701a      	strb	r2, [r3, #0]

			for (int i = 0; i <= 49; i++) {
 8000c88:	2300      	movs	r3, #0
 8000c8a:	607b      	str	r3, [r7, #4]
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	2b31      	cmp	r3, #49	; 0x31
 8000c90:	dc30      	bgt.n	8000cf4 <main+0x3f4>
				uartTxSaved[i + 3] = uartTx[i];
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	3303      	adds	r3, #3
 8000c96:	4911      	ldr	r1, [pc, #68]	; (8000cdc <main+0x3dc>)
 8000c98:	687a      	ldr	r2, [r7, #4]
 8000c9a:	188a      	adds	r2, r1, r2
 8000c9c:	7811      	ldrb	r1, [r2, #0]
 8000c9e:	4a14      	ldr	r2, [pc, #80]	; (8000cf0 <main+0x3f0>)
 8000ca0:	54d1      	strb	r1, [r2, r3]
			for (int i = 0; i <= 49; i++) {
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	607b      	str	r3, [r7, #4]
 8000ca8:	e7f0      	b.n	8000c8c <main+0x38c>
 8000caa:	46c0      	nop			; (mov r8, r8)
 8000cac:	20000274 	.word	0x20000274
 8000cb0:	20000344 	.word	0x20000344
 8000cb4:	20000000 	.word	0x20000000
 8000cb8:	20000164 	.word	0x20000164
 8000cbc:	2000037b 	.word	0x2000037b
 8000cc0:	20000068 	.word	0x20000068
 8000cc4:	20000277 	.word	0x20000277
 8000cc8:	2000055c 	.word	0x2000055c
 8000ccc:	20000534 	.word	0x20000534
 8000cd0:	2000037c 	.word	0x2000037c
 8000cd4:	20000314 	.word	0x20000314
 8000cd8:	20000078 	.word	0x20000078
 8000cdc:	20000348 	.word	0x20000348
 8000ce0:	2000037a 	.word	0x2000037a
 8000ce4:	20000288 	.word	0x20000288
 8000ce8:	20000276 	.word	0x20000276
 8000cec:	20000298 	.word	0x20000298
 8000cf0:	20000008 	.word	0x20000008
			}

			uint16_t uartTxSumm { 0 };
 8000cf4:	1cbb      	adds	r3, r7, #2
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	801a      	strh	r2, [r3, #0]
			for (uint8_t i = 0; i <= 52; i++) {
 8000cfa:	1c7b      	adds	r3, r7, #1
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	701a      	strb	r2, [r3, #0]
 8000d00:	1c7b      	adds	r3, r7, #1
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	2b34      	cmp	r3, #52	; 0x34
 8000d06:	d80f      	bhi.n	8000d28 <main+0x428>
				uartTxSumm += uartTxSaved[i];
 8000d08:	1c7b      	adds	r3, r7, #1
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	4a15      	ldr	r2, [pc, #84]	; (8000d64 <main+0x464>)
 8000d0e:	5cd3      	ldrb	r3, [r2, r3]
 8000d10:	b299      	uxth	r1, r3
 8000d12:	1cbb      	adds	r3, r7, #2
 8000d14:	1cba      	adds	r2, r7, #2
 8000d16:	8812      	ldrh	r2, [r2, #0]
 8000d18:	188a      	adds	r2, r1, r2
 8000d1a:	801a      	strh	r2, [r3, #0]
			for (uint8_t i = 0; i <= 52; i++) {
 8000d1c:	1c7b      	adds	r3, r7, #1
 8000d1e:	781a      	ldrb	r2, [r3, #0]
 8000d20:	1c7b      	adds	r3, r7, #1
 8000d22:	3201      	adds	r2, #1
 8000d24:	701a      	strb	r2, [r3, #0]
 8000d26:	e7eb      	b.n	8000d00 <main+0x400>
			}
			uartTxSaved[53] = (uint8_t) uartTxSumm;
 8000d28:	1cbb      	adds	r3, r7, #2
 8000d2a:	881b      	ldrh	r3, [r3, #0]
 8000d2c:	b2d9      	uxtb	r1, r3
 8000d2e:	4b0d      	ldr	r3, [pc, #52]	; (8000d64 <main+0x464>)
 8000d30:	2235      	movs	r2, #53	; 0x35
 8000d32:	5499      	strb	r1, [r3, r2]
			uartTxSaved[54] = (uint8_t) (uartTxSumm >> 8);
 8000d34:	1cbb      	adds	r3, r7, #2
 8000d36:	881b      	ldrh	r3, [r3, #0]
 8000d38:	0a1b      	lsrs	r3, r3, #8
 8000d3a:	b29b      	uxth	r3, r3
 8000d3c:	b2d9      	uxtb	r1, r3
 8000d3e:	4b09      	ldr	r3, [pc, #36]	; (8000d64 <main+0x464>)
 8000d40:	2236      	movs	r2, #54	; 0x36
 8000d42:	5499      	strb	r1, [r3, r2]

			uartTxTim.Reset();
 8000d44:	4b08      	ldr	r3, [pc, #32]	; (8000d68 <main+0x468>)
 8000d46:	0018      	movs	r0, r3
 8000d48:	f000 fc68 	bl	800161c <_ZN6CTimer5ResetEv>
			uartTxDelay.Reset();
 8000d4c:	4b07      	ldr	r3, [pc, #28]	; (8000d6c <main+0x46c>)
 8000d4e:	0018      	movs	r0, r3
 8000d50:	f000 fc64 	bl	800161c <_ZN6CTimer5ResetEv>
			HAL_UART_Transmit_DMA(&huart2, uartTxSaved, 55);
 8000d54:	4903      	ldr	r1, [pc, #12]	; (8000d64 <main+0x464>)
 8000d56:	4b06      	ldr	r3, [pc, #24]	; (8000d70 <main+0x470>)
 8000d58:	2237      	movs	r2, #55	; 0x37
 8000d5a:	0018      	movs	r0, r3
 8000d5c:	f002 ff56 	bl	8003c0c <HAL_UART_Transmit_DMA>
		}
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 8000d60:	e5f0      	b.n	8000944 <main+0x44>
 8000d62:	46c0      	nop			; (mov r8, r8)
 8000d64:	20000008 	.word	0x20000008
 8000d68:	20000288 	.word	0x20000288
 8000d6c:	20000298 	.word	0x20000298
 8000d70:	20000164 	.word	0x20000164

08000d74 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d74:	b590      	push	{r4, r7, lr}
 8000d76:	b091      	sub	sp, #68	; 0x44
 8000d78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d7a:	2410      	movs	r4, #16
 8000d7c:	193b      	adds	r3, r7, r4
 8000d7e:	0018      	movs	r0, r3
 8000d80:	2330      	movs	r3, #48	; 0x30
 8000d82:	001a      	movs	r2, r3
 8000d84:	2100      	movs	r1, #0
 8000d86:	f004 f9a3 	bl	80050d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d8a:	003b      	movs	r3, r7
 8000d8c:	0018      	movs	r0, r3
 8000d8e:	2310      	movs	r3, #16
 8000d90:	001a      	movs	r2, r3
 8000d92:	2100      	movs	r1, #0
 8000d94:	f004 f99c 	bl	80050d0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000d98:	0021      	movs	r1, r4
 8000d9a:	187b      	adds	r3, r7, r1
 8000d9c:	220a      	movs	r2, #10
 8000d9e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000da0:	187b      	adds	r3, r7, r1
 8000da2:	2201      	movs	r2, #1
 8000da4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000da6:	187b      	adds	r3, r7, r1
 8000da8:	2210      	movs	r2, #16
 8000daa:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000dac:	187b      	adds	r3, r7, r1
 8000dae:	2201      	movs	r2, #1
 8000db0:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000db2:	187b      	adds	r3, r7, r1
 8000db4:	2202      	movs	r2, #2
 8000db6:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000db8:	187b      	adds	r3, r7, r1
 8000dba:	2200      	movs	r2, #0
 8000dbc:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000dbe:	187b      	adds	r3, r7, r1
 8000dc0:	22a0      	movs	r2, #160	; 0xa0
 8000dc2:	0392      	lsls	r2, r2, #14
 8000dc4:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000dc6:	187b      	adds	r3, r7, r1
 8000dc8:	2200      	movs	r2, #0
 8000dca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dcc:	187b      	adds	r3, r7, r1
 8000dce:	0018      	movs	r0, r3
 8000dd0:	f001 f9f6 	bl	80021c0 <HAL_RCC_OscConfig>
 8000dd4:	0003      	movs	r3, r0
 8000dd6:	1e5a      	subs	r2, r3, #1
 8000dd8:	4193      	sbcs	r3, r2
 8000dda:	b2db      	uxtb	r3, r3
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d001      	beq.n	8000de4 <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 8000de0:	f000 f952 	bl	8001088 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000de4:	003b      	movs	r3, r7
 8000de6:	2207      	movs	r2, #7
 8000de8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dea:	003b      	movs	r3, r7
 8000dec:	2202      	movs	r2, #2
 8000dee:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000df0:	003b      	movs	r3, r7
 8000df2:	2200      	movs	r2, #0
 8000df4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000df6:	003b      	movs	r3, r7
 8000df8:	2200      	movs	r2, #0
 8000dfa:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000dfc:	003b      	movs	r3, r7
 8000dfe:	2101      	movs	r1, #1
 8000e00:	0018      	movs	r0, r3
 8000e02:	f001 fcf7 	bl	80027f4 <HAL_RCC_ClockConfig>
 8000e06:	0003      	movs	r3, r0
 8000e08:	1e5a      	subs	r2, r3, #1
 8000e0a:	4193      	sbcs	r3, r2
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d001      	beq.n	8000e16 <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 8000e12:	f000 f939 	bl	8001088 <Error_Handler>
  }
}
 8000e16:	46c0      	nop			; (mov r8, r8)
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	b011      	add	sp, #68	; 0x44
 8000e1c:	bd90      	pop	{r4, r7, pc}
	...

08000e20 <_ZL12MX_IWDG_Initv>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8000e24:	4b0d      	ldr	r3, [pc, #52]	; (8000e5c <_ZL12MX_IWDG_Initv+0x3c>)
 8000e26:	4a0e      	ldr	r2, [pc, #56]	; (8000e60 <_ZL12MX_IWDG_Initv+0x40>)
 8000e28:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8000e2a:	4b0c      	ldr	r3, [pc, #48]	; (8000e5c <_ZL12MX_IWDG_Initv+0x3c>)
 8000e2c:	2206      	movs	r2, #6
 8000e2e:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8000e30:	4b0a      	ldr	r3, [pc, #40]	; (8000e5c <_ZL12MX_IWDG_Initv+0x3c>)
 8000e32:	4a0c      	ldr	r2, [pc, #48]	; (8000e64 <_ZL12MX_IWDG_Initv+0x44>)
 8000e34:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 8000e36:	4b09      	ldr	r3, [pc, #36]	; (8000e5c <_ZL12MX_IWDG_Initv+0x3c>)
 8000e38:	4a0a      	ldr	r2, [pc, #40]	; (8000e64 <_ZL12MX_IWDG_Initv+0x44>)
 8000e3a:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000e3c:	4b07      	ldr	r3, [pc, #28]	; (8000e5c <_ZL12MX_IWDG_Initv+0x3c>)
 8000e3e:	0018      	movs	r0, r3
 8000e40:	f001 f95c 	bl	80020fc <HAL_IWDG_Init>
 8000e44:	0003      	movs	r3, r0
 8000e46:	1e5a      	subs	r2, r3, #1
 8000e48:	4193      	sbcs	r3, r2
 8000e4a:	b2db      	uxtb	r3, r3
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <_ZL12MX_IWDG_Initv+0x34>
  {
    Error_Handler();
 8000e50:	f000 f91a 	bl	8001088 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8000e54:	46c0      	nop			; (mov r8, r8)
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	46c0      	nop			; (mov r8, r8)
 8000e5c:	20000068 	.word	0x20000068
 8000e60:	40003000 	.word	0x40003000
 8000e64:	00000fff 	.word	0x00000fff

08000e68 <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000e6c:	4b1d      	ldr	r3, [pc, #116]	; (8000ee4 <_ZL12MX_SPI1_Initv+0x7c>)
 8000e6e:	4a1e      	ldr	r2, [pc, #120]	; (8000ee8 <_ZL12MX_SPI1_Initv+0x80>)
 8000e70:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e72:	4b1c      	ldr	r3, [pc, #112]	; (8000ee4 <_ZL12MX_SPI1_Initv+0x7c>)
 8000e74:	2282      	movs	r2, #130	; 0x82
 8000e76:	0052      	lsls	r2, r2, #1
 8000e78:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000e7a:	4b1a      	ldr	r3, [pc, #104]	; (8000ee4 <_ZL12MX_SPI1_Initv+0x7c>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e80:	4b18      	ldr	r3, [pc, #96]	; (8000ee4 <_ZL12MX_SPI1_Initv+0x7c>)
 8000e82:	22e0      	movs	r2, #224	; 0xe0
 8000e84:	00d2      	lsls	r2, r2, #3
 8000e86:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e88:	4b16      	ldr	r3, [pc, #88]	; (8000ee4 <_ZL12MX_SPI1_Initv+0x7c>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e8e:	4b15      	ldr	r3, [pc, #84]	; (8000ee4 <_ZL12MX_SPI1_Initv+0x7c>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000e94:	4b13      	ldr	r3, [pc, #76]	; (8000ee4 <_ZL12MX_SPI1_Initv+0x7c>)
 8000e96:	2280      	movs	r2, #128	; 0x80
 8000e98:	0092      	lsls	r2, r2, #2
 8000e9a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000e9c:	4b11      	ldr	r3, [pc, #68]	; (8000ee4 <_ZL12MX_SPI1_Initv+0x7c>)
 8000e9e:	2210      	movs	r2, #16
 8000ea0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ea2:	4b10      	ldr	r3, [pc, #64]	; (8000ee4 <_ZL12MX_SPI1_Initv+0x7c>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ea8:	4b0e      	ldr	r3, [pc, #56]	; (8000ee4 <_ZL12MX_SPI1_Initv+0x7c>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000eae:	4b0d      	ldr	r3, [pc, #52]	; (8000ee4 <_ZL12MX_SPI1_Initv+0x7c>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000eb4:	4b0b      	ldr	r3, [pc, #44]	; (8000ee4 <_ZL12MX_SPI1_Initv+0x7c>)
 8000eb6:	2207      	movs	r2, #7
 8000eb8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000eba:	4b0a      	ldr	r3, [pc, #40]	; (8000ee4 <_ZL12MX_SPI1_Initv+0x7c>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000ec0:	4b08      	ldr	r3, [pc, #32]	; (8000ee4 <_ZL12MX_SPI1_Initv+0x7c>)
 8000ec2:	2208      	movs	r2, #8
 8000ec4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ec6:	4b07      	ldr	r3, [pc, #28]	; (8000ee4 <_ZL12MX_SPI1_Initv+0x7c>)
 8000ec8:	0018      	movs	r0, r3
 8000eca:	f001 fdd7 	bl	8002a7c <HAL_SPI_Init>
 8000ece:	0003      	movs	r3, r0
 8000ed0:	1e5a      	subs	r2, r3, #1
 8000ed2:	4193      	sbcs	r3, r2
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <_ZL12MX_SPI1_Initv+0x76>
  {
    Error_Handler();
 8000eda:	f000 f8d5 	bl	8001088 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000ede:	46c0      	nop			; (mov r8, r8)
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	20000078 	.word	0x20000078
 8000ee8:	40013000 	.word	0x40013000

08000eec <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ef0:	4b16      	ldr	r3, [pc, #88]	; (8000f4c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000ef2:	4a17      	ldr	r2, [pc, #92]	; (8000f50 <_ZL19MX_USART2_UART_Initv+0x64>)
 8000ef4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ef6:	4b15      	ldr	r3, [pc, #84]	; (8000f4c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000ef8:	22e1      	movs	r2, #225	; 0xe1
 8000efa:	0252      	lsls	r2, r2, #9
 8000efc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000efe:	4b13      	ldr	r3, [pc, #76]	; (8000f4c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f04:	4b11      	ldr	r3, [pc, #68]	; (8000f4c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f0a:	4b10      	ldr	r3, [pc, #64]	; (8000f4c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f10:	4b0e      	ldr	r3, [pc, #56]	; (8000f4c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000f12:	220c      	movs	r2, #12
 8000f14:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f16:	4b0d      	ldr	r3, [pc, #52]	; (8000f4c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f1c:	4b0b      	ldr	r3, [pc, #44]	; (8000f4c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f22:	4b0a      	ldr	r3, [pc, #40]	; (8000f4c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f28:	4b08      	ldr	r3, [pc, #32]	; (8000f4c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f2e:	4b07      	ldr	r3, [pc, #28]	; (8000f4c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000f30:	0018      	movs	r0, r3
 8000f32:	f002 fe17 	bl	8003b64 <HAL_UART_Init>
 8000f36:	0003      	movs	r3, r0
 8000f38:	1e5a      	subs	r2, r3, #1
 8000f3a:	4193      	sbcs	r3, r2
 8000f3c:	b2db      	uxtb	r3, r3
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <_ZL19MX_USART2_UART_Initv+0x5a>
  {
    Error_Handler();
 8000f42:	f000 f8a1 	bl	8001088 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f46:	46c0      	nop			; (mov r8, r8)
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	20000164 	.word	0x20000164
 8000f50:	40004400 	.word	0x40004400

08000f54 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f5a:	4b10      	ldr	r3, [pc, #64]	; (8000f9c <_ZL11MX_DMA_Initv+0x48>)
 8000f5c:	695a      	ldr	r2, [r3, #20]
 8000f5e:	4b0f      	ldr	r3, [pc, #60]	; (8000f9c <_ZL11MX_DMA_Initv+0x48>)
 8000f60:	2101      	movs	r1, #1
 8000f62:	430a      	orrs	r2, r1
 8000f64:	615a      	str	r2, [r3, #20]
 8000f66:	4b0d      	ldr	r3, [pc, #52]	; (8000f9c <_ZL11MX_DMA_Initv+0x48>)
 8000f68:	695b      	ldr	r3, [r3, #20]
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	607b      	str	r3, [r7, #4]
 8000f70:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000f72:	2200      	movs	r2, #0
 8000f74:	2100      	movs	r1, #0
 8000f76:	200a      	movs	r0, #10
 8000f78:	f000 fce0 	bl	800193c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000f7c:	200a      	movs	r0, #10
 8000f7e:	f000 fcf2 	bl	8001966 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8000f82:	2200      	movs	r2, #0
 8000f84:	2100      	movs	r1, #0
 8000f86:	200b      	movs	r0, #11
 8000f88:	f000 fcd8 	bl	800193c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8000f8c:	200b      	movs	r0, #11
 8000f8e:	f000 fcea 	bl	8001966 <HAL_NVIC_EnableIRQ>

}
 8000f92:	46c0      	nop			; (mov r8, r8)
 8000f94:	46bd      	mov	sp, r7
 8000f96:	b002      	add	sp, #8
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	46c0      	nop			; (mov r8, r8)
 8000f9c:	40021000 	.word	0x40021000

08000fa0 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fa0:	b590      	push	{r4, r7, lr}
 8000fa2:	b089      	sub	sp, #36	; 0x24
 8000fa4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa6:	240c      	movs	r4, #12
 8000fa8:	193b      	adds	r3, r7, r4
 8000faa:	0018      	movs	r0, r3
 8000fac:	2314      	movs	r3, #20
 8000fae:	001a      	movs	r2, r3
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	f004 f88d 	bl	80050d0 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb6:	4b30      	ldr	r3, [pc, #192]	; (8001078 <_ZL12MX_GPIO_Initv+0xd8>)
 8000fb8:	695a      	ldr	r2, [r3, #20]
 8000fba:	4b2f      	ldr	r3, [pc, #188]	; (8001078 <_ZL12MX_GPIO_Initv+0xd8>)
 8000fbc:	2180      	movs	r1, #128	; 0x80
 8000fbe:	0289      	lsls	r1, r1, #10
 8000fc0:	430a      	orrs	r2, r1
 8000fc2:	615a      	str	r2, [r3, #20]
 8000fc4:	4b2c      	ldr	r3, [pc, #176]	; (8001078 <_ZL12MX_GPIO_Initv+0xd8>)
 8000fc6:	695a      	ldr	r2, [r3, #20]
 8000fc8:	2380      	movs	r3, #128	; 0x80
 8000fca:	029b      	lsls	r3, r3, #10
 8000fcc:	4013      	ands	r3, r2
 8000fce:	60bb      	str	r3, [r7, #8]
 8000fd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fd2:	4b29      	ldr	r3, [pc, #164]	; (8001078 <_ZL12MX_GPIO_Initv+0xd8>)
 8000fd4:	695a      	ldr	r2, [r3, #20]
 8000fd6:	4b28      	ldr	r3, [pc, #160]	; (8001078 <_ZL12MX_GPIO_Initv+0xd8>)
 8000fd8:	2180      	movs	r1, #128	; 0x80
 8000fda:	0309      	lsls	r1, r1, #12
 8000fdc:	430a      	orrs	r2, r1
 8000fde:	615a      	str	r2, [r3, #20]
 8000fe0:	4b25      	ldr	r3, [pc, #148]	; (8001078 <_ZL12MX_GPIO_Initv+0xd8>)
 8000fe2:	695a      	ldr	r2, [r3, #20]
 8000fe4:	2380      	movs	r3, #128	; 0x80
 8000fe6:	031b      	lsls	r3, r3, #12
 8000fe8:	4013      	ands	r3, r2
 8000fea:	607b      	str	r3, [r7, #4]
 8000fec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fee:	4b22      	ldr	r3, [pc, #136]	; (8001078 <_ZL12MX_GPIO_Initv+0xd8>)
 8000ff0:	695a      	ldr	r2, [r3, #20]
 8000ff2:	4b21      	ldr	r3, [pc, #132]	; (8001078 <_ZL12MX_GPIO_Initv+0xd8>)
 8000ff4:	2180      	movs	r1, #128	; 0x80
 8000ff6:	02c9      	lsls	r1, r1, #11
 8000ff8:	430a      	orrs	r2, r1
 8000ffa:	615a      	str	r2, [r3, #20]
 8000ffc:	4b1e      	ldr	r3, [pc, #120]	; (8001078 <_ZL12MX_GPIO_Initv+0xd8>)
 8000ffe:	695a      	ldr	r2, [r3, #20]
 8001000:	2380      	movs	r3, #128	; 0x80
 8001002:	02db      	lsls	r3, r3, #11
 8001004:	4013      	ands	r3, r2
 8001006:	603b      	str	r3, [r7, #0]
 8001008:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 800100a:	23f8      	movs	r3, #248	; 0xf8
 800100c:	009b      	lsls	r3, r3, #2
 800100e:	481b      	ldr	r0, [pc, #108]	; (800107c <_ZL12MX_GPIO_Initv+0xdc>)
 8001010:	2201      	movs	r2, #1
 8001012:	0019      	movs	r1, r3
 8001014:	f001 f854 	bl	80020c0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 8001018:	4919      	ldr	r1, [pc, #100]	; (8001080 <_ZL12MX_GPIO_Initv+0xe0>)
 800101a:	4b1a      	ldr	r3, [pc, #104]	; (8001084 <_ZL12MX_GPIO_Initv+0xe4>)
 800101c:	2201      	movs	r2, #1
 800101e:	0018      	movs	r0, r3
 8001020:	f001 f84e 	bl	80020c0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_SET);

  /*Configure GPIO pins : PC5 PC6 PC7 PC8
                           PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8001024:	193b      	adds	r3, r7, r4
 8001026:	22f8      	movs	r2, #248	; 0xf8
 8001028:	0092      	lsls	r2, r2, #2
 800102a:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800102c:	193b      	adds	r3, r7, r4
 800102e:	2201      	movs	r2, #1
 8001030:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001032:	193b      	adds	r3, r7, r4
 8001034:	2201      	movs	r2, #1
 8001036:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001038:	193b      	adds	r3, r7, r4
 800103a:	2203      	movs	r2, #3
 800103c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800103e:	193b      	adds	r3, r7, r4
 8001040:	4a0e      	ldr	r2, [pc, #56]	; (800107c <_ZL12MX_GPIO_Initv+0xdc>)
 8001042:	0019      	movs	r1, r3
 8001044:	0010      	movs	r0, r2
 8001046:	f000 fecb 	bl	8001de0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB12
                           PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 800104a:	0021      	movs	r1, r4
 800104c:	187b      	adds	r3, r7, r1
 800104e:	4a0c      	ldr	r2, [pc, #48]	; (8001080 <_ZL12MX_GPIO_Initv+0xe0>)
 8001050:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001052:	187b      	adds	r3, r7, r1
 8001054:	2201      	movs	r2, #1
 8001056:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001058:	187b      	adds	r3, r7, r1
 800105a:	2201      	movs	r2, #1
 800105c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800105e:	187b      	adds	r3, r7, r1
 8001060:	2203      	movs	r2, #3
 8001062:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001064:	187b      	adds	r3, r7, r1
 8001066:	4a07      	ldr	r2, [pc, #28]	; (8001084 <_ZL12MX_GPIO_Initv+0xe4>)
 8001068:	0019      	movs	r1, r3
 800106a:	0010      	movs	r0, r2
 800106c:	f000 feb8 	bl	8001de0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001070:	46c0      	nop			; (mov r8, r8)
 8001072:	46bd      	mov	sp, r7
 8001074:	b009      	add	sp, #36	; 0x24
 8001076:	bd90      	pop	{r4, r7, pc}
 8001078:	40021000 	.word	0x40021000
 800107c:	48000800 	.word	0x48000800
 8001080:	0000f007 	.word	0x0000f007
 8001084:	48000400 	.word	0x48000400

08001088 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800108c:	b672      	cpsid	i
}
 800108e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001090:	e7fe      	b.n	8001090 <Error_Handler+0x8>
	...

08001094 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8001094:	b5b0      	push	{r4, r5, r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
 800109c:	6039      	str	r1, [r7, #0]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2b01      	cmp	r3, #1
 80010a2:	d120      	bne.n	80010e6 <_Z41__static_initialization_and_destruction_0ii+0x52>
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	4a1b      	ldr	r2, [pc, #108]	; (8001114 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 80010a8:	4293      	cmp	r3, r2
 80010aa:	d11c      	bne.n	80010e6 <_Z41__static_initialization_and_destruction_0ii+0x52>
CTimer uartRxTim;
 80010ac:	481a      	ldr	r0, [pc, #104]	; (8001118 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 80010ae:	2300      	movs	r3, #0
 80010b0:	2200      	movs	r2, #0
 80010b2:	2100      	movs	r1, #0
 80010b4:	f000 fa22 	bl	80014fc <_ZN6CTimerC1Embb>
CTimer uartTxTim;
 80010b8:	4818      	ldr	r0, [pc, #96]	; (800111c <_Z41__static_initialization_and_destruction_0ii+0x88>)
 80010ba:	2300      	movs	r3, #0
 80010bc:	2200      	movs	r2, #0
 80010be:	2100      	movs	r1, #0
 80010c0:	f000 fa1c 	bl	80014fc <_ZN6CTimerC1Embb>
CTimer uartTxDelay;
 80010c4:	4816      	ldr	r0, [pc, #88]	; (8001120 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 80010c6:	2300      	movs	r3, #0
 80010c8:	2200      	movs	r2, #0
 80010ca:	2100      	movs	r1, #0
 80010cc:	f000 fa16 	bl	80014fc <_ZN6CTimerC1Embb>
SpiPort spiPort[12];
 80010d0:	4b14      	ldr	r3, [pc, #80]	; (8001124 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 80010d2:	240b      	movs	r4, #11
 80010d4:	001d      	movs	r5, r3
 80010d6:	2c00      	cmp	r4, #0
 80010d8:	db05      	blt.n	80010e6 <_Z41__static_initialization_and_destruction_0ii+0x52>
 80010da:	0028      	movs	r0, r5
 80010dc:	f7ff f8a0 	bl	8000220 <_ZN7SpiPortC1Ev>
 80010e0:	3528      	adds	r5, #40	; 0x28
 80010e2:	3c01      	subs	r4, #1
 80010e4:	e7f7      	b.n	80010d6 <_Z41__static_initialization_and_destruction_0ii+0x42>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d10f      	bne.n	800110c <_Z41__static_initialization_and_destruction_0ii+0x78>
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	4a09      	ldr	r2, [pc, #36]	; (8001114 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d10b      	bne.n	800110c <_Z41__static_initialization_and_destruction_0ii+0x78>
CTimer uartTxDelay;
 80010f4:	4b0a      	ldr	r3, [pc, #40]	; (8001120 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 80010f6:	0018      	movs	r0, r3
 80010f8:	f000 fa2c 	bl	8001554 <_ZN6CTimerD1Ev>
CTimer uartTxTim;
 80010fc:	4b07      	ldr	r3, [pc, #28]	; (800111c <_Z41__static_initialization_and_destruction_0ii+0x88>)
 80010fe:	0018      	movs	r0, r3
 8001100:	f000 fa28 	bl	8001554 <_ZN6CTimerD1Ev>
CTimer uartRxTim;
 8001104:	4b04      	ldr	r3, [pc, #16]	; (8001118 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8001106:	0018      	movs	r0, r3
 8001108:	f000 fa24 	bl	8001554 <_ZN6CTimerD1Ev>
}
 800110c:	46c0      	nop			; (mov r8, r8)
 800110e:	46bd      	mov	sp, r7
 8001110:	b002      	add	sp, #8
 8001112:	bdb0      	pop	{r4, r5, r7, pc}
 8001114:	0000ffff 	.word	0x0000ffff
 8001118:	20000278 	.word	0x20000278
 800111c:	20000288 	.word	0x20000288
 8001120:	20000298 	.word	0x20000298
 8001124:	2000037c 	.word	0x2000037c

08001128 <_GLOBAL__sub_I_hiwdg>:
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
 800112c:	4b03      	ldr	r3, [pc, #12]	; (800113c <_GLOBAL__sub_I_hiwdg+0x14>)
 800112e:	0019      	movs	r1, r3
 8001130:	2001      	movs	r0, #1
 8001132:	f7ff ffaf 	bl	8001094 <_Z41__static_initialization_and_destruction_0ii>
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	46c0      	nop			; (mov r8, r8)
 800113c:	0000ffff 	.word	0x0000ffff

08001140 <_GLOBAL__sub_D_hiwdg>:
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
 8001144:	4b03      	ldr	r3, [pc, #12]	; (8001154 <_GLOBAL__sub_D_hiwdg+0x14>)
 8001146:	0019      	movs	r1, r3
 8001148:	2000      	movs	r0, #0
 800114a:	f7ff ffa3 	bl	8001094 <_Z41__static_initialization_and_destruction_0ii>
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	46c0      	nop			; (mov r8, r8)
 8001154:	0000ffff 	.word	0x0000ffff

08001158 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800115e:	4b0f      	ldr	r3, [pc, #60]	; (800119c <HAL_MspInit+0x44>)
 8001160:	699a      	ldr	r2, [r3, #24]
 8001162:	4b0e      	ldr	r3, [pc, #56]	; (800119c <HAL_MspInit+0x44>)
 8001164:	2101      	movs	r1, #1
 8001166:	430a      	orrs	r2, r1
 8001168:	619a      	str	r2, [r3, #24]
 800116a:	4b0c      	ldr	r3, [pc, #48]	; (800119c <HAL_MspInit+0x44>)
 800116c:	699b      	ldr	r3, [r3, #24]
 800116e:	2201      	movs	r2, #1
 8001170:	4013      	ands	r3, r2
 8001172:	607b      	str	r3, [r7, #4]
 8001174:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001176:	4b09      	ldr	r3, [pc, #36]	; (800119c <HAL_MspInit+0x44>)
 8001178:	69da      	ldr	r2, [r3, #28]
 800117a:	4b08      	ldr	r3, [pc, #32]	; (800119c <HAL_MspInit+0x44>)
 800117c:	2180      	movs	r1, #128	; 0x80
 800117e:	0549      	lsls	r1, r1, #21
 8001180:	430a      	orrs	r2, r1
 8001182:	61da      	str	r2, [r3, #28]
 8001184:	4b05      	ldr	r3, [pc, #20]	; (800119c <HAL_MspInit+0x44>)
 8001186:	69da      	ldr	r2, [r3, #28]
 8001188:	2380      	movs	r3, #128	; 0x80
 800118a:	055b      	lsls	r3, r3, #21
 800118c:	4013      	ands	r3, r2
 800118e:	603b      	str	r3, [r7, #0]
 8001190:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001192:	46c0      	nop			; (mov r8, r8)
 8001194:	46bd      	mov	sp, r7
 8001196:	b002      	add	sp, #8
 8001198:	bd80      	pop	{r7, pc}
 800119a:	46c0      	nop			; (mov r8, r8)
 800119c:	40021000 	.word	0x40021000

080011a0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80011a0:	b590      	push	{r4, r7, lr}
 80011a2:	b08b      	sub	sp, #44	; 0x2c
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a8:	2414      	movs	r4, #20
 80011aa:	193b      	adds	r3, r7, r4
 80011ac:	0018      	movs	r0, r3
 80011ae:	2314      	movs	r3, #20
 80011b0:	001a      	movs	r2, r3
 80011b2:	2100      	movs	r1, #0
 80011b4:	f003 ff8c 	bl	80050d0 <memset>
  if(hspi->Instance==SPI1)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a47      	ldr	r2, [pc, #284]	; (80012dc <HAL_SPI_MspInit+0x13c>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d000      	beq.n	80011c4 <HAL_SPI_MspInit+0x24>
 80011c2:	e086      	b.n	80012d2 <HAL_SPI_MspInit+0x132>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80011c4:	4b46      	ldr	r3, [pc, #280]	; (80012e0 <HAL_SPI_MspInit+0x140>)
 80011c6:	699a      	ldr	r2, [r3, #24]
 80011c8:	4b45      	ldr	r3, [pc, #276]	; (80012e0 <HAL_SPI_MspInit+0x140>)
 80011ca:	2180      	movs	r1, #128	; 0x80
 80011cc:	0149      	lsls	r1, r1, #5
 80011ce:	430a      	orrs	r2, r1
 80011d0:	619a      	str	r2, [r3, #24]
 80011d2:	4b43      	ldr	r3, [pc, #268]	; (80012e0 <HAL_SPI_MspInit+0x140>)
 80011d4:	699a      	ldr	r2, [r3, #24]
 80011d6:	2380      	movs	r3, #128	; 0x80
 80011d8:	015b      	lsls	r3, r3, #5
 80011da:	4013      	ands	r3, r2
 80011dc:	613b      	str	r3, [r7, #16]
 80011de:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e0:	4b3f      	ldr	r3, [pc, #252]	; (80012e0 <HAL_SPI_MspInit+0x140>)
 80011e2:	695a      	ldr	r2, [r3, #20]
 80011e4:	4b3e      	ldr	r3, [pc, #248]	; (80012e0 <HAL_SPI_MspInit+0x140>)
 80011e6:	2180      	movs	r1, #128	; 0x80
 80011e8:	0289      	lsls	r1, r1, #10
 80011ea:	430a      	orrs	r2, r1
 80011ec:	615a      	str	r2, [r3, #20]
 80011ee:	4b3c      	ldr	r3, [pc, #240]	; (80012e0 <HAL_SPI_MspInit+0x140>)
 80011f0:	695a      	ldr	r2, [r3, #20]
 80011f2:	2380      	movs	r3, #128	; 0x80
 80011f4:	029b      	lsls	r3, r3, #10
 80011f6:	4013      	ands	r3, r2
 80011f8:	60fb      	str	r3, [r7, #12]
 80011fa:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80011fc:	0021      	movs	r1, r4
 80011fe:	187b      	adds	r3, r7, r1
 8001200:	22e0      	movs	r2, #224	; 0xe0
 8001202:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001204:	187b      	adds	r3, r7, r1
 8001206:	2202      	movs	r2, #2
 8001208:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120a:	187b      	adds	r3, r7, r1
 800120c:	2200      	movs	r2, #0
 800120e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001210:	187b      	adds	r3, r7, r1
 8001212:	2203      	movs	r2, #3
 8001214:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001216:	187b      	adds	r3, r7, r1
 8001218:	2200      	movs	r2, #0
 800121a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800121c:	187a      	adds	r2, r7, r1
 800121e:	2390      	movs	r3, #144	; 0x90
 8001220:	05db      	lsls	r3, r3, #23
 8001222:	0011      	movs	r1, r2
 8001224:	0018      	movs	r0, r3
 8001226:	f000 fddb 	bl	8001de0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 800122a:	4b2e      	ldr	r3, [pc, #184]	; (80012e4 <HAL_SPI_MspInit+0x144>)
 800122c:	4a2e      	ldr	r2, [pc, #184]	; (80012e8 <HAL_SPI_MspInit+0x148>)
 800122e:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001230:	4b2c      	ldr	r3, [pc, #176]	; (80012e4 <HAL_SPI_MspInit+0x144>)
 8001232:	2200      	movs	r2, #0
 8001234:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001236:	4b2b      	ldr	r3, [pc, #172]	; (80012e4 <HAL_SPI_MspInit+0x144>)
 8001238:	2200      	movs	r2, #0
 800123a:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800123c:	4b29      	ldr	r3, [pc, #164]	; (80012e4 <HAL_SPI_MspInit+0x144>)
 800123e:	2280      	movs	r2, #128	; 0x80
 8001240:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001242:	4b28      	ldr	r3, [pc, #160]	; (80012e4 <HAL_SPI_MspInit+0x144>)
 8001244:	2200      	movs	r2, #0
 8001246:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001248:	4b26      	ldr	r3, [pc, #152]	; (80012e4 <HAL_SPI_MspInit+0x144>)
 800124a:	2200      	movs	r2, #0
 800124c:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 800124e:	4b25      	ldr	r3, [pc, #148]	; (80012e4 <HAL_SPI_MspInit+0x144>)
 8001250:	2200      	movs	r2, #0
 8001252:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001254:	4b23      	ldr	r3, [pc, #140]	; (80012e4 <HAL_SPI_MspInit+0x144>)
 8001256:	2200      	movs	r2, #0
 8001258:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800125a:	4b22      	ldr	r3, [pc, #136]	; (80012e4 <HAL_SPI_MspInit+0x144>)
 800125c:	0018      	movs	r0, r3
 800125e:	f000 fb9f 	bl	80019a0 <HAL_DMA_Init>
 8001262:	1e03      	subs	r3, r0, #0
 8001264:	d001      	beq.n	800126a <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 8001266:	f7ff ff0f 	bl	8001088 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	4a1d      	ldr	r2, [pc, #116]	; (80012e4 <HAL_SPI_MspInit+0x144>)
 800126e:	659a      	str	r2, [r3, #88]	; 0x58
 8001270:	4b1c      	ldr	r3, [pc, #112]	; (80012e4 <HAL_SPI_MspInit+0x144>)
 8001272:	687a      	ldr	r2, [r7, #4]
 8001274:	625a      	str	r2, [r3, #36]	; 0x24

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001276:	4b1d      	ldr	r3, [pc, #116]	; (80012ec <HAL_SPI_MspInit+0x14c>)
 8001278:	4a1d      	ldr	r2, [pc, #116]	; (80012f0 <HAL_SPI_MspInit+0x150>)
 800127a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800127c:	4b1b      	ldr	r3, [pc, #108]	; (80012ec <HAL_SPI_MspInit+0x14c>)
 800127e:	2210      	movs	r2, #16
 8001280:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001282:	4b1a      	ldr	r3, [pc, #104]	; (80012ec <HAL_SPI_MspInit+0x14c>)
 8001284:	2200      	movs	r2, #0
 8001286:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001288:	4b18      	ldr	r3, [pc, #96]	; (80012ec <HAL_SPI_MspInit+0x14c>)
 800128a:	2280      	movs	r2, #128	; 0x80
 800128c:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800128e:	4b17      	ldr	r3, [pc, #92]	; (80012ec <HAL_SPI_MspInit+0x14c>)
 8001290:	2200      	movs	r2, #0
 8001292:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001294:	4b15      	ldr	r3, [pc, #84]	; (80012ec <HAL_SPI_MspInit+0x14c>)
 8001296:	2200      	movs	r2, #0
 8001298:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800129a:	4b14      	ldr	r3, [pc, #80]	; (80012ec <HAL_SPI_MspInit+0x14c>)
 800129c:	2200      	movs	r2, #0
 800129e:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80012a0:	4b12      	ldr	r3, [pc, #72]	; (80012ec <HAL_SPI_MspInit+0x14c>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80012a6:	4b11      	ldr	r3, [pc, #68]	; (80012ec <HAL_SPI_MspInit+0x14c>)
 80012a8:	0018      	movs	r0, r3
 80012aa:	f000 fb79 	bl	80019a0 <HAL_DMA_Init>
 80012ae:	1e03      	subs	r3, r0, #0
 80012b0:	d001      	beq.n	80012b6 <HAL_SPI_MspInit+0x116>
    {
      Error_Handler();
 80012b2:	f7ff fee9 	bl	8001088 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	4a0c      	ldr	r2, [pc, #48]	; (80012ec <HAL_SPI_MspInit+0x14c>)
 80012ba:	655a      	str	r2, [r3, #84]	; 0x54
 80012bc:	4b0b      	ldr	r3, [pc, #44]	; (80012ec <HAL_SPI_MspInit+0x14c>)
 80012be:	687a      	ldr	r2, [r7, #4]
 80012c0:	625a      	str	r2, [r3, #36]	; 0x24

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80012c2:	2200      	movs	r2, #0
 80012c4:	2100      	movs	r1, #0
 80012c6:	2019      	movs	r0, #25
 80012c8:	f000 fb38 	bl	800193c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80012cc:	2019      	movs	r0, #25
 80012ce:	f000 fb4a 	bl	8001966 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80012d2:	46c0      	nop			; (mov r8, r8)
 80012d4:	46bd      	mov	sp, r7
 80012d6:	b00b      	add	sp, #44	; 0x2c
 80012d8:	bd90      	pop	{r4, r7, pc}
 80012da:	46c0      	nop			; (mov r8, r8)
 80012dc:	40013000 	.word	0x40013000
 80012e0:	40021000 	.word	0x40021000
 80012e4:	200000dc 	.word	0x200000dc
 80012e8:	4002001c 	.word	0x4002001c
 80012ec:	20000120 	.word	0x20000120
 80012f0:	40020030 	.word	0x40020030

080012f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012f4:	b590      	push	{r4, r7, lr}
 80012f6:	b08b      	sub	sp, #44	; 0x2c
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012fc:	2414      	movs	r4, #20
 80012fe:	193b      	adds	r3, r7, r4
 8001300:	0018      	movs	r0, r3
 8001302:	2314      	movs	r3, #20
 8001304:	001a      	movs	r2, r3
 8001306:	2100      	movs	r1, #0
 8001308:	f003 fee2 	bl	80050d0 <memset>
  if(huart->Instance==USART2)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a47      	ldr	r2, [pc, #284]	; (8001430 <HAL_UART_MspInit+0x13c>)
 8001312:	4293      	cmp	r3, r2
 8001314:	d000      	beq.n	8001318 <HAL_UART_MspInit+0x24>
 8001316:	e086      	b.n	8001426 <HAL_UART_MspInit+0x132>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001318:	4b46      	ldr	r3, [pc, #280]	; (8001434 <HAL_UART_MspInit+0x140>)
 800131a:	69da      	ldr	r2, [r3, #28]
 800131c:	4b45      	ldr	r3, [pc, #276]	; (8001434 <HAL_UART_MspInit+0x140>)
 800131e:	2180      	movs	r1, #128	; 0x80
 8001320:	0289      	lsls	r1, r1, #10
 8001322:	430a      	orrs	r2, r1
 8001324:	61da      	str	r2, [r3, #28]
 8001326:	4b43      	ldr	r3, [pc, #268]	; (8001434 <HAL_UART_MspInit+0x140>)
 8001328:	69da      	ldr	r2, [r3, #28]
 800132a:	2380      	movs	r3, #128	; 0x80
 800132c:	029b      	lsls	r3, r3, #10
 800132e:	4013      	ands	r3, r2
 8001330:	613b      	str	r3, [r7, #16]
 8001332:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001334:	4b3f      	ldr	r3, [pc, #252]	; (8001434 <HAL_UART_MspInit+0x140>)
 8001336:	695a      	ldr	r2, [r3, #20]
 8001338:	4b3e      	ldr	r3, [pc, #248]	; (8001434 <HAL_UART_MspInit+0x140>)
 800133a:	2180      	movs	r1, #128	; 0x80
 800133c:	0289      	lsls	r1, r1, #10
 800133e:	430a      	orrs	r2, r1
 8001340:	615a      	str	r2, [r3, #20]
 8001342:	4b3c      	ldr	r3, [pc, #240]	; (8001434 <HAL_UART_MspInit+0x140>)
 8001344:	695a      	ldr	r2, [r3, #20]
 8001346:	2380      	movs	r3, #128	; 0x80
 8001348:	029b      	lsls	r3, r3, #10
 800134a:	4013      	ands	r3, r2
 800134c:	60fb      	str	r3, [r7, #12]
 800134e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001350:	0021      	movs	r1, r4
 8001352:	187b      	adds	r3, r7, r1
 8001354:	220c      	movs	r2, #12
 8001356:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001358:	187b      	adds	r3, r7, r1
 800135a:	2202      	movs	r2, #2
 800135c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135e:	187b      	adds	r3, r7, r1
 8001360:	2200      	movs	r2, #0
 8001362:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001364:	187b      	adds	r3, r7, r1
 8001366:	2203      	movs	r2, #3
 8001368:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800136a:	187b      	adds	r3, r7, r1
 800136c:	2201      	movs	r2, #1
 800136e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001370:	187a      	adds	r2, r7, r1
 8001372:	2390      	movs	r3, #144	; 0x90
 8001374:	05db      	lsls	r3, r3, #23
 8001376:	0011      	movs	r1, r2
 8001378:	0018      	movs	r0, r3
 800137a:	f000 fd31 	bl	8001de0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 800137e:	4b2e      	ldr	r3, [pc, #184]	; (8001438 <HAL_UART_MspInit+0x144>)
 8001380:	4a2e      	ldr	r2, [pc, #184]	; (800143c <HAL_UART_MspInit+0x148>)
 8001382:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001384:	4b2c      	ldr	r3, [pc, #176]	; (8001438 <HAL_UART_MspInit+0x144>)
 8001386:	2200      	movs	r2, #0
 8001388:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800138a:	4b2b      	ldr	r3, [pc, #172]	; (8001438 <HAL_UART_MspInit+0x144>)
 800138c:	2200      	movs	r2, #0
 800138e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001390:	4b29      	ldr	r3, [pc, #164]	; (8001438 <HAL_UART_MspInit+0x144>)
 8001392:	2280      	movs	r2, #128	; 0x80
 8001394:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001396:	4b28      	ldr	r3, [pc, #160]	; (8001438 <HAL_UART_MspInit+0x144>)
 8001398:	2200      	movs	r2, #0
 800139a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800139c:	4b26      	ldr	r3, [pc, #152]	; (8001438 <HAL_UART_MspInit+0x144>)
 800139e:	2200      	movs	r2, #0
 80013a0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80013a2:	4b25      	ldr	r3, [pc, #148]	; (8001438 <HAL_UART_MspInit+0x144>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80013a8:	4b23      	ldr	r3, [pc, #140]	; (8001438 <HAL_UART_MspInit+0x144>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80013ae:	4b22      	ldr	r3, [pc, #136]	; (8001438 <HAL_UART_MspInit+0x144>)
 80013b0:	0018      	movs	r0, r3
 80013b2:	f000 faf5 	bl	80019a0 <HAL_DMA_Init>
 80013b6:	1e03      	subs	r3, r0, #0
 80013b8:	d001      	beq.n	80013be <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80013ba:	f7ff fe65 	bl	8001088 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	4a1d      	ldr	r2, [pc, #116]	; (8001438 <HAL_UART_MspInit+0x144>)
 80013c2:	675a      	str	r2, [r3, #116]	; 0x74
 80013c4:	4b1c      	ldr	r3, [pc, #112]	; (8001438 <HAL_UART_MspInit+0x144>)
 80013c6:	687a      	ldr	r2, [r7, #4]
 80013c8:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 80013ca:	4b1d      	ldr	r3, [pc, #116]	; (8001440 <HAL_UART_MspInit+0x14c>)
 80013cc:	4a1d      	ldr	r2, [pc, #116]	; (8001444 <HAL_UART_MspInit+0x150>)
 80013ce:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80013d0:	4b1b      	ldr	r3, [pc, #108]	; (8001440 <HAL_UART_MspInit+0x14c>)
 80013d2:	2210      	movs	r2, #16
 80013d4:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80013d6:	4b1a      	ldr	r3, [pc, #104]	; (8001440 <HAL_UART_MspInit+0x14c>)
 80013d8:	2200      	movs	r2, #0
 80013da:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80013dc:	4b18      	ldr	r3, [pc, #96]	; (8001440 <HAL_UART_MspInit+0x14c>)
 80013de:	2280      	movs	r2, #128	; 0x80
 80013e0:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80013e2:	4b17      	ldr	r3, [pc, #92]	; (8001440 <HAL_UART_MspInit+0x14c>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80013e8:	4b15      	ldr	r3, [pc, #84]	; (8001440 <HAL_UART_MspInit+0x14c>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80013ee:	4b14      	ldr	r3, [pc, #80]	; (8001440 <HAL_UART_MspInit+0x14c>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80013f4:	4b12      	ldr	r3, [pc, #72]	; (8001440 <HAL_UART_MspInit+0x14c>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80013fa:	4b11      	ldr	r3, [pc, #68]	; (8001440 <HAL_UART_MspInit+0x14c>)
 80013fc:	0018      	movs	r0, r3
 80013fe:	f000 facf 	bl	80019a0 <HAL_DMA_Init>
 8001402:	1e03      	subs	r3, r0, #0
 8001404:	d001      	beq.n	800140a <HAL_UART_MspInit+0x116>
    {
      Error_Handler();
 8001406:	f7ff fe3f 	bl	8001088 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	4a0c      	ldr	r2, [pc, #48]	; (8001440 <HAL_UART_MspInit+0x14c>)
 800140e:	671a      	str	r2, [r3, #112]	; 0x70
 8001410:	4b0b      	ldr	r3, [pc, #44]	; (8001440 <HAL_UART_MspInit+0x14c>)
 8001412:	687a      	ldr	r2, [r7, #4]
 8001414:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001416:	2200      	movs	r2, #0
 8001418:	2100      	movs	r1, #0
 800141a:	201c      	movs	r0, #28
 800141c:	f000 fa8e 	bl	800193c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001420:	201c      	movs	r0, #28
 8001422:	f000 faa0 	bl	8001966 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001426:	46c0      	nop			; (mov r8, r8)
 8001428:	46bd      	mov	sp, r7
 800142a:	b00b      	add	sp, #44	; 0x2c
 800142c:	bd90      	pop	{r4, r7, pc}
 800142e:	46c0      	nop			; (mov r8, r8)
 8001430:	40004400 	.word	0x40004400
 8001434:	40021000 	.word	0x40021000
 8001438:	200001ec 	.word	0x200001ec
 800143c:	40020058 	.word	0x40020058
 8001440:	20000230 	.word	0x20000230
 8001444:	40020044 	.word	0x40020044

08001448 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800144c:	e7fe      	b.n	800144c <NMI_Handler+0x4>

0800144e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800144e:	b580      	push	{r7, lr}
 8001450:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001452:	e7fe      	b.n	8001452 <HardFault_Handler+0x4>

08001454 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001458:	46c0      	nop			; (mov r8, r8)
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}

0800145e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800145e:	b580      	push	{r7, lr}
 8001460:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001462:	46c0      	nop			; (mov r8, r8)
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}

08001468 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800146c:	f000 f932 	bl	80016d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001470:	46c0      	nop			; (mov r8, r8)
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
	...

08001478 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800147c:	4b05      	ldr	r3, [pc, #20]	; (8001494 <DMA1_Channel2_3_IRQHandler+0x1c>)
 800147e:	0018      	movs	r0, r3
 8001480:	f000 fbb9 	bl	8001bf6 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001484:	4b04      	ldr	r3, [pc, #16]	; (8001498 <DMA1_Channel2_3_IRQHandler+0x20>)
 8001486:	0018      	movs	r0, r3
 8001488:	f000 fbb5 	bl	8001bf6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 800148c:	46c0      	nop			; (mov r8, r8)
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	46c0      	nop			; (mov r8, r8)
 8001494:	200000dc 	.word	0x200000dc
 8001498:	20000120 	.word	0x20000120

0800149c <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80014a0:	4b05      	ldr	r3, [pc, #20]	; (80014b8 <DMA1_Channel4_5_IRQHandler+0x1c>)
 80014a2:	0018      	movs	r0, r3
 80014a4:	f000 fba7 	bl	8001bf6 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80014a8:	4b04      	ldr	r3, [pc, #16]	; (80014bc <DMA1_Channel4_5_IRQHandler+0x20>)
 80014aa:	0018      	movs	r0, r3
 80014ac:	f000 fba3 	bl	8001bf6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 80014b0:	46c0      	nop			; (mov r8, r8)
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	46c0      	nop			; (mov r8, r8)
 80014b8:	20000230 	.word	0x20000230
 80014bc:	200001ec 	.word	0x200001ec

080014c0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80014c4:	4b03      	ldr	r3, [pc, #12]	; (80014d4 <SPI1_IRQHandler+0x14>)
 80014c6:	0018      	movs	r0, r3
 80014c8:	f001 fe6e 	bl	80031a8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80014cc:	46c0      	nop			; (mov r8, r8)
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	46c0      	nop			; (mov r8, r8)
 80014d4:	20000078 	.word	0x20000078

080014d8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80014dc:	4b03      	ldr	r3, [pc, #12]	; (80014ec <USART2_IRQHandler+0x14>)
 80014de:	0018      	movs	r0, r3
 80014e0:	f002 fd2a 	bl	8003f38 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80014e4:	46c0      	nop			; (mov r8, r8)
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	46c0      	nop			; (mov r8, r8)
 80014ec:	20000164 	.word	0x20000164

080014f0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80014f4:	46c0      	nop			; (mov r8, r8)
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
	...

080014fc <_ZN6CTimerC1Embb>:

unsigned long CTimer::m_wCountTimer = 0;			// 

unsigned long CTimer::m_wCountTick_RealmSec = 0;	//   

CTimer::CTimer (unsigned long lDefaultTime, bool bONEvent, bool bON)
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	60f8      	str	r0, [r7, #12]
 8001504:	60b9      	str	r1, [r7, #8]
 8001506:	0019      	movs	r1, r3
 8001508:	1dfb      	adds	r3, r7, #7
 800150a:	701a      	strb	r2, [r3, #0]
 800150c:	1dbb      	adds	r3, r7, #6
 800150e:	1c0a      	adds	r2, r1, #0
 8001510:	701a      	strb	r2, [r3, #0]
{
	SetDefault (lDefaultTime, bONEvent);
 8001512:	1dfb      	adds	r3, r7, #7
 8001514:	781a      	ldrb	r2, [r3, #0]
 8001516:	68b9      	ldr	r1, [r7, #8]
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	0018      	movs	r0, r3
 800151c:	f000 f84e 	bl	80015bc <_ZN6CTimer10SetDefaultEmb>
	Tm.On = bON;
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	1dba      	adds	r2, r7, #6
 8001524:	7812      	ldrb	r2, [r2, #0]
 8001526:	2101      	movs	r1, #1
 8001528:	0010      	movs	r0, r2
 800152a:	4008      	ands	r0, r1
 800152c:	7b1a      	ldrb	r2, [r3, #12]
 800152e:	2101      	movs	r1, #1
 8001530:	438a      	bics	r2, r1
 8001532:	1c11      	adds	r1, r2, #0
 8001534:	1c02      	adds	r2, r0, #0
 8001536:	430a      	orrs	r2, r1
 8001538:	731a      	strb	r2, [r3, #12]

	m_wCountTimer++;
 800153a:	4b05      	ldr	r3, [pc, #20]	; (8001550 <_ZN6CTimerC1Embb+0x54>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	1c5a      	adds	r2, r3, #1
 8001540:	4b03      	ldr	r3, [pc, #12]	; (8001550 <_ZN6CTimerC1Embb+0x54>)
 8001542:	601a      	str	r2, [r3, #0]
}
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	0018      	movs	r0, r3
 8001548:	46bd      	mov	sp, r7
 800154a:	b004      	add	sp, #16
 800154c:	bd80      	pop	{r7, pc}
 800154e:	46c0      	nop			; (mov r8, r8)
 8001550:	20000560 	.word	0x20000560

08001554 <_ZN6CTimerD1Ev>:

CTimer::~CTimer ()
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
{
	m_wCountTimer--;
 800155c:	4b04      	ldr	r3, [pc, #16]	; (8001570 <_ZN6CTimerD1Ev+0x1c>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	1e5a      	subs	r2, r3, #1
 8001562:	4b03      	ldr	r3, [pc, #12]	; (8001570 <_ZN6CTimerD1Ev+0x1c>)
 8001564:	601a      	str	r2, [r3, #0]
}
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	0018      	movs	r0, r3
 800156a:	46bd      	mov	sp, r7
 800156c:	b002      	add	sp, #8
 800156e:	bd80      	pop	{r7, pc}
 8001570:	20000560 	.word	0x20000560

08001574 <_ZN6CTimer3RunEv>:

    return mS;
}

void CTimer::Run (void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
	if (Tm.On)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	7b1b      	ldrb	r3, [r3, #12]
 8001580:	2201      	movs	r2, #1
 8001582:	4013      	ands	r3, r2
 8001584:	b2db      	uxtb	r3, r3
 8001586:	2b00      	cmp	r3, #0
 8001588:	d012      	beq.n	80015b0 <_ZN6CTimer3RunEv+0x3c>
	{
		if (m_wCountTick <= (m_wCountTick_RealmSec - m_wCountTick_start))
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	4b0a      	ldr	r3, [pc, #40]	; (80015b8 <_ZN6CTimer3RunEv+0x44>)
 8001590:	6819      	ldr	r1, [r3, #0]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	689b      	ldr	r3, [r3, #8]
 8001596:	1acb      	subs	r3, r1, r3
 8001598:	429a      	cmp	r2, r3
 800159a:	d809      	bhi.n	80015b0 <_ZN6CTimer3RunEv+0x3c>
		{
			Tm.Fl = TIMEREVENT_ON;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	7b1a      	ldrb	r2, [r3, #12]
 80015a0:	2102      	movs	r1, #2
 80015a2:	430a      	orrs	r2, r1
 80015a4:	731a      	strb	r2, [r3, #12]
			Tm.On = TIMER_OFF;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	7b1a      	ldrb	r2, [r3, #12]
 80015aa:	2101      	movs	r1, #1
 80015ac:	438a      	bics	r2, r1
 80015ae:	731a      	strb	r2, [r3, #12]
		}
	}
}
 80015b0:	46c0      	nop			; (mov r8, r8)
 80015b2:	46bd      	mov	sp, r7
 80015b4:	b002      	add	sp, #8
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	20000564 	.word	0x20000564

080015bc <_ZN6CTimer10SetDefaultEmb>:
{
    return ((unsigned long) m_wCountTick);
}

void CTimer::SetDefault (unsigned long lDefaultTime, bool bONEvent)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b084      	sub	sp, #16
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	60f8      	str	r0, [r7, #12]
 80015c4:	60b9      	str	r1, [r7, #8]
 80015c6:	1dfb      	adds	r3, r7, #7
 80015c8:	701a      	strb	r2, [r3, #0]
	Tm.mSec = 1;
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	7b1a      	ldrb	r2, [r3, #12]
 80015ce:	2104      	movs	r1, #4
 80015d0:	430a      	orrs	r2, r1
 80015d2:	731a      	strb	r2, [r3, #12]
	//m_pCountTick_RealT = &m_wCountTick_RealmSec;
	m_wCountTick = m_wDefaultCountTick = lDefaultTime;
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	68ba      	ldr	r2, [r7, #8]
 80015d8:	605a      	str	r2, [r3, #4]
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	685a      	ldr	r2, [r3, #4]
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	601a      	str	r2, [r3, #0]
	m_wCountTick_start = m_wCountTick_RealmSec;				//      
 80015e2:	4b0d      	ldr	r3, [pc, #52]	; (8001618 <_ZN6CTimer10SetDefaultEmb+0x5c>)
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	609a      	str	r2, [r3, #8]
//m_wCountTick_Real++;
	Tm.On = TIMER_ON;
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	7b1a      	ldrb	r2, [r3, #12]
 80015ee:	2101      	movs	r1, #1
 80015f0:	430a      	orrs	r2, r1
 80015f2:	731a      	strb	r2, [r3, #12]
	Tm.Fl = bONEvent;
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	1dfa      	adds	r2, r7, #7
 80015f8:	7812      	ldrb	r2, [r2, #0]
 80015fa:	2101      	movs	r1, #1
 80015fc:	400a      	ands	r2, r1
 80015fe:	1890      	adds	r0, r2, r2
 8001600:	7b1a      	ldrb	r2, [r3, #12]
 8001602:	2102      	movs	r1, #2
 8001604:	438a      	bics	r2, r1
 8001606:	1c11      	adds	r1, r2, #0
 8001608:	1c02      	adds	r2, r0, #0
 800160a:	430a      	orrs	r2, r1
 800160c:	731a      	strb	r2, [r3, #12]
}
 800160e:	46c0      	nop			; (mov r8, r8)
 8001610:	46bd      	mov	sp, r7
 8001612:	b004      	add	sp, #16
 8001614:	bd80      	pop	{r7, pc}
 8001616:	46c0      	nop			; (mov r8, r8)
 8001618:	20000564 	.word	0x20000564

0800161c <_ZN6CTimer5ResetEv>:
	Tm.On = TIMER_ON;
	Tm.Fl = TIMEREVENT_OFF;
}

void CTimer::Reset (void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
	m_wCountTick = m_wDefaultCountTick;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	685a      	ldr	r2, [r3, #4]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	601a      	str	r2, [r3, #0]

	//m_pCountTick_RealT = &m_wCountTick_RealmSec;
	m_wCountTick_start = m_wCountTick_RealmSec;
 800162c:	4b08      	ldr	r3, [pc, #32]	; (8001650 <_ZN6CTimer5ResetEv+0x34>)
 800162e:	681a      	ldr	r2, [r3, #0]
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	609a      	str	r2, [r3, #8]

	Tm.On = TIMER_ON;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	7b1a      	ldrb	r2, [r3, #12]
 8001638:	2101      	movs	r1, #1
 800163a:	430a      	orrs	r2, r1
 800163c:	731a      	strb	r2, [r3, #12]
	Tm.Fl = TIMEREVENT_OFF;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	7b1a      	ldrb	r2, [r3, #12]
 8001642:	2102      	movs	r1, #2
 8001644:	438a      	bics	r2, r1
 8001646:	731a      	strb	r2, [r3, #12]
}
 8001648:	46c0      	nop			; (mov r8, r8)
 800164a:	46bd      	mov	sp, r7
 800164c:	b002      	add	sp, #8
 800164e:	bd80      	pop	{r7, pc}
 8001650:	20000564 	.word	0x20000564

08001654 <_ZN6CTimer3OffEv>:

void CTimer::Off (void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
	Tm.On = TIMER_OFF;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	7b1a      	ldrb	r2, [r3, #12]
 8001660:	2101      	movs	r1, #1
 8001662:	438a      	bics	r2, r1
 8001664:	731a      	strb	r2, [r3, #12]
	Tm.Fl = TIMEREVENT_OFF;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	7b1a      	ldrb	r2, [r3, #12]
 800166a:	2102      	movs	r1, #2
 800166c:	438a      	bics	r2, r1
 800166e:	731a      	strb	r2, [r3, #12]
}
 8001670:	46c0      	nop			; (mov r8, r8)
 8001672:	46bd      	mov	sp, r7
 8001674:	b002      	add	sp, #8
 8001676:	bd80      	pop	{r7, pc}

08001678 <_ZN6CTimer8GetEventEv>:
{
	Tm.On = TIMER_OFF;
	Tm.Fl = TIMEREVENT_ON;
}

bool CTimer::GetEvent (void)	{ Run (); return (bool)Tm.Fl; }
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	0018      	movs	r0, r3
 8001684:	f7ff ff76 	bl	8001574 <_ZN6CTimer3RunEv>
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	7b1b      	ldrb	r3, [r3, #12]
 800168c:	2202      	movs	r2, #2
 800168e:	4013      	ands	r3, r2
 8001690:	b2db      	uxtb	r3, r3
 8001692:	1e5a      	subs	r2, r3, #1
 8001694:	4193      	sbcs	r3, r2
 8001696:	b2db      	uxtb	r3, r3
 8001698:	0018      	movs	r0, r3
 800169a:	46bd      	mov	sp, r7
 800169c:	b002      	add	sp, #8
 800169e:	bd80      	pop	{r7, pc}

080016a0 <_ZN6CTimer5IsOffEv>:
bool CTimer::IsEvent (void)		{ return (bool) Tm.Fl; }
bool CTimer::IsOn (void)		{ return (bool) (Tm.On || Tm.Fl); }
bool CTimer::IsOff (void)		{ return (bool) (!(Tm.On || Tm.Fl)); }
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	7b1b      	ldrb	r3, [r3, #12]
 80016ac:	2201      	movs	r2, #1
 80016ae:	4013      	ands	r3, r2
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d108      	bne.n	80016c8 <_ZN6CTimer5IsOffEv+0x28>
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	7b1b      	ldrb	r3, [r3, #12]
 80016ba:	2202      	movs	r2, #2
 80016bc:	4013      	ands	r3, r2
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d101      	bne.n	80016c8 <_ZN6CTimer5IsOffEv+0x28>
 80016c4:	2301      	movs	r3, #1
 80016c6:	e000      	b.n	80016ca <_ZN6CTimer5IsOffEv+0x2a>
 80016c8:	2300      	movs	r3, #0
 80016ca:	0018      	movs	r0, r3
 80016cc:	46bd      	mov	sp, r7
 80016ce:	b002      	add	sp, #8
 80016d0:	bd80      	pop	{r7, pc}
	...

080016d4 <HAL_IncTick>:
//	if tim6
	CTimer::m_wCountTick_RealmSec++;
}
*/
void HAL_IncTick(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
	CTimer::m_wCountTick_RealmSec++;
 80016d8:	4b03      	ldr	r3, [pc, #12]	; (80016e8 <HAL_IncTick+0x14>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	1c5a      	adds	r2, r3, #1
 80016de:	4b02      	ldr	r3, [pc, #8]	; (80016e8 <HAL_IncTick+0x14>)
 80016e0:	601a      	str	r2, [r3, #0]
}
 80016e2:	46c0      	nop			; (mov r8, r8)
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	20000564 	.word	0x20000564

080016ec <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80016ec:	480d      	ldr	r0, [pc, #52]	; (8001724 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80016ee:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80016f0:	f7ff fefe 	bl	80014f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016f4:	480c      	ldr	r0, [pc, #48]	; (8001728 <LoopForever+0x6>)
  ldr r1, =_edata
 80016f6:	490d      	ldr	r1, [pc, #52]	; (800172c <LoopForever+0xa>)
  ldr r2, =_sidata
 80016f8:	4a0d      	ldr	r2, [pc, #52]	; (8001730 <LoopForever+0xe>)
  movs r3, #0
 80016fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016fc:	e002      	b.n	8001704 <LoopCopyDataInit>

080016fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001700:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001702:	3304      	adds	r3, #4

08001704 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001704:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001706:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001708:	d3f9      	bcc.n	80016fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800170a:	4a0a      	ldr	r2, [pc, #40]	; (8001734 <LoopForever+0x12>)
  ldr r4, =_ebss
 800170c:	4c0a      	ldr	r4, [pc, #40]	; (8001738 <LoopForever+0x16>)
  movs r3, #0
 800170e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001710:	e001      	b.n	8001716 <LoopFillZerobss>

08001712 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001712:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001714:	3204      	adds	r2, #4

08001716 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001716:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001718:	d3fb      	bcc.n	8001712 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800171a:	f003 fcb5 	bl	8005088 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800171e:	f7ff f8ef 	bl	8000900 <main>

08001722 <LoopForever>:

LoopForever:
    b LoopForever
 8001722:	e7fe      	b.n	8001722 <LoopForever>
  ldr   r0, =_estack
 8001724:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001728:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800172c:	2000004c 	.word	0x2000004c
  ldr r2, =_sidata
 8001730:	08005140 	.word	0x08005140
  ldr r2, =_sbss
 8001734:	2000004c 	.word	0x2000004c
  ldr r4, =_ebss
 8001738:	2000056c 	.word	0x2000056c

0800173c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800173c:	e7fe      	b.n	800173c <ADC1_IRQHandler>
	...

08001740 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001744:	4b07      	ldr	r3, [pc, #28]	; (8001764 <HAL_Init+0x24>)
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	4b06      	ldr	r3, [pc, #24]	; (8001764 <HAL_Init+0x24>)
 800174a:	2110      	movs	r1, #16
 800174c:	430a      	orrs	r2, r1
 800174e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001750:	2000      	movs	r0, #0
 8001752:	f000 f809 	bl	8001768 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001756:	f7ff fcff 	bl	8001158 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800175a:	2300      	movs	r3, #0
}
 800175c:	0018      	movs	r0, r3
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	46c0      	nop			; (mov r8, r8)
 8001764:	40022000 	.word	0x40022000

08001768 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001768:	b590      	push	{r4, r7, lr}
 800176a:	b083      	sub	sp, #12
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001770:	4b14      	ldr	r3, [pc, #80]	; (80017c4 <HAL_InitTick+0x5c>)
 8001772:	681c      	ldr	r4, [r3, #0]
 8001774:	4b14      	ldr	r3, [pc, #80]	; (80017c8 <HAL_InitTick+0x60>)
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	0019      	movs	r1, r3
 800177a:	23fa      	movs	r3, #250	; 0xfa
 800177c:	0098      	lsls	r0, r3, #2
 800177e:	f7fe fcc3 	bl	8000108 <__udivsi3>
 8001782:	0003      	movs	r3, r0
 8001784:	0019      	movs	r1, r3
 8001786:	0020      	movs	r0, r4
 8001788:	f7fe fcbe 	bl	8000108 <__udivsi3>
 800178c:	0003      	movs	r3, r0
 800178e:	0018      	movs	r0, r3
 8001790:	f000 f8f9 	bl	8001986 <HAL_SYSTICK_Config>
 8001794:	1e03      	subs	r3, r0, #0
 8001796:	d001      	beq.n	800179c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001798:	2301      	movs	r3, #1
 800179a:	e00f      	b.n	80017bc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2b03      	cmp	r3, #3
 80017a0:	d80b      	bhi.n	80017ba <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017a2:	6879      	ldr	r1, [r7, #4]
 80017a4:	2301      	movs	r3, #1
 80017a6:	425b      	negs	r3, r3
 80017a8:	2200      	movs	r2, #0
 80017aa:	0018      	movs	r0, r3
 80017ac:	f000 f8c6 	bl	800193c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017b0:	4b06      	ldr	r3, [pc, #24]	; (80017cc <HAL_InitTick+0x64>)
 80017b2:	687a      	ldr	r2, [r7, #4]
 80017b4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80017b6:	2300      	movs	r3, #0
 80017b8:	e000      	b.n	80017bc <HAL_InitTick+0x54>
    return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
}
 80017bc:	0018      	movs	r0, r3
 80017be:	46bd      	mov	sp, r7
 80017c0:	b003      	add	sp, #12
 80017c2:	bd90      	pop	{r4, r7, pc}
 80017c4:	20000040 	.word	0x20000040
 80017c8:	20000048 	.word	0x20000048
 80017cc:	20000044 	.word	0x20000044

080017d0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
  return uwTick;
 80017d4:	4b02      	ldr	r3, [pc, #8]	; (80017e0 <HAL_GetTick+0x10>)
 80017d6:	681b      	ldr	r3, [r3, #0]
}
 80017d8:	0018      	movs	r0, r3
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	46c0      	nop			; (mov r8, r8)
 80017e0:	20000568 	.word	0x20000568

080017e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	0002      	movs	r2, r0
 80017ec:	1dfb      	adds	r3, r7, #7
 80017ee:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80017f0:	1dfb      	adds	r3, r7, #7
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	2b7f      	cmp	r3, #127	; 0x7f
 80017f6:	d809      	bhi.n	800180c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017f8:	1dfb      	adds	r3, r7, #7
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	001a      	movs	r2, r3
 80017fe:	231f      	movs	r3, #31
 8001800:	401a      	ands	r2, r3
 8001802:	4b04      	ldr	r3, [pc, #16]	; (8001814 <__NVIC_EnableIRQ+0x30>)
 8001804:	2101      	movs	r1, #1
 8001806:	4091      	lsls	r1, r2
 8001808:	000a      	movs	r2, r1
 800180a:	601a      	str	r2, [r3, #0]
  }
}
 800180c:	46c0      	nop			; (mov r8, r8)
 800180e:	46bd      	mov	sp, r7
 8001810:	b002      	add	sp, #8
 8001812:	bd80      	pop	{r7, pc}
 8001814:	e000e100 	.word	0xe000e100

08001818 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001818:	b590      	push	{r4, r7, lr}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	0002      	movs	r2, r0
 8001820:	6039      	str	r1, [r7, #0]
 8001822:	1dfb      	adds	r3, r7, #7
 8001824:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001826:	1dfb      	adds	r3, r7, #7
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	2b7f      	cmp	r3, #127	; 0x7f
 800182c:	d828      	bhi.n	8001880 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800182e:	4a2f      	ldr	r2, [pc, #188]	; (80018ec <__NVIC_SetPriority+0xd4>)
 8001830:	1dfb      	adds	r3, r7, #7
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	b25b      	sxtb	r3, r3
 8001836:	089b      	lsrs	r3, r3, #2
 8001838:	33c0      	adds	r3, #192	; 0xc0
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	589b      	ldr	r3, [r3, r2]
 800183e:	1dfa      	adds	r2, r7, #7
 8001840:	7812      	ldrb	r2, [r2, #0]
 8001842:	0011      	movs	r1, r2
 8001844:	2203      	movs	r2, #3
 8001846:	400a      	ands	r2, r1
 8001848:	00d2      	lsls	r2, r2, #3
 800184a:	21ff      	movs	r1, #255	; 0xff
 800184c:	4091      	lsls	r1, r2
 800184e:	000a      	movs	r2, r1
 8001850:	43d2      	mvns	r2, r2
 8001852:	401a      	ands	r2, r3
 8001854:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	019b      	lsls	r3, r3, #6
 800185a:	22ff      	movs	r2, #255	; 0xff
 800185c:	401a      	ands	r2, r3
 800185e:	1dfb      	adds	r3, r7, #7
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	0018      	movs	r0, r3
 8001864:	2303      	movs	r3, #3
 8001866:	4003      	ands	r3, r0
 8001868:	00db      	lsls	r3, r3, #3
 800186a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800186c:	481f      	ldr	r0, [pc, #124]	; (80018ec <__NVIC_SetPriority+0xd4>)
 800186e:	1dfb      	adds	r3, r7, #7
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	b25b      	sxtb	r3, r3
 8001874:	089b      	lsrs	r3, r3, #2
 8001876:	430a      	orrs	r2, r1
 8001878:	33c0      	adds	r3, #192	; 0xc0
 800187a:	009b      	lsls	r3, r3, #2
 800187c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800187e:	e031      	b.n	80018e4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001880:	4a1b      	ldr	r2, [pc, #108]	; (80018f0 <__NVIC_SetPriority+0xd8>)
 8001882:	1dfb      	adds	r3, r7, #7
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	0019      	movs	r1, r3
 8001888:	230f      	movs	r3, #15
 800188a:	400b      	ands	r3, r1
 800188c:	3b08      	subs	r3, #8
 800188e:	089b      	lsrs	r3, r3, #2
 8001890:	3306      	adds	r3, #6
 8001892:	009b      	lsls	r3, r3, #2
 8001894:	18d3      	adds	r3, r2, r3
 8001896:	3304      	adds	r3, #4
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	1dfa      	adds	r2, r7, #7
 800189c:	7812      	ldrb	r2, [r2, #0]
 800189e:	0011      	movs	r1, r2
 80018a0:	2203      	movs	r2, #3
 80018a2:	400a      	ands	r2, r1
 80018a4:	00d2      	lsls	r2, r2, #3
 80018a6:	21ff      	movs	r1, #255	; 0xff
 80018a8:	4091      	lsls	r1, r2
 80018aa:	000a      	movs	r2, r1
 80018ac:	43d2      	mvns	r2, r2
 80018ae:	401a      	ands	r2, r3
 80018b0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	019b      	lsls	r3, r3, #6
 80018b6:	22ff      	movs	r2, #255	; 0xff
 80018b8:	401a      	ands	r2, r3
 80018ba:	1dfb      	adds	r3, r7, #7
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	0018      	movs	r0, r3
 80018c0:	2303      	movs	r3, #3
 80018c2:	4003      	ands	r3, r0
 80018c4:	00db      	lsls	r3, r3, #3
 80018c6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018c8:	4809      	ldr	r0, [pc, #36]	; (80018f0 <__NVIC_SetPriority+0xd8>)
 80018ca:	1dfb      	adds	r3, r7, #7
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	001c      	movs	r4, r3
 80018d0:	230f      	movs	r3, #15
 80018d2:	4023      	ands	r3, r4
 80018d4:	3b08      	subs	r3, #8
 80018d6:	089b      	lsrs	r3, r3, #2
 80018d8:	430a      	orrs	r2, r1
 80018da:	3306      	adds	r3, #6
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	18c3      	adds	r3, r0, r3
 80018e0:	3304      	adds	r3, #4
 80018e2:	601a      	str	r2, [r3, #0]
}
 80018e4:	46c0      	nop			; (mov r8, r8)
 80018e6:	46bd      	mov	sp, r7
 80018e8:	b003      	add	sp, #12
 80018ea:	bd90      	pop	{r4, r7, pc}
 80018ec:	e000e100 	.word	0xe000e100
 80018f0:	e000ed00 	.word	0xe000ed00

080018f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	1e5a      	subs	r2, r3, #1
 8001900:	2380      	movs	r3, #128	; 0x80
 8001902:	045b      	lsls	r3, r3, #17
 8001904:	429a      	cmp	r2, r3
 8001906:	d301      	bcc.n	800190c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001908:	2301      	movs	r3, #1
 800190a:	e010      	b.n	800192e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800190c:	4b0a      	ldr	r3, [pc, #40]	; (8001938 <SysTick_Config+0x44>)
 800190e:	687a      	ldr	r2, [r7, #4]
 8001910:	3a01      	subs	r2, #1
 8001912:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001914:	2301      	movs	r3, #1
 8001916:	425b      	negs	r3, r3
 8001918:	2103      	movs	r1, #3
 800191a:	0018      	movs	r0, r3
 800191c:	f7ff ff7c 	bl	8001818 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001920:	4b05      	ldr	r3, [pc, #20]	; (8001938 <SysTick_Config+0x44>)
 8001922:	2200      	movs	r2, #0
 8001924:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001926:	4b04      	ldr	r3, [pc, #16]	; (8001938 <SysTick_Config+0x44>)
 8001928:	2207      	movs	r2, #7
 800192a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800192c:	2300      	movs	r3, #0
}
 800192e:	0018      	movs	r0, r3
 8001930:	46bd      	mov	sp, r7
 8001932:	b002      	add	sp, #8
 8001934:	bd80      	pop	{r7, pc}
 8001936:	46c0      	nop			; (mov r8, r8)
 8001938:	e000e010 	.word	0xe000e010

0800193c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800193c:	b580      	push	{r7, lr}
 800193e:	b084      	sub	sp, #16
 8001940:	af00      	add	r7, sp, #0
 8001942:	60b9      	str	r1, [r7, #8]
 8001944:	607a      	str	r2, [r7, #4]
 8001946:	210f      	movs	r1, #15
 8001948:	187b      	adds	r3, r7, r1
 800194a:	1c02      	adds	r2, r0, #0
 800194c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800194e:	68ba      	ldr	r2, [r7, #8]
 8001950:	187b      	adds	r3, r7, r1
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	b25b      	sxtb	r3, r3
 8001956:	0011      	movs	r1, r2
 8001958:	0018      	movs	r0, r3
 800195a:	f7ff ff5d 	bl	8001818 <__NVIC_SetPriority>
}
 800195e:	46c0      	nop			; (mov r8, r8)
 8001960:	46bd      	mov	sp, r7
 8001962:	b004      	add	sp, #16
 8001964:	bd80      	pop	{r7, pc}

08001966 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001966:	b580      	push	{r7, lr}
 8001968:	b082      	sub	sp, #8
 800196a:	af00      	add	r7, sp, #0
 800196c:	0002      	movs	r2, r0
 800196e:	1dfb      	adds	r3, r7, #7
 8001970:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001972:	1dfb      	adds	r3, r7, #7
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	b25b      	sxtb	r3, r3
 8001978:	0018      	movs	r0, r3
 800197a:	f7ff ff33 	bl	80017e4 <__NVIC_EnableIRQ>
}
 800197e:	46c0      	nop			; (mov r8, r8)
 8001980:	46bd      	mov	sp, r7
 8001982:	b002      	add	sp, #8
 8001984:	bd80      	pop	{r7, pc}

08001986 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001986:	b580      	push	{r7, lr}
 8001988:	b082      	sub	sp, #8
 800198a:	af00      	add	r7, sp, #0
 800198c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	0018      	movs	r0, r3
 8001992:	f7ff ffaf 	bl	80018f4 <SysTick_Config>
 8001996:	0003      	movs	r3, r0
}
 8001998:	0018      	movs	r0, r3
 800199a:	46bd      	mov	sp, r7
 800199c:	b002      	add	sp, #8
 800199e:	bd80      	pop	{r7, pc}

080019a0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b084      	sub	sp, #16
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80019a8:	2300      	movs	r3, #0
 80019aa:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d101      	bne.n	80019b6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80019b2:	2301      	movs	r3, #1
 80019b4:	e036      	b.n	8001a24 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2221      	movs	r2, #33	; 0x21
 80019ba:	2102      	movs	r1, #2
 80019bc:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	4a18      	ldr	r2, [pc, #96]	; (8001a2c <HAL_DMA_Init+0x8c>)
 80019ca:	4013      	ands	r3, r2
 80019cc:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80019d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	68db      	ldr	r3, [r3, #12]
 80019dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	695b      	ldr	r3, [r3, #20]
 80019e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	69db      	ldr	r3, [r3, #28]
 80019f4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80019f6:	68fa      	ldr	r2, [r7, #12]
 80019f8:	4313      	orrs	r3, r2
 80019fa:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	68fa      	ldr	r2, [r7, #12]
 8001a02:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	0018      	movs	r0, r3
 8001a08:	f000 f9ce 	bl	8001da8 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2200      	movs	r2, #0
 8001a10:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2221      	movs	r2, #33	; 0x21
 8001a16:	2101      	movs	r1, #1
 8001a18:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2220      	movs	r2, #32
 8001a1e:	2100      	movs	r1, #0
 8001a20:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001a22:	2300      	movs	r3, #0
}
 8001a24:	0018      	movs	r0, r3
 8001a26:	46bd      	mov	sp, r7
 8001a28:	b004      	add	sp, #16
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	ffffc00f 	.word	0xffffc00f

08001a30 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b086      	sub	sp, #24
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	60f8      	str	r0, [r7, #12]
 8001a38:	60b9      	str	r1, [r7, #8]
 8001a3a:	607a      	str	r2, [r7, #4]
 8001a3c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a3e:	2317      	movs	r3, #23
 8001a40:	18fb      	adds	r3, r7, r3
 8001a42:	2200      	movs	r2, #0
 8001a44:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	2220      	movs	r2, #32
 8001a4a:	5c9b      	ldrb	r3, [r3, r2]
 8001a4c:	2b01      	cmp	r3, #1
 8001a4e:	d101      	bne.n	8001a54 <HAL_DMA_Start_IT+0x24>
 8001a50:	2302      	movs	r3, #2
 8001a52:	e04f      	b.n	8001af4 <HAL_DMA_Start_IT+0xc4>
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	2220      	movs	r2, #32
 8001a58:	2101      	movs	r1, #1
 8001a5a:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	2221      	movs	r2, #33	; 0x21
 8001a60:	5c9b      	ldrb	r3, [r3, r2]
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	2b01      	cmp	r3, #1
 8001a66:	d13a      	bne.n	8001ade <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	2221      	movs	r2, #33	; 0x21
 8001a6c:	2102      	movs	r1, #2
 8001a6e:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	2200      	movs	r2, #0
 8001a74:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	2101      	movs	r1, #1
 8001a82:	438a      	bics	r2, r1
 8001a84:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	687a      	ldr	r2, [r7, #4]
 8001a8a:	68b9      	ldr	r1, [r7, #8]
 8001a8c:	68f8      	ldr	r0, [r7, #12]
 8001a8e:	f000 f95e 	bl	8001d4e <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d008      	beq.n	8001aac <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	210e      	movs	r1, #14
 8001aa6:	430a      	orrs	r2, r1
 8001aa8:	601a      	str	r2, [r3, #0]
 8001aaa:	e00f      	b.n	8001acc <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	210a      	movs	r1, #10
 8001ab8:	430a      	orrs	r2, r1
 8001aba:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	2104      	movs	r1, #4
 8001ac8:	438a      	bics	r2, r1
 8001aca:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	2101      	movs	r1, #1
 8001ad8:	430a      	orrs	r2, r1
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	e007      	b.n	8001aee <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	2220      	movs	r2, #32
 8001ae2:	2100      	movs	r1, #0
 8001ae4:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001ae6:	2317      	movs	r3, #23
 8001ae8:	18fb      	adds	r3, r7, r3
 8001aea:	2202      	movs	r2, #2
 8001aec:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8001aee:	2317      	movs	r3, #23
 8001af0:	18fb      	adds	r3, r7, r3
 8001af2:	781b      	ldrb	r3, [r3, #0]
}
 8001af4:	0018      	movs	r0, r3
 8001af6:	46bd      	mov	sp, r7
 8001af8:	b006      	add	sp, #24
 8001afa:	bd80      	pop	{r7, pc}

08001afc <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2221      	movs	r2, #33	; 0x21
 8001b08:	5c9b      	ldrb	r3, [r3, r2]
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	2b02      	cmp	r3, #2
 8001b0e:	d008      	beq.n	8001b22 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2204      	movs	r2, #4
 8001b14:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2220      	movs	r2, #32
 8001b1a:	2100      	movs	r1, #0
 8001b1c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e020      	b.n	8001b64 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	210e      	movs	r1, #14
 8001b2e:	438a      	bics	r2, r1
 8001b30:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	2101      	movs	r1, #1
 8001b3e:	438a      	bics	r2, r1
 8001b40:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b4a:	2101      	movs	r1, #1
 8001b4c:	4091      	lsls	r1, r2
 8001b4e:	000a      	movs	r2, r1
 8001b50:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2221      	movs	r2, #33	; 0x21
 8001b56:	2101      	movs	r1, #1
 8001b58:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2220      	movs	r2, #32
 8001b5e:	2100      	movs	r1, #0
 8001b60:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001b62:	2300      	movs	r3, #0
}
 8001b64:	0018      	movs	r0, r3
 8001b66:	46bd      	mov	sp, r7
 8001b68:	b002      	add	sp, #8
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b084      	sub	sp, #16
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b74:	210f      	movs	r1, #15
 8001b76:	187b      	adds	r3, r7, r1
 8001b78:	2200      	movs	r2, #0
 8001b7a:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2221      	movs	r2, #33	; 0x21
 8001b80:	5c9b      	ldrb	r3, [r3, r2]
 8001b82:	b2db      	uxtb	r3, r3
 8001b84:	2b02      	cmp	r3, #2
 8001b86:	d006      	beq.n	8001b96 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2204      	movs	r2, #4
 8001b8c:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8001b8e:	187b      	adds	r3, r7, r1
 8001b90:	2201      	movs	r2, #1
 8001b92:	701a      	strb	r2, [r3, #0]
 8001b94:	e028      	b.n	8001be8 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	681a      	ldr	r2, [r3, #0]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	210e      	movs	r1, #14
 8001ba2:	438a      	bics	r2, r1
 8001ba4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2101      	movs	r1, #1
 8001bb2:	438a      	bics	r2, r1
 8001bb4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bbe:	2101      	movs	r1, #1
 8001bc0:	4091      	lsls	r1, r2
 8001bc2:	000a      	movs	r2, r1
 8001bc4:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2221      	movs	r2, #33	; 0x21
 8001bca:	2101      	movs	r1, #1
 8001bcc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2220      	movs	r2, #32
 8001bd2:	2100      	movs	r1, #0
 8001bd4:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d004      	beq.n	8001be8 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001be2:	687a      	ldr	r2, [r7, #4]
 8001be4:	0010      	movs	r0, r2
 8001be6:	4798      	blx	r3
    }
  }
  return status;
 8001be8:	230f      	movs	r3, #15
 8001bea:	18fb      	adds	r3, r7, r3
 8001bec:	781b      	ldrb	r3, [r3, #0]
}
 8001bee:	0018      	movs	r0, r3
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	b004      	add	sp, #16
 8001bf4:	bd80      	pop	{r7, pc}

08001bf6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001bf6:	b580      	push	{r7, lr}
 8001bf8:	b084      	sub	sp, #16
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c12:	2204      	movs	r2, #4
 8001c14:	409a      	lsls	r2, r3
 8001c16:	0013      	movs	r3, r2
 8001c18:	68fa      	ldr	r2, [r7, #12]
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	d024      	beq.n	8001c68 <HAL_DMA_IRQHandler+0x72>
 8001c1e:	68bb      	ldr	r3, [r7, #8]
 8001c20:	2204      	movs	r2, #4
 8001c22:	4013      	ands	r3, r2
 8001c24:	d020      	beq.n	8001c68 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	2220      	movs	r2, #32
 8001c2e:	4013      	ands	r3, r2
 8001c30:	d107      	bne.n	8001c42 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2104      	movs	r1, #4
 8001c3e:	438a      	bics	r2, r1
 8001c40:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c4a:	2104      	movs	r1, #4
 8001c4c:	4091      	lsls	r1, r2
 8001c4e:	000a      	movs	r2, r1
 8001c50:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d100      	bne.n	8001c5c <HAL_DMA_IRQHandler+0x66>
 8001c5a:	e06a      	b.n	8001d32 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c60:	687a      	ldr	r2, [r7, #4]
 8001c62:	0010      	movs	r0, r2
 8001c64:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001c66:	e064      	b.n	8001d32 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c6c:	2202      	movs	r2, #2
 8001c6e:	409a      	lsls	r2, r3
 8001c70:	0013      	movs	r3, r2
 8001c72:	68fa      	ldr	r2, [r7, #12]
 8001c74:	4013      	ands	r3, r2
 8001c76:	d02b      	beq.n	8001cd0 <HAL_DMA_IRQHandler+0xda>
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	2202      	movs	r2, #2
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	d027      	beq.n	8001cd0 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	2220      	movs	r2, #32
 8001c88:	4013      	ands	r3, r2
 8001c8a:	d10b      	bne.n	8001ca4 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	681a      	ldr	r2, [r3, #0]
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	210a      	movs	r1, #10
 8001c98:	438a      	bics	r2, r1
 8001c9a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2221      	movs	r2, #33	; 0x21
 8001ca0:	2101      	movs	r1, #1
 8001ca2:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cac:	2102      	movs	r1, #2
 8001cae:	4091      	lsls	r1, r2
 8001cb0:	000a      	movs	r2, r1
 8001cb2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2220      	movs	r2, #32
 8001cb8:	2100      	movs	r1, #0
 8001cba:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d036      	beq.n	8001d32 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cc8:	687a      	ldr	r2, [r7, #4]
 8001cca:	0010      	movs	r0, r2
 8001ccc:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001cce:	e030      	b.n	8001d32 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd4:	2208      	movs	r2, #8
 8001cd6:	409a      	lsls	r2, r3
 8001cd8:	0013      	movs	r3, r2
 8001cda:	68fa      	ldr	r2, [r7, #12]
 8001cdc:	4013      	ands	r3, r2
 8001cde:	d028      	beq.n	8001d32 <HAL_DMA_IRQHandler+0x13c>
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	2208      	movs	r2, #8
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	d024      	beq.n	8001d32 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	210e      	movs	r1, #14
 8001cf4:	438a      	bics	r2, r1
 8001cf6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d00:	2101      	movs	r1, #1
 8001d02:	4091      	lsls	r1, r2
 8001d04:	000a      	movs	r2, r1
 8001d06:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2221      	movs	r2, #33	; 0x21
 8001d12:	2101      	movs	r1, #1
 8001d14:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2220      	movs	r2, #32
 8001d1a:	2100      	movs	r1, #0
 8001d1c:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d005      	beq.n	8001d32 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2a:	687a      	ldr	r2, [r7, #4]
 8001d2c:	0010      	movs	r0, r2
 8001d2e:	4798      	blx	r3
    }
  }
}
 8001d30:	e7ff      	b.n	8001d32 <HAL_DMA_IRQHandler+0x13c>
 8001d32:	46c0      	nop			; (mov r8, r8)
 8001d34:	46bd      	mov	sp, r7
 8001d36:	b004      	add	sp, #16
 8001d38:	bd80      	pop	{r7, pc}

08001d3a <HAL_DMA_GetError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001d3a:	b580      	push	{r7, lr}
 8001d3c:	b082      	sub	sp, #8
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 8001d46:	0018      	movs	r0, r3
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	b002      	add	sp, #8
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	b084      	sub	sp, #16
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	60f8      	str	r0, [r7, #12]
 8001d56:	60b9      	str	r1, [r7, #8]
 8001d58:	607a      	str	r2, [r7, #4]
 8001d5a:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d64:	2101      	movs	r1, #1
 8001d66:	4091      	lsls	r1, r2
 8001d68:	000a      	movs	r2, r1
 8001d6a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	683a      	ldr	r2, [r7, #0]
 8001d72:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	2b10      	cmp	r3, #16
 8001d7a:	d108      	bne.n	8001d8e <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	687a      	ldr	r2, [r7, #4]
 8001d82:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	68ba      	ldr	r2, [r7, #8]
 8001d8a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001d8c:	e007      	b.n	8001d9e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	68ba      	ldr	r2, [r7, #8]
 8001d94:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	687a      	ldr	r2, [r7, #4]
 8001d9c:	60da      	str	r2, [r3, #12]
}
 8001d9e:	46c0      	nop			; (mov r8, r8)
 8001da0:	46bd      	mov	sp, r7
 8001da2:	b004      	add	sp, #16
 8001da4:	bd80      	pop	{r7, pc}
	...

08001da8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b082      	sub	sp, #8
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a08      	ldr	r2, [pc, #32]	; (8001dd8 <DMA_CalcBaseAndBitshift+0x30>)
 8001db6:	4694      	mov	ip, r2
 8001db8:	4463      	add	r3, ip
 8001dba:	2114      	movs	r1, #20
 8001dbc:	0018      	movs	r0, r3
 8001dbe:	f7fe f9a3 	bl	8000108 <__udivsi3>
 8001dc2:	0003      	movs	r3, r0
 8001dc4:	009a      	lsls	r2, r3, #2
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	4a03      	ldr	r2, [pc, #12]	; (8001ddc <DMA_CalcBaseAndBitshift+0x34>)
 8001dce:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001dd0:	46c0      	nop			; (mov r8, r8)
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	b002      	add	sp, #8
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	bffdfff8 	.word	0xbffdfff8
 8001ddc:	40020000 	.word	0x40020000

08001de0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b086      	sub	sp, #24
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001dea:	2300      	movs	r3, #0
 8001dec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dee:	e14f      	b.n	8002090 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2101      	movs	r1, #1
 8001df6:	697a      	ldr	r2, [r7, #20]
 8001df8:	4091      	lsls	r1, r2
 8001dfa:	000a      	movs	r2, r1
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d100      	bne.n	8001e08 <HAL_GPIO_Init+0x28>
 8001e06:	e140      	b.n	800208a <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	2203      	movs	r2, #3
 8001e0e:	4013      	ands	r3, r2
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d005      	beq.n	8001e20 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	2203      	movs	r2, #3
 8001e1a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001e1c:	2b02      	cmp	r3, #2
 8001e1e:	d130      	bne.n	8001e82 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	005b      	lsls	r3, r3, #1
 8001e2a:	2203      	movs	r2, #3
 8001e2c:	409a      	lsls	r2, r3
 8001e2e:	0013      	movs	r3, r2
 8001e30:	43da      	mvns	r2, r3
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	4013      	ands	r3, r2
 8001e36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	68da      	ldr	r2, [r3, #12]
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	005b      	lsls	r3, r3, #1
 8001e40:	409a      	lsls	r2, r3
 8001e42:	0013      	movs	r3, r2
 8001e44:	693a      	ldr	r2, [r7, #16]
 8001e46:	4313      	orrs	r3, r2
 8001e48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	693a      	ldr	r2, [r7, #16]
 8001e4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e56:	2201      	movs	r2, #1
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	409a      	lsls	r2, r3
 8001e5c:	0013      	movs	r3, r2
 8001e5e:	43da      	mvns	r2, r3
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	4013      	ands	r3, r2
 8001e64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	091b      	lsrs	r3, r3, #4
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	401a      	ands	r2, r3
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	409a      	lsls	r2, r3
 8001e74:	0013      	movs	r3, r2
 8001e76:	693a      	ldr	r2, [r7, #16]
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	693a      	ldr	r2, [r7, #16]
 8001e80:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	2203      	movs	r2, #3
 8001e88:	4013      	ands	r3, r2
 8001e8a:	2b03      	cmp	r3, #3
 8001e8c:	d017      	beq.n	8001ebe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	68db      	ldr	r3, [r3, #12]
 8001e92:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	005b      	lsls	r3, r3, #1
 8001e98:	2203      	movs	r2, #3
 8001e9a:	409a      	lsls	r2, r3
 8001e9c:	0013      	movs	r3, r2
 8001e9e:	43da      	mvns	r2, r3
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	689a      	ldr	r2, [r3, #8]
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	005b      	lsls	r3, r3, #1
 8001eae:	409a      	lsls	r2, r3
 8001eb0:	0013      	movs	r3, r2
 8001eb2:	693a      	ldr	r2, [r7, #16]
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	693a      	ldr	r2, [r7, #16]
 8001ebc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	2203      	movs	r2, #3
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	2b02      	cmp	r3, #2
 8001ec8:	d123      	bne.n	8001f12 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001eca:	697b      	ldr	r3, [r7, #20]
 8001ecc:	08da      	lsrs	r2, r3, #3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	3208      	adds	r2, #8
 8001ed2:	0092      	lsls	r2, r2, #2
 8001ed4:	58d3      	ldr	r3, [r2, r3]
 8001ed6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	2207      	movs	r2, #7
 8001edc:	4013      	ands	r3, r2
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	220f      	movs	r2, #15
 8001ee2:	409a      	lsls	r2, r3
 8001ee4:	0013      	movs	r3, r2
 8001ee6:	43da      	mvns	r2, r3
 8001ee8:	693b      	ldr	r3, [r7, #16]
 8001eea:	4013      	ands	r3, r2
 8001eec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	691a      	ldr	r2, [r3, #16]
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	2107      	movs	r1, #7
 8001ef6:	400b      	ands	r3, r1
 8001ef8:	009b      	lsls	r3, r3, #2
 8001efa:	409a      	lsls	r2, r3
 8001efc:	0013      	movs	r3, r2
 8001efe:	693a      	ldr	r2, [r7, #16]
 8001f00:	4313      	orrs	r3, r2
 8001f02:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	08da      	lsrs	r2, r3, #3
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	3208      	adds	r2, #8
 8001f0c:	0092      	lsls	r2, r2, #2
 8001f0e:	6939      	ldr	r1, [r7, #16]
 8001f10:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	005b      	lsls	r3, r3, #1
 8001f1c:	2203      	movs	r2, #3
 8001f1e:	409a      	lsls	r2, r3
 8001f20:	0013      	movs	r3, r2
 8001f22:	43da      	mvns	r2, r3
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	4013      	ands	r3, r2
 8001f28:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	2203      	movs	r2, #3
 8001f30:	401a      	ands	r2, r3
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	005b      	lsls	r3, r3, #1
 8001f36:	409a      	lsls	r2, r3
 8001f38:	0013      	movs	r3, r2
 8001f3a:	693a      	ldr	r2, [r7, #16]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	693a      	ldr	r2, [r7, #16]
 8001f44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	685a      	ldr	r2, [r3, #4]
 8001f4a:	23c0      	movs	r3, #192	; 0xc0
 8001f4c:	029b      	lsls	r3, r3, #10
 8001f4e:	4013      	ands	r3, r2
 8001f50:	d100      	bne.n	8001f54 <HAL_GPIO_Init+0x174>
 8001f52:	e09a      	b.n	800208a <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f54:	4b54      	ldr	r3, [pc, #336]	; (80020a8 <HAL_GPIO_Init+0x2c8>)
 8001f56:	699a      	ldr	r2, [r3, #24]
 8001f58:	4b53      	ldr	r3, [pc, #332]	; (80020a8 <HAL_GPIO_Init+0x2c8>)
 8001f5a:	2101      	movs	r1, #1
 8001f5c:	430a      	orrs	r2, r1
 8001f5e:	619a      	str	r2, [r3, #24]
 8001f60:	4b51      	ldr	r3, [pc, #324]	; (80020a8 <HAL_GPIO_Init+0x2c8>)
 8001f62:	699b      	ldr	r3, [r3, #24]
 8001f64:	2201      	movs	r2, #1
 8001f66:	4013      	ands	r3, r2
 8001f68:	60bb      	str	r3, [r7, #8]
 8001f6a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f6c:	4a4f      	ldr	r2, [pc, #316]	; (80020ac <HAL_GPIO_Init+0x2cc>)
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	089b      	lsrs	r3, r3, #2
 8001f72:	3302      	adds	r3, #2
 8001f74:	009b      	lsls	r3, r3, #2
 8001f76:	589b      	ldr	r3, [r3, r2]
 8001f78:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	2203      	movs	r2, #3
 8001f7e:	4013      	ands	r3, r2
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	220f      	movs	r2, #15
 8001f84:	409a      	lsls	r2, r3
 8001f86:	0013      	movs	r3, r2
 8001f88:	43da      	mvns	r2, r3
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f90:	687a      	ldr	r2, [r7, #4]
 8001f92:	2390      	movs	r3, #144	; 0x90
 8001f94:	05db      	lsls	r3, r3, #23
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d013      	beq.n	8001fc2 <HAL_GPIO_Init+0x1e2>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4a44      	ldr	r2, [pc, #272]	; (80020b0 <HAL_GPIO_Init+0x2d0>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d00d      	beq.n	8001fbe <HAL_GPIO_Init+0x1de>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4a43      	ldr	r2, [pc, #268]	; (80020b4 <HAL_GPIO_Init+0x2d4>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d007      	beq.n	8001fba <HAL_GPIO_Init+0x1da>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4a42      	ldr	r2, [pc, #264]	; (80020b8 <HAL_GPIO_Init+0x2d8>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d101      	bne.n	8001fb6 <HAL_GPIO_Init+0x1d6>
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e006      	b.n	8001fc4 <HAL_GPIO_Init+0x1e4>
 8001fb6:	2305      	movs	r3, #5
 8001fb8:	e004      	b.n	8001fc4 <HAL_GPIO_Init+0x1e4>
 8001fba:	2302      	movs	r3, #2
 8001fbc:	e002      	b.n	8001fc4 <HAL_GPIO_Init+0x1e4>
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e000      	b.n	8001fc4 <HAL_GPIO_Init+0x1e4>
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	697a      	ldr	r2, [r7, #20]
 8001fc6:	2103      	movs	r1, #3
 8001fc8:	400a      	ands	r2, r1
 8001fca:	0092      	lsls	r2, r2, #2
 8001fcc:	4093      	lsls	r3, r2
 8001fce:	693a      	ldr	r2, [r7, #16]
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001fd4:	4935      	ldr	r1, [pc, #212]	; (80020ac <HAL_GPIO_Init+0x2cc>)
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	089b      	lsrs	r3, r3, #2
 8001fda:	3302      	adds	r3, #2
 8001fdc:	009b      	lsls	r3, r3, #2
 8001fde:	693a      	ldr	r2, [r7, #16]
 8001fe0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001fe2:	4b36      	ldr	r3, [pc, #216]	; (80020bc <HAL_GPIO_Init+0x2dc>)
 8001fe4:	689b      	ldr	r3, [r3, #8]
 8001fe6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	43da      	mvns	r2, r3
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	4013      	ands	r3, r2
 8001ff0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	685a      	ldr	r2, [r3, #4]
 8001ff6:	2380      	movs	r3, #128	; 0x80
 8001ff8:	035b      	lsls	r3, r3, #13
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	d003      	beq.n	8002006 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001ffe:	693a      	ldr	r2, [r7, #16]
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	4313      	orrs	r3, r2
 8002004:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002006:	4b2d      	ldr	r3, [pc, #180]	; (80020bc <HAL_GPIO_Init+0x2dc>)
 8002008:	693a      	ldr	r2, [r7, #16]
 800200a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800200c:	4b2b      	ldr	r3, [pc, #172]	; (80020bc <HAL_GPIO_Init+0x2dc>)
 800200e:	68db      	ldr	r3, [r3, #12]
 8002010:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	43da      	mvns	r2, r3
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	4013      	ands	r3, r2
 800201a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	685a      	ldr	r2, [r3, #4]
 8002020:	2380      	movs	r3, #128	; 0x80
 8002022:	039b      	lsls	r3, r3, #14
 8002024:	4013      	ands	r3, r2
 8002026:	d003      	beq.n	8002030 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8002028:	693a      	ldr	r2, [r7, #16]
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	4313      	orrs	r3, r2
 800202e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002030:	4b22      	ldr	r3, [pc, #136]	; (80020bc <HAL_GPIO_Init+0x2dc>)
 8002032:	693a      	ldr	r2, [r7, #16]
 8002034:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8002036:	4b21      	ldr	r3, [pc, #132]	; (80020bc <HAL_GPIO_Init+0x2dc>)
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	43da      	mvns	r2, r3
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	4013      	ands	r3, r2
 8002044:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	685a      	ldr	r2, [r3, #4]
 800204a:	2380      	movs	r3, #128	; 0x80
 800204c:	029b      	lsls	r3, r3, #10
 800204e:	4013      	ands	r3, r2
 8002050:	d003      	beq.n	800205a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8002052:	693a      	ldr	r2, [r7, #16]
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	4313      	orrs	r3, r2
 8002058:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800205a:	4b18      	ldr	r3, [pc, #96]	; (80020bc <HAL_GPIO_Init+0x2dc>)
 800205c:	693a      	ldr	r2, [r7, #16]
 800205e:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8002060:	4b16      	ldr	r3, [pc, #88]	; (80020bc <HAL_GPIO_Init+0x2dc>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	43da      	mvns	r2, r3
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	4013      	ands	r3, r2
 800206e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	685a      	ldr	r2, [r3, #4]
 8002074:	2380      	movs	r3, #128	; 0x80
 8002076:	025b      	lsls	r3, r3, #9
 8002078:	4013      	ands	r3, r2
 800207a:	d003      	beq.n	8002084 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 800207c:	693a      	ldr	r2, [r7, #16]
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	4313      	orrs	r3, r2
 8002082:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002084:	4b0d      	ldr	r3, [pc, #52]	; (80020bc <HAL_GPIO_Init+0x2dc>)
 8002086:	693a      	ldr	r2, [r7, #16]
 8002088:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	3301      	adds	r3, #1
 800208e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	40da      	lsrs	r2, r3
 8002098:	1e13      	subs	r3, r2, #0
 800209a:	d000      	beq.n	800209e <HAL_GPIO_Init+0x2be>
 800209c:	e6a8      	b.n	8001df0 <HAL_GPIO_Init+0x10>
  } 
}
 800209e:	46c0      	nop			; (mov r8, r8)
 80020a0:	46c0      	nop			; (mov r8, r8)
 80020a2:	46bd      	mov	sp, r7
 80020a4:	b006      	add	sp, #24
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	40021000 	.word	0x40021000
 80020ac:	40010000 	.word	0x40010000
 80020b0:	48000400 	.word	0x48000400
 80020b4:	48000800 	.word	0x48000800
 80020b8:	48000c00 	.word	0x48000c00
 80020bc:	40010400 	.word	0x40010400

080020c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
 80020c8:	0008      	movs	r0, r1
 80020ca:	0011      	movs	r1, r2
 80020cc:	1cbb      	adds	r3, r7, #2
 80020ce:	1c02      	adds	r2, r0, #0
 80020d0:	801a      	strh	r2, [r3, #0]
 80020d2:	1c7b      	adds	r3, r7, #1
 80020d4:	1c0a      	adds	r2, r1, #0
 80020d6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020d8:	1c7b      	adds	r3, r7, #1
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d004      	beq.n	80020ea <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80020e0:	1cbb      	adds	r3, r7, #2
 80020e2:	881a      	ldrh	r2, [r3, #0]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80020e8:	e003      	b.n	80020f2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80020ea:	1cbb      	adds	r3, r7, #2
 80020ec:	881a      	ldrh	r2, [r3, #0]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80020f2:	46c0      	nop			; (mov r8, r8)
 80020f4:	46bd      	mov	sp, r7
 80020f6:	b002      	add	sp, #8
 80020f8:	bd80      	pop	{r7, pc}
	...

080020fc <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d101      	bne.n	800210e <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e03d      	b.n	800218a <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a20      	ldr	r2, [pc, #128]	; (8002194 <HAL_IWDG_Init+0x98>)
 8002114:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a1f      	ldr	r2, [pc, #124]	; (8002198 <HAL_IWDG_Init+0x9c>)
 800211c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	687a      	ldr	r2, [r7, #4]
 8002124:	6852      	ldr	r2, [r2, #4]
 8002126:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	687a      	ldr	r2, [r7, #4]
 800212e:	6892      	ldr	r2, [r2, #8]
 8002130:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8002132:	f7ff fb4d 	bl	80017d0 <HAL_GetTick>
 8002136:	0003      	movs	r3, r0
 8002138:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800213a:	e00e      	b.n	800215a <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800213c:	f7ff fb48 	bl	80017d0 <HAL_GetTick>
 8002140:	0002      	movs	r2, r0
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	2b27      	cmp	r3, #39	; 0x27
 8002148:	d907      	bls.n	800215a <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	68db      	ldr	r3, [r3, #12]
 8002150:	2207      	movs	r2, #7
 8002152:	4013      	ands	r3, r2
 8002154:	d001      	beq.n	800215a <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 8002156:	2303      	movs	r3, #3
 8002158:	e017      	b.n	800218a <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	2207      	movs	r2, #7
 8002162:	4013      	ands	r3, r2
 8002164:	d1ea      	bne.n	800213c <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	691a      	ldr	r2, [r3, #16]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	429a      	cmp	r2, r3
 8002172:	d005      	beq.n	8002180 <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	687a      	ldr	r2, [r7, #4]
 800217a:	68d2      	ldr	r2, [r2, #12]
 800217c:	611a      	str	r2, [r3, #16]
 800217e:	e003      	b.n	8002188 <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a05      	ldr	r2, [pc, #20]	; (800219c <HAL_IWDG_Init+0xa0>)
 8002186:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002188:	2300      	movs	r3, #0
}
 800218a:	0018      	movs	r0, r3
 800218c:	46bd      	mov	sp, r7
 800218e:	b004      	add	sp, #16
 8002190:	bd80      	pop	{r7, pc}
 8002192:	46c0      	nop			; (mov r8, r8)
 8002194:	0000cccc 	.word	0x0000cccc
 8002198:	00005555 	.word	0x00005555
 800219c:	0000aaaa 	.word	0x0000aaaa

080021a0 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a03      	ldr	r2, [pc, #12]	; (80021bc <HAL_IWDG_Refresh+0x1c>)
 80021ae:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80021b0:	2300      	movs	r3, #0
}
 80021b2:	0018      	movs	r0, r3
 80021b4:	46bd      	mov	sp, r7
 80021b6:	b002      	add	sp, #8
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	46c0      	nop			; (mov r8, r8)
 80021bc:	0000aaaa 	.word	0x0000aaaa

080021c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b088      	sub	sp, #32
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d101      	bne.n	80021d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	e301      	b.n	80027d6 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	2201      	movs	r2, #1
 80021d8:	4013      	ands	r3, r2
 80021da:	d100      	bne.n	80021de <HAL_RCC_OscConfig+0x1e>
 80021dc:	e08d      	b.n	80022fa <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80021de:	4bc3      	ldr	r3, [pc, #780]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	220c      	movs	r2, #12
 80021e4:	4013      	ands	r3, r2
 80021e6:	2b04      	cmp	r3, #4
 80021e8:	d00e      	beq.n	8002208 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80021ea:	4bc0      	ldr	r3, [pc, #768]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	220c      	movs	r2, #12
 80021f0:	4013      	ands	r3, r2
 80021f2:	2b08      	cmp	r3, #8
 80021f4:	d116      	bne.n	8002224 <HAL_RCC_OscConfig+0x64>
 80021f6:	4bbd      	ldr	r3, [pc, #756]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 80021f8:	685a      	ldr	r2, [r3, #4]
 80021fa:	2380      	movs	r3, #128	; 0x80
 80021fc:	025b      	lsls	r3, r3, #9
 80021fe:	401a      	ands	r2, r3
 8002200:	2380      	movs	r3, #128	; 0x80
 8002202:	025b      	lsls	r3, r3, #9
 8002204:	429a      	cmp	r2, r3
 8002206:	d10d      	bne.n	8002224 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002208:	4bb8      	ldr	r3, [pc, #736]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	2380      	movs	r3, #128	; 0x80
 800220e:	029b      	lsls	r3, r3, #10
 8002210:	4013      	ands	r3, r2
 8002212:	d100      	bne.n	8002216 <HAL_RCC_OscConfig+0x56>
 8002214:	e070      	b.n	80022f8 <HAL_RCC_OscConfig+0x138>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d000      	beq.n	8002220 <HAL_RCC_OscConfig+0x60>
 800221e:	e06b      	b.n	80022f8 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	e2d8      	b.n	80027d6 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	2b01      	cmp	r3, #1
 800222a:	d107      	bne.n	800223c <HAL_RCC_OscConfig+0x7c>
 800222c:	4baf      	ldr	r3, [pc, #700]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	4bae      	ldr	r3, [pc, #696]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 8002232:	2180      	movs	r1, #128	; 0x80
 8002234:	0249      	lsls	r1, r1, #9
 8002236:	430a      	orrs	r2, r1
 8002238:	601a      	str	r2, [r3, #0]
 800223a:	e02f      	b.n	800229c <HAL_RCC_OscConfig+0xdc>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d10c      	bne.n	800225e <HAL_RCC_OscConfig+0x9e>
 8002244:	4ba9      	ldr	r3, [pc, #676]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 8002246:	681a      	ldr	r2, [r3, #0]
 8002248:	4ba8      	ldr	r3, [pc, #672]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 800224a:	49a9      	ldr	r1, [pc, #676]	; (80024f0 <HAL_RCC_OscConfig+0x330>)
 800224c:	400a      	ands	r2, r1
 800224e:	601a      	str	r2, [r3, #0]
 8002250:	4ba6      	ldr	r3, [pc, #664]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	4ba5      	ldr	r3, [pc, #660]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 8002256:	49a7      	ldr	r1, [pc, #668]	; (80024f4 <HAL_RCC_OscConfig+0x334>)
 8002258:	400a      	ands	r2, r1
 800225a:	601a      	str	r2, [r3, #0]
 800225c:	e01e      	b.n	800229c <HAL_RCC_OscConfig+0xdc>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	2b05      	cmp	r3, #5
 8002264:	d10e      	bne.n	8002284 <HAL_RCC_OscConfig+0xc4>
 8002266:	4ba1      	ldr	r3, [pc, #644]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	4ba0      	ldr	r3, [pc, #640]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 800226c:	2180      	movs	r1, #128	; 0x80
 800226e:	02c9      	lsls	r1, r1, #11
 8002270:	430a      	orrs	r2, r1
 8002272:	601a      	str	r2, [r3, #0]
 8002274:	4b9d      	ldr	r3, [pc, #628]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	4b9c      	ldr	r3, [pc, #624]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 800227a:	2180      	movs	r1, #128	; 0x80
 800227c:	0249      	lsls	r1, r1, #9
 800227e:	430a      	orrs	r2, r1
 8002280:	601a      	str	r2, [r3, #0]
 8002282:	e00b      	b.n	800229c <HAL_RCC_OscConfig+0xdc>
 8002284:	4b99      	ldr	r3, [pc, #612]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 8002286:	681a      	ldr	r2, [r3, #0]
 8002288:	4b98      	ldr	r3, [pc, #608]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 800228a:	4999      	ldr	r1, [pc, #612]	; (80024f0 <HAL_RCC_OscConfig+0x330>)
 800228c:	400a      	ands	r2, r1
 800228e:	601a      	str	r2, [r3, #0]
 8002290:	4b96      	ldr	r3, [pc, #600]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	4b95      	ldr	r3, [pc, #596]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 8002296:	4997      	ldr	r1, [pc, #604]	; (80024f4 <HAL_RCC_OscConfig+0x334>)
 8002298:	400a      	ands	r2, r1
 800229a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d014      	beq.n	80022ce <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022a4:	f7ff fa94 	bl	80017d0 <HAL_GetTick>
 80022a8:	0003      	movs	r3, r0
 80022aa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ac:	e008      	b.n	80022c0 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022ae:	f7ff fa8f 	bl	80017d0 <HAL_GetTick>
 80022b2:	0002      	movs	r2, r0
 80022b4:	69bb      	ldr	r3, [r7, #24]
 80022b6:	1ad3      	subs	r3, r2, r3
 80022b8:	2b64      	cmp	r3, #100	; 0x64
 80022ba:	d901      	bls.n	80022c0 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80022bc:	2303      	movs	r3, #3
 80022be:	e28a      	b.n	80027d6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022c0:	4b8a      	ldr	r3, [pc, #552]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	2380      	movs	r3, #128	; 0x80
 80022c6:	029b      	lsls	r3, r3, #10
 80022c8:	4013      	ands	r3, r2
 80022ca:	d0f0      	beq.n	80022ae <HAL_RCC_OscConfig+0xee>
 80022cc:	e015      	b.n	80022fa <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ce:	f7ff fa7f 	bl	80017d0 <HAL_GetTick>
 80022d2:	0003      	movs	r3, r0
 80022d4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022d6:	e008      	b.n	80022ea <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022d8:	f7ff fa7a 	bl	80017d0 <HAL_GetTick>
 80022dc:	0002      	movs	r2, r0
 80022de:	69bb      	ldr	r3, [r7, #24]
 80022e0:	1ad3      	subs	r3, r2, r3
 80022e2:	2b64      	cmp	r3, #100	; 0x64
 80022e4:	d901      	bls.n	80022ea <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80022e6:	2303      	movs	r3, #3
 80022e8:	e275      	b.n	80027d6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022ea:	4b80      	ldr	r3, [pc, #512]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	2380      	movs	r3, #128	; 0x80
 80022f0:	029b      	lsls	r3, r3, #10
 80022f2:	4013      	ands	r3, r2
 80022f4:	d1f0      	bne.n	80022d8 <HAL_RCC_OscConfig+0x118>
 80022f6:	e000      	b.n	80022fa <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022f8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	2202      	movs	r2, #2
 8002300:	4013      	ands	r3, r2
 8002302:	d100      	bne.n	8002306 <HAL_RCC_OscConfig+0x146>
 8002304:	e069      	b.n	80023da <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002306:	4b79      	ldr	r3, [pc, #484]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	220c      	movs	r2, #12
 800230c:	4013      	ands	r3, r2
 800230e:	d00b      	beq.n	8002328 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002310:	4b76      	ldr	r3, [pc, #472]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	220c      	movs	r2, #12
 8002316:	4013      	ands	r3, r2
 8002318:	2b08      	cmp	r3, #8
 800231a:	d11c      	bne.n	8002356 <HAL_RCC_OscConfig+0x196>
 800231c:	4b73      	ldr	r3, [pc, #460]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 800231e:	685a      	ldr	r2, [r3, #4]
 8002320:	2380      	movs	r3, #128	; 0x80
 8002322:	025b      	lsls	r3, r3, #9
 8002324:	4013      	ands	r3, r2
 8002326:	d116      	bne.n	8002356 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002328:	4b70      	ldr	r3, [pc, #448]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2202      	movs	r2, #2
 800232e:	4013      	ands	r3, r2
 8002330:	d005      	beq.n	800233e <HAL_RCC_OscConfig+0x17e>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	68db      	ldr	r3, [r3, #12]
 8002336:	2b01      	cmp	r3, #1
 8002338:	d001      	beq.n	800233e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e24b      	b.n	80027d6 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800233e:	4b6b      	ldr	r3, [pc, #428]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	22f8      	movs	r2, #248	; 0xf8
 8002344:	4393      	bics	r3, r2
 8002346:	0019      	movs	r1, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	691b      	ldr	r3, [r3, #16]
 800234c:	00da      	lsls	r2, r3, #3
 800234e:	4b67      	ldr	r3, [pc, #412]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 8002350:	430a      	orrs	r2, r1
 8002352:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002354:	e041      	b.n	80023da <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	68db      	ldr	r3, [r3, #12]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d024      	beq.n	80023a8 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800235e:	4b63      	ldr	r3, [pc, #396]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 8002360:	681a      	ldr	r2, [r3, #0]
 8002362:	4b62      	ldr	r3, [pc, #392]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 8002364:	2101      	movs	r1, #1
 8002366:	430a      	orrs	r2, r1
 8002368:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800236a:	f7ff fa31 	bl	80017d0 <HAL_GetTick>
 800236e:	0003      	movs	r3, r0
 8002370:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002372:	e008      	b.n	8002386 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002374:	f7ff fa2c 	bl	80017d0 <HAL_GetTick>
 8002378:	0002      	movs	r2, r0
 800237a:	69bb      	ldr	r3, [r7, #24]
 800237c:	1ad3      	subs	r3, r2, r3
 800237e:	2b02      	cmp	r3, #2
 8002380:	d901      	bls.n	8002386 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8002382:	2303      	movs	r3, #3
 8002384:	e227      	b.n	80027d6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002386:	4b59      	ldr	r3, [pc, #356]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	2202      	movs	r2, #2
 800238c:	4013      	ands	r3, r2
 800238e:	d0f1      	beq.n	8002374 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002390:	4b56      	ldr	r3, [pc, #344]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	22f8      	movs	r2, #248	; 0xf8
 8002396:	4393      	bics	r3, r2
 8002398:	0019      	movs	r1, r3
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	691b      	ldr	r3, [r3, #16]
 800239e:	00da      	lsls	r2, r3, #3
 80023a0:	4b52      	ldr	r3, [pc, #328]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 80023a2:	430a      	orrs	r2, r1
 80023a4:	601a      	str	r2, [r3, #0]
 80023a6:	e018      	b.n	80023da <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023a8:	4b50      	ldr	r3, [pc, #320]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	4b4f      	ldr	r3, [pc, #316]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 80023ae:	2101      	movs	r1, #1
 80023b0:	438a      	bics	r2, r1
 80023b2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023b4:	f7ff fa0c 	bl	80017d0 <HAL_GetTick>
 80023b8:	0003      	movs	r3, r0
 80023ba:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023bc:	e008      	b.n	80023d0 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023be:	f7ff fa07 	bl	80017d0 <HAL_GetTick>
 80023c2:	0002      	movs	r2, r0
 80023c4:	69bb      	ldr	r3, [r7, #24]
 80023c6:	1ad3      	subs	r3, r2, r3
 80023c8:	2b02      	cmp	r3, #2
 80023ca:	d901      	bls.n	80023d0 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80023cc:	2303      	movs	r3, #3
 80023ce:	e202      	b.n	80027d6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023d0:	4b46      	ldr	r3, [pc, #280]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	2202      	movs	r2, #2
 80023d6:	4013      	ands	r3, r2
 80023d8:	d1f1      	bne.n	80023be <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	2208      	movs	r2, #8
 80023e0:	4013      	ands	r3, r2
 80023e2:	d036      	beq.n	8002452 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	69db      	ldr	r3, [r3, #28]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d019      	beq.n	8002420 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023ec:	4b3f      	ldr	r3, [pc, #252]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 80023ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023f0:	4b3e      	ldr	r3, [pc, #248]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 80023f2:	2101      	movs	r1, #1
 80023f4:	430a      	orrs	r2, r1
 80023f6:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023f8:	f7ff f9ea 	bl	80017d0 <HAL_GetTick>
 80023fc:	0003      	movs	r3, r0
 80023fe:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002400:	e008      	b.n	8002414 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002402:	f7ff f9e5 	bl	80017d0 <HAL_GetTick>
 8002406:	0002      	movs	r2, r0
 8002408:	69bb      	ldr	r3, [r7, #24]
 800240a:	1ad3      	subs	r3, r2, r3
 800240c:	2b02      	cmp	r3, #2
 800240e:	d901      	bls.n	8002414 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8002410:	2303      	movs	r3, #3
 8002412:	e1e0      	b.n	80027d6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002414:	4b35      	ldr	r3, [pc, #212]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 8002416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002418:	2202      	movs	r2, #2
 800241a:	4013      	ands	r3, r2
 800241c:	d0f1      	beq.n	8002402 <HAL_RCC_OscConfig+0x242>
 800241e:	e018      	b.n	8002452 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002420:	4b32      	ldr	r3, [pc, #200]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 8002422:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002424:	4b31      	ldr	r3, [pc, #196]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 8002426:	2101      	movs	r1, #1
 8002428:	438a      	bics	r2, r1
 800242a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800242c:	f7ff f9d0 	bl	80017d0 <HAL_GetTick>
 8002430:	0003      	movs	r3, r0
 8002432:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002434:	e008      	b.n	8002448 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002436:	f7ff f9cb 	bl	80017d0 <HAL_GetTick>
 800243a:	0002      	movs	r2, r0
 800243c:	69bb      	ldr	r3, [r7, #24]
 800243e:	1ad3      	subs	r3, r2, r3
 8002440:	2b02      	cmp	r3, #2
 8002442:	d901      	bls.n	8002448 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8002444:	2303      	movs	r3, #3
 8002446:	e1c6      	b.n	80027d6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002448:	4b28      	ldr	r3, [pc, #160]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 800244a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800244c:	2202      	movs	r2, #2
 800244e:	4013      	ands	r3, r2
 8002450:	d1f1      	bne.n	8002436 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	2204      	movs	r2, #4
 8002458:	4013      	ands	r3, r2
 800245a:	d100      	bne.n	800245e <HAL_RCC_OscConfig+0x29e>
 800245c:	e0b4      	b.n	80025c8 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 800245e:	201f      	movs	r0, #31
 8002460:	183b      	adds	r3, r7, r0
 8002462:	2200      	movs	r2, #0
 8002464:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002466:	4b21      	ldr	r3, [pc, #132]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 8002468:	69da      	ldr	r2, [r3, #28]
 800246a:	2380      	movs	r3, #128	; 0x80
 800246c:	055b      	lsls	r3, r3, #21
 800246e:	4013      	ands	r3, r2
 8002470:	d110      	bne.n	8002494 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002472:	4b1e      	ldr	r3, [pc, #120]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 8002474:	69da      	ldr	r2, [r3, #28]
 8002476:	4b1d      	ldr	r3, [pc, #116]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 8002478:	2180      	movs	r1, #128	; 0x80
 800247a:	0549      	lsls	r1, r1, #21
 800247c:	430a      	orrs	r2, r1
 800247e:	61da      	str	r2, [r3, #28]
 8002480:	4b1a      	ldr	r3, [pc, #104]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 8002482:	69da      	ldr	r2, [r3, #28]
 8002484:	2380      	movs	r3, #128	; 0x80
 8002486:	055b      	lsls	r3, r3, #21
 8002488:	4013      	ands	r3, r2
 800248a:	60fb      	str	r3, [r7, #12]
 800248c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800248e:	183b      	adds	r3, r7, r0
 8002490:	2201      	movs	r2, #1
 8002492:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002494:	4b18      	ldr	r3, [pc, #96]	; (80024f8 <HAL_RCC_OscConfig+0x338>)
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	2380      	movs	r3, #128	; 0x80
 800249a:	005b      	lsls	r3, r3, #1
 800249c:	4013      	ands	r3, r2
 800249e:	d11a      	bne.n	80024d6 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024a0:	4b15      	ldr	r3, [pc, #84]	; (80024f8 <HAL_RCC_OscConfig+0x338>)
 80024a2:	681a      	ldr	r2, [r3, #0]
 80024a4:	4b14      	ldr	r3, [pc, #80]	; (80024f8 <HAL_RCC_OscConfig+0x338>)
 80024a6:	2180      	movs	r1, #128	; 0x80
 80024a8:	0049      	lsls	r1, r1, #1
 80024aa:	430a      	orrs	r2, r1
 80024ac:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024ae:	f7ff f98f 	bl	80017d0 <HAL_GetTick>
 80024b2:	0003      	movs	r3, r0
 80024b4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024b6:	e008      	b.n	80024ca <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024b8:	f7ff f98a 	bl	80017d0 <HAL_GetTick>
 80024bc:	0002      	movs	r2, r0
 80024be:	69bb      	ldr	r3, [r7, #24]
 80024c0:	1ad3      	subs	r3, r2, r3
 80024c2:	2b64      	cmp	r3, #100	; 0x64
 80024c4:	d901      	bls.n	80024ca <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80024c6:	2303      	movs	r3, #3
 80024c8:	e185      	b.n	80027d6 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024ca:	4b0b      	ldr	r3, [pc, #44]	; (80024f8 <HAL_RCC_OscConfig+0x338>)
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	2380      	movs	r3, #128	; 0x80
 80024d0:	005b      	lsls	r3, r3, #1
 80024d2:	4013      	ands	r3, r2
 80024d4:	d0f0      	beq.n	80024b8 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	689b      	ldr	r3, [r3, #8]
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d10e      	bne.n	80024fc <HAL_RCC_OscConfig+0x33c>
 80024de:	4b03      	ldr	r3, [pc, #12]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 80024e0:	6a1a      	ldr	r2, [r3, #32]
 80024e2:	4b02      	ldr	r3, [pc, #8]	; (80024ec <HAL_RCC_OscConfig+0x32c>)
 80024e4:	2101      	movs	r1, #1
 80024e6:	430a      	orrs	r2, r1
 80024e8:	621a      	str	r2, [r3, #32]
 80024ea:	e035      	b.n	8002558 <HAL_RCC_OscConfig+0x398>
 80024ec:	40021000 	.word	0x40021000
 80024f0:	fffeffff 	.word	0xfffeffff
 80024f4:	fffbffff 	.word	0xfffbffff
 80024f8:	40007000 	.word	0x40007000
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d10c      	bne.n	800251e <HAL_RCC_OscConfig+0x35e>
 8002504:	4bb6      	ldr	r3, [pc, #728]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 8002506:	6a1a      	ldr	r2, [r3, #32]
 8002508:	4bb5      	ldr	r3, [pc, #724]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 800250a:	2101      	movs	r1, #1
 800250c:	438a      	bics	r2, r1
 800250e:	621a      	str	r2, [r3, #32]
 8002510:	4bb3      	ldr	r3, [pc, #716]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 8002512:	6a1a      	ldr	r2, [r3, #32]
 8002514:	4bb2      	ldr	r3, [pc, #712]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 8002516:	2104      	movs	r1, #4
 8002518:	438a      	bics	r2, r1
 800251a:	621a      	str	r2, [r3, #32]
 800251c:	e01c      	b.n	8002558 <HAL_RCC_OscConfig+0x398>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	2b05      	cmp	r3, #5
 8002524:	d10c      	bne.n	8002540 <HAL_RCC_OscConfig+0x380>
 8002526:	4bae      	ldr	r3, [pc, #696]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 8002528:	6a1a      	ldr	r2, [r3, #32]
 800252a:	4bad      	ldr	r3, [pc, #692]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 800252c:	2104      	movs	r1, #4
 800252e:	430a      	orrs	r2, r1
 8002530:	621a      	str	r2, [r3, #32]
 8002532:	4bab      	ldr	r3, [pc, #684]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 8002534:	6a1a      	ldr	r2, [r3, #32]
 8002536:	4baa      	ldr	r3, [pc, #680]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 8002538:	2101      	movs	r1, #1
 800253a:	430a      	orrs	r2, r1
 800253c:	621a      	str	r2, [r3, #32]
 800253e:	e00b      	b.n	8002558 <HAL_RCC_OscConfig+0x398>
 8002540:	4ba7      	ldr	r3, [pc, #668]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 8002542:	6a1a      	ldr	r2, [r3, #32]
 8002544:	4ba6      	ldr	r3, [pc, #664]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 8002546:	2101      	movs	r1, #1
 8002548:	438a      	bics	r2, r1
 800254a:	621a      	str	r2, [r3, #32]
 800254c:	4ba4      	ldr	r3, [pc, #656]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 800254e:	6a1a      	ldr	r2, [r3, #32]
 8002550:	4ba3      	ldr	r3, [pc, #652]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 8002552:	2104      	movs	r1, #4
 8002554:	438a      	bics	r2, r1
 8002556:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d014      	beq.n	800258a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002560:	f7ff f936 	bl	80017d0 <HAL_GetTick>
 8002564:	0003      	movs	r3, r0
 8002566:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002568:	e009      	b.n	800257e <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800256a:	f7ff f931 	bl	80017d0 <HAL_GetTick>
 800256e:	0002      	movs	r2, r0
 8002570:	69bb      	ldr	r3, [r7, #24]
 8002572:	1ad3      	subs	r3, r2, r3
 8002574:	4a9b      	ldr	r2, [pc, #620]	; (80027e4 <HAL_RCC_OscConfig+0x624>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d901      	bls.n	800257e <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800257a:	2303      	movs	r3, #3
 800257c:	e12b      	b.n	80027d6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800257e:	4b98      	ldr	r3, [pc, #608]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 8002580:	6a1b      	ldr	r3, [r3, #32]
 8002582:	2202      	movs	r2, #2
 8002584:	4013      	ands	r3, r2
 8002586:	d0f0      	beq.n	800256a <HAL_RCC_OscConfig+0x3aa>
 8002588:	e013      	b.n	80025b2 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800258a:	f7ff f921 	bl	80017d0 <HAL_GetTick>
 800258e:	0003      	movs	r3, r0
 8002590:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002592:	e009      	b.n	80025a8 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002594:	f7ff f91c 	bl	80017d0 <HAL_GetTick>
 8002598:	0002      	movs	r2, r0
 800259a:	69bb      	ldr	r3, [r7, #24]
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	4a91      	ldr	r2, [pc, #580]	; (80027e4 <HAL_RCC_OscConfig+0x624>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d901      	bls.n	80025a8 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80025a4:	2303      	movs	r3, #3
 80025a6:	e116      	b.n	80027d6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025a8:	4b8d      	ldr	r3, [pc, #564]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 80025aa:	6a1b      	ldr	r3, [r3, #32]
 80025ac:	2202      	movs	r2, #2
 80025ae:	4013      	ands	r3, r2
 80025b0:	d1f0      	bne.n	8002594 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80025b2:	231f      	movs	r3, #31
 80025b4:	18fb      	adds	r3, r7, r3
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	2b01      	cmp	r3, #1
 80025ba:	d105      	bne.n	80025c8 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025bc:	4b88      	ldr	r3, [pc, #544]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 80025be:	69da      	ldr	r2, [r3, #28]
 80025c0:	4b87      	ldr	r3, [pc, #540]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 80025c2:	4989      	ldr	r1, [pc, #548]	; (80027e8 <HAL_RCC_OscConfig+0x628>)
 80025c4:	400a      	ands	r2, r1
 80025c6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	2210      	movs	r2, #16
 80025ce:	4013      	ands	r3, r2
 80025d0:	d063      	beq.n	800269a <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	695b      	ldr	r3, [r3, #20]
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d12a      	bne.n	8002630 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80025da:	4b81      	ldr	r3, [pc, #516]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 80025dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025de:	4b80      	ldr	r3, [pc, #512]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 80025e0:	2104      	movs	r1, #4
 80025e2:	430a      	orrs	r2, r1
 80025e4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80025e6:	4b7e      	ldr	r3, [pc, #504]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 80025e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025ea:	4b7d      	ldr	r3, [pc, #500]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 80025ec:	2101      	movs	r1, #1
 80025ee:	430a      	orrs	r2, r1
 80025f0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025f2:	f7ff f8ed 	bl	80017d0 <HAL_GetTick>
 80025f6:	0003      	movs	r3, r0
 80025f8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80025fa:	e008      	b.n	800260e <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80025fc:	f7ff f8e8 	bl	80017d0 <HAL_GetTick>
 8002600:	0002      	movs	r2, r0
 8002602:	69bb      	ldr	r3, [r7, #24]
 8002604:	1ad3      	subs	r3, r2, r3
 8002606:	2b02      	cmp	r3, #2
 8002608:	d901      	bls.n	800260e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e0e3      	b.n	80027d6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800260e:	4b74      	ldr	r3, [pc, #464]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 8002610:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002612:	2202      	movs	r2, #2
 8002614:	4013      	ands	r3, r2
 8002616:	d0f1      	beq.n	80025fc <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002618:	4b71      	ldr	r3, [pc, #452]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 800261a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800261c:	22f8      	movs	r2, #248	; 0xf8
 800261e:	4393      	bics	r3, r2
 8002620:	0019      	movs	r1, r3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	699b      	ldr	r3, [r3, #24]
 8002626:	00da      	lsls	r2, r3, #3
 8002628:	4b6d      	ldr	r3, [pc, #436]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 800262a:	430a      	orrs	r2, r1
 800262c:	635a      	str	r2, [r3, #52]	; 0x34
 800262e:	e034      	b.n	800269a <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	695b      	ldr	r3, [r3, #20]
 8002634:	3305      	adds	r3, #5
 8002636:	d111      	bne.n	800265c <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002638:	4b69      	ldr	r3, [pc, #420]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 800263a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800263c:	4b68      	ldr	r3, [pc, #416]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 800263e:	2104      	movs	r1, #4
 8002640:	438a      	bics	r2, r1
 8002642:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002644:	4b66      	ldr	r3, [pc, #408]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 8002646:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002648:	22f8      	movs	r2, #248	; 0xf8
 800264a:	4393      	bics	r3, r2
 800264c:	0019      	movs	r1, r3
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	699b      	ldr	r3, [r3, #24]
 8002652:	00da      	lsls	r2, r3, #3
 8002654:	4b62      	ldr	r3, [pc, #392]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 8002656:	430a      	orrs	r2, r1
 8002658:	635a      	str	r2, [r3, #52]	; 0x34
 800265a:	e01e      	b.n	800269a <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800265c:	4b60      	ldr	r3, [pc, #384]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 800265e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002660:	4b5f      	ldr	r3, [pc, #380]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 8002662:	2104      	movs	r1, #4
 8002664:	430a      	orrs	r2, r1
 8002666:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002668:	4b5d      	ldr	r3, [pc, #372]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 800266a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800266c:	4b5c      	ldr	r3, [pc, #368]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 800266e:	2101      	movs	r1, #1
 8002670:	438a      	bics	r2, r1
 8002672:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002674:	f7ff f8ac 	bl	80017d0 <HAL_GetTick>
 8002678:	0003      	movs	r3, r0
 800267a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800267c:	e008      	b.n	8002690 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800267e:	f7ff f8a7 	bl	80017d0 <HAL_GetTick>
 8002682:	0002      	movs	r2, r0
 8002684:	69bb      	ldr	r3, [r7, #24]
 8002686:	1ad3      	subs	r3, r2, r3
 8002688:	2b02      	cmp	r3, #2
 800268a:	d901      	bls.n	8002690 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 800268c:	2303      	movs	r3, #3
 800268e:	e0a2      	b.n	80027d6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002690:	4b53      	ldr	r3, [pc, #332]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 8002692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002694:	2202      	movs	r2, #2
 8002696:	4013      	ands	r3, r2
 8002698:	d1f1      	bne.n	800267e <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6a1b      	ldr	r3, [r3, #32]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d100      	bne.n	80026a4 <HAL_RCC_OscConfig+0x4e4>
 80026a2:	e097      	b.n	80027d4 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026a4:	4b4e      	ldr	r3, [pc, #312]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	220c      	movs	r2, #12
 80026aa:	4013      	ands	r3, r2
 80026ac:	2b08      	cmp	r3, #8
 80026ae:	d100      	bne.n	80026b2 <HAL_RCC_OscConfig+0x4f2>
 80026b0:	e06b      	b.n	800278a <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6a1b      	ldr	r3, [r3, #32]
 80026b6:	2b02      	cmp	r3, #2
 80026b8:	d14c      	bne.n	8002754 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026ba:	4b49      	ldr	r3, [pc, #292]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	4b48      	ldr	r3, [pc, #288]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 80026c0:	494a      	ldr	r1, [pc, #296]	; (80027ec <HAL_RCC_OscConfig+0x62c>)
 80026c2:	400a      	ands	r2, r1
 80026c4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026c6:	f7ff f883 	bl	80017d0 <HAL_GetTick>
 80026ca:	0003      	movs	r3, r0
 80026cc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026ce:	e008      	b.n	80026e2 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026d0:	f7ff f87e 	bl	80017d0 <HAL_GetTick>
 80026d4:	0002      	movs	r2, r0
 80026d6:	69bb      	ldr	r3, [r7, #24]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	2b02      	cmp	r3, #2
 80026dc:	d901      	bls.n	80026e2 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e079      	b.n	80027d6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026e2:	4b3f      	ldr	r3, [pc, #252]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	2380      	movs	r3, #128	; 0x80
 80026e8:	049b      	lsls	r3, r3, #18
 80026ea:	4013      	ands	r3, r2
 80026ec:	d1f0      	bne.n	80026d0 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026ee:	4b3c      	ldr	r3, [pc, #240]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 80026f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026f2:	220f      	movs	r2, #15
 80026f4:	4393      	bics	r3, r2
 80026f6:	0019      	movs	r1, r3
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026fc:	4b38      	ldr	r3, [pc, #224]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 80026fe:	430a      	orrs	r2, r1
 8002700:	62da      	str	r2, [r3, #44]	; 0x2c
 8002702:	4b37      	ldr	r3, [pc, #220]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	4a3a      	ldr	r2, [pc, #232]	; (80027f0 <HAL_RCC_OscConfig+0x630>)
 8002708:	4013      	ands	r3, r2
 800270a:	0019      	movs	r1, r3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002714:	431a      	orrs	r2, r3
 8002716:	4b32      	ldr	r3, [pc, #200]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 8002718:	430a      	orrs	r2, r1
 800271a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800271c:	4b30      	ldr	r3, [pc, #192]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	4b2f      	ldr	r3, [pc, #188]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 8002722:	2180      	movs	r1, #128	; 0x80
 8002724:	0449      	lsls	r1, r1, #17
 8002726:	430a      	orrs	r2, r1
 8002728:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800272a:	f7ff f851 	bl	80017d0 <HAL_GetTick>
 800272e:	0003      	movs	r3, r0
 8002730:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002732:	e008      	b.n	8002746 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002734:	f7ff f84c 	bl	80017d0 <HAL_GetTick>
 8002738:	0002      	movs	r2, r0
 800273a:	69bb      	ldr	r3, [r7, #24]
 800273c:	1ad3      	subs	r3, r2, r3
 800273e:	2b02      	cmp	r3, #2
 8002740:	d901      	bls.n	8002746 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002742:	2303      	movs	r3, #3
 8002744:	e047      	b.n	80027d6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002746:	4b26      	ldr	r3, [pc, #152]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 8002748:	681a      	ldr	r2, [r3, #0]
 800274a:	2380      	movs	r3, #128	; 0x80
 800274c:	049b      	lsls	r3, r3, #18
 800274e:	4013      	ands	r3, r2
 8002750:	d0f0      	beq.n	8002734 <HAL_RCC_OscConfig+0x574>
 8002752:	e03f      	b.n	80027d4 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002754:	4b22      	ldr	r3, [pc, #136]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	4b21      	ldr	r3, [pc, #132]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 800275a:	4924      	ldr	r1, [pc, #144]	; (80027ec <HAL_RCC_OscConfig+0x62c>)
 800275c:	400a      	ands	r2, r1
 800275e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002760:	f7ff f836 	bl	80017d0 <HAL_GetTick>
 8002764:	0003      	movs	r3, r0
 8002766:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002768:	e008      	b.n	800277c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800276a:	f7ff f831 	bl	80017d0 <HAL_GetTick>
 800276e:	0002      	movs	r2, r0
 8002770:	69bb      	ldr	r3, [r7, #24]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	2b02      	cmp	r3, #2
 8002776:	d901      	bls.n	800277c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8002778:	2303      	movs	r3, #3
 800277a:	e02c      	b.n	80027d6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800277c:	4b18      	ldr	r3, [pc, #96]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	2380      	movs	r3, #128	; 0x80
 8002782:	049b      	lsls	r3, r3, #18
 8002784:	4013      	ands	r3, r2
 8002786:	d1f0      	bne.n	800276a <HAL_RCC_OscConfig+0x5aa>
 8002788:	e024      	b.n	80027d4 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6a1b      	ldr	r3, [r3, #32]
 800278e:	2b01      	cmp	r3, #1
 8002790:	d101      	bne.n	8002796 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e01f      	b.n	80027d6 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002796:	4b12      	ldr	r3, [pc, #72]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800279c:	4b10      	ldr	r3, [pc, #64]	; (80027e0 <HAL_RCC_OscConfig+0x620>)
 800279e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027a0:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80027a2:	697a      	ldr	r2, [r7, #20]
 80027a4:	2380      	movs	r3, #128	; 0x80
 80027a6:	025b      	lsls	r3, r3, #9
 80027a8:	401a      	ands	r2, r3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d10e      	bne.n	80027d0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	220f      	movs	r2, #15
 80027b6:	401a      	ands	r2, r3
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80027bc:	429a      	cmp	r2, r3
 80027be:	d107      	bne.n	80027d0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80027c0:	697a      	ldr	r2, [r7, #20]
 80027c2:	23f0      	movs	r3, #240	; 0xf0
 80027c4:	039b      	lsls	r3, r3, #14
 80027c6:	401a      	ands	r2, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d001      	beq.n	80027d4 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80027d0:	2301      	movs	r3, #1
 80027d2:	e000      	b.n	80027d6 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80027d4:	2300      	movs	r3, #0
}
 80027d6:	0018      	movs	r0, r3
 80027d8:	46bd      	mov	sp, r7
 80027da:	b008      	add	sp, #32
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	46c0      	nop			; (mov r8, r8)
 80027e0:	40021000 	.word	0x40021000
 80027e4:	00001388 	.word	0x00001388
 80027e8:	efffffff 	.word	0xefffffff
 80027ec:	feffffff 	.word	0xfeffffff
 80027f0:	ffc2ffff 	.word	0xffc2ffff

080027f4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b084      	sub	sp, #16
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d101      	bne.n	8002808 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	e0b3      	b.n	8002970 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002808:	4b5b      	ldr	r3, [pc, #364]	; (8002978 <HAL_RCC_ClockConfig+0x184>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	2201      	movs	r2, #1
 800280e:	4013      	ands	r3, r2
 8002810:	683a      	ldr	r2, [r7, #0]
 8002812:	429a      	cmp	r2, r3
 8002814:	d911      	bls.n	800283a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002816:	4b58      	ldr	r3, [pc, #352]	; (8002978 <HAL_RCC_ClockConfig+0x184>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	2201      	movs	r2, #1
 800281c:	4393      	bics	r3, r2
 800281e:	0019      	movs	r1, r3
 8002820:	4b55      	ldr	r3, [pc, #340]	; (8002978 <HAL_RCC_ClockConfig+0x184>)
 8002822:	683a      	ldr	r2, [r7, #0]
 8002824:	430a      	orrs	r2, r1
 8002826:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002828:	4b53      	ldr	r3, [pc, #332]	; (8002978 <HAL_RCC_ClockConfig+0x184>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	2201      	movs	r2, #1
 800282e:	4013      	ands	r3, r2
 8002830:	683a      	ldr	r2, [r7, #0]
 8002832:	429a      	cmp	r2, r3
 8002834:	d001      	beq.n	800283a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e09a      	b.n	8002970 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	2202      	movs	r2, #2
 8002840:	4013      	ands	r3, r2
 8002842:	d015      	beq.n	8002870 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2204      	movs	r2, #4
 800284a:	4013      	ands	r3, r2
 800284c:	d006      	beq.n	800285c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800284e:	4b4b      	ldr	r3, [pc, #300]	; (800297c <HAL_RCC_ClockConfig+0x188>)
 8002850:	685a      	ldr	r2, [r3, #4]
 8002852:	4b4a      	ldr	r3, [pc, #296]	; (800297c <HAL_RCC_ClockConfig+0x188>)
 8002854:	21e0      	movs	r1, #224	; 0xe0
 8002856:	00c9      	lsls	r1, r1, #3
 8002858:	430a      	orrs	r2, r1
 800285a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800285c:	4b47      	ldr	r3, [pc, #284]	; (800297c <HAL_RCC_ClockConfig+0x188>)
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	22f0      	movs	r2, #240	; 0xf0
 8002862:	4393      	bics	r3, r2
 8002864:	0019      	movs	r1, r3
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	689a      	ldr	r2, [r3, #8]
 800286a:	4b44      	ldr	r3, [pc, #272]	; (800297c <HAL_RCC_ClockConfig+0x188>)
 800286c:	430a      	orrs	r2, r1
 800286e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	2201      	movs	r2, #1
 8002876:	4013      	ands	r3, r2
 8002878:	d040      	beq.n	80028fc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	2b01      	cmp	r3, #1
 8002880:	d107      	bne.n	8002892 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002882:	4b3e      	ldr	r3, [pc, #248]	; (800297c <HAL_RCC_ClockConfig+0x188>)
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	2380      	movs	r3, #128	; 0x80
 8002888:	029b      	lsls	r3, r3, #10
 800288a:	4013      	ands	r3, r2
 800288c:	d114      	bne.n	80028b8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	e06e      	b.n	8002970 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	2b02      	cmp	r3, #2
 8002898:	d107      	bne.n	80028aa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800289a:	4b38      	ldr	r3, [pc, #224]	; (800297c <HAL_RCC_ClockConfig+0x188>)
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	2380      	movs	r3, #128	; 0x80
 80028a0:	049b      	lsls	r3, r3, #18
 80028a2:	4013      	ands	r3, r2
 80028a4:	d108      	bne.n	80028b8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
 80028a8:	e062      	b.n	8002970 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028aa:	4b34      	ldr	r3, [pc, #208]	; (800297c <HAL_RCC_ClockConfig+0x188>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	2202      	movs	r2, #2
 80028b0:	4013      	ands	r3, r2
 80028b2:	d101      	bne.n	80028b8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	e05b      	b.n	8002970 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028b8:	4b30      	ldr	r3, [pc, #192]	; (800297c <HAL_RCC_ClockConfig+0x188>)
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	2203      	movs	r2, #3
 80028be:	4393      	bics	r3, r2
 80028c0:	0019      	movs	r1, r3
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	685a      	ldr	r2, [r3, #4]
 80028c6:	4b2d      	ldr	r3, [pc, #180]	; (800297c <HAL_RCC_ClockConfig+0x188>)
 80028c8:	430a      	orrs	r2, r1
 80028ca:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028cc:	f7fe ff80 	bl	80017d0 <HAL_GetTick>
 80028d0:	0003      	movs	r3, r0
 80028d2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028d4:	e009      	b.n	80028ea <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028d6:	f7fe ff7b 	bl	80017d0 <HAL_GetTick>
 80028da:	0002      	movs	r2, r0
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	1ad3      	subs	r3, r2, r3
 80028e0:	4a27      	ldr	r2, [pc, #156]	; (8002980 <HAL_RCC_ClockConfig+0x18c>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d901      	bls.n	80028ea <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80028e6:	2303      	movs	r3, #3
 80028e8:	e042      	b.n	8002970 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028ea:	4b24      	ldr	r3, [pc, #144]	; (800297c <HAL_RCC_ClockConfig+0x188>)
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	220c      	movs	r2, #12
 80028f0:	401a      	ands	r2, r3
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d1ec      	bne.n	80028d6 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028fc:	4b1e      	ldr	r3, [pc, #120]	; (8002978 <HAL_RCC_ClockConfig+0x184>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	2201      	movs	r2, #1
 8002902:	4013      	ands	r3, r2
 8002904:	683a      	ldr	r2, [r7, #0]
 8002906:	429a      	cmp	r2, r3
 8002908:	d211      	bcs.n	800292e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800290a:	4b1b      	ldr	r3, [pc, #108]	; (8002978 <HAL_RCC_ClockConfig+0x184>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	2201      	movs	r2, #1
 8002910:	4393      	bics	r3, r2
 8002912:	0019      	movs	r1, r3
 8002914:	4b18      	ldr	r3, [pc, #96]	; (8002978 <HAL_RCC_ClockConfig+0x184>)
 8002916:	683a      	ldr	r2, [r7, #0]
 8002918:	430a      	orrs	r2, r1
 800291a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800291c:	4b16      	ldr	r3, [pc, #88]	; (8002978 <HAL_RCC_ClockConfig+0x184>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	2201      	movs	r2, #1
 8002922:	4013      	ands	r3, r2
 8002924:	683a      	ldr	r2, [r7, #0]
 8002926:	429a      	cmp	r2, r3
 8002928:	d001      	beq.n	800292e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e020      	b.n	8002970 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	2204      	movs	r2, #4
 8002934:	4013      	ands	r3, r2
 8002936:	d009      	beq.n	800294c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002938:	4b10      	ldr	r3, [pc, #64]	; (800297c <HAL_RCC_ClockConfig+0x188>)
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	4a11      	ldr	r2, [pc, #68]	; (8002984 <HAL_RCC_ClockConfig+0x190>)
 800293e:	4013      	ands	r3, r2
 8002940:	0019      	movs	r1, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	68da      	ldr	r2, [r3, #12]
 8002946:	4b0d      	ldr	r3, [pc, #52]	; (800297c <HAL_RCC_ClockConfig+0x188>)
 8002948:	430a      	orrs	r2, r1
 800294a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800294c:	f000 f820 	bl	8002990 <HAL_RCC_GetSysClockFreq>
 8002950:	0001      	movs	r1, r0
 8002952:	4b0a      	ldr	r3, [pc, #40]	; (800297c <HAL_RCC_ClockConfig+0x188>)
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	091b      	lsrs	r3, r3, #4
 8002958:	220f      	movs	r2, #15
 800295a:	4013      	ands	r3, r2
 800295c:	4a0a      	ldr	r2, [pc, #40]	; (8002988 <HAL_RCC_ClockConfig+0x194>)
 800295e:	5cd3      	ldrb	r3, [r2, r3]
 8002960:	000a      	movs	r2, r1
 8002962:	40da      	lsrs	r2, r3
 8002964:	4b09      	ldr	r3, [pc, #36]	; (800298c <HAL_RCC_ClockConfig+0x198>)
 8002966:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002968:	2000      	movs	r0, #0
 800296a:	f7fe fefd 	bl	8001768 <HAL_InitTick>
  
  return HAL_OK;
 800296e:	2300      	movs	r3, #0
}
 8002970:	0018      	movs	r0, r3
 8002972:	46bd      	mov	sp, r7
 8002974:	b004      	add	sp, #16
 8002976:	bd80      	pop	{r7, pc}
 8002978:	40022000 	.word	0x40022000
 800297c:	40021000 	.word	0x40021000
 8002980:	00001388 	.word	0x00001388
 8002984:	fffff8ff 	.word	0xfffff8ff
 8002988:	080050f8 	.word	0x080050f8
 800298c:	20000040 	.word	0x20000040

08002990 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b086      	sub	sp, #24
 8002994:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002996:	2300      	movs	r3, #0
 8002998:	60fb      	str	r3, [r7, #12]
 800299a:	2300      	movs	r3, #0
 800299c:	60bb      	str	r3, [r7, #8]
 800299e:	2300      	movs	r3, #0
 80029a0:	617b      	str	r3, [r7, #20]
 80029a2:	2300      	movs	r3, #0
 80029a4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80029a6:	2300      	movs	r3, #0
 80029a8:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80029aa:	4b20      	ldr	r3, [pc, #128]	; (8002a2c <HAL_RCC_GetSysClockFreq+0x9c>)
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	220c      	movs	r2, #12
 80029b4:	4013      	ands	r3, r2
 80029b6:	2b04      	cmp	r3, #4
 80029b8:	d002      	beq.n	80029c0 <HAL_RCC_GetSysClockFreq+0x30>
 80029ba:	2b08      	cmp	r3, #8
 80029bc:	d003      	beq.n	80029c6 <HAL_RCC_GetSysClockFreq+0x36>
 80029be:	e02c      	b.n	8002a1a <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80029c0:	4b1b      	ldr	r3, [pc, #108]	; (8002a30 <HAL_RCC_GetSysClockFreq+0xa0>)
 80029c2:	613b      	str	r3, [r7, #16]
      break;
 80029c4:	e02c      	b.n	8002a20 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	0c9b      	lsrs	r3, r3, #18
 80029ca:	220f      	movs	r2, #15
 80029cc:	4013      	ands	r3, r2
 80029ce:	4a19      	ldr	r2, [pc, #100]	; (8002a34 <HAL_RCC_GetSysClockFreq+0xa4>)
 80029d0:	5cd3      	ldrb	r3, [r2, r3]
 80029d2:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80029d4:	4b15      	ldr	r3, [pc, #84]	; (8002a2c <HAL_RCC_GetSysClockFreq+0x9c>)
 80029d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d8:	220f      	movs	r2, #15
 80029da:	4013      	ands	r3, r2
 80029dc:	4a16      	ldr	r2, [pc, #88]	; (8002a38 <HAL_RCC_GetSysClockFreq+0xa8>)
 80029de:	5cd3      	ldrb	r3, [r2, r3]
 80029e0:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80029e2:	68fa      	ldr	r2, [r7, #12]
 80029e4:	2380      	movs	r3, #128	; 0x80
 80029e6:	025b      	lsls	r3, r3, #9
 80029e8:	4013      	ands	r3, r2
 80029ea:	d009      	beq.n	8002a00 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80029ec:	68b9      	ldr	r1, [r7, #8]
 80029ee:	4810      	ldr	r0, [pc, #64]	; (8002a30 <HAL_RCC_GetSysClockFreq+0xa0>)
 80029f0:	f7fd fb8a 	bl	8000108 <__udivsi3>
 80029f4:	0003      	movs	r3, r0
 80029f6:	001a      	movs	r2, r3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	4353      	muls	r3, r2
 80029fc:	617b      	str	r3, [r7, #20]
 80029fe:	e009      	b.n	8002a14 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002a00:	6879      	ldr	r1, [r7, #4]
 8002a02:	000a      	movs	r2, r1
 8002a04:	0152      	lsls	r2, r2, #5
 8002a06:	1a52      	subs	r2, r2, r1
 8002a08:	0193      	lsls	r3, r2, #6
 8002a0a:	1a9b      	subs	r3, r3, r2
 8002a0c:	00db      	lsls	r3, r3, #3
 8002a0e:	185b      	adds	r3, r3, r1
 8002a10:	021b      	lsls	r3, r3, #8
 8002a12:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	613b      	str	r3, [r7, #16]
      break;
 8002a18:	e002      	b.n	8002a20 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002a1a:	4b05      	ldr	r3, [pc, #20]	; (8002a30 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002a1c:	613b      	str	r3, [r7, #16]
      break;
 8002a1e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002a20:	693b      	ldr	r3, [r7, #16]
}
 8002a22:	0018      	movs	r0, r3
 8002a24:	46bd      	mov	sp, r7
 8002a26:	b006      	add	sp, #24
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	46c0      	nop			; (mov r8, r8)
 8002a2c:	40021000 	.word	0x40021000
 8002a30:	007a1200 	.word	0x007a1200
 8002a34:	08005110 	.word	0x08005110
 8002a38:	08005120 	.word	0x08005120

08002a3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a40:	4b02      	ldr	r3, [pc, #8]	; (8002a4c <HAL_RCC_GetHCLKFreq+0x10>)
 8002a42:	681b      	ldr	r3, [r3, #0]
}
 8002a44:	0018      	movs	r0, r3
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	46c0      	nop			; (mov r8, r8)
 8002a4c:	20000040 	.word	0x20000040

08002a50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002a54:	f7ff fff2 	bl	8002a3c <HAL_RCC_GetHCLKFreq>
 8002a58:	0001      	movs	r1, r0
 8002a5a:	4b06      	ldr	r3, [pc, #24]	; (8002a74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	0a1b      	lsrs	r3, r3, #8
 8002a60:	2207      	movs	r2, #7
 8002a62:	4013      	ands	r3, r2
 8002a64:	4a04      	ldr	r2, [pc, #16]	; (8002a78 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a66:	5cd3      	ldrb	r3, [r2, r3]
 8002a68:	40d9      	lsrs	r1, r3
 8002a6a:	000b      	movs	r3, r1
}    
 8002a6c:	0018      	movs	r0, r3
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	46c0      	nop			; (mov r8, r8)
 8002a74:	40021000 	.word	0x40021000
 8002a78:	08005108 	.word	0x08005108

08002a7c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b084      	sub	sp, #16
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d101      	bne.n	8002a8e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e0a8      	b.n	8002be0 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d109      	bne.n	8002aaa <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	685a      	ldr	r2, [r3, #4]
 8002a9a:	2382      	movs	r3, #130	; 0x82
 8002a9c:	005b      	lsls	r3, r3, #1
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	d009      	beq.n	8002ab6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	61da      	str	r2, [r3, #28]
 8002aa8:	e005      	b.n	8002ab6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2200      	movs	r2, #0
 8002aae:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	225d      	movs	r2, #93	; 0x5d
 8002ac0:	5c9b      	ldrb	r3, [r3, r2]
 8002ac2:	b2db      	uxtb	r3, r3
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d107      	bne.n	8002ad8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	225c      	movs	r2, #92	; 0x5c
 8002acc:	2100      	movs	r1, #0
 8002ace:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	0018      	movs	r0, r3
 8002ad4:	f7fe fb64 	bl	80011a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	225d      	movs	r2, #93	; 0x5d
 8002adc:	2102      	movs	r1, #2
 8002ade:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	2140      	movs	r1, #64	; 0x40
 8002aec:	438a      	bics	r2, r1
 8002aee:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	68da      	ldr	r2, [r3, #12]
 8002af4:	23e0      	movs	r3, #224	; 0xe0
 8002af6:	00db      	lsls	r3, r3, #3
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d902      	bls.n	8002b02 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002afc:	2300      	movs	r3, #0
 8002afe:	60fb      	str	r3, [r7, #12]
 8002b00:	e002      	b.n	8002b08 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002b02:	2380      	movs	r3, #128	; 0x80
 8002b04:	015b      	lsls	r3, r3, #5
 8002b06:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	68da      	ldr	r2, [r3, #12]
 8002b0c:	23f0      	movs	r3, #240	; 0xf0
 8002b0e:	011b      	lsls	r3, r3, #4
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d008      	beq.n	8002b26 <HAL_SPI_Init+0xaa>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	68da      	ldr	r2, [r3, #12]
 8002b18:	23e0      	movs	r3, #224	; 0xe0
 8002b1a:	00db      	lsls	r3, r3, #3
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d002      	beq.n	8002b26 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2200      	movs	r2, #0
 8002b24:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	685a      	ldr	r2, [r3, #4]
 8002b2a:	2382      	movs	r3, #130	; 0x82
 8002b2c:	005b      	lsls	r3, r3, #1
 8002b2e:	401a      	ands	r2, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6899      	ldr	r1, [r3, #8]
 8002b34:	2384      	movs	r3, #132	; 0x84
 8002b36:	021b      	lsls	r3, r3, #8
 8002b38:	400b      	ands	r3, r1
 8002b3a:	431a      	orrs	r2, r3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	691b      	ldr	r3, [r3, #16]
 8002b40:	2102      	movs	r1, #2
 8002b42:	400b      	ands	r3, r1
 8002b44:	431a      	orrs	r2, r3
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	695b      	ldr	r3, [r3, #20]
 8002b4a:	2101      	movs	r1, #1
 8002b4c:	400b      	ands	r3, r1
 8002b4e:	431a      	orrs	r2, r3
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6999      	ldr	r1, [r3, #24]
 8002b54:	2380      	movs	r3, #128	; 0x80
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	400b      	ands	r3, r1
 8002b5a:	431a      	orrs	r2, r3
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	69db      	ldr	r3, [r3, #28]
 8002b60:	2138      	movs	r1, #56	; 0x38
 8002b62:	400b      	ands	r3, r1
 8002b64:	431a      	orrs	r2, r3
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6a1b      	ldr	r3, [r3, #32]
 8002b6a:	2180      	movs	r1, #128	; 0x80
 8002b6c:	400b      	ands	r3, r1
 8002b6e:	431a      	orrs	r2, r3
 8002b70:	0011      	movs	r1, r2
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b76:	2380      	movs	r3, #128	; 0x80
 8002b78:	019b      	lsls	r3, r3, #6
 8002b7a:	401a      	ands	r2, r3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	430a      	orrs	r2, r1
 8002b82:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	699b      	ldr	r3, [r3, #24]
 8002b88:	0c1b      	lsrs	r3, r3, #16
 8002b8a:	2204      	movs	r2, #4
 8002b8c:	401a      	ands	r2, r3
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b92:	2110      	movs	r1, #16
 8002b94:	400b      	ands	r3, r1
 8002b96:	431a      	orrs	r2, r3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b9c:	2108      	movs	r1, #8
 8002b9e:	400b      	ands	r3, r1
 8002ba0:	431a      	orrs	r2, r3
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	68d9      	ldr	r1, [r3, #12]
 8002ba6:	23f0      	movs	r3, #240	; 0xf0
 8002ba8:	011b      	lsls	r3, r3, #4
 8002baa:	400b      	ands	r3, r1
 8002bac:	431a      	orrs	r2, r3
 8002bae:	0011      	movs	r1, r2
 8002bb0:	68fa      	ldr	r2, [r7, #12]
 8002bb2:	2380      	movs	r3, #128	; 0x80
 8002bb4:	015b      	lsls	r3, r3, #5
 8002bb6:	401a      	ands	r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	430a      	orrs	r2, r1
 8002bbe:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	69da      	ldr	r2, [r3, #28]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4907      	ldr	r1, [pc, #28]	; (8002be8 <HAL_SPI_Init+0x16c>)
 8002bcc:	400a      	ands	r2, r1
 8002bce:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	225d      	movs	r2, #93	; 0x5d
 8002bda:	2101      	movs	r1, #1
 8002bdc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002bde:	2300      	movs	r3, #0
}
 8002be0:	0018      	movs	r0, r3
 8002be2:	46bd      	mov	sp, r7
 8002be4:	b004      	add	sp, #16
 8002be6:	bd80      	pop	{r7, pc}
 8002be8:	fffff7ff 	.word	0xfffff7ff

08002bec <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8002bec:	b590      	push	{r4, r7, lr}
 8002bee:	b087      	sub	sp, #28
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	60f8      	str	r0, [r7, #12]
 8002bf4:	60b9      	str	r1, [r7, #8]
 8002bf6:	607a      	str	r2, [r7, #4]
 8002bf8:	001a      	movs	r2, r3
 8002bfa:	1cbb      	adds	r3, r7, #2
 8002bfc:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002bfe:	2317      	movs	r3, #23
 8002c00:	18fb      	adds	r3, r7, r3
 8002c02:	2200      	movs	r2, #0
 8002c04:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	225c      	movs	r2, #92	; 0x5c
 8002c0a:	5c9b      	ldrb	r3, [r3, r2]
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d101      	bne.n	8002c14 <HAL_SPI_TransmitReceive_DMA+0x28>
 8002c10:	2302      	movs	r3, #2
 8002c12:	e190      	b.n	8002f36 <HAL_SPI_TransmitReceive_DMA+0x34a>
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	225c      	movs	r2, #92	; 0x5c
 8002c18:	2101      	movs	r1, #1
 8002c1a:	5499      	strb	r1, [r3, r2]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002c1c:	2016      	movs	r0, #22
 8002c1e:	183b      	adds	r3, r7, r0
 8002c20:	68fa      	ldr	r2, [r7, #12]
 8002c22:	215d      	movs	r1, #93	; 0x5d
 8002c24:	5c52      	ldrb	r2, [r2, r1]
 8002c26:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8002c2e:	0001      	movs	r1, r0
 8002c30:	187b      	adds	r3, r7, r1
 8002c32:	781b      	ldrb	r3, [r3, #0]
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	d011      	beq.n	8002c5c <HAL_SPI_TransmitReceive_DMA+0x70>
 8002c38:	693a      	ldr	r2, [r7, #16]
 8002c3a:	2382      	movs	r3, #130	; 0x82
 8002c3c:	005b      	lsls	r3, r3, #1
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d107      	bne.n	8002c52 <HAL_SPI_TransmitReceive_DMA+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d103      	bne.n	8002c52 <HAL_SPI_TransmitReceive_DMA+0x66>
 8002c4a:	187b      	adds	r3, r7, r1
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	2b04      	cmp	r3, #4
 8002c50:	d004      	beq.n	8002c5c <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_BUSY;
 8002c52:	2317      	movs	r3, #23
 8002c54:	18fb      	adds	r3, r7, r3
 8002c56:	2202      	movs	r2, #2
 8002c58:	701a      	strb	r2, [r3, #0]
    goto error;
 8002c5a:	e165      	b.n	8002f28 <HAL_SPI_TransmitReceive_DMA+0x33c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d006      	beq.n	8002c70 <HAL_SPI_TransmitReceive_DMA+0x84>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d003      	beq.n	8002c70 <HAL_SPI_TransmitReceive_DMA+0x84>
 8002c68:	1cbb      	adds	r3, r7, #2
 8002c6a:	881b      	ldrh	r3, [r3, #0]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d104      	bne.n	8002c7a <HAL_SPI_TransmitReceive_DMA+0x8e>
  {
    errorcode = HAL_ERROR;
 8002c70:	2317      	movs	r3, #23
 8002c72:	18fb      	adds	r3, r7, r3
 8002c74:	2201      	movs	r2, #1
 8002c76:	701a      	strb	r2, [r3, #0]
    goto error;
 8002c78:	e156      	b.n	8002f28 <HAL_SPI_TransmitReceive_DMA+0x33c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	225d      	movs	r2, #93	; 0x5d
 8002c7e:	5c9b      	ldrb	r3, [r3, r2]
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	2b04      	cmp	r3, #4
 8002c84:	d003      	beq.n	8002c8e <HAL_SPI_TransmitReceive_DMA+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	225d      	movs	r2, #93	; 0x5d
 8002c8a:	2105      	movs	r1, #5
 8002c8c:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2200      	movs	r2, #0
 8002c92:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	68ba      	ldr	r2, [r7, #8]
 8002c98:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	1cba      	adds	r2, r7, #2
 8002c9e:	8812      	ldrh	r2, [r2, #0]
 8002ca0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	1cba      	adds	r2, r7, #2
 8002ca6:	8812      	ldrh	r2, [r2, #0]
 8002ca8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	687a      	ldr	r2, [r7, #4]
 8002cae:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	1cba      	adds	r2, r7, #2
 8002cb4:	2144      	movs	r1, #68	; 0x44
 8002cb6:	8812      	ldrh	r2, [r2, #0]
 8002cb8:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	1cba      	adds	r2, r7, #2
 8002cbe:	2146      	movs	r1, #70	; 0x46
 8002cc0:	8812      	ldrh	r2, [r2, #0]
 8002cc2:	525a      	strh	r2, [r3, r1]

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	651a      	str	r2, [r3, #80]	; 0x50
  }
#endif /* USE_SPI_CRC */

#if defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F051x8) || defined (STM32F058xx)
  /* Packing mode management is enabled by the DMA settings */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	68da      	ldr	r2, [r3, #12]
 8002cd4:	23e0      	movs	r3, #224	; 0xe0
 8002cd6:	00db      	lsls	r3, r3, #3
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d80b      	bhi.n	8002cf4 <HAL_SPI_TransmitReceive_DMA+0x108>
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ce0:	695a      	ldr	r2, [r3, #20]
 8002ce2:	2380      	movs	r3, #128	; 0x80
 8002ce4:	00db      	lsls	r3, r3, #3
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	d104      	bne.n	8002cf4 <HAL_SPI_TransmitReceive_DMA+0x108>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    errorcode = HAL_ERROR;
 8002cea:	2317      	movs	r3, #23
 8002cec:	18fb      	adds	r3, r7, r3
 8002cee:	2201      	movs	r2, #1
 8002cf0:	701a      	strb	r2, [r3, #0]
    goto error;
 8002cf2:	e119      	b.n	8002f28 <HAL_SPI_TransmitReceive_DMA+0x33c>
  }
#endif /* STM32F030x6 || STM32F030x8 || STM32F031x6 || STM32F038xx || STM32F051x8 || STM32F058xx */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	685a      	ldr	r2, [r3, #4]
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4990      	ldr	r1, [pc, #576]	; (8002f40 <HAL_SPI_TransmitReceive_DMA+0x354>)
 8002d00:	400a      	ands	r2, r1
 8002d02:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	68da      	ldr	r2, [r3, #12]
 8002d08:	23e0      	movs	r3, #224	; 0xe0
 8002d0a:	00db      	lsls	r3, r3, #3
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d908      	bls.n	8002d22 <HAL_SPI_TransmitReceive_DMA+0x136>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	685a      	ldr	r2, [r3, #4]
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	498a      	ldr	r1, [pc, #552]	; (8002f44 <HAL_SPI_TransmitReceive_DMA+0x358>)
 8002d1c:	400a      	ands	r2, r1
 8002d1e:	605a      	str	r2, [r3, #4]
 8002d20:	e074      	b.n	8002e0c <HAL_SPI_TransmitReceive_DMA+0x220>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	685a      	ldr	r2, [r3, #4]
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	2180      	movs	r1, #128	; 0x80
 8002d2e:	0149      	lsls	r1, r1, #5
 8002d30:	430a      	orrs	r2, r1
 8002d32:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d38:	695a      	ldr	r2, [r3, #20]
 8002d3a:	2380      	movs	r3, #128	; 0x80
 8002d3c:	00db      	lsls	r3, r3, #3
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d127      	bne.n	8002d92 <HAL_SPI_TransmitReceive_DMA+0x1a6>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8002d46:	001a      	movs	r2, r3
 8002d48:	2301      	movs	r3, #1
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	d10f      	bne.n	8002d6e <HAL_SPI_TransmitReceive_DMA+0x182>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	685a      	ldr	r2, [r3, #4]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	497b      	ldr	r1, [pc, #492]	; (8002f48 <HAL_SPI_TransmitReceive_DMA+0x35c>)
 8002d5a:	400a      	ands	r2, r1
 8002d5c:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d62:	b29b      	uxth	r3, r3
 8002d64:	085b      	lsrs	r3, r3, #1
 8002d66:	b29a      	uxth	r2, r3
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002d6c:	e011      	b.n	8002d92 <HAL_SPI_TransmitReceive_DMA+0x1a6>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	685a      	ldr	r2, [r3, #4]
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	2180      	movs	r1, #128	; 0x80
 8002d7a:	01c9      	lsls	r1, r1, #7
 8002d7c:	430a      	orrs	r2, r1
 8002d7e:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d84:	b29b      	uxth	r3, r3
 8002d86:	085b      	lsrs	r3, r3, #1
 8002d88:	b29b      	uxth	r3, r3
 8002d8a:	3301      	adds	r3, #1
 8002d8c:	b29a      	uxth	r2, r3
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d96:	695a      	ldr	r2, [r3, #20]
 8002d98:	2380      	movs	r3, #128	; 0x80
 8002d9a:	00db      	lsls	r3, r3, #3
 8002d9c:	429a      	cmp	r2, r3
 8002d9e:	d135      	bne.n	8002e0c <HAL_SPI_TransmitReceive_DMA+0x220>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	685a      	ldr	r2, [r3, #4]
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4966      	ldr	r1, [pc, #408]	; (8002f44 <HAL_SPI_TransmitReceive_DMA+0x358>)
 8002dac:	400a      	ands	r2, r1
 8002dae:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2246      	movs	r2, #70	; 0x46
 8002db4:	5a9b      	ldrh	r3, [r3, r2]
 8002db6:	b29b      	uxth	r3, r3
 8002db8:	001a      	movs	r2, r3
 8002dba:	2301      	movs	r3, #1
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	d111      	bne.n	8002de4 <HAL_SPI_TransmitReceive_DMA+0x1f8>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	685a      	ldr	r2, [r3, #4]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4960      	ldr	r1, [pc, #384]	; (8002f4c <HAL_SPI_TransmitReceive_DMA+0x360>)
 8002dcc:	400a      	ands	r2, r1
 8002dce:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2246      	movs	r2, #70	; 0x46
 8002dd4:	5a9b      	ldrh	r3, [r3, r2]
 8002dd6:	b29b      	uxth	r3, r3
 8002dd8:	085b      	lsrs	r3, r3, #1
 8002dda:	b299      	uxth	r1, r3
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2246      	movs	r2, #70	; 0x46
 8002de0:	5299      	strh	r1, [r3, r2]
 8002de2:	e013      	b.n	8002e0c <HAL_SPI_TransmitReceive_DMA+0x220>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	685a      	ldr	r2, [r3, #4]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	2180      	movs	r1, #128	; 0x80
 8002df0:	0189      	lsls	r1, r1, #6
 8002df2:	430a      	orrs	r2, r1
 8002df4:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2246      	movs	r2, #70	; 0x46
 8002dfa:	5a9b      	ldrh	r3, [r3, r2]
 8002dfc:	b29b      	uxth	r3, r3
 8002dfe:	085b      	lsrs	r3, r3, #1
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	3301      	adds	r3, #1
 8002e04:	b299      	uxth	r1, r3
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2246      	movs	r2, #70	; 0x46
 8002e0a:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	225d      	movs	r2, #93	; 0x5d
 8002e10:	5c9b      	ldrb	r3, [r3, r2]
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	2b04      	cmp	r3, #4
 8002e16:	d108      	bne.n	8002e2a <HAL_SPI_TransmitReceive_DMA+0x23e>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e1c:	4a4c      	ldr	r2, [pc, #304]	; (8002f50 <HAL_SPI_TransmitReceive_DMA+0x364>)
 8002e1e:	62da      	str	r2, [r3, #44]	; 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e24:	4a4b      	ldr	r2, [pc, #300]	; (8002f54 <HAL_SPI_TransmitReceive_DMA+0x368>)
 8002e26:	629a      	str	r2, [r3, #40]	; 0x28
 8002e28:	e007      	b.n	8002e3a <HAL_SPI_TransmitReceive_DMA+0x24e>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e2e:	4a4a      	ldr	r2, [pc, #296]	; (8002f58 <HAL_SPI_TransmitReceive_DMA+0x36c>)
 8002e30:	62da      	str	r2, [r3, #44]	; 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e36:	4a49      	ldr	r2, [pc, #292]	; (8002f5c <HAL_SPI_TransmitReceive_DMA+0x370>)
 8002e38:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e3e:	4a48      	ldr	r2, [pc, #288]	; (8002f60 <HAL_SPI_TransmitReceive_DMA+0x374>)
 8002e40:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e46:	2200      	movs	r2, #0
 8002e48:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	330c      	adds	r3, #12
 8002e54:	0019      	movs	r1, r3
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5a:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2246      	movs	r2, #70	; 0x46
 8002e60:	5a9b      	ldrh	r3, [r3, r2]
 8002e62:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8002e64:	0022      	movs	r2, r4
 8002e66:	f7fe fde3 	bl	8001a30 <HAL_DMA_Start_IT>
 8002e6a:	1e03      	subs	r3, r0, #0
 8002e6c:	d00a      	beq.n	8002e84 <HAL_SPI_TransmitReceive_DMA+0x298>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e72:	2210      	movs	r2, #16
 8002e74:	431a      	orrs	r2, r3
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8002e7a:	2317      	movs	r3, #23
 8002e7c:	18fb      	adds	r3, r7, r3
 8002e7e:	2201      	movs	r2, #1
 8002e80:	701a      	strb	r2, [r3, #0]

    goto error;
 8002e82:	e051      	b.n	8002f28 <HAL_SPI_TransmitReceive_DMA+0x33c>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	685a      	ldr	r2, [r3, #4]
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	2101      	movs	r1, #1
 8002e90:	430a      	orrs	r2, r1
 8002e92:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e98:	2200      	movs	r2, #0
 8002e9a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferCpltCallback     = NULL;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->hdmatx->XferErrorCallback    = NULL;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferAbortCallback    = NULL;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ebc:	0019      	movs	r1, r3
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	330c      	adds	r3, #12
 8002ec4:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002eca:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002ecc:	f7fe fdb0 	bl	8001a30 <HAL_DMA_Start_IT>
 8002ed0:	1e03      	subs	r3, r0, #0
 8002ed2:	d00a      	beq.n	8002eea <HAL_SPI_TransmitReceive_DMA+0x2fe>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ed8:	2210      	movs	r2, #16
 8002eda:	431a      	orrs	r2, r3
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8002ee0:	2317      	movs	r3, #23
 8002ee2:	18fb      	adds	r3, r7, r3
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	701a      	strb	r2, [r3, #0]

    goto error;
 8002ee8:	e01e      	b.n	8002f28 <HAL_SPI_TransmitReceive_DMA+0x33c>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	2240      	movs	r2, #64	; 0x40
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	2b40      	cmp	r3, #64	; 0x40
 8002ef6:	d007      	beq.n	8002f08 <HAL_SPI_TransmitReceive_DMA+0x31c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	2140      	movs	r1, #64	; 0x40
 8002f04:	430a      	orrs	r2, r1
 8002f06:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	685a      	ldr	r2, [r3, #4]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	2120      	movs	r1, #32
 8002f14:	430a      	orrs	r2, r1
 8002f16:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	685a      	ldr	r2, [r3, #4]
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	2102      	movs	r1, #2
 8002f24:	430a      	orrs	r2, r1
 8002f26:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	225c      	movs	r2, #92	; 0x5c
 8002f2c:	2100      	movs	r1, #0
 8002f2e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002f30:	2317      	movs	r3, #23
 8002f32:	18fb      	adds	r3, r7, r3
 8002f34:	781b      	ldrb	r3, [r3, #0]
}
 8002f36:	0018      	movs	r0, r3
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	b007      	add	sp, #28
 8002f3c:	bd90      	pop	{r4, r7, pc}
 8002f3e:	46c0      	nop			; (mov r8, r8)
 8002f40:	ffff9fff 	.word	0xffff9fff
 8002f44:	ffffefff 	.word	0xffffefff
 8002f48:	ffffbfff 	.word	0xffffbfff
 8002f4c:	ffffdfff 	.word	0xffffdfff
 8002f50:	0800351b 	.word	0x0800351b
 8002f54:	080033d5 	.word	0x080033d5
 8002f58:	08003539 	.word	0x08003539
 8002f5c:	08003485 	.word	0x08003485
 8002f60:	08003557 	.word	0x08003557

08002f64 <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b08a      	sub	sp, #40	; 0x28
 8002f68:	af02      	add	r7, sp, #8
 8002f6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 8002f6c:	231f      	movs	r3, #31
 8002f6e:	18fb      	adds	r3, r7, r3
 8002f70:	2200      	movs	r2, #0
 8002f72:	701a      	strb	r2, [r3, #0]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8002f74:	4b88      	ldr	r3, [pc, #544]	; (8003198 <HAL_SPI_Abort+0x234>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4988      	ldr	r1, [pc, #544]	; (800319c <HAL_SPI_Abort+0x238>)
 8002f7a:	0018      	movs	r0, r3
 8002f7c:	f7fd f8c4 	bl	8000108 <__udivsi3>
 8002f80:	0003      	movs	r3, r0
 8002f82:	001a      	movs	r2, r3
 8002f84:	2364      	movs	r3, #100	; 0x64
 8002f86:	4353      	muls	r3, r2
 8002f88:	617b      	str	r3, [r7, #20]
  count = resetcount;
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	685a      	ldr	r2, [r3, #4]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	2120      	movs	r1, #32
 8002f9a:	438a      	bics	r2, r1
 8002f9c:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	2280      	movs	r2, #128	; 0x80
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	2b80      	cmp	r3, #128	; 0x80
 8002faa:	d117      	bne.n	8002fdc <HAL_SPI_Abort+0x78>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	4a7c      	ldr	r2, [pc, #496]	; (80031a0 <HAL_SPI_Abort+0x23c>)
 8002fb0:	651a      	str	r2, [r3, #80]	; 0x50
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8002fb2:	69bb      	ldr	r3, [r7, #24]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d106      	bne.n	8002fc6 <HAL_SPI_Abort+0x62>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fbc:	2240      	movs	r2, #64	; 0x40
 8002fbe:	431a      	orrs	r2, r3
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8002fc4:	e008      	b.n	8002fd8 <HAL_SPI_Abort+0x74>
      }
      count--;
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	3b01      	subs	r3, #1
 8002fca:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	225d      	movs	r2, #93	; 0x5d
 8002fd0:	5c9b      	ldrb	r3, [r3, r2]
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	2b07      	cmp	r3, #7
 8002fd6:	d1ec      	bne.n	8002fb2 <HAL_SPI_Abort+0x4e>
    /* Reset Timeout Counter */
    count = resetcount;
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	2240      	movs	r2, #64	; 0x40
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	2b40      	cmp	r3, #64	; 0x40
 8002fe8:	d117      	bne.n	800301a <HAL_SPI_Abort+0xb6>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	4a6d      	ldr	r2, [pc, #436]	; (80031a4 <HAL_SPI_Abort+0x240>)
 8002fee:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8002ff0:	69bb      	ldr	r3, [r7, #24]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d106      	bne.n	8003004 <HAL_SPI_Abort+0xa0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ffa:	2240      	movs	r2, #64	; 0x40
 8002ffc:	431a      	orrs	r2, r3
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8003002:	e008      	b.n	8003016 <HAL_SPI_Abort+0xb2>
      }
      count--;
 8003004:	69bb      	ldr	r3, [r7, #24]
 8003006:	3b01      	subs	r3, #1
 8003008:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	225d      	movs	r2, #93	; 0x5d
 800300e:	5c9b      	ldrb	r3, [r3, r2]
 8003010:	b2db      	uxtb	r3, r3
 8003012:	2b07      	cmp	r3, #7
 8003014:	d1ec      	bne.n	8002ff0 <HAL_SPI_Abort+0x8c>
    /* Reset Timeout Counter */
    count = resetcount;
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	2202      	movs	r2, #2
 8003022:	4013      	ands	r3, r2
 8003024:	2b02      	cmp	r3, #2
 8003026:	d13e      	bne.n	80030a6 <HAL_SPI_Abort+0x142>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800302c:	2b00      	cmp	r3, #0
 800302e:	d03a      	beq.n	80030a6 <HAL_SPI_Abort+0x142>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003034:	2200      	movs	r2, #0
 8003036:	635a      	str	r2, [r3, #52]	; 0x34

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800303c:	0018      	movs	r0, r3
 800303e:	f7fe fd5d 	bl	8001afc <HAL_DMA_Abort>
 8003042:	1e03      	subs	r3, r0, #0
 8003044:	d002      	beq.n	800304c <HAL_SPI_Abort+0xe8>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2240      	movs	r2, #64	; 0x40
 800304a:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	685a      	ldr	r2, [r3, #4]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	2102      	movs	r1, #2
 8003058:	438a      	bics	r2, r1
 800305a:	605a      	str	r2, [r3, #4]

      if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800305c:	f7fe fbb8 	bl	80017d0 <HAL_GetTick>
 8003060:	0002      	movs	r2, r0
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2164      	movs	r1, #100	; 0x64
 8003066:	0018      	movs	r0, r3
 8003068:	f000 fc3a 	bl	80038e0 <SPI_EndRxTxTransaction>
 800306c:	1e03      	subs	r3, r0, #0
 800306e:	d002      	beq.n	8003076 <HAL_SPI_Abort+0x112>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2240      	movs	r2, #64	; 0x40
 8003074:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Disable SPI Peripheral */
      __HAL_SPI_DISABLE(hspi);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	2140      	movs	r1, #64	; 0x40
 8003082:	438a      	bics	r2, r1
 8003084:	601a      	str	r2, [r3, #0]

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8003086:	f7fe fba3 	bl	80017d0 <HAL_GetTick>
 800308a:	0003      	movs	r3, r0
 800308c:	22c0      	movs	r2, #192	; 0xc0
 800308e:	00d1      	lsls	r1, r2, #3
 8003090:	6878      	ldr	r0, [r7, #4]
 8003092:	9300      	str	r3, [sp, #0]
 8003094:	2364      	movs	r3, #100	; 0x64
 8003096:	2200      	movs	r2, #0
 8003098:	f000 fb22 	bl	80036e0 <SPI_WaitFifoStateUntilTimeout>
 800309c:	1e03      	subs	r3, r0, #0
 800309e:	d002      	beq.n	80030a6 <HAL_SPI_Abort+0x142>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2240      	movs	r2, #64	; 0x40
 80030a4:	661a      	str	r2, [r3, #96]	; 0x60
      }
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	2201      	movs	r2, #1
 80030ae:	4013      	ands	r3, r2
 80030b0:	2b01      	cmp	r3, #1
 80030b2:	d140      	bne.n	8003136 <HAL_SPI_Abort+0x1d2>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d03c      	beq.n	8003136 <HAL_SPI_Abort+0x1d2>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030c0:	2200      	movs	r2, #0
 80030c2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030c8:	0018      	movs	r0, r3
 80030ca:	f7fe fd17 	bl	8001afc <HAL_DMA_Abort>
 80030ce:	1e03      	subs	r3, r0, #0
 80030d0:	d002      	beq.n	80030d8 <HAL_SPI_Abort+0x174>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2240      	movs	r2, #64	; 0x40
 80030d6:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	2140      	movs	r1, #64	; 0x40
 80030e4:	438a      	bics	r2, r1
 80030e6:	601a      	str	r2, [r3, #0]

      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80030e8:	f7fe fb72 	bl	80017d0 <HAL_GetTick>
 80030ec:	0003      	movs	r3, r0
 80030ee:	6878      	ldr	r0, [r7, #4]
 80030f0:	9300      	str	r3, [sp, #0]
 80030f2:	2364      	movs	r3, #100	; 0x64
 80030f4:	2200      	movs	r2, #0
 80030f6:	2180      	movs	r1, #128	; 0x80
 80030f8:	f000 fa64 	bl	80035c4 <SPI_WaitFlagStateUntilTimeout>
 80030fc:	1e03      	subs	r3, r0, #0
 80030fe:	d002      	beq.n	8003106 <HAL_SPI_Abort+0x1a2>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2240      	movs	r2, #64	; 0x40
 8003104:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8003106:	f7fe fb63 	bl	80017d0 <HAL_GetTick>
 800310a:	0003      	movs	r3, r0
 800310c:	22c0      	movs	r2, #192	; 0xc0
 800310e:	00d1      	lsls	r1, r2, #3
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	9300      	str	r3, [sp, #0]
 8003114:	2364      	movs	r3, #100	; 0x64
 8003116:	2200      	movs	r2, #0
 8003118:	f000 fae2 	bl	80036e0 <SPI_WaitFifoStateUntilTimeout>
 800311c:	1e03      	subs	r3, r0, #0
 800311e:	d002      	beq.n	8003126 <HAL_SPI_Abort+0x1c2>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2240      	movs	r2, #64	; 0x40
 8003124:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	685a      	ldr	r2, [r3, #4]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	2101      	movs	r1, #1
 8003132:	438a      	bics	r2, r1
 8003134:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2246      	movs	r2, #70	; 0x46
 800313a:	2100      	movs	r1, #0
 800313c:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2200      	movs	r2, #0
 8003142:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003148:	2b40      	cmp	r3, #64	; 0x40
 800314a:	d104      	bne.n	8003156 <HAL_SPI_Abort+0x1f2>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 800314c:	231f      	movs	r3, #31
 800314e:	18fb      	adds	r3, r7, r3
 8003150:	2201      	movs	r2, #1
 8003152:	701a      	strb	r2, [r3, #0]
 8003154:	e002      	b.n	800315c <HAL_SPI_Abort+0x1f8>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2200      	movs	r2, #0
 800315a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800315c:	2300      	movs	r3, #0
 800315e:	613b      	str	r3, [r7, #16]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	613b      	str	r3, [r7, #16]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	613b      	str	r3, [r7, #16]
 8003170:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003172:	2300      	movs	r3, #0
 8003174:	60fb      	str	r3, [r7, #12]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	60fb      	str	r3, [r7, #12]
 800317e:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	225d      	movs	r2, #93	; 0x5d
 8003184:	2101      	movs	r1, #1
 8003186:	5499      	strb	r1, [r3, r2]

  return errorcode;
 8003188:	231f      	movs	r3, #31
 800318a:	18fb      	adds	r3, r7, r3
 800318c:	781b      	ldrb	r3, [r3, #0]
}
 800318e:	0018      	movs	r0, r3
 8003190:	46bd      	mov	sp, r7
 8003192:	b008      	add	sp, #32
 8003194:	bd80      	pop	{r7, pc}
 8003196:	46c0      	nop			; (mov r8, r8)
 8003198:	20000040 	.word	0x20000040
 800319c:	00005dc0 	.word	0x00005dc0
 80031a0:	08003a29 	.word	0x08003a29
 80031a4:	0800396d 	.word	0x0800396d

080031a8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b088      	sub	sp, #32
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80031c0:	69bb      	ldr	r3, [r7, #24]
 80031c2:	099b      	lsrs	r3, r3, #6
 80031c4:	001a      	movs	r2, r3
 80031c6:	2301      	movs	r3, #1
 80031c8:	4013      	ands	r3, r2
 80031ca:	d10f      	bne.n	80031ec <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80031cc:	69bb      	ldr	r3, [r7, #24]
 80031ce:	2201      	movs	r2, #1
 80031d0:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80031d2:	d00b      	beq.n	80031ec <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80031d4:	69fb      	ldr	r3, [r7, #28]
 80031d6:	099b      	lsrs	r3, r3, #6
 80031d8:	001a      	movs	r2, r3
 80031da:	2301      	movs	r3, #1
 80031dc:	4013      	ands	r3, r2
 80031de:	d005      	beq.n	80031ec <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031e4:	687a      	ldr	r2, [r7, #4]
 80031e6:	0010      	movs	r0, r2
 80031e8:	4798      	blx	r3
    return;
 80031ea:	e0d5      	b.n	8003398 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80031ec:	69bb      	ldr	r3, [r7, #24]
 80031ee:	085b      	lsrs	r3, r3, #1
 80031f0:	001a      	movs	r2, r3
 80031f2:	2301      	movs	r3, #1
 80031f4:	4013      	ands	r3, r2
 80031f6:	d00b      	beq.n	8003210 <HAL_SPI_IRQHandler+0x68>
 80031f8:	69fb      	ldr	r3, [r7, #28]
 80031fa:	09db      	lsrs	r3, r3, #7
 80031fc:	001a      	movs	r2, r3
 80031fe:	2301      	movs	r3, #1
 8003200:	4013      	ands	r3, r2
 8003202:	d005      	beq.n	8003210 <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	0010      	movs	r0, r2
 800320c:	4798      	blx	r3
    return;
 800320e:	e0c3      	b.n	8003398 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003210:	69bb      	ldr	r3, [r7, #24]
 8003212:	095b      	lsrs	r3, r3, #5
 8003214:	001a      	movs	r2, r3
 8003216:	2301      	movs	r3, #1
 8003218:	4013      	ands	r3, r2
 800321a:	d10c      	bne.n	8003236 <HAL_SPI_IRQHandler+0x8e>
 800321c:	69bb      	ldr	r3, [r7, #24]
 800321e:	099b      	lsrs	r3, r3, #6
 8003220:	001a      	movs	r2, r3
 8003222:	2301      	movs	r3, #1
 8003224:	4013      	ands	r3, r2
 8003226:	d106      	bne.n	8003236 <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003228:	69bb      	ldr	r3, [r7, #24]
 800322a:	0a1b      	lsrs	r3, r3, #8
 800322c:	001a      	movs	r2, r3
 800322e:	2301      	movs	r3, #1
 8003230:	4013      	ands	r3, r2
 8003232:	d100      	bne.n	8003236 <HAL_SPI_IRQHandler+0x8e>
 8003234:	e0b0      	b.n	8003398 <HAL_SPI_IRQHandler+0x1f0>
 8003236:	69fb      	ldr	r3, [r7, #28]
 8003238:	095b      	lsrs	r3, r3, #5
 800323a:	001a      	movs	r2, r3
 800323c:	2301      	movs	r3, #1
 800323e:	4013      	ands	r3, r2
 8003240:	d100      	bne.n	8003244 <HAL_SPI_IRQHandler+0x9c>
 8003242:	e0a9      	b.n	8003398 <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003244:	69bb      	ldr	r3, [r7, #24]
 8003246:	099b      	lsrs	r3, r3, #6
 8003248:	001a      	movs	r2, r3
 800324a:	2301      	movs	r3, #1
 800324c:	4013      	ands	r3, r2
 800324e:	d023      	beq.n	8003298 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	225d      	movs	r2, #93	; 0x5d
 8003254:	5c9b      	ldrb	r3, [r3, r2]
 8003256:	b2db      	uxtb	r3, r3
 8003258:	2b03      	cmp	r3, #3
 800325a:	d011      	beq.n	8003280 <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003260:	2204      	movs	r2, #4
 8003262:	431a      	orrs	r2, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003268:	2300      	movs	r3, #0
 800326a:	617b      	str	r3, [r7, #20]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	68db      	ldr	r3, [r3, #12]
 8003272:	617b      	str	r3, [r7, #20]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	617b      	str	r3, [r7, #20]
 800327c:	697b      	ldr	r3, [r7, #20]
 800327e:	e00b      	b.n	8003298 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003280:	2300      	movs	r3, #0
 8003282:	613b      	str	r3, [r7, #16]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	68db      	ldr	r3, [r3, #12]
 800328a:	613b      	str	r3, [r7, #16]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	613b      	str	r3, [r7, #16]
 8003294:	693b      	ldr	r3, [r7, #16]
        return;
 8003296:	e07f      	b.n	8003398 <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003298:	69bb      	ldr	r3, [r7, #24]
 800329a:	095b      	lsrs	r3, r3, #5
 800329c:	001a      	movs	r2, r3
 800329e:	2301      	movs	r3, #1
 80032a0:	4013      	ands	r3, r2
 80032a2:	d014      	beq.n	80032ce <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032a8:	2201      	movs	r2, #1
 80032aa:	431a      	orrs	r2, r3
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80032b0:	2300      	movs	r3, #0
 80032b2:	60fb      	str	r3, [r7, #12]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	60fb      	str	r3, [r7, #12]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	2140      	movs	r1, #64	; 0x40
 80032c8:	438a      	bics	r2, r1
 80032ca:	601a      	str	r2, [r3, #0]
 80032cc:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80032ce:	69bb      	ldr	r3, [r7, #24]
 80032d0:	0a1b      	lsrs	r3, r3, #8
 80032d2:	001a      	movs	r2, r3
 80032d4:	2301      	movs	r3, #1
 80032d6:	4013      	ands	r3, r2
 80032d8:	d00c      	beq.n	80032f4 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032de:	2208      	movs	r2, #8
 80032e0:	431a      	orrs	r2, r3
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80032e6:	2300      	movs	r3, #0
 80032e8:	60bb      	str	r3, [r7, #8]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	60bb      	str	r3, [r7, #8]
 80032f2:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d04c      	beq.n	8003396 <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	685a      	ldr	r2, [r3, #4]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	21e0      	movs	r1, #224	; 0xe0
 8003308:	438a      	bics	r2, r1
 800330a:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	225d      	movs	r2, #93	; 0x5d
 8003310:	2101      	movs	r1, #1
 8003312:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	2202      	movs	r2, #2
 8003318:	4013      	ands	r3, r2
 800331a:	d103      	bne.n	8003324 <HAL_SPI_IRQHandler+0x17c>
 800331c:	69fb      	ldr	r3, [r7, #28]
 800331e:	2201      	movs	r2, #1
 8003320:	4013      	ands	r3, r2
 8003322:	d032      	beq.n	800338a <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	685a      	ldr	r2, [r3, #4]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2103      	movs	r1, #3
 8003330:	438a      	bics	r2, r1
 8003332:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003338:	2b00      	cmp	r3, #0
 800333a:	d010      	beq.n	800335e <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003340:	4a17      	ldr	r2, [pc, #92]	; (80033a0 <HAL_SPI_IRQHandler+0x1f8>)
 8003342:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003348:	0018      	movs	r0, r3
 800334a:	f7fe fc0f 	bl	8001b6c <HAL_DMA_Abort_IT>
 800334e:	1e03      	subs	r3, r0, #0
 8003350:	d005      	beq.n	800335e <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003356:	2240      	movs	r2, #64	; 0x40
 8003358:	431a      	orrs	r2, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003362:	2b00      	cmp	r3, #0
 8003364:	d016      	beq.n	8003394 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800336a:	4a0d      	ldr	r2, [pc, #52]	; (80033a0 <HAL_SPI_IRQHandler+0x1f8>)
 800336c:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003372:	0018      	movs	r0, r3
 8003374:	f7fe fbfa 	bl	8001b6c <HAL_DMA_Abort_IT>
 8003378:	1e03      	subs	r3, r0, #0
 800337a:	d00b      	beq.n	8003394 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003380:	2240      	movs	r2, #64	; 0x40
 8003382:	431a      	orrs	r2, r3
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8003388:	e004      	b.n	8003394 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	0018      	movs	r0, r3
 800338e:	f7fd f8cb 	bl	8000528 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003392:	e000      	b.n	8003396 <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 8003394:	46c0      	nop			; (mov r8, r8)
    return;
 8003396:	46c0      	nop			; (mov r8, r8)
  }
}
 8003398:	46bd      	mov	sp, r7
 800339a:	b008      	add	sp, #32
 800339c:	bd80      	pop	{r7, pc}
 800339e:	46c0      	nop			; (mov r8, r8)
 80033a0:	08003599 	.word	0x08003599

080033a4 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b082      	sub	sp, #8
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80033ac:	46c0      	nop			; (mov r8, r8)
 80033ae:	46bd      	mov	sp, r7
 80033b0:	b002      	add	sp, #8
 80033b2:	bd80      	pop	{r7, pc}

080033b4 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b082      	sub	sp, #8
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80033bc:	46c0      	nop			; (mov r8, r8)
 80033be:	46bd      	mov	sp, r7
 80033c0:	b002      	add	sp, #8
 80033c2:	bd80      	pop	{r7, pc}

080033c4 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b082      	sub	sp, #8
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80033cc:	46c0      	nop			; (mov r8, r8)
 80033ce:	46bd      	mov	sp, r7
 80033d0:	b002      	add	sp, #8
 80033d2:	bd80      	pop	{r7, pc}

080033d4 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b084      	sub	sp, #16
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e0:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80033e2:	f7fe f9f5 	bl	80017d0 <HAL_GetTick>
 80033e6:	0003      	movs	r3, r0
 80033e8:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	2220      	movs	r2, #32
 80033f2:	4013      	ands	r3, r2
 80033f4:	2b20      	cmp	r3, #32
 80033f6:	d03e      	beq.n	8003476 <SPI_DMAReceiveCplt+0xa2>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	685a      	ldr	r2, [r3, #4]
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	2120      	movs	r1, #32
 8003404:	438a      	bics	r2, r1
 8003406:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d10e      	bne.n	800342e <SPI_DMAReceiveCplt+0x5a>
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	685a      	ldr	r2, [r3, #4]
 8003414:	2382      	movs	r3, #130	; 0x82
 8003416:	005b      	lsls	r3, r3, #1
 8003418:	429a      	cmp	r2, r3
 800341a:	d108      	bne.n	800342e <SPI_DMAReceiveCplt+0x5a>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	685a      	ldr	r2, [r3, #4]
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	2103      	movs	r1, #3
 8003428:	438a      	bics	r2, r1
 800342a:	605a      	str	r2, [r3, #4]
 800342c:	e007      	b.n	800343e <SPI_DMAReceiveCplt+0x6a>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	685a      	ldr	r2, [r3, #4]
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	2101      	movs	r1, #1
 800343a:	438a      	bics	r2, r1
 800343c:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800343e:	68ba      	ldr	r2, [r7, #8]
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2164      	movs	r1, #100	; 0x64
 8003444:	0018      	movs	r0, r3
 8003446:	f000 f9ed 	bl	8003824 <SPI_EndRxTransaction>
 800344a:	1e03      	subs	r3, r0, #0
 800344c:	d002      	beq.n	8003454 <SPI_DMAReceiveCplt+0x80>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2220      	movs	r2, #32
 8003452:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2246      	movs	r2, #70	; 0x46
 8003458:	2100      	movs	r1, #0
 800345a:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	225d      	movs	r2, #93	; 0x5d
 8003460:	2101      	movs	r1, #1
 8003462:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003468:	2b00      	cmp	r3, #0
 800346a:	d004      	beq.n	8003476 <SPI_DMAReceiveCplt+0xa2>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	0018      	movs	r0, r3
 8003470:	f7fd f85a 	bl	8000528 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003474:	e003      	b.n	800347e <SPI_DMAReceiveCplt+0xaa>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	0018      	movs	r0, r3
 800347a:	f7ff ff93 	bl	80033a4 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800347e:	46bd      	mov	sp, r7
 8003480:	b004      	add	sp, #16
 8003482:	bd80      	pop	{r7, pc}

08003484 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003490:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003492:	f7fe f99d 	bl	80017d0 <HAL_GetTick>
 8003496:	0003      	movs	r3, r0
 8003498:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	2220      	movs	r2, #32
 80034a2:	4013      	ands	r3, r2
 80034a4:	2b20      	cmp	r3, #32
 80034a6:	d031      	beq.n	800350c <SPI_DMATransmitReceiveCplt+0x88>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	685a      	ldr	r2, [r3, #4]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	2120      	movs	r1, #32
 80034b4:	438a      	bics	r2, r1
 80034b6:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80034b8:	68ba      	ldr	r2, [r7, #8]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2164      	movs	r1, #100	; 0x64
 80034be:	0018      	movs	r0, r3
 80034c0:	f000 fa0e 	bl	80038e0 <SPI_EndRxTxTransaction>
 80034c4:	1e03      	subs	r3, r0, #0
 80034c6:	d005      	beq.n	80034d4 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034cc:	2220      	movs	r2, #32
 80034ce:	431a      	orrs	r2, r3
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	685a      	ldr	r2, [r3, #4]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	2103      	movs	r1, #3
 80034e0:	438a      	bics	r2, r1
 80034e2:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2200      	movs	r2, #0
 80034e8:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2246      	movs	r2, #70	; 0x46
 80034ee:	2100      	movs	r1, #0
 80034f0:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	225d      	movs	r2, #93	; 0x5d
 80034f6:	2101      	movs	r1, #1
 80034f8:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d004      	beq.n	800350c <SPI_DMATransmitReceiveCplt+0x88>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	0018      	movs	r0, r3
 8003506:	f7fd f80f 	bl	8000528 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800350a:	e003      	b.n	8003514 <SPI_DMATransmitReceiveCplt+0x90>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	0018      	movs	r0, r3
 8003510:	f7fd f846 	bl	80005a0 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003514:	46bd      	mov	sp, r7
 8003516:	b004      	add	sp, #16
 8003518:	bd80      	pop	{r7, pc}

0800351a <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800351a:	b580      	push	{r7, lr}
 800351c:	b084      	sub	sp, #16
 800351e:	af00      	add	r7, sp, #0
 8003520:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003526:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	0018      	movs	r0, r3
 800352c:	f7ff ff42 	bl	80033b4 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003530:	46c0      	nop			; (mov r8, r8)
 8003532:	46bd      	mov	sp, r7
 8003534:	b004      	add	sp, #16
 8003536:	bd80      	pop	{r7, pc}

08003538 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b084      	sub	sp, #16
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003544:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	0018      	movs	r0, r3
 800354a:	f7ff ff3b 	bl	80033c4 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800354e:	46c0      	nop			; (mov r8, r8)
 8003550:	46bd      	mov	sp, r7
 8003552:	b004      	add	sp, #16
 8003554:	bd80      	pop	{r7, pc}

08003556 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003556:	b580      	push	{r7, lr}
 8003558:	b084      	sub	sp, #16
 800355a:	af00      	add	r7, sp, #0
 800355c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003562:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	685a      	ldr	r2, [r3, #4]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	2103      	movs	r1, #3
 8003570:	438a      	bics	r2, r1
 8003572:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003578:	2210      	movs	r2, #16
 800357a:	431a      	orrs	r2, r3
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	225d      	movs	r2, #93	; 0x5d
 8003584:	2101      	movs	r1, #1
 8003586:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	0018      	movs	r0, r3
 800358c:	f7fc ffcc 	bl	8000528 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003590:	46c0      	nop			; (mov r8, r8)
 8003592:	46bd      	mov	sp, r7
 8003594:	b004      	add	sp, #16
 8003596:	bd80      	pop	{r7, pc}

08003598 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2246      	movs	r2, #70	; 0x46
 80035aa:	2100      	movs	r1, #0
 80035ac:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2200      	movs	r2, #0
 80035b2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	0018      	movs	r0, r3
 80035b8:	f7fc ffb6 	bl	8000528 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80035bc:	46c0      	nop			; (mov r8, r8)
 80035be:	46bd      	mov	sp, r7
 80035c0:	b004      	add	sp, #16
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b088      	sub	sp, #32
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	60f8      	str	r0, [r7, #12]
 80035cc:	60b9      	str	r1, [r7, #8]
 80035ce:	603b      	str	r3, [r7, #0]
 80035d0:	1dfb      	adds	r3, r7, #7
 80035d2:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80035d4:	f7fe f8fc 	bl	80017d0 <HAL_GetTick>
 80035d8:	0002      	movs	r2, r0
 80035da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035dc:	1a9b      	subs	r3, r3, r2
 80035de:	683a      	ldr	r2, [r7, #0]
 80035e0:	18d3      	adds	r3, r2, r3
 80035e2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80035e4:	f7fe f8f4 	bl	80017d0 <HAL_GetTick>
 80035e8:	0003      	movs	r3, r0
 80035ea:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80035ec:	4b3a      	ldr	r3, [pc, #232]	; (80036d8 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	015b      	lsls	r3, r3, #5
 80035f2:	0d1b      	lsrs	r3, r3, #20
 80035f4:	69fa      	ldr	r2, [r7, #28]
 80035f6:	4353      	muls	r3, r2
 80035f8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80035fa:	e058      	b.n	80036ae <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	3301      	adds	r3, #1
 8003600:	d055      	beq.n	80036ae <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003602:	f7fe f8e5 	bl	80017d0 <HAL_GetTick>
 8003606:	0002      	movs	r2, r0
 8003608:	69bb      	ldr	r3, [r7, #24]
 800360a:	1ad3      	subs	r3, r2, r3
 800360c:	69fa      	ldr	r2, [r7, #28]
 800360e:	429a      	cmp	r2, r3
 8003610:	d902      	bls.n	8003618 <SPI_WaitFlagStateUntilTimeout+0x54>
 8003612:	69fb      	ldr	r3, [r7, #28]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d142      	bne.n	800369e <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	685a      	ldr	r2, [r3, #4]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	21e0      	movs	r1, #224	; 0xe0
 8003624:	438a      	bics	r2, r1
 8003626:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	685a      	ldr	r2, [r3, #4]
 800362c:	2382      	movs	r3, #130	; 0x82
 800362e:	005b      	lsls	r3, r3, #1
 8003630:	429a      	cmp	r2, r3
 8003632:	d113      	bne.n	800365c <SPI_WaitFlagStateUntilTimeout+0x98>
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	689a      	ldr	r2, [r3, #8]
 8003638:	2380      	movs	r3, #128	; 0x80
 800363a:	021b      	lsls	r3, r3, #8
 800363c:	429a      	cmp	r2, r3
 800363e:	d005      	beq.n	800364c <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	689a      	ldr	r2, [r3, #8]
 8003644:	2380      	movs	r3, #128	; 0x80
 8003646:	00db      	lsls	r3, r3, #3
 8003648:	429a      	cmp	r2, r3
 800364a:	d107      	bne.n	800365c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	2140      	movs	r1, #64	; 0x40
 8003658:	438a      	bics	r2, r1
 800365a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003660:	2380      	movs	r3, #128	; 0x80
 8003662:	019b      	lsls	r3, r3, #6
 8003664:	429a      	cmp	r2, r3
 8003666:	d110      	bne.n	800368a <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	491a      	ldr	r1, [pc, #104]	; (80036dc <SPI_WaitFlagStateUntilTimeout+0x118>)
 8003674:	400a      	ands	r2, r1
 8003676:	601a      	str	r2, [r3, #0]
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	2180      	movs	r1, #128	; 0x80
 8003684:	0189      	lsls	r1, r1, #6
 8003686:	430a      	orrs	r2, r1
 8003688:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	225d      	movs	r2, #93	; 0x5d
 800368e:	2101      	movs	r1, #1
 8003690:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	225c      	movs	r2, #92	; 0x5c
 8003696:	2100      	movs	r1, #0
 8003698:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e017      	b.n	80036ce <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d101      	bne.n	80036a8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80036a4:	2300      	movs	r3, #0
 80036a6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	3b01      	subs	r3, #1
 80036ac:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	68ba      	ldr	r2, [r7, #8]
 80036b6:	4013      	ands	r3, r2
 80036b8:	68ba      	ldr	r2, [r7, #8]
 80036ba:	1ad3      	subs	r3, r2, r3
 80036bc:	425a      	negs	r2, r3
 80036be:	4153      	adcs	r3, r2
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	001a      	movs	r2, r3
 80036c4:	1dfb      	adds	r3, r7, #7
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d197      	bne.n	80035fc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80036cc:	2300      	movs	r3, #0
}
 80036ce:	0018      	movs	r0, r3
 80036d0:	46bd      	mov	sp, r7
 80036d2:	b008      	add	sp, #32
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	46c0      	nop			; (mov r8, r8)
 80036d8:	20000040 	.word	0x20000040
 80036dc:	ffffdfff 	.word	0xffffdfff

080036e0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b08a      	sub	sp, #40	; 0x28
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	60f8      	str	r0, [r7, #12]
 80036e8:	60b9      	str	r1, [r7, #8]
 80036ea:	607a      	str	r2, [r7, #4]
 80036ec:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80036ee:	2317      	movs	r3, #23
 80036f0:	18fb      	adds	r3, r7, r3
 80036f2:	2200      	movs	r2, #0
 80036f4:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80036f6:	f7fe f86b 	bl	80017d0 <HAL_GetTick>
 80036fa:	0002      	movs	r2, r0
 80036fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036fe:	1a9b      	subs	r3, r3, r2
 8003700:	683a      	ldr	r2, [r7, #0]
 8003702:	18d3      	adds	r3, r2, r3
 8003704:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003706:	f7fe f863 	bl	80017d0 <HAL_GetTick>
 800370a:	0003      	movs	r3, r0
 800370c:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	330c      	adds	r3, #12
 8003714:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003716:	4b41      	ldr	r3, [pc, #260]	; (800381c <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8003718:	681a      	ldr	r2, [r3, #0]
 800371a:	0013      	movs	r3, r2
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	189b      	adds	r3, r3, r2
 8003720:	00da      	lsls	r2, r3, #3
 8003722:	1ad3      	subs	r3, r2, r3
 8003724:	0d1b      	lsrs	r3, r3, #20
 8003726:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003728:	4353      	muls	r3, r2
 800372a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800372c:	e068      	b.n	8003800 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800372e:	68ba      	ldr	r2, [r7, #8]
 8003730:	23c0      	movs	r3, #192	; 0xc0
 8003732:	00db      	lsls	r3, r3, #3
 8003734:	429a      	cmp	r2, r3
 8003736:	d10a      	bne.n	800374e <SPI_WaitFifoStateUntilTimeout+0x6e>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d107      	bne.n	800374e <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800373e:	69fb      	ldr	r3, [r7, #28]
 8003740:	781b      	ldrb	r3, [r3, #0]
 8003742:	b2da      	uxtb	r2, r3
 8003744:	2117      	movs	r1, #23
 8003746:	187b      	adds	r3, r7, r1
 8003748:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800374a:	187b      	adds	r3, r7, r1
 800374c:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	3301      	adds	r3, #1
 8003752:	d055      	beq.n	8003800 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003754:	f7fe f83c 	bl	80017d0 <HAL_GetTick>
 8003758:	0002      	movs	r2, r0
 800375a:	6a3b      	ldr	r3, [r7, #32]
 800375c:	1ad3      	subs	r3, r2, r3
 800375e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003760:	429a      	cmp	r2, r3
 8003762:	d902      	bls.n	800376a <SPI_WaitFifoStateUntilTimeout+0x8a>
 8003764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003766:	2b00      	cmp	r3, #0
 8003768:	d142      	bne.n	80037f0 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	685a      	ldr	r2, [r3, #4]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	21e0      	movs	r1, #224	; 0xe0
 8003776:	438a      	bics	r2, r1
 8003778:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	685a      	ldr	r2, [r3, #4]
 800377e:	2382      	movs	r3, #130	; 0x82
 8003780:	005b      	lsls	r3, r3, #1
 8003782:	429a      	cmp	r2, r3
 8003784:	d113      	bne.n	80037ae <SPI_WaitFifoStateUntilTimeout+0xce>
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	689a      	ldr	r2, [r3, #8]
 800378a:	2380      	movs	r3, #128	; 0x80
 800378c:	021b      	lsls	r3, r3, #8
 800378e:	429a      	cmp	r2, r3
 8003790:	d005      	beq.n	800379e <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	689a      	ldr	r2, [r3, #8]
 8003796:	2380      	movs	r3, #128	; 0x80
 8003798:	00db      	lsls	r3, r3, #3
 800379a:	429a      	cmp	r2, r3
 800379c:	d107      	bne.n	80037ae <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	2140      	movs	r1, #64	; 0x40
 80037aa:	438a      	bics	r2, r1
 80037ac:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80037b2:	2380      	movs	r3, #128	; 0x80
 80037b4:	019b      	lsls	r3, r3, #6
 80037b6:	429a      	cmp	r2, r3
 80037b8:	d110      	bne.n	80037dc <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4916      	ldr	r1, [pc, #88]	; (8003820 <SPI_WaitFifoStateUntilTimeout+0x140>)
 80037c6:	400a      	ands	r2, r1
 80037c8:	601a      	str	r2, [r3, #0]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	2180      	movs	r1, #128	; 0x80
 80037d6:	0189      	lsls	r1, r1, #6
 80037d8:	430a      	orrs	r2, r1
 80037da:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	225d      	movs	r2, #93	; 0x5d
 80037e0:	2101      	movs	r1, #1
 80037e2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	225c      	movs	r2, #92	; 0x5c
 80037e8:	2100      	movs	r1, #0
 80037ea:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80037ec:	2303      	movs	r3, #3
 80037ee:	e010      	b.n	8003812 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80037f0:	69bb      	ldr	r3, [r7, #24]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d101      	bne.n	80037fa <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 80037f6:	2300      	movs	r3, #0
 80037f8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80037fa:	69bb      	ldr	r3, [r7, #24]
 80037fc:	3b01      	subs	r3, #1
 80037fe:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	68ba      	ldr	r2, [r7, #8]
 8003808:	4013      	ands	r3, r2
 800380a:	687a      	ldr	r2, [r7, #4]
 800380c:	429a      	cmp	r2, r3
 800380e:	d18e      	bne.n	800372e <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8003810:	2300      	movs	r3, #0
}
 8003812:	0018      	movs	r0, r3
 8003814:	46bd      	mov	sp, r7
 8003816:	b00a      	add	sp, #40	; 0x28
 8003818:	bd80      	pop	{r7, pc}
 800381a:	46c0      	nop			; (mov r8, r8)
 800381c:	20000040 	.word	0x20000040
 8003820:	ffffdfff 	.word	0xffffdfff

08003824 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b086      	sub	sp, #24
 8003828:	af02      	add	r7, sp, #8
 800382a:	60f8      	str	r0, [r7, #12]
 800382c:	60b9      	str	r1, [r7, #8]
 800382e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	685a      	ldr	r2, [r3, #4]
 8003834:	2382      	movs	r3, #130	; 0x82
 8003836:	005b      	lsls	r3, r3, #1
 8003838:	429a      	cmp	r2, r3
 800383a:	d113      	bne.n	8003864 <SPI_EndRxTransaction+0x40>
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	689a      	ldr	r2, [r3, #8]
 8003840:	2380      	movs	r3, #128	; 0x80
 8003842:	021b      	lsls	r3, r3, #8
 8003844:	429a      	cmp	r2, r3
 8003846:	d005      	beq.n	8003854 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	689a      	ldr	r2, [r3, #8]
 800384c:	2380      	movs	r3, #128	; 0x80
 800384e:	00db      	lsls	r3, r3, #3
 8003850:	429a      	cmp	r2, r3
 8003852:	d107      	bne.n	8003864 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	2140      	movs	r1, #64	; 0x40
 8003860:	438a      	bics	r2, r1
 8003862:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003864:	68ba      	ldr	r2, [r7, #8]
 8003866:	68f8      	ldr	r0, [r7, #12]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	9300      	str	r3, [sp, #0]
 800386c:	0013      	movs	r3, r2
 800386e:	2200      	movs	r2, #0
 8003870:	2180      	movs	r1, #128	; 0x80
 8003872:	f7ff fea7 	bl	80035c4 <SPI_WaitFlagStateUntilTimeout>
 8003876:	1e03      	subs	r3, r0, #0
 8003878:	d007      	beq.n	800388a <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800387e:	2220      	movs	r2, #32
 8003880:	431a      	orrs	r2, r3
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003886:	2303      	movs	r3, #3
 8003888:	e026      	b.n	80038d8 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	685a      	ldr	r2, [r3, #4]
 800388e:	2382      	movs	r3, #130	; 0x82
 8003890:	005b      	lsls	r3, r3, #1
 8003892:	429a      	cmp	r2, r3
 8003894:	d11f      	bne.n	80038d6 <SPI_EndRxTransaction+0xb2>
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	689a      	ldr	r2, [r3, #8]
 800389a:	2380      	movs	r3, #128	; 0x80
 800389c:	021b      	lsls	r3, r3, #8
 800389e:	429a      	cmp	r2, r3
 80038a0:	d005      	beq.n	80038ae <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	689a      	ldr	r2, [r3, #8]
 80038a6:	2380      	movs	r3, #128	; 0x80
 80038a8:	00db      	lsls	r3, r3, #3
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d113      	bne.n	80038d6 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80038ae:	68ba      	ldr	r2, [r7, #8]
 80038b0:	23c0      	movs	r3, #192	; 0xc0
 80038b2:	00d9      	lsls	r1, r3, #3
 80038b4:	68f8      	ldr	r0, [r7, #12]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	9300      	str	r3, [sp, #0]
 80038ba:	0013      	movs	r3, r2
 80038bc:	2200      	movs	r2, #0
 80038be:	f7ff ff0f 	bl	80036e0 <SPI_WaitFifoStateUntilTimeout>
 80038c2:	1e03      	subs	r3, r0, #0
 80038c4:	d007      	beq.n	80038d6 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038ca:	2220      	movs	r2, #32
 80038cc:	431a      	orrs	r2, r3
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80038d2:	2303      	movs	r3, #3
 80038d4:	e000      	b.n	80038d8 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 80038d6:	2300      	movs	r3, #0
}
 80038d8:	0018      	movs	r0, r3
 80038da:	46bd      	mov	sp, r7
 80038dc:	b004      	add	sp, #16
 80038de:	bd80      	pop	{r7, pc}

080038e0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b086      	sub	sp, #24
 80038e4:	af02      	add	r7, sp, #8
 80038e6:	60f8      	str	r0, [r7, #12]
 80038e8:	60b9      	str	r1, [r7, #8]
 80038ea:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80038ec:	68ba      	ldr	r2, [r7, #8]
 80038ee:	23c0      	movs	r3, #192	; 0xc0
 80038f0:	0159      	lsls	r1, r3, #5
 80038f2:	68f8      	ldr	r0, [r7, #12]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	9300      	str	r3, [sp, #0]
 80038f8:	0013      	movs	r3, r2
 80038fa:	2200      	movs	r2, #0
 80038fc:	f7ff fef0 	bl	80036e0 <SPI_WaitFifoStateUntilTimeout>
 8003900:	1e03      	subs	r3, r0, #0
 8003902:	d007      	beq.n	8003914 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003908:	2220      	movs	r2, #32
 800390a:	431a      	orrs	r2, r3
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003910:	2303      	movs	r3, #3
 8003912:	e027      	b.n	8003964 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003914:	68ba      	ldr	r2, [r7, #8]
 8003916:	68f8      	ldr	r0, [r7, #12]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	9300      	str	r3, [sp, #0]
 800391c:	0013      	movs	r3, r2
 800391e:	2200      	movs	r2, #0
 8003920:	2180      	movs	r1, #128	; 0x80
 8003922:	f7ff fe4f 	bl	80035c4 <SPI_WaitFlagStateUntilTimeout>
 8003926:	1e03      	subs	r3, r0, #0
 8003928:	d007      	beq.n	800393a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800392e:	2220      	movs	r2, #32
 8003930:	431a      	orrs	r2, r3
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	e014      	b.n	8003964 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800393a:	68ba      	ldr	r2, [r7, #8]
 800393c:	23c0      	movs	r3, #192	; 0xc0
 800393e:	00d9      	lsls	r1, r3, #3
 8003940:	68f8      	ldr	r0, [r7, #12]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	9300      	str	r3, [sp, #0]
 8003946:	0013      	movs	r3, r2
 8003948:	2200      	movs	r2, #0
 800394a:	f7ff fec9 	bl	80036e0 <SPI_WaitFifoStateUntilTimeout>
 800394e:	1e03      	subs	r3, r0, #0
 8003950:	d007      	beq.n	8003962 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003956:	2220      	movs	r2, #32
 8003958:	431a      	orrs	r2, r3
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800395e:	2303      	movs	r3, #3
 8003960:	e000      	b.n	8003964 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003962:	2300      	movs	r3, #0
}
 8003964:	0018      	movs	r0, r3
 8003966:	46bd      	mov	sp, r7
 8003968:	b004      	add	sp, #16
 800396a:	bd80      	pop	{r7, pc}

0800396c <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b086      	sub	sp, #24
 8003970:	af02      	add	r7, sp, #8
 8003972:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	2140      	movs	r1, #64	; 0x40
 8003980:	438a      	bics	r2, r1
 8003982:	601a      	str	r2, [r3, #0]

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8003984:	4b26      	ldr	r3, [pc, #152]	; (8003a20 <SPI_AbortRx_ISR+0xb4>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4926      	ldr	r1, [pc, #152]	; (8003a24 <SPI_AbortRx_ISR+0xb8>)
 800398a:	0018      	movs	r0, r3
 800398c:	f7fc fbbc 	bl	8000108 <__udivsi3>
 8003990:	0003      	movs	r3, r0
 8003992:	001a      	movs	r2, r3
 8003994:	2364      	movs	r3, #100	; 0x64
 8003996:	4353      	muls	r3, r2
 8003998:	60fb      	str	r3, [r7, #12]

  /* Disable RXNEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	685a      	ldr	r2, [r3, #4]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	2140      	movs	r1, #64	; 0x40
 80039a6:	438a      	bics	r2, r1
 80039a8:	605a      	str	r2, [r3, #4]

  /* Check RXNEIE is disabled */
  do
  {
    if (count == 0U)
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d106      	bne.n	80039be <SPI_AbortRx_ISR+0x52>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039b4:	2240      	movs	r2, #64	; 0x40
 80039b6:	431a      	orrs	r2, r3
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	661a      	str	r2, [r3, #96]	; 0x60
      break;
 80039bc:	e009      	b.n	80039d2 <SPI_AbortRx_ISR+0x66>
    }
    count--;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	3b01      	subs	r3, #1
 80039c2:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	2240      	movs	r2, #64	; 0x40
 80039cc:	4013      	ands	r3, r2
 80039ce:	2b40      	cmp	r3, #64	; 0x40
 80039d0:	d0eb      	beq.n	80039aa <SPI_AbortRx_ISR+0x3e>

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80039d2:	f7fd fefd 	bl	80017d0 <HAL_GetTick>
 80039d6:	0003      	movs	r3, r0
 80039d8:	6878      	ldr	r0, [r7, #4]
 80039da:	9300      	str	r3, [sp, #0]
 80039dc:	2364      	movs	r3, #100	; 0x64
 80039de:	2200      	movs	r2, #0
 80039e0:	2180      	movs	r1, #128	; 0x80
 80039e2:	f7ff fdef 	bl	80035c4 <SPI_WaitFlagStateUntilTimeout>
 80039e6:	1e03      	subs	r3, r0, #0
 80039e8:	d002      	beq.n	80039f0 <SPI_AbortRx_ISR+0x84>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2240      	movs	r2, #64	; 0x40
 80039ee:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80039f0:	f7fd feee 	bl	80017d0 <HAL_GetTick>
 80039f4:	0003      	movs	r3, r0
 80039f6:	22c0      	movs	r2, #192	; 0xc0
 80039f8:	00d1      	lsls	r1, r2, #3
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	9300      	str	r3, [sp, #0]
 80039fe:	2364      	movs	r3, #100	; 0x64
 8003a00:	2200      	movs	r2, #0
 8003a02:	f7ff fe6d 	bl	80036e0 <SPI_WaitFifoStateUntilTimeout>
 8003a06:	1e03      	subs	r3, r0, #0
 8003a08:	d002      	beq.n	8003a10 <SPI_AbortRx_ISR+0xa4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2240      	movs	r2, #64	; 0x40
 8003a0e:	661a      	str	r2, [r3, #96]	; 0x60
  }

  hspi->State = HAL_SPI_STATE_ABORT;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	225d      	movs	r2, #93	; 0x5d
 8003a14:	2107      	movs	r1, #7
 8003a16:	5499      	strb	r1, [r3, r2]
}
 8003a18:	46c0      	nop			; (mov r8, r8)
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	b004      	add	sp, #16
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	20000040 	.word	0x20000040
 8003a24:	00005dc0 	.word	0x00005dc0

08003a28 <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b086      	sub	sp, #24
 8003a2c:	af02      	add	r7, sp, #8
 8003a2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8003a30:	4b4a      	ldr	r3, [pc, #296]	; (8003b5c <SPI_AbortTx_ISR+0x134>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	494a      	ldr	r1, [pc, #296]	; (8003b60 <SPI_AbortTx_ISR+0x138>)
 8003a36:	0018      	movs	r0, r3
 8003a38:	f7fc fb66 	bl	8000108 <__udivsi3>
 8003a3c:	0003      	movs	r3, r0
 8003a3e:	001a      	movs	r2, r3
 8003a40:	2364      	movs	r3, #100	; 0x64
 8003a42:	4353      	muls	r3, r2
 8003a44:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	685a      	ldr	r2, [r3, #4]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	2180      	movs	r1, #128	; 0x80
 8003a52:	438a      	bics	r2, r1
 8003a54:	605a      	str	r2, [r3, #4]

  /* Check TXEIE is disabled */
  do
  {
    if (count == 0U)
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d106      	bne.n	8003a6a <SPI_AbortTx_ISR+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a60:	2240      	movs	r2, #64	; 0x40
 8003a62:	431a      	orrs	r2, r3
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	661a      	str	r2, [r3, #96]	; 0x60
      break;
 8003a68:	e009      	b.n	8003a7e <SPI_AbortTx_ISR+0x56>
    }
    count--;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	3b01      	subs	r3, #1
 8003a6e:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE));
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	2280      	movs	r2, #128	; 0x80
 8003a78:	4013      	ands	r3, r2
 8003a7a:	2b80      	cmp	r3, #128	; 0x80
 8003a7c:	d0eb      	beq.n	8003a56 <SPI_AbortTx_ISR+0x2e>

  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8003a7e:	f7fd fea7 	bl	80017d0 <HAL_GetTick>
 8003a82:	0002      	movs	r2, r0
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2164      	movs	r1, #100	; 0x64
 8003a88:	0018      	movs	r0, r3
 8003a8a:	f7ff ff29 	bl	80038e0 <SPI_EndRxTxTransaction>
 8003a8e:	1e03      	subs	r3, r0, #0
 8003a90:	d002      	beq.n	8003a98 <SPI_AbortTx_ISR+0x70>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2240      	movs	r2, #64	; 0x40
 8003a96:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	2140      	movs	r1, #64	; 0x40
 8003aa4:	438a      	bics	r2, r1
 8003aa6:	601a      	str	r2, [r3, #0]

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8003aa8:	f7fd fe92 	bl	80017d0 <HAL_GetTick>
 8003aac:	0003      	movs	r3, r0
 8003aae:	22c0      	movs	r2, #192	; 0xc0
 8003ab0:	00d1      	lsls	r1, r2, #3
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	9300      	str	r3, [sp, #0]
 8003ab6:	2364      	movs	r3, #100	; 0x64
 8003ab8:	2200      	movs	r2, #0
 8003aba:	f7ff fe11 	bl	80036e0 <SPI_WaitFifoStateUntilTimeout>
 8003abe:	1e03      	subs	r3, r0, #0
 8003ac0:	d002      	beq.n	8003ac8 <SPI_AbortTx_ISR+0xa0>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2240      	movs	r2, #64	; 0x40
 8003ac6:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Check case of Full-Duplex Mode and disable directly RXNEIE interrupt */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	2240      	movs	r2, #64	; 0x40
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	2b40      	cmp	r3, #64	; 0x40
 8003ad4:	d13a      	bne.n	8003b4c <SPI_AbortTx_ISR+0x124>
  {
    /* Disable RXNEIE interrupt */
    CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	685a      	ldr	r2, [r3, #4]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	2140      	movs	r1, #64	; 0x40
 8003ae2:	438a      	bics	r2, r1
 8003ae4:	605a      	str	r2, [r3, #4]

    /* Check RXNEIE is disabled */
    do
    {
      if (count == 0U)
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d106      	bne.n	8003afa <SPI_AbortTx_ISR+0xd2>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003af0:	2240      	movs	r2, #64	; 0x40
 8003af2:	431a      	orrs	r2, r3
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8003af8:	e009      	b.n	8003b0e <SPI_AbortTx_ISR+0xe6>
      }
      count--;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	3b01      	subs	r3, #1
 8003afe:	60fb      	str	r3, [r7, #12]
    } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	2240      	movs	r2, #64	; 0x40
 8003b08:	4013      	ands	r3, r2
 8003b0a:	2b40      	cmp	r3, #64	; 0x40
 8003b0c:	d0eb      	beq.n	8003ae6 <SPI_AbortTx_ISR+0xbe>

    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8003b0e:	f7fd fe5f 	bl	80017d0 <HAL_GetTick>
 8003b12:	0003      	movs	r3, r0
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	9300      	str	r3, [sp, #0]
 8003b18:	2364      	movs	r3, #100	; 0x64
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	2180      	movs	r1, #128	; 0x80
 8003b1e:	f7ff fd51 	bl	80035c4 <SPI_WaitFlagStateUntilTimeout>
 8003b22:	1e03      	subs	r3, r0, #0
 8003b24:	d002      	beq.n	8003b2c <SPI_AbortTx_ISR+0x104>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2240      	movs	r2, #64	; 0x40
 8003b2a:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8003b2c:	f7fd fe50 	bl	80017d0 <HAL_GetTick>
 8003b30:	0003      	movs	r3, r0
 8003b32:	22c0      	movs	r2, #192	; 0xc0
 8003b34:	00d1      	lsls	r1, r2, #3
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	9300      	str	r3, [sp, #0]
 8003b3a:	2364      	movs	r3, #100	; 0x64
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	f7ff fdcf 	bl	80036e0 <SPI_WaitFifoStateUntilTimeout>
 8003b42:	1e03      	subs	r3, r0, #0
 8003b44:	d002      	beq.n	8003b4c <SPI_AbortTx_ISR+0x124>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2240      	movs	r2, #64	; 0x40
 8003b4a:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }
  hspi->State = HAL_SPI_STATE_ABORT;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	225d      	movs	r2, #93	; 0x5d
 8003b50:	2107      	movs	r1, #7
 8003b52:	5499      	strb	r1, [r3, r2]
}
 8003b54:	46c0      	nop			; (mov r8, r8)
 8003b56:	46bd      	mov	sp, r7
 8003b58:	b004      	add	sp, #16
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	20000040 	.word	0x20000040
 8003b60:	00005dc0 	.word	0x00005dc0

08003b64 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b082      	sub	sp, #8
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d101      	bne.n	8003b76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e044      	b.n	8003c00 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d107      	bne.n	8003b8e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2278      	movs	r2, #120	; 0x78
 8003b82:	2100      	movs	r1, #0
 8003b84:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	0018      	movs	r0, r3
 8003b8a:	f7fd fbb3 	bl	80012f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2224      	movs	r2, #36	; 0x24
 8003b92:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	2101      	movs	r1, #1
 8003ba0:	438a      	bics	r2, r1
 8003ba2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	0018      	movs	r0, r3
 8003ba8:	f000 fcaa 	bl	8004500 <UART_SetConfig>
 8003bac:	0003      	movs	r3, r0
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d101      	bne.n	8003bb6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e024      	b.n	8003c00 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d003      	beq.n	8003bc6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	0018      	movs	r0, r3
 8003bc2:	f000 fddd 	bl	8004780 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	685a      	ldr	r2, [r3, #4]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	490d      	ldr	r1, [pc, #52]	; (8003c08 <HAL_UART_Init+0xa4>)
 8003bd2:	400a      	ands	r2, r1
 8003bd4:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	689a      	ldr	r2, [r3, #8]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	2108      	movs	r1, #8
 8003be2:	438a      	bics	r2, r1
 8003be4:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	2101      	movs	r1, #1
 8003bf2:	430a      	orrs	r2, r1
 8003bf4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	0018      	movs	r0, r3
 8003bfa:	f000 fe75 	bl	80048e8 <UART_CheckIdleState>
 8003bfe:	0003      	movs	r3, r0
}
 8003c00:	0018      	movs	r0, r3
 8003c02:	46bd      	mov	sp, r7
 8003c04:	b002      	add	sp, #8
 8003c06:	bd80      	pop	{r7, pc}
 8003c08:	fffff7ff 	.word	0xfffff7ff

08003c0c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b088      	sub	sp, #32
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	60f8      	str	r0, [r7, #12]
 8003c14:	60b9      	str	r1, [r7, #8]
 8003c16:	1dbb      	adds	r3, r7, #6
 8003c18:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c1e:	2b20      	cmp	r3, #32
 8003c20:	d000      	beq.n	8003c24 <HAL_UART_Transmit_DMA+0x18>
 8003c22:	e077      	b.n	8003d14 <HAL_UART_Transmit_DMA+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d003      	beq.n	8003c32 <HAL_UART_Transmit_DMA+0x26>
 8003c2a:	1dbb      	adds	r3, r7, #6
 8003c2c:	881b      	ldrh	r3, [r3, #0]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d101      	bne.n	8003c36 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e06f      	b.n	8003d16 <HAL_UART_Transmit_DMA+0x10a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	689a      	ldr	r2, [r3, #8]
 8003c3a:	2380      	movs	r3, #128	; 0x80
 8003c3c:	015b      	lsls	r3, r3, #5
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	d109      	bne.n	8003c56 <HAL_UART_Transmit_DMA+0x4a>
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	691b      	ldr	r3, [r3, #16]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d105      	bne.n	8003c56 <HAL_UART_Transmit_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	4013      	ands	r3, r2
 8003c50:	d001      	beq.n	8003c56 <HAL_UART_Transmit_DMA+0x4a>
      {
        return  HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e05f      	b.n	8003d16 <HAL_UART_Transmit_DMA+0x10a>
      }
    }

    huart->pTxBuffPtr  = pData;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	68ba      	ldr	r2, [r7, #8]
 8003c5a:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	1dba      	adds	r2, r7, #6
 8003c60:	2150      	movs	r1, #80	; 0x50
 8003c62:	8812      	ldrh	r2, [r2, #0]
 8003c64:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	1dba      	adds	r2, r7, #6
 8003c6a:	2152      	movs	r1, #82	; 0x52
 8003c6c:	8812      	ldrh	r2, [r2, #0]
 8003c6e:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2284      	movs	r2, #132	; 0x84
 8003c74:	2100      	movs	r1, #0
 8003c76:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2221      	movs	r2, #33	; 0x21
 8003c7c:	67da      	str	r2, [r3, #124]	; 0x7c

    if (huart->hdmatx != NULL)
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d027      	beq.n	8003cd6 <HAL_UART_Transmit_DMA+0xca>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c8a:	4a25      	ldr	r2, [pc, #148]	; (8003d20 <HAL_UART_Transmit_DMA+0x114>)
 8003c8c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c92:	4a24      	ldr	r2, [pc, #144]	; (8003d24 <HAL_UART_Transmit_DMA+0x118>)
 8003c94:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c9a:	4a23      	ldr	r2, [pc, #140]	; (8003d28 <HAL_UART_Transmit_DMA+0x11c>)
 8003c9c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cae:	0019      	movs	r1, r3
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	3328      	adds	r3, #40	; 0x28
 8003cb6:	001a      	movs	r2, r3
 8003cb8:	1dbb      	adds	r3, r7, #6
 8003cba:	881b      	ldrh	r3, [r3, #0]
 8003cbc:	f7fd feb8 	bl	8001a30 <HAL_DMA_Start_IT>
 8003cc0:	1e03      	subs	r3, r0, #0
 8003cc2:	d008      	beq.n	8003cd6 <HAL_UART_Transmit_DMA+0xca>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2284      	movs	r2, #132	; 0x84
 8003cc8:	2110      	movs	r1, #16
 8003cca:	5099      	str	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2220      	movs	r2, #32
 8003cd0:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_ERROR;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e01f      	b.n	8003d16 <HAL_UART_Transmit_DMA+0x10a>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	2240      	movs	r2, #64	; 0x40
 8003cdc:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cde:	f3ef 8310 	mrs	r3, PRIMASK
 8003ce2:	613b      	str	r3, [r7, #16]
  return(result);
 8003ce4:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003ce6:	61fb      	str	r3, [r7, #28]
 8003ce8:	2301      	movs	r3, #1
 8003cea:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	f383 8810 	msr	PRIMASK, r3
}
 8003cf2:	46c0      	nop			; (mov r8, r8)
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	689a      	ldr	r2, [r3, #8]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	2180      	movs	r1, #128	; 0x80
 8003d00:	430a      	orrs	r2, r1
 8003d02:	609a      	str	r2, [r3, #8]
 8003d04:	69fb      	ldr	r3, [r7, #28]
 8003d06:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d08:	69bb      	ldr	r3, [r7, #24]
 8003d0a:	f383 8810 	msr	PRIMASK, r3
}
 8003d0e:	46c0      	nop			; (mov r8, r8)

    return HAL_OK;
 8003d10:	2300      	movs	r3, #0
 8003d12:	e000      	b.n	8003d16 <HAL_UART_Transmit_DMA+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003d14:	2302      	movs	r3, #2
  }
}
 8003d16:	0018      	movs	r0, r3
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	b008      	add	sp, #32
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	46c0      	nop			; (mov r8, r8)
 8003d20:	08004d5d 	.word	0x08004d5d
 8003d24:	08004df1 	.word	0x08004df1
 8003d28:	08004f7f 	.word	0x08004f7f

08003d2c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b088      	sub	sp, #32
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	60f8      	str	r0, [r7, #12]
 8003d34:	60b9      	str	r1, [r7, #8]
 8003d36:	1dbb      	adds	r3, r7, #6
 8003d38:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2280      	movs	r2, #128	; 0x80
 8003d3e:	589b      	ldr	r3, [r3, r2]
 8003d40:	2b20      	cmp	r3, #32
 8003d42:	d145      	bne.n	8003dd0 <HAL_UART_Receive_DMA+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d003      	beq.n	8003d52 <HAL_UART_Receive_DMA+0x26>
 8003d4a:	1dbb      	adds	r3, r7, #6
 8003d4c:	881b      	ldrh	r3, [r3, #0]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d101      	bne.n	8003d56 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e03d      	b.n	8003dd2 <HAL_UART_Receive_DMA+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	689a      	ldr	r2, [r3, #8]
 8003d5a:	2380      	movs	r3, #128	; 0x80
 8003d5c:	015b      	lsls	r3, r3, #5
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	d109      	bne.n	8003d76 <HAL_UART_Receive_DMA+0x4a>
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	691b      	ldr	r3, [r3, #16]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d105      	bne.n	8003d76 <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	4013      	ands	r3, r2
 8003d70:	d001      	beq.n	8003d76 <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e02d      	b.n	8003dd2 <HAL_UART_Receive_DMA+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	685a      	ldr	r2, [r3, #4]
 8003d82:	2380      	movs	r3, #128	; 0x80
 8003d84:	041b      	lsls	r3, r3, #16
 8003d86:	4013      	ands	r3, r2
 8003d88:	d019      	beq.n	8003dbe <HAL_UART_Receive_DMA+0x92>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d8a:	f3ef 8310 	mrs	r3, PRIMASK
 8003d8e:	613b      	str	r3, [r7, #16]
  return(result);
 8003d90:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003d92:	61fb      	str	r3, [r7, #28]
 8003d94:	2301      	movs	r3, #1
 8003d96:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	f383 8810 	msr	PRIMASK, r3
}
 8003d9e:	46c0      	nop			; (mov r8, r8)
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	2180      	movs	r1, #128	; 0x80
 8003dac:	04c9      	lsls	r1, r1, #19
 8003dae:	430a      	orrs	r2, r1
 8003db0:	601a      	str	r2, [r3, #0]
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003db6:	69bb      	ldr	r3, [r7, #24]
 8003db8:	f383 8810 	msr	PRIMASK, r3
}
 8003dbc:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003dbe:	1dbb      	adds	r3, r7, #6
 8003dc0:	881a      	ldrh	r2, [r3, #0]
 8003dc2:	68b9      	ldr	r1, [r7, #8]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	0018      	movs	r0, r3
 8003dc8:	f000 fea0 	bl	8004b0c <UART_Start_Receive_DMA>
 8003dcc:	0003      	movs	r3, r0
 8003dce:	e000      	b.n	8003dd2 <HAL_UART_Receive_DMA+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8003dd0:	2302      	movs	r3, #2
  }
}
 8003dd2:	0018      	movs	r0, r3
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	b008      	add	sp, #32
 8003dd8:	bd80      	pop	{r7, pc}
	...

08003ddc <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b092      	sub	sp, #72	; 0x48
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003de4:	f3ef 8310 	mrs	r3, PRIMASK
 8003de8:	623b      	str	r3, [r7, #32]
  return(result);
 8003dea:	6a3b      	ldr	r3, [r7, #32]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003dec:	647b      	str	r3, [r7, #68]	; 0x44
 8003dee:	2301      	movs	r3, #1
 8003df0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df4:	f383 8810 	msr	PRIMASK, r3
}
 8003df8:	46c0      	nop			; (mov r8, r8)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	494b      	ldr	r1, [pc, #300]	; (8003f34 <HAL_UART_AbortReceive+0x158>)
 8003e06:	400a      	ands	r2, r1
 8003e08:	601a      	str	r2, [r3, #0]
 8003e0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e0c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e10:	f383 8810 	msr	PRIMASK, r3
}
 8003e14:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e16:	f3ef 8310 	mrs	r3, PRIMASK
 8003e1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8003e1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e1e:	643b      	str	r3, [r7, #64]	; 0x40
 8003e20:	2301      	movs	r3, #1
 8003e22:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e26:	f383 8810 	msr	PRIMASK, r3
}
 8003e2a:	46c0      	nop			; (mov r8, r8)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	689a      	ldr	r2, [r3, #8]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	2101      	movs	r1, #1
 8003e38:	438a      	bics	r2, r1
 8003e3a:	609a      	str	r2, [r3, #8]
 8003e3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e3e:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e42:	f383 8810 	msr	PRIMASK, r3
}
 8003e46:	46c0      	nop			; (mov r8, r8)

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e4c:	2b01      	cmp	r3, #1
 8003e4e:	d118      	bne.n	8003e82 <HAL_UART_AbortReceive+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e50:	f3ef 8310 	mrs	r3, PRIMASK
 8003e54:	617b      	str	r3, [r7, #20]
  return(result);
 8003e56:	697b      	ldr	r3, [r7, #20]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8003e58:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e5e:	69bb      	ldr	r3, [r7, #24]
 8003e60:	f383 8810 	msr	PRIMASK, r3
}
 8003e64:	46c0      	nop			; (mov r8, r8)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	2110      	movs	r1, #16
 8003e72:	438a      	bics	r2, r1
 8003e74:	601a      	str	r2, [r3, #0]
 8003e76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e78:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e7a:	69fb      	ldr	r3, [r7, #28]
 8003e7c:	f383 8810 	msr	PRIMASK, r3
}
 8003e80:	46c0      	nop			; (mov r8, r8)
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	2240      	movs	r2, #64	; 0x40
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	2b40      	cmp	r3, #64	; 0x40
 8003e8e:	d135      	bne.n	8003efc <HAL_UART_AbortReceive+0x120>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e90:	f3ef 8310 	mrs	r3, PRIMASK
 8003e94:	60bb      	str	r3, [r7, #8]
  return(result);
 8003e96:	68bb      	ldr	r3, [r7, #8]
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e98:	63bb      	str	r3, [r7, #56]	; 0x38
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	f383 8810 	msr	PRIMASK, r3
}
 8003ea4:	46c0      	nop			; (mov r8, r8)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	689a      	ldr	r2, [r3, #8]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	2140      	movs	r1, #64	; 0x40
 8003eb2:	438a      	bics	r2, r1
 8003eb4:	609a      	str	r2, [r3, #8]
 8003eb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003eb8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	f383 8810 	msr	PRIMASK, r3
}
 8003ec0:	46c0      	nop			; (mov r8, r8)

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d018      	beq.n	8003efc <HAL_UART_AbortReceive+0x120>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ece:	2200      	movs	r2, #0
 8003ed0:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ed6:	0018      	movs	r0, r3
 8003ed8:	f7fd fe10 	bl	8001afc <HAL_DMA_Abort>
 8003edc:	1e03      	subs	r3, r0, #0
 8003ede:	d00d      	beq.n	8003efc <HAL_UART_AbortReceive+0x120>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ee4:	0018      	movs	r0, r3
 8003ee6:	f7fd ff28 	bl	8001d3a <HAL_DMA_GetError>
 8003eea:	0003      	movs	r3, r0
 8003eec:	2b20      	cmp	r3, #32
 8003eee:	d105      	bne.n	8003efc <HAL_UART_AbortReceive+0x120>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2284      	movs	r2, #132	; 0x84
 8003ef4:	2110      	movs	r1, #16
 8003ef6:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003ef8:	2303      	movs	r3, #3
 8003efa:	e017      	b.n	8003f2c <HAL_UART_AbortReceive+0x150>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	225a      	movs	r2, #90	; 0x5a
 8003f00:	2100      	movs	r1, #0
 8003f02:	5299      	strh	r1, [r3, r2]

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	220f      	movs	r2, #15
 8003f0a:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	699a      	ldr	r2, [r3, #24]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	2108      	movs	r1, #8
 8003f18:	430a      	orrs	r2, r1
 8003f1a:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2280      	movs	r2, #128	; 0x80
 8003f20:	2120      	movs	r1, #32
 8003f22:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2200      	movs	r2, #0
 8003f28:	661a      	str	r2, [r3, #96]	; 0x60

  return HAL_OK;
 8003f2a:	2300      	movs	r3, #0
}
 8003f2c:	0018      	movs	r0, r3
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	b012      	add	sp, #72	; 0x48
 8003f32:	bd80      	pop	{r7, pc}
 8003f34:	fffffedf 	.word	0xfffffedf

08003f38 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003f38:	b590      	push	{r4, r7, lr}
 8003f3a:	b0ab      	sub	sp, #172	; 0xac
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	69db      	ldr	r3, [r3, #28]
 8003f46:	22a4      	movs	r2, #164	; 0xa4
 8003f48:	18b9      	adds	r1, r7, r2
 8003f4a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	20a0      	movs	r0, #160	; 0xa0
 8003f54:	1839      	adds	r1, r7, r0
 8003f56:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	219c      	movs	r1, #156	; 0x9c
 8003f60:	1879      	adds	r1, r7, r1
 8003f62:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003f64:	0011      	movs	r1, r2
 8003f66:	18bb      	adds	r3, r7, r2
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a99      	ldr	r2, [pc, #612]	; (80041d0 <HAL_UART_IRQHandler+0x298>)
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	2298      	movs	r2, #152	; 0x98
 8003f70:	18bc      	adds	r4, r7, r2
 8003f72:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8003f74:	18bb      	adds	r3, r7, r2
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d114      	bne.n	8003fa6 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003f7c:	187b      	adds	r3, r7, r1
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	2220      	movs	r2, #32
 8003f82:	4013      	ands	r3, r2
 8003f84:	d00f      	beq.n	8003fa6 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003f86:	183b      	adds	r3, r7, r0
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	2220      	movs	r2, #32
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	d00a      	beq.n	8003fa6 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d100      	bne.n	8003f9a <HAL_UART_IRQHandler+0x62>
 8003f98:	e286      	b.n	80044a8 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f9e:	687a      	ldr	r2, [r7, #4]
 8003fa0:	0010      	movs	r0, r2
 8003fa2:	4798      	blx	r3
      }
      return;
 8003fa4:	e280      	b.n	80044a8 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003fa6:	2398      	movs	r3, #152	; 0x98
 8003fa8:	18fb      	adds	r3, r7, r3
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d100      	bne.n	8003fb2 <HAL_UART_IRQHandler+0x7a>
 8003fb0:	e114      	b.n	80041dc <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003fb2:	239c      	movs	r3, #156	; 0x9c
 8003fb4:	18fb      	adds	r3, r7, r3
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	2201      	movs	r2, #1
 8003fba:	4013      	ands	r3, r2
 8003fbc:	d106      	bne.n	8003fcc <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003fbe:	23a0      	movs	r3, #160	; 0xa0
 8003fc0:	18fb      	adds	r3, r7, r3
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a83      	ldr	r2, [pc, #524]	; (80041d4 <HAL_UART_IRQHandler+0x29c>)
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	d100      	bne.n	8003fcc <HAL_UART_IRQHandler+0x94>
 8003fca:	e107      	b.n	80041dc <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003fcc:	23a4      	movs	r3, #164	; 0xa4
 8003fce:	18fb      	adds	r3, r7, r3
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	d012      	beq.n	8003ffe <HAL_UART_IRQHandler+0xc6>
 8003fd8:	23a0      	movs	r3, #160	; 0xa0
 8003fda:	18fb      	adds	r3, r7, r3
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	2380      	movs	r3, #128	; 0x80
 8003fe0:	005b      	lsls	r3, r3, #1
 8003fe2:	4013      	ands	r3, r2
 8003fe4:	d00b      	beq.n	8003ffe <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	2201      	movs	r2, #1
 8003fec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2284      	movs	r2, #132	; 0x84
 8003ff2:	589b      	ldr	r3, [r3, r2]
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	431a      	orrs	r2, r3
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2184      	movs	r1, #132	; 0x84
 8003ffc:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003ffe:	23a4      	movs	r3, #164	; 0xa4
 8004000:	18fb      	adds	r3, r7, r3
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	2202      	movs	r2, #2
 8004006:	4013      	ands	r3, r2
 8004008:	d011      	beq.n	800402e <HAL_UART_IRQHandler+0xf6>
 800400a:	239c      	movs	r3, #156	; 0x9c
 800400c:	18fb      	adds	r3, r7, r3
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	2201      	movs	r2, #1
 8004012:	4013      	ands	r3, r2
 8004014:	d00b      	beq.n	800402e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	2202      	movs	r2, #2
 800401c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2284      	movs	r2, #132	; 0x84
 8004022:	589b      	ldr	r3, [r3, r2]
 8004024:	2204      	movs	r2, #4
 8004026:	431a      	orrs	r2, r3
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2184      	movs	r1, #132	; 0x84
 800402c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800402e:	23a4      	movs	r3, #164	; 0xa4
 8004030:	18fb      	adds	r3, r7, r3
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	2204      	movs	r2, #4
 8004036:	4013      	ands	r3, r2
 8004038:	d011      	beq.n	800405e <HAL_UART_IRQHandler+0x126>
 800403a:	239c      	movs	r3, #156	; 0x9c
 800403c:	18fb      	adds	r3, r7, r3
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	2201      	movs	r2, #1
 8004042:	4013      	ands	r3, r2
 8004044:	d00b      	beq.n	800405e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	2204      	movs	r2, #4
 800404c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2284      	movs	r2, #132	; 0x84
 8004052:	589b      	ldr	r3, [r3, r2]
 8004054:	2202      	movs	r2, #2
 8004056:	431a      	orrs	r2, r3
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2184      	movs	r1, #132	; 0x84
 800405c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800405e:	23a4      	movs	r3, #164	; 0xa4
 8004060:	18fb      	adds	r3, r7, r3
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	2208      	movs	r2, #8
 8004066:	4013      	ands	r3, r2
 8004068:	d017      	beq.n	800409a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800406a:	23a0      	movs	r3, #160	; 0xa0
 800406c:	18fb      	adds	r3, r7, r3
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	2220      	movs	r2, #32
 8004072:	4013      	ands	r3, r2
 8004074:	d105      	bne.n	8004082 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004076:	239c      	movs	r3, #156	; 0x9c
 8004078:	18fb      	adds	r3, r7, r3
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	2201      	movs	r2, #1
 800407e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004080:	d00b      	beq.n	800409a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	2208      	movs	r2, #8
 8004088:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2284      	movs	r2, #132	; 0x84
 800408e:	589b      	ldr	r3, [r3, r2]
 8004090:	2208      	movs	r2, #8
 8004092:	431a      	orrs	r2, r3
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2184      	movs	r1, #132	; 0x84
 8004098:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800409a:	23a4      	movs	r3, #164	; 0xa4
 800409c:	18fb      	adds	r3, r7, r3
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	2380      	movs	r3, #128	; 0x80
 80040a2:	011b      	lsls	r3, r3, #4
 80040a4:	4013      	ands	r3, r2
 80040a6:	d013      	beq.n	80040d0 <HAL_UART_IRQHandler+0x198>
 80040a8:	23a0      	movs	r3, #160	; 0xa0
 80040aa:	18fb      	adds	r3, r7, r3
 80040ac:	681a      	ldr	r2, [r3, #0]
 80040ae:	2380      	movs	r3, #128	; 0x80
 80040b0:	04db      	lsls	r3, r3, #19
 80040b2:	4013      	ands	r3, r2
 80040b4:	d00c      	beq.n	80040d0 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	2280      	movs	r2, #128	; 0x80
 80040bc:	0112      	lsls	r2, r2, #4
 80040be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2284      	movs	r2, #132	; 0x84
 80040c4:	589b      	ldr	r3, [r3, r2]
 80040c6:	2220      	movs	r2, #32
 80040c8:	431a      	orrs	r2, r3
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2184      	movs	r1, #132	; 0x84
 80040ce:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2284      	movs	r2, #132	; 0x84
 80040d4:	589b      	ldr	r3, [r3, r2]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d100      	bne.n	80040dc <HAL_UART_IRQHandler+0x1a4>
 80040da:	e1e7      	b.n	80044ac <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80040dc:	23a4      	movs	r3, #164	; 0xa4
 80040de:	18fb      	adds	r3, r7, r3
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	2220      	movs	r2, #32
 80040e4:	4013      	ands	r3, r2
 80040e6:	d00e      	beq.n	8004106 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80040e8:	23a0      	movs	r3, #160	; 0xa0
 80040ea:	18fb      	adds	r3, r7, r3
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	2220      	movs	r2, #32
 80040f0:	4013      	ands	r3, r2
 80040f2:	d008      	beq.n	8004106 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d004      	beq.n	8004106 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004100:	687a      	ldr	r2, [r7, #4]
 8004102:	0010      	movs	r0, r2
 8004104:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2284      	movs	r2, #132	; 0x84
 800410a:	589b      	ldr	r3, [r3, r2]
 800410c:	2194      	movs	r1, #148	; 0x94
 800410e:	187a      	adds	r2, r7, r1
 8004110:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	2240      	movs	r2, #64	; 0x40
 800411a:	4013      	ands	r3, r2
 800411c:	2b40      	cmp	r3, #64	; 0x40
 800411e:	d004      	beq.n	800412a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004120:	187b      	adds	r3, r7, r1
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	2228      	movs	r2, #40	; 0x28
 8004126:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004128:	d047      	beq.n	80041ba <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	0018      	movs	r0, r3
 800412e:	f000 fdb1 	bl	8004c94 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	2240      	movs	r2, #64	; 0x40
 800413a:	4013      	ands	r3, r2
 800413c:	2b40      	cmp	r3, #64	; 0x40
 800413e:	d137      	bne.n	80041b0 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004140:	f3ef 8310 	mrs	r3, PRIMASK
 8004144:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8004146:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004148:	2090      	movs	r0, #144	; 0x90
 800414a:	183a      	adds	r2, r7, r0
 800414c:	6013      	str	r3, [r2, #0]
 800414e:	2301      	movs	r3, #1
 8004150:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004152:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004154:	f383 8810 	msr	PRIMASK, r3
}
 8004158:	46c0      	nop			; (mov r8, r8)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	689a      	ldr	r2, [r3, #8]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	2140      	movs	r1, #64	; 0x40
 8004166:	438a      	bics	r2, r1
 8004168:	609a      	str	r2, [r3, #8]
 800416a:	183b      	adds	r3, r7, r0
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004170:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004172:	f383 8810 	msr	PRIMASK, r3
}
 8004176:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800417c:	2b00      	cmp	r3, #0
 800417e:	d012      	beq.n	80041a6 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004184:	4a14      	ldr	r2, [pc, #80]	; (80041d8 <HAL_UART_IRQHandler+0x2a0>)
 8004186:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800418c:	0018      	movs	r0, r3
 800418e:	f7fd fced 	bl	8001b6c <HAL_DMA_Abort_IT>
 8004192:	1e03      	subs	r3, r0, #0
 8004194:	d01a      	beq.n	80041cc <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800419a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041a0:	0018      	movs	r0, r3
 80041a2:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041a4:	e012      	b.n	80041cc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	0018      	movs	r0, r3
 80041aa:	f7fc f995 	bl	80004d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041ae:	e00d      	b.n	80041cc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	0018      	movs	r0, r3
 80041b4:	f7fc f990 	bl	80004d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041b8:	e008      	b.n	80041cc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	0018      	movs	r0, r3
 80041be:	f7fc f98b 	bl	80004d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2284      	movs	r2, #132	; 0x84
 80041c6:	2100      	movs	r1, #0
 80041c8:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80041ca:	e16f      	b.n	80044ac <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041cc:	46c0      	nop			; (mov r8, r8)
    return;
 80041ce:	e16d      	b.n	80044ac <HAL_UART_IRQHandler+0x574>
 80041d0:	0000080f 	.word	0x0000080f
 80041d4:	04000120 	.word	0x04000120
 80041d8:	08005003 	.word	0x08005003

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d000      	beq.n	80041e6 <HAL_UART_IRQHandler+0x2ae>
 80041e4:	e139      	b.n	800445a <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80041e6:	23a4      	movs	r3, #164	; 0xa4
 80041e8:	18fb      	adds	r3, r7, r3
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	2210      	movs	r2, #16
 80041ee:	4013      	ands	r3, r2
 80041f0:	d100      	bne.n	80041f4 <HAL_UART_IRQHandler+0x2bc>
 80041f2:	e132      	b.n	800445a <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80041f4:	23a0      	movs	r3, #160	; 0xa0
 80041f6:	18fb      	adds	r3, r7, r3
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	2210      	movs	r2, #16
 80041fc:	4013      	ands	r3, r2
 80041fe:	d100      	bne.n	8004202 <HAL_UART_IRQHandler+0x2ca>
 8004200:	e12b      	b.n	800445a <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	2210      	movs	r2, #16
 8004208:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	2240      	movs	r2, #64	; 0x40
 8004212:	4013      	ands	r3, r2
 8004214:	2b40      	cmp	r3, #64	; 0x40
 8004216:	d000      	beq.n	800421a <HAL_UART_IRQHandler+0x2e2>
 8004218:	e09f      	b.n	800435a <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	685a      	ldr	r2, [r3, #4]
 8004222:	217e      	movs	r1, #126	; 0x7e
 8004224:	187b      	adds	r3, r7, r1
 8004226:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8004228:	187b      	adds	r3, r7, r1
 800422a:	881b      	ldrh	r3, [r3, #0]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d100      	bne.n	8004232 <HAL_UART_IRQHandler+0x2fa>
 8004230:	e13e      	b.n	80044b0 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2258      	movs	r2, #88	; 0x58
 8004236:	5a9b      	ldrh	r3, [r3, r2]
 8004238:	187a      	adds	r2, r7, r1
 800423a:	8812      	ldrh	r2, [r2, #0]
 800423c:	429a      	cmp	r2, r3
 800423e:	d300      	bcc.n	8004242 <HAL_UART_IRQHandler+0x30a>
 8004240:	e136      	b.n	80044b0 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	187a      	adds	r2, r7, r1
 8004246:	215a      	movs	r1, #90	; 0x5a
 8004248:	8812      	ldrh	r2, [r2, #0]
 800424a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004250:	699b      	ldr	r3, [r3, #24]
 8004252:	2b20      	cmp	r3, #32
 8004254:	d06f      	beq.n	8004336 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004256:	f3ef 8310 	mrs	r3, PRIMASK
 800425a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800425c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800425e:	67bb      	str	r3, [r7, #120]	; 0x78
 8004260:	2301      	movs	r3, #1
 8004262:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004264:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004266:	f383 8810 	msr	PRIMASK, r3
}
 800426a:	46c0      	nop			; (mov r8, r8)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4992      	ldr	r1, [pc, #584]	; (80044c0 <HAL_UART_IRQHandler+0x588>)
 8004278:	400a      	ands	r2, r1
 800427a:	601a      	str	r2, [r3, #0]
 800427c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800427e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004280:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004282:	f383 8810 	msr	PRIMASK, r3
}
 8004286:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004288:	f3ef 8310 	mrs	r3, PRIMASK
 800428c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 800428e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004290:	677b      	str	r3, [r7, #116]	; 0x74
 8004292:	2301      	movs	r3, #1
 8004294:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004296:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004298:	f383 8810 	msr	PRIMASK, r3
}
 800429c:	46c0      	nop			; (mov r8, r8)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	689a      	ldr	r2, [r3, #8]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	2101      	movs	r1, #1
 80042aa:	438a      	bics	r2, r1
 80042ac:	609a      	str	r2, [r3, #8]
 80042ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80042b0:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042b4:	f383 8810 	msr	PRIMASK, r3
}
 80042b8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042ba:	f3ef 8310 	mrs	r3, PRIMASK
 80042be:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 80042c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042c2:	673b      	str	r3, [r7, #112]	; 0x70
 80042c4:	2301      	movs	r3, #1
 80042c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80042ca:	f383 8810 	msr	PRIMASK, r3
}
 80042ce:	46c0      	nop			; (mov r8, r8)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	689a      	ldr	r2, [r3, #8]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	2140      	movs	r1, #64	; 0x40
 80042dc:	438a      	bics	r2, r1
 80042de:	609a      	str	r2, [r3, #8]
 80042e0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80042e2:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80042e6:	f383 8810 	msr	PRIMASK, r3
}
 80042ea:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2280      	movs	r2, #128	; 0x80
 80042f0:	2120      	movs	r1, #32
 80042f2:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2200      	movs	r2, #0
 80042f8:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042fa:	f3ef 8310 	mrs	r3, PRIMASK
 80042fe:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8004300:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004302:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004304:	2301      	movs	r3, #1
 8004306:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004308:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800430a:	f383 8810 	msr	PRIMASK, r3
}
 800430e:	46c0      	nop			; (mov r8, r8)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	2110      	movs	r1, #16
 800431c:	438a      	bics	r2, r1
 800431e:	601a      	str	r2, [r3, #0]
 8004320:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004322:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004324:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004326:	f383 8810 	msr	PRIMASK, r3
}
 800432a:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004330:	0018      	movs	r0, r3
 8004332:	f7fd fbe3 	bl	8001afc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2202      	movs	r2, #2
 800433a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2258      	movs	r2, #88	; 0x58
 8004340:	5a9a      	ldrh	r2, [r3, r2]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	215a      	movs	r1, #90	; 0x5a
 8004346:	5a5b      	ldrh	r3, [r3, r1]
 8004348:	b29b      	uxth	r3, r3
 800434a:	1ad3      	subs	r3, r2, r3
 800434c:	b29a      	uxth	r2, r3
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	0011      	movs	r1, r2
 8004352:	0018      	movs	r0, r3
 8004354:	f000 f8c8 	bl	80044e8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004358:	e0aa      	b.n	80044b0 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2258      	movs	r2, #88	; 0x58
 800435e:	5a99      	ldrh	r1, [r3, r2]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	225a      	movs	r2, #90	; 0x5a
 8004364:	5a9b      	ldrh	r3, [r3, r2]
 8004366:	b29a      	uxth	r2, r3
 8004368:	208e      	movs	r0, #142	; 0x8e
 800436a:	183b      	adds	r3, r7, r0
 800436c:	1a8a      	subs	r2, r1, r2
 800436e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	225a      	movs	r2, #90	; 0x5a
 8004374:	5a9b      	ldrh	r3, [r3, r2]
 8004376:	b29b      	uxth	r3, r3
 8004378:	2b00      	cmp	r3, #0
 800437a:	d100      	bne.n	800437e <HAL_UART_IRQHandler+0x446>
 800437c:	e09a      	b.n	80044b4 <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 800437e:	183b      	adds	r3, r7, r0
 8004380:	881b      	ldrh	r3, [r3, #0]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d100      	bne.n	8004388 <HAL_UART_IRQHandler+0x450>
 8004386:	e095      	b.n	80044b4 <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004388:	f3ef 8310 	mrs	r3, PRIMASK
 800438c:	60fb      	str	r3, [r7, #12]
  return(result);
 800438e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004390:	2488      	movs	r4, #136	; 0x88
 8004392:	193a      	adds	r2, r7, r4
 8004394:	6013      	str	r3, [r2, #0]
 8004396:	2301      	movs	r3, #1
 8004398:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	f383 8810 	msr	PRIMASK, r3
}
 80043a0:	46c0      	nop			; (mov r8, r8)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4945      	ldr	r1, [pc, #276]	; (80044c4 <HAL_UART_IRQHandler+0x58c>)
 80043ae:	400a      	ands	r2, r1
 80043b0:	601a      	str	r2, [r3, #0]
 80043b2:	193b      	adds	r3, r7, r4
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	f383 8810 	msr	PRIMASK, r3
}
 80043be:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043c0:	f3ef 8310 	mrs	r3, PRIMASK
 80043c4:	61bb      	str	r3, [r7, #24]
  return(result);
 80043c6:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043c8:	2484      	movs	r4, #132	; 0x84
 80043ca:	193a      	adds	r2, r7, r4
 80043cc:	6013      	str	r3, [r2, #0]
 80043ce:	2301      	movs	r3, #1
 80043d0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043d2:	69fb      	ldr	r3, [r7, #28]
 80043d4:	f383 8810 	msr	PRIMASK, r3
}
 80043d8:	46c0      	nop			; (mov r8, r8)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	689a      	ldr	r2, [r3, #8]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	2101      	movs	r1, #1
 80043e6:	438a      	bics	r2, r1
 80043e8:	609a      	str	r2, [r3, #8]
 80043ea:	193b      	adds	r3, r7, r4
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043f0:	6a3b      	ldr	r3, [r7, #32]
 80043f2:	f383 8810 	msr	PRIMASK, r3
}
 80043f6:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2280      	movs	r2, #128	; 0x80
 80043fc:	2120      	movs	r1, #32
 80043fe:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2200      	movs	r2, #0
 8004404:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800440c:	f3ef 8310 	mrs	r3, PRIMASK
 8004410:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004412:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004414:	2480      	movs	r4, #128	; 0x80
 8004416:	193a      	adds	r2, r7, r4
 8004418:	6013      	str	r3, [r2, #0]
 800441a:	2301      	movs	r3, #1
 800441c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800441e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004420:	f383 8810 	msr	PRIMASK, r3
}
 8004424:	46c0      	nop			; (mov r8, r8)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	2110      	movs	r1, #16
 8004432:	438a      	bics	r2, r1
 8004434:	601a      	str	r2, [r3, #0]
 8004436:	193b      	adds	r3, r7, r4
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800443c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800443e:	f383 8810 	msr	PRIMASK, r3
}
 8004442:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2202      	movs	r2, #2
 8004448:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800444a:	183b      	adds	r3, r7, r0
 800444c:	881a      	ldrh	r2, [r3, #0]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	0011      	movs	r1, r2
 8004452:	0018      	movs	r0, r3
 8004454:	f000 f848 	bl	80044e8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004458:	e02c      	b.n	80044b4 <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800445a:	23a4      	movs	r3, #164	; 0xa4
 800445c:	18fb      	adds	r3, r7, r3
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2280      	movs	r2, #128	; 0x80
 8004462:	4013      	ands	r3, r2
 8004464:	d00f      	beq.n	8004486 <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004466:	23a0      	movs	r3, #160	; 0xa0
 8004468:	18fb      	adds	r3, r7, r3
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	2280      	movs	r2, #128	; 0x80
 800446e:	4013      	ands	r3, r2
 8004470:	d009      	beq.n	8004486 <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004476:	2b00      	cmp	r3, #0
 8004478:	d01e      	beq.n	80044b8 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	0010      	movs	r0, r2
 8004482:	4798      	blx	r3
    }
    return;
 8004484:	e018      	b.n	80044b8 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004486:	23a4      	movs	r3, #164	; 0xa4
 8004488:	18fb      	adds	r3, r7, r3
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	2240      	movs	r2, #64	; 0x40
 800448e:	4013      	ands	r3, r2
 8004490:	d013      	beq.n	80044ba <HAL_UART_IRQHandler+0x582>
 8004492:	23a0      	movs	r3, #160	; 0xa0
 8004494:	18fb      	adds	r3, r7, r3
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	2240      	movs	r2, #64	; 0x40
 800449a:	4013      	ands	r3, r2
 800449c:	d00d      	beq.n	80044ba <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	0018      	movs	r0, r3
 80044a2:	f000 fdc5 	bl	8005030 <UART_EndTransmit_IT>
    return;
 80044a6:	e008      	b.n	80044ba <HAL_UART_IRQHandler+0x582>
      return;
 80044a8:	46c0      	nop			; (mov r8, r8)
 80044aa:	e006      	b.n	80044ba <HAL_UART_IRQHandler+0x582>
    return;
 80044ac:	46c0      	nop			; (mov r8, r8)
 80044ae:	e004      	b.n	80044ba <HAL_UART_IRQHandler+0x582>
      return;
 80044b0:	46c0      	nop			; (mov r8, r8)
 80044b2:	e002      	b.n	80044ba <HAL_UART_IRQHandler+0x582>
      return;
 80044b4:	46c0      	nop			; (mov r8, r8)
 80044b6:	e000      	b.n	80044ba <HAL_UART_IRQHandler+0x582>
    return;
 80044b8:	46c0      	nop			; (mov r8, r8)
  }

}
 80044ba:	46bd      	mov	sp, r7
 80044bc:	b02b      	add	sp, #172	; 0xac
 80044be:	bd90      	pop	{r4, r7, pc}
 80044c0:	fffffeff 	.word	0xfffffeff
 80044c4:	fffffedf 	.word	0xfffffedf

080044c8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b082      	sub	sp, #8
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80044d0:	46c0      	nop			; (mov r8, r8)
 80044d2:	46bd      	mov	sp, r7
 80044d4:	b002      	add	sp, #8
 80044d6:	bd80      	pop	{r7, pc}

080044d8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b082      	sub	sp, #8
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80044e0:	46c0      	nop			; (mov r8, r8)
 80044e2:	46bd      	mov	sp, r7
 80044e4:	b002      	add	sp, #8
 80044e6:	bd80      	pop	{r7, pc}

080044e8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b082      	sub	sp, #8
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
 80044f0:	000a      	movs	r2, r1
 80044f2:	1cbb      	adds	r3, r7, #2
 80044f4:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80044f6:	46c0      	nop			; (mov r8, r8)
 80044f8:	46bd      	mov	sp, r7
 80044fa:	b002      	add	sp, #8
 80044fc:	bd80      	pop	{r7, pc}
	...

08004500 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b088      	sub	sp, #32
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004508:	231e      	movs	r3, #30
 800450a:	18fb      	adds	r3, r7, r3
 800450c:	2200      	movs	r2, #0
 800450e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	689a      	ldr	r2, [r3, #8]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	691b      	ldr	r3, [r3, #16]
 8004518:	431a      	orrs	r2, r3
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	695b      	ldr	r3, [r3, #20]
 800451e:	431a      	orrs	r2, r3
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	69db      	ldr	r3, [r3, #28]
 8004524:	4313      	orrs	r3, r2
 8004526:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a8d      	ldr	r2, [pc, #564]	; (8004764 <UART_SetConfig+0x264>)
 8004530:	4013      	ands	r3, r2
 8004532:	0019      	movs	r1, r3
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	697a      	ldr	r2, [r7, #20]
 800453a:	430a      	orrs	r2, r1
 800453c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	4a88      	ldr	r2, [pc, #544]	; (8004768 <UART_SetConfig+0x268>)
 8004546:	4013      	ands	r3, r2
 8004548:	0019      	movs	r1, r3
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	68da      	ldr	r2, [r3, #12]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	430a      	orrs	r2, r1
 8004554:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	699b      	ldr	r3, [r3, #24]
 800455a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6a1b      	ldr	r3, [r3, #32]
 8004560:	697a      	ldr	r2, [r7, #20]
 8004562:	4313      	orrs	r3, r2
 8004564:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	4a7f      	ldr	r2, [pc, #508]	; (800476c <UART_SetConfig+0x26c>)
 800456e:	4013      	ands	r3, r2
 8004570:	0019      	movs	r1, r3
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	697a      	ldr	r2, [r7, #20]
 8004578:	430a      	orrs	r2, r1
 800457a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a7b      	ldr	r2, [pc, #492]	; (8004770 <UART_SetConfig+0x270>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d127      	bne.n	80045d6 <UART_SetConfig+0xd6>
 8004586:	4b7b      	ldr	r3, [pc, #492]	; (8004774 <UART_SetConfig+0x274>)
 8004588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800458a:	2203      	movs	r2, #3
 800458c:	4013      	ands	r3, r2
 800458e:	2b03      	cmp	r3, #3
 8004590:	d00d      	beq.n	80045ae <UART_SetConfig+0xae>
 8004592:	d81b      	bhi.n	80045cc <UART_SetConfig+0xcc>
 8004594:	2b02      	cmp	r3, #2
 8004596:	d014      	beq.n	80045c2 <UART_SetConfig+0xc2>
 8004598:	d818      	bhi.n	80045cc <UART_SetConfig+0xcc>
 800459a:	2b00      	cmp	r3, #0
 800459c:	d002      	beq.n	80045a4 <UART_SetConfig+0xa4>
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d00a      	beq.n	80045b8 <UART_SetConfig+0xb8>
 80045a2:	e013      	b.n	80045cc <UART_SetConfig+0xcc>
 80045a4:	231f      	movs	r3, #31
 80045a6:	18fb      	adds	r3, r7, r3
 80045a8:	2200      	movs	r2, #0
 80045aa:	701a      	strb	r2, [r3, #0]
 80045ac:	e021      	b.n	80045f2 <UART_SetConfig+0xf2>
 80045ae:	231f      	movs	r3, #31
 80045b0:	18fb      	adds	r3, r7, r3
 80045b2:	2202      	movs	r2, #2
 80045b4:	701a      	strb	r2, [r3, #0]
 80045b6:	e01c      	b.n	80045f2 <UART_SetConfig+0xf2>
 80045b8:	231f      	movs	r3, #31
 80045ba:	18fb      	adds	r3, r7, r3
 80045bc:	2204      	movs	r2, #4
 80045be:	701a      	strb	r2, [r3, #0]
 80045c0:	e017      	b.n	80045f2 <UART_SetConfig+0xf2>
 80045c2:	231f      	movs	r3, #31
 80045c4:	18fb      	adds	r3, r7, r3
 80045c6:	2208      	movs	r2, #8
 80045c8:	701a      	strb	r2, [r3, #0]
 80045ca:	e012      	b.n	80045f2 <UART_SetConfig+0xf2>
 80045cc:	231f      	movs	r3, #31
 80045ce:	18fb      	adds	r3, r7, r3
 80045d0:	2210      	movs	r2, #16
 80045d2:	701a      	strb	r2, [r3, #0]
 80045d4:	e00d      	b.n	80045f2 <UART_SetConfig+0xf2>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a67      	ldr	r2, [pc, #412]	; (8004778 <UART_SetConfig+0x278>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d104      	bne.n	80045ea <UART_SetConfig+0xea>
 80045e0:	231f      	movs	r3, #31
 80045e2:	18fb      	adds	r3, r7, r3
 80045e4:	2200      	movs	r2, #0
 80045e6:	701a      	strb	r2, [r3, #0]
 80045e8:	e003      	b.n	80045f2 <UART_SetConfig+0xf2>
 80045ea:	231f      	movs	r3, #31
 80045ec:	18fb      	adds	r3, r7, r3
 80045ee:	2210      	movs	r2, #16
 80045f0:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	69da      	ldr	r2, [r3, #28]
 80045f6:	2380      	movs	r3, #128	; 0x80
 80045f8:	021b      	lsls	r3, r3, #8
 80045fa:	429a      	cmp	r2, r3
 80045fc:	d15c      	bne.n	80046b8 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 80045fe:	231f      	movs	r3, #31
 8004600:	18fb      	adds	r3, r7, r3
 8004602:	781b      	ldrb	r3, [r3, #0]
 8004604:	2b08      	cmp	r3, #8
 8004606:	d015      	beq.n	8004634 <UART_SetConfig+0x134>
 8004608:	dc18      	bgt.n	800463c <UART_SetConfig+0x13c>
 800460a:	2b04      	cmp	r3, #4
 800460c:	d00d      	beq.n	800462a <UART_SetConfig+0x12a>
 800460e:	dc15      	bgt.n	800463c <UART_SetConfig+0x13c>
 8004610:	2b00      	cmp	r3, #0
 8004612:	d002      	beq.n	800461a <UART_SetConfig+0x11a>
 8004614:	2b02      	cmp	r3, #2
 8004616:	d005      	beq.n	8004624 <UART_SetConfig+0x124>
 8004618:	e010      	b.n	800463c <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800461a:	f7fe fa19 	bl	8002a50 <HAL_RCC_GetPCLK1Freq>
 800461e:	0003      	movs	r3, r0
 8004620:	61bb      	str	r3, [r7, #24]
        break;
 8004622:	e012      	b.n	800464a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004624:	4b55      	ldr	r3, [pc, #340]	; (800477c <UART_SetConfig+0x27c>)
 8004626:	61bb      	str	r3, [r7, #24]
        break;
 8004628:	e00f      	b.n	800464a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800462a:	f7fe f9b1 	bl	8002990 <HAL_RCC_GetSysClockFreq>
 800462e:	0003      	movs	r3, r0
 8004630:	61bb      	str	r3, [r7, #24]
        break;
 8004632:	e00a      	b.n	800464a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004634:	2380      	movs	r3, #128	; 0x80
 8004636:	021b      	lsls	r3, r3, #8
 8004638:	61bb      	str	r3, [r7, #24]
        break;
 800463a:	e006      	b.n	800464a <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 800463c:	2300      	movs	r3, #0
 800463e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004640:	231e      	movs	r3, #30
 8004642:	18fb      	adds	r3, r7, r3
 8004644:	2201      	movs	r2, #1
 8004646:	701a      	strb	r2, [r3, #0]
        break;
 8004648:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800464a:	69bb      	ldr	r3, [r7, #24]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d100      	bne.n	8004652 <UART_SetConfig+0x152>
 8004650:	e07a      	b.n	8004748 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004652:	69bb      	ldr	r3, [r7, #24]
 8004654:	005a      	lsls	r2, r3, #1
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	085b      	lsrs	r3, r3, #1
 800465c:	18d2      	adds	r2, r2, r3
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	0019      	movs	r1, r3
 8004664:	0010      	movs	r0, r2
 8004666:	f7fb fd4f 	bl	8000108 <__udivsi3>
 800466a:	0003      	movs	r3, r0
 800466c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	2b0f      	cmp	r3, #15
 8004672:	d91c      	bls.n	80046ae <UART_SetConfig+0x1ae>
 8004674:	693a      	ldr	r2, [r7, #16]
 8004676:	2380      	movs	r3, #128	; 0x80
 8004678:	025b      	lsls	r3, r3, #9
 800467a:	429a      	cmp	r2, r3
 800467c:	d217      	bcs.n	80046ae <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	b29a      	uxth	r2, r3
 8004682:	200e      	movs	r0, #14
 8004684:	183b      	adds	r3, r7, r0
 8004686:	210f      	movs	r1, #15
 8004688:	438a      	bics	r2, r1
 800468a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	085b      	lsrs	r3, r3, #1
 8004690:	b29b      	uxth	r3, r3
 8004692:	2207      	movs	r2, #7
 8004694:	4013      	ands	r3, r2
 8004696:	b299      	uxth	r1, r3
 8004698:	183b      	adds	r3, r7, r0
 800469a:	183a      	adds	r2, r7, r0
 800469c:	8812      	ldrh	r2, [r2, #0]
 800469e:	430a      	orrs	r2, r1
 80046a0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	183a      	adds	r2, r7, r0
 80046a8:	8812      	ldrh	r2, [r2, #0]
 80046aa:	60da      	str	r2, [r3, #12]
 80046ac:	e04c      	b.n	8004748 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80046ae:	231e      	movs	r3, #30
 80046b0:	18fb      	adds	r3, r7, r3
 80046b2:	2201      	movs	r2, #1
 80046b4:	701a      	strb	r2, [r3, #0]
 80046b6:	e047      	b.n	8004748 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 80046b8:	231f      	movs	r3, #31
 80046ba:	18fb      	adds	r3, r7, r3
 80046bc:	781b      	ldrb	r3, [r3, #0]
 80046be:	2b08      	cmp	r3, #8
 80046c0:	d015      	beq.n	80046ee <UART_SetConfig+0x1ee>
 80046c2:	dc18      	bgt.n	80046f6 <UART_SetConfig+0x1f6>
 80046c4:	2b04      	cmp	r3, #4
 80046c6:	d00d      	beq.n	80046e4 <UART_SetConfig+0x1e4>
 80046c8:	dc15      	bgt.n	80046f6 <UART_SetConfig+0x1f6>
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d002      	beq.n	80046d4 <UART_SetConfig+0x1d4>
 80046ce:	2b02      	cmp	r3, #2
 80046d0:	d005      	beq.n	80046de <UART_SetConfig+0x1de>
 80046d2:	e010      	b.n	80046f6 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046d4:	f7fe f9bc 	bl	8002a50 <HAL_RCC_GetPCLK1Freq>
 80046d8:	0003      	movs	r3, r0
 80046da:	61bb      	str	r3, [r7, #24]
        break;
 80046dc:	e012      	b.n	8004704 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046de:	4b27      	ldr	r3, [pc, #156]	; (800477c <UART_SetConfig+0x27c>)
 80046e0:	61bb      	str	r3, [r7, #24]
        break;
 80046e2:	e00f      	b.n	8004704 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046e4:	f7fe f954 	bl	8002990 <HAL_RCC_GetSysClockFreq>
 80046e8:	0003      	movs	r3, r0
 80046ea:	61bb      	str	r3, [r7, #24]
        break;
 80046ec:	e00a      	b.n	8004704 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046ee:	2380      	movs	r3, #128	; 0x80
 80046f0:	021b      	lsls	r3, r3, #8
 80046f2:	61bb      	str	r3, [r7, #24]
        break;
 80046f4:	e006      	b.n	8004704 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80046f6:	2300      	movs	r3, #0
 80046f8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80046fa:	231e      	movs	r3, #30
 80046fc:	18fb      	adds	r3, r7, r3
 80046fe:	2201      	movs	r2, #1
 8004700:	701a      	strb	r2, [r3, #0]
        break;
 8004702:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004704:	69bb      	ldr	r3, [r7, #24]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d01e      	beq.n	8004748 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	085a      	lsrs	r2, r3, #1
 8004710:	69bb      	ldr	r3, [r7, #24]
 8004712:	18d2      	adds	r2, r2, r3
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	0019      	movs	r1, r3
 800471a:	0010      	movs	r0, r2
 800471c:	f7fb fcf4 	bl	8000108 <__udivsi3>
 8004720:	0003      	movs	r3, r0
 8004722:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	2b0f      	cmp	r3, #15
 8004728:	d90a      	bls.n	8004740 <UART_SetConfig+0x240>
 800472a:	693a      	ldr	r2, [r7, #16]
 800472c:	2380      	movs	r3, #128	; 0x80
 800472e:	025b      	lsls	r3, r3, #9
 8004730:	429a      	cmp	r2, r3
 8004732:	d205      	bcs.n	8004740 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	b29a      	uxth	r2, r3
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	60da      	str	r2, [r3, #12]
 800473e:	e003      	b.n	8004748 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8004740:	231e      	movs	r3, #30
 8004742:	18fb      	adds	r3, r7, r3
 8004744:	2201      	movs	r2, #1
 8004746:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2200      	movs	r2, #0
 800474c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2200      	movs	r2, #0
 8004752:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004754:	231e      	movs	r3, #30
 8004756:	18fb      	adds	r3, r7, r3
 8004758:	781b      	ldrb	r3, [r3, #0]
}
 800475a:	0018      	movs	r0, r3
 800475c:	46bd      	mov	sp, r7
 800475e:	b008      	add	sp, #32
 8004760:	bd80      	pop	{r7, pc}
 8004762:	46c0      	nop			; (mov r8, r8)
 8004764:	ffff69f3 	.word	0xffff69f3
 8004768:	ffffcfff 	.word	0xffffcfff
 800476c:	fffff4ff 	.word	0xfffff4ff
 8004770:	40013800 	.word	0x40013800
 8004774:	40021000 	.word	0x40021000
 8004778:	40004400 	.word	0x40004400
 800477c:	007a1200 	.word	0x007a1200

08004780 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b082      	sub	sp, #8
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800478c:	2201      	movs	r2, #1
 800478e:	4013      	ands	r3, r2
 8004790:	d00b      	beq.n	80047aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	4a4a      	ldr	r2, [pc, #296]	; (80048c4 <UART_AdvFeatureConfig+0x144>)
 800479a:	4013      	ands	r3, r2
 800479c:	0019      	movs	r1, r3
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	430a      	orrs	r2, r1
 80047a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ae:	2202      	movs	r2, #2
 80047b0:	4013      	ands	r3, r2
 80047b2:	d00b      	beq.n	80047cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	4a43      	ldr	r2, [pc, #268]	; (80048c8 <UART_AdvFeatureConfig+0x148>)
 80047bc:	4013      	ands	r3, r2
 80047be:	0019      	movs	r1, r3
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	430a      	orrs	r2, r1
 80047ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d0:	2204      	movs	r2, #4
 80047d2:	4013      	ands	r3, r2
 80047d4:	d00b      	beq.n	80047ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	4a3b      	ldr	r2, [pc, #236]	; (80048cc <UART_AdvFeatureConfig+0x14c>)
 80047de:	4013      	ands	r3, r2
 80047e0:	0019      	movs	r1, r3
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	430a      	orrs	r2, r1
 80047ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047f2:	2208      	movs	r2, #8
 80047f4:	4013      	ands	r3, r2
 80047f6:	d00b      	beq.n	8004810 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	4a34      	ldr	r2, [pc, #208]	; (80048d0 <UART_AdvFeatureConfig+0x150>)
 8004800:	4013      	ands	r3, r2
 8004802:	0019      	movs	r1, r3
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	430a      	orrs	r2, r1
 800480e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004814:	2210      	movs	r2, #16
 8004816:	4013      	ands	r3, r2
 8004818:	d00b      	beq.n	8004832 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	4a2c      	ldr	r2, [pc, #176]	; (80048d4 <UART_AdvFeatureConfig+0x154>)
 8004822:	4013      	ands	r3, r2
 8004824:	0019      	movs	r1, r3
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	430a      	orrs	r2, r1
 8004830:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004836:	2220      	movs	r2, #32
 8004838:	4013      	ands	r3, r2
 800483a:	d00b      	beq.n	8004854 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	4a25      	ldr	r2, [pc, #148]	; (80048d8 <UART_AdvFeatureConfig+0x158>)
 8004844:	4013      	ands	r3, r2
 8004846:	0019      	movs	r1, r3
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	430a      	orrs	r2, r1
 8004852:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004858:	2240      	movs	r2, #64	; 0x40
 800485a:	4013      	ands	r3, r2
 800485c:	d01d      	beq.n	800489a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	4a1d      	ldr	r2, [pc, #116]	; (80048dc <UART_AdvFeatureConfig+0x15c>)
 8004866:	4013      	ands	r3, r2
 8004868:	0019      	movs	r1, r3
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	430a      	orrs	r2, r1
 8004874:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800487a:	2380      	movs	r3, #128	; 0x80
 800487c:	035b      	lsls	r3, r3, #13
 800487e:	429a      	cmp	r2, r3
 8004880:	d10b      	bne.n	800489a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	4a15      	ldr	r2, [pc, #84]	; (80048e0 <UART_AdvFeatureConfig+0x160>)
 800488a:	4013      	ands	r3, r2
 800488c:	0019      	movs	r1, r3
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	430a      	orrs	r2, r1
 8004898:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800489e:	2280      	movs	r2, #128	; 0x80
 80048a0:	4013      	ands	r3, r2
 80048a2:	d00b      	beq.n	80048bc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	4a0e      	ldr	r2, [pc, #56]	; (80048e4 <UART_AdvFeatureConfig+0x164>)
 80048ac:	4013      	ands	r3, r2
 80048ae:	0019      	movs	r1, r3
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	430a      	orrs	r2, r1
 80048ba:	605a      	str	r2, [r3, #4]
  }
}
 80048bc:	46c0      	nop			; (mov r8, r8)
 80048be:	46bd      	mov	sp, r7
 80048c0:	b002      	add	sp, #8
 80048c2:	bd80      	pop	{r7, pc}
 80048c4:	fffdffff 	.word	0xfffdffff
 80048c8:	fffeffff 	.word	0xfffeffff
 80048cc:	fffbffff 	.word	0xfffbffff
 80048d0:	ffff7fff 	.word	0xffff7fff
 80048d4:	ffffefff 	.word	0xffffefff
 80048d8:	ffffdfff 	.word	0xffffdfff
 80048dc:	ffefffff 	.word	0xffefffff
 80048e0:	ff9fffff 	.word	0xff9fffff
 80048e4:	fff7ffff 	.word	0xfff7ffff

080048e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b092      	sub	sp, #72	; 0x48
 80048ec:	af02      	add	r7, sp, #8
 80048ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2284      	movs	r2, #132	; 0x84
 80048f4:	2100      	movs	r1, #0
 80048f6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80048f8:	f7fc ff6a 	bl	80017d0 <HAL_GetTick>
 80048fc:	0003      	movs	r3, r0
 80048fe:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	2208      	movs	r2, #8
 8004908:	4013      	ands	r3, r2
 800490a:	2b08      	cmp	r3, #8
 800490c:	d12c      	bne.n	8004968 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800490e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004910:	2280      	movs	r2, #128	; 0x80
 8004912:	0391      	lsls	r1, r2, #14
 8004914:	6878      	ldr	r0, [r7, #4]
 8004916:	4a46      	ldr	r2, [pc, #280]	; (8004a30 <UART_CheckIdleState+0x148>)
 8004918:	9200      	str	r2, [sp, #0]
 800491a:	2200      	movs	r2, #0
 800491c:	f000 f88c 	bl	8004a38 <UART_WaitOnFlagUntilTimeout>
 8004920:	1e03      	subs	r3, r0, #0
 8004922:	d021      	beq.n	8004968 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004924:	f3ef 8310 	mrs	r3, PRIMASK
 8004928:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800492a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800492c:	63bb      	str	r3, [r7, #56]	; 0x38
 800492e:	2301      	movs	r3, #1
 8004930:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004934:	f383 8810 	msr	PRIMASK, r3
}
 8004938:	46c0      	nop			; (mov r8, r8)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	2180      	movs	r1, #128	; 0x80
 8004946:	438a      	bics	r2, r1
 8004948:	601a      	str	r2, [r3, #0]
 800494a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800494c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800494e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004950:	f383 8810 	msr	PRIMASK, r3
}
 8004954:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2220      	movs	r2, #32
 800495a:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2278      	movs	r2, #120	; 0x78
 8004960:	2100      	movs	r1, #0
 8004962:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004964:	2303      	movs	r3, #3
 8004966:	e05f      	b.n	8004a28 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	2204      	movs	r2, #4
 8004970:	4013      	ands	r3, r2
 8004972:	2b04      	cmp	r3, #4
 8004974:	d146      	bne.n	8004a04 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004976:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004978:	2280      	movs	r2, #128	; 0x80
 800497a:	03d1      	lsls	r1, r2, #15
 800497c:	6878      	ldr	r0, [r7, #4]
 800497e:	4a2c      	ldr	r2, [pc, #176]	; (8004a30 <UART_CheckIdleState+0x148>)
 8004980:	9200      	str	r2, [sp, #0]
 8004982:	2200      	movs	r2, #0
 8004984:	f000 f858 	bl	8004a38 <UART_WaitOnFlagUntilTimeout>
 8004988:	1e03      	subs	r3, r0, #0
 800498a:	d03b      	beq.n	8004a04 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800498c:	f3ef 8310 	mrs	r3, PRIMASK
 8004990:	60fb      	str	r3, [r7, #12]
  return(result);
 8004992:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004994:	637b      	str	r3, [r7, #52]	; 0x34
 8004996:	2301      	movs	r3, #1
 8004998:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	f383 8810 	msr	PRIMASK, r3
}
 80049a0:	46c0      	nop			; (mov r8, r8)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4921      	ldr	r1, [pc, #132]	; (8004a34 <UART_CheckIdleState+0x14c>)
 80049ae:	400a      	ands	r2, r1
 80049b0:	601a      	str	r2, [r3, #0]
 80049b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049b4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	f383 8810 	msr	PRIMASK, r3
}
 80049bc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049be:	f3ef 8310 	mrs	r3, PRIMASK
 80049c2:	61bb      	str	r3, [r7, #24]
  return(result);
 80049c4:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049c6:	633b      	str	r3, [r7, #48]	; 0x30
 80049c8:	2301      	movs	r3, #1
 80049ca:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049cc:	69fb      	ldr	r3, [r7, #28]
 80049ce:	f383 8810 	msr	PRIMASK, r3
}
 80049d2:	46c0      	nop			; (mov r8, r8)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	689a      	ldr	r2, [r3, #8]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	2101      	movs	r1, #1
 80049e0:	438a      	bics	r2, r1
 80049e2:	609a      	str	r2, [r3, #8]
 80049e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049e6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049e8:	6a3b      	ldr	r3, [r7, #32]
 80049ea:	f383 8810 	msr	PRIMASK, r3
}
 80049ee:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2280      	movs	r2, #128	; 0x80
 80049f4:	2120      	movs	r1, #32
 80049f6:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2278      	movs	r2, #120	; 0x78
 80049fc:	2100      	movs	r1, #0
 80049fe:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a00:	2303      	movs	r3, #3
 8004a02:	e011      	b.n	8004a28 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2220      	movs	r2, #32
 8004a08:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2280      	movs	r2, #128	; 0x80
 8004a0e:	2120      	movs	r1, #32
 8004a10:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2200      	movs	r2, #0
 8004a16:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2278      	movs	r2, #120	; 0x78
 8004a22:	2100      	movs	r1, #0
 8004a24:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a26:	2300      	movs	r3, #0
}
 8004a28:	0018      	movs	r0, r3
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	b010      	add	sp, #64	; 0x40
 8004a2e:	bd80      	pop	{r7, pc}
 8004a30:	01ffffff 	.word	0x01ffffff
 8004a34:	fffffedf 	.word	0xfffffedf

08004a38 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b084      	sub	sp, #16
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	60f8      	str	r0, [r7, #12]
 8004a40:	60b9      	str	r1, [r7, #8]
 8004a42:	603b      	str	r3, [r7, #0]
 8004a44:	1dfb      	adds	r3, r7, #7
 8004a46:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a48:	e04b      	b.n	8004ae2 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a4a:	69bb      	ldr	r3, [r7, #24]
 8004a4c:	3301      	adds	r3, #1
 8004a4e:	d048      	beq.n	8004ae2 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a50:	f7fc febe 	bl	80017d0 <HAL_GetTick>
 8004a54:	0002      	movs	r2, r0
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	1ad3      	subs	r3, r2, r3
 8004a5a:	69ba      	ldr	r2, [r7, #24]
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d302      	bcc.n	8004a66 <UART_WaitOnFlagUntilTimeout+0x2e>
 8004a60:	69bb      	ldr	r3, [r7, #24]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d101      	bne.n	8004a6a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004a66:	2303      	movs	r3, #3
 8004a68:	e04b      	b.n	8004b02 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	2204      	movs	r2, #4
 8004a72:	4013      	ands	r3, r2
 8004a74:	d035      	beq.n	8004ae2 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	69db      	ldr	r3, [r3, #28]
 8004a7c:	2208      	movs	r2, #8
 8004a7e:	4013      	ands	r3, r2
 8004a80:	2b08      	cmp	r3, #8
 8004a82:	d111      	bne.n	8004aa8 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	2208      	movs	r2, #8
 8004a8a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	0018      	movs	r0, r3
 8004a90:	f000 f900 	bl	8004c94 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2284      	movs	r2, #132	; 0x84
 8004a98:	2108      	movs	r1, #8
 8004a9a:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2278      	movs	r2, #120	; 0x78
 8004aa0:	2100      	movs	r1, #0
 8004aa2:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e02c      	b.n	8004b02 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	69da      	ldr	r2, [r3, #28]
 8004aae:	2380      	movs	r3, #128	; 0x80
 8004ab0:	011b      	lsls	r3, r3, #4
 8004ab2:	401a      	ands	r2, r3
 8004ab4:	2380      	movs	r3, #128	; 0x80
 8004ab6:	011b      	lsls	r3, r3, #4
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d112      	bne.n	8004ae2 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	2280      	movs	r2, #128	; 0x80
 8004ac2:	0112      	lsls	r2, r2, #4
 8004ac4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	0018      	movs	r0, r3
 8004aca:	f000 f8e3 	bl	8004c94 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2284      	movs	r2, #132	; 0x84
 8004ad2:	2120      	movs	r1, #32
 8004ad4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2278      	movs	r2, #120	; 0x78
 8004ada:	2100      	movs	r1, #0
 8004adc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004ade:	2303      	movs	r3, #3
 8004ae0:	e00f      	b.n	8004b02 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	69db      	ldr	r3, [r3, #28]
 8004ae8:	68ba      	ldr	r2, [r7, #8]
 8004aea:	4013      	ands	r3, r2
 8004aec:	68ba      	ldr	r2, [r7, #8]
 8004aee:	1ad3      	subs	r3, r2, r3
 8004af0:	425a      	negs	r2, r3
 8004af2:	4153      	adcs	r3, r2
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	001a      	movs	r2, r3
 8004af8:	1dfb      	adds	r3, r7, #7
 8004afa:	781b      	ldrb	r3, [r3, #0]
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d0a4      	beq.n	8004a4a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b00:	2300      	movs	r3, #0
}
 8004b02:	0018      	movs	r0, r3
 8004b04:	46bd      	mov	sp, r7
 8004b06:	b004      	add	sp, #16
 8004b08:	bd80      	pop	{r7, pc}
	...

08004b0c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b090      	sub	sp, #64	; 0x40
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	60f8      	str	r0, [r7, #12]
 8004b14:	60b9      	str	r1, [r7, #8]
 8004b16:	1dbb      	adds	r3, r7, #6
 8004b18:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	68ba      	ldr	r2, [r7, #8]
 8004b1e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	1dba      	adds	r2, r7, #6
 8004b24:	2158      	movs	r1, #88	; 0x58
 8004b26:	8812      	ldrh	r2, [r2, #0]
 8004b28:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2284      	movs	r2, #132	; 0x84
 8004b2e:	2100      	movs	r1, #0
 8004b30:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2280      	movs	r2, #128	; 0x80
 8004b36:	2122      	movs	r1, #34	; 0x22
 8004b38:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d028      	beq.n	8004b94 <UART_Start_Receive_DMA+0x88>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b46:	4a3e      	ldr	r2, [pc, #248]	; (8004c40 <UART_Start_Receive_DMA+0x134>)
 8004b48:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b4e:	4a3d      	ldr	r2, [pc, #244]	; (8004c44 <UART_Start_Receive_DMA+0x138>)
 8004b50:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b56:	4a3c      	ldr	r2, [pc, #240]	; (8004c48 <UART_Start_Receive_DMA+0x13c>)
 8004b58:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b5e:	2200      	movs	r2, #0
 8004b60:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	6f58      	ldr	r0, [r3, #116]	; 0x74
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	3324      	adds	r3, #36	; 0x24
 8004b6c:	0019      	movs	r1, r3
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b72:	001a      	movs	r2, r3
 8004b74:	1dbb      	adds	r3, r7, #6
 8004b76:	881b      	ldrh	r3, [r3, #0]
 8004b78:	f7fc ff5a 	bl	8001a30 <HAL_DMA_Start_IT>
 8004b7c:	1e03      	subs	r3, r0, #0
 8004b7e:	d009      	beq.n	8004b94 <UART_Start_Receive_DMA+0x88>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2284      	movs	r2, #132	; 0x84
 8004b84:	2110      	movs	r1, #16
 8004b86:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2280      	movs	r2, #128	; 0x80
 8004b8c:	2120      	movs	r1, #32
 8004b8e:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8004b90:	2301      	movs	r3, #1
 8004b92:	e050      	b.n	8004c36 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	691b      	ldr	r3, [r3, #16]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d019      	beq.n	8004bd0 <UART_Start_Receive_DMA+0xc4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b9c:	f3ef 8310 	mrs	r3, PRIMASK
 8004ba0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004ba2:	6abb      	ldr	r3, [r7, #40]	; 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ba4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004baa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bac:	f383 8810 	msr	PRIMASK, r3
}
 8004bb0:	46c0      	nop			; (mov r8, r8)
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	2180      	movs	r1, #128	; 0x80
 8004bbe:	0049      	lsls	r1, r1, #1
 8004bc0:	430a      	orrs	r2, r1
 8004bc2:	601a      	str	r2, [r3, #0]
 8004bc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bc6:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bca:	f383 8810 	msr	PRIMASK, r3
}
 8004bce:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bd0:	f3ef 8310 	mrs	r3, PRIMASK
 8004bd4:	613b      	str	r3, [r7, #16]
  return(result);
 8004bd6:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bd8:	63bb      	str	r3, [r7, #56]	; 0x38
 8004bda:	2301      	movs	r3, #1
 8004bdc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	f383 8810 	msr	PRIMASK, r3
}
 8004be4:	46c0      	nop			; (mov r8, r8)
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	689a      	ldr	r2, [r3, #8]
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	2101      	movs	r1, #1
 8004bf2:	430a      	orrs	r2, r1
 8004bf4:	609a      	str	r2, [r3, #8]
 8004bf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bf8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bfa:	69bb      	ldr	r3, [r7, #24]
 8004bfc:	f383 8810 	msr	PRIMASK, r3
}
 8004c00:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c02:	f3ef 8310 	mrs	r3, PRIMASK
 8004c06:	61fb      	str	r3, [r7, #28]
  return(result);
 8004c08:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c0a:	637b      	str	r3, [r7, #52]	; 0x34
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c10:	6a3b      	ldr	r3, [r7, #32]
 8004c12:	f383 8810 	msr	PRIMASK, r3
}
 8004c16:	46c0      	nop			; (mov r8, r8)
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	689a      	ldr	r2, [r3, #8]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	2140      	movs	r1, #64	; 0x40
 8004c24:	430a      	orrs	r2, r1
 8004c26:	609a      	str	r2, [r3, #8]
 8004c28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c2a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c2e:	f383 8810 	msr	PRIMASK, r3
}
 8004c32:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 8004c34:	2300      	movs	r3, #0
}
 8004c36:	0018      	movs	r0, r3
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	b010      	add	sp, #64	; 0x40
 8004c3c:	bd80      	pop	{r7, pc}
 8004c3e:	46c0      	nop			; (mov r8, r8)
 8004c40:	08004e11 	.word	0x08004e11
 8004c44:	08004f3d 	.word	0x08004f3d
 8004c48:	08004f7f 	.word	0x08004f7f

08004c4c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b086      	sub	sp, #24
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c54:	f3ef 8310 	mrs	r3, PRIMASK
 8004c58:	60bb      	str	r3, [r7, #8]
  return(result);
 8004c5a:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004c5c:	617b      	str	r3, [r7, #20]
 8004c5e:	2301      	movs	r3, #1
 8004c60:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	f383 8810 	msr	PRIMASK, r3
}
 8004c68:	46c0      	nop			; (mov r8, r8)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	21c0      	movs	r1, #192	; 0xc0
 8004c76:	438a      	bics	r2, r1
 8004c78:	601a      	str	r2, [r3, #0]
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	f383 8810 	msr	PRIMASK, r3
}
 8004c84:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2220      	movs	r2, #32
 8004c8a:	67da      	str	r2, [r3, #124]	; 0x7c
}
 8004c8c:	46c0      	nop			; (mov r8, r8)
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	b006      	add	sp, #24
 8004c92:	bd80      	pop	{r7, pc}

08004c94 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b08e      	sub	sp, #56	; 0x38
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c9c:	f3ef 8310 	mrs	r3, PRIMASK
 8004ca0:	617b      	str	r3, [r7, #20]
  return(result);
 8004ca2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ca4:	637b      	str	r3, [r7, #52]	; 0x34
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004caa:	69bb      	ldr	r3, [r7, #24]
 8004cac:	f383 8810 	msr	PRIMASK, r3
}
 8004cb0:	46c0      	nop			; (mov r8, r8)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4926      	ldr	r1, [pc, #152]	; (8004d58 <UART_EndRxTransfer+0xc4>)
 8004cbe:	400a      	ands	r2, r1
 8004cc0:	601a      	str	r2, [r3, #0]
 8004cc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cc4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cc6:	69fb      	ldr	r3, [r7, #28]
 8004cc8:	f383 8810 	msr	PRIMASK, r3
}
 8004ccc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cce:	f3ef 8310 	mrs	r3, PRIMASK
 8004cd2:	623b      	str	r3, [r7, #32]
  return(result);
 8004cd4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cd6:	633b      	str	r3, [r7, #48]	; 0x30
 8004cd8:	2301      	movs	r3, #1
 8004cda:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cde:	f383 8810 	msr	PRIMASK, r3
}
 8004ce2:	46c0      	nop			; (mov r8, r8)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	689a      	ldr	r2, [r3, #8]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	2101      	movs	r1, #1
 8004cf0:	438a      	bics	r2, r1
 8004cf2:	609a      	str	r2, [r3, #8]
 8004cf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cf6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cfa:	f383 8810 	msr	PRIMASK, r3
}
 8004cfe:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d04:	2b01      	cmp	r3, #1
 8004d06:	d118      	bne.n	8004d3a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d08:	f3ef 8310 	mrs	r3, PRIMASK
 8004d0c:	60bb      	str	r3, [r7, #8]
  return(result);
 8004d0e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d10:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d12:	2301      	movs	r3, #1
 8004d14:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	f383 8810 	msr	PRIMASK, r3
}
 8004d1c:	46c0      	nop			; (mov r8, r8)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	2110      	movs	r1, #16
 8004d2a:	438a      	bics	r2, r1
 8004d2c:	601a      	str	r2, [r3, #0]
 8004d2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d30:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d32:	693b      	ldr	r3, [r7, #16]
 8004d34:	f383 8810 	msr	PRIMASK, r3
}
 8004d38:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2280      	movs	r2, #128	; 0x80
 8004d3e:	2120      	movs	r1, #32
 8004d40:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004d4e:	46c0      	nop			; (mov r8, r8)
 8004d50:	46bd      	mov	sp, r7
 8004d52:	b00e      	add	sp, #56	; 0x38
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	46c0      	nop			; (mov r8, r8)
 8004d58:	fffffedf 	.word	0xfffffedf

08004d5c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b08c      	sub	sp, #48	; 0x30
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d68:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	699b      	ldr	r3, [r3, #24]
 8004d6e:	2b20      	cmp	r3, #32
 8004d70:	d035      	beq.n	8004dde <UART_DMATransmitCplt+0x82>
  {
    huart->TxXferCount = 0U;
 8004d72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d74:	2252      	movs	r2, #82	; 0x52
 8004d76:	2100      	movs	r1, #0
 8004d78:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d7a:	f3ef 8310 	mrs	r3, PRIMASK
 8004d7e:	60fb      	str	r3, [r7, #12]
  return(result);
 8004d80:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004d82:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d84:	2301      	movs	r3, #1
 8004d86:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	f383 8810 	msr	PRIMASK, r3
}
 8004d8e:	46c0      	nop			; (mov r8, r8)
 8004d90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	689a      	ldr	r2, [r3, #8]
 8004d96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	2180      	movs	r1, #128	; 0x80
 8004d9c:	438a      	bics	r2, r1
 8004d9e:	609a      	str	r2, [r3, #8]
 8004da0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004da2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	f383 8810 	msr	PRIMASK, r3
}
 8004daa:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dac:	f3ef 8310 	mrs	r3, PRIMASK
 8004db0:	61bb      	str	r3, [r7, #24]
  return(result);
 8004db2:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004db4:	627b      	str	r3, [r7, #36]	; 0x24
 8004db6:	2301      	movs	r3, #1
 8004db8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dba:	69fb      	ldr	r3, [r7, #28]
 8004dbc:	f383 8810 	msr	PRIMASK, r3
}
 8004dc0:	46c0      	nop			; (mov r8, r8)
 8004dc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	681a      	ldr	r2, [r3, #0]
 8004dc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	2140      	movs	r1, #64	; 0x40
 8004dce:	430a      	orrs	r2, r1
 8004dd0:	601a      	str	r2, [r3, #0]
 8004dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dd6:	6a3b      	ldr	r3, [r7, #32]
 8004dd8:	f383 8810 	msr	PRIMASK, r3
}
 8004ddc:	e004      	b.n	8004de8 <UART_DMATransmitCplt+0x8c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 8004dde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004de0:	0018      	movs	r0, r3
 8004de2:	f7fb fcf1 	bl	80007c8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004de6:	46c0      	nop			; (mov r8, r8)
 8004de8:	46c0      	nop			; (mov r8, r8)
 8004dea:	46bd      	mov	sp, r7
 8004dec:	b00c      	add	sp, #48	; 0x30
 8004dee:	bd80      	pop	{r7, pc}

08004df0 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b084      	sub	sp, #16
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dfc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	0018      	movs	r0, r3
 8004e02:	f7ff fb61 	bl	80044c8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e06:	46c0      	nop			; (mov r8, r8)
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	b004      	add	sp, #16
 8004e0c:	bd80      	pop	{r7, pc}
	...

08004e10 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b094      	sub	sp, #80	; 0x50
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e1c:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	699b      	ldr	r3, [r3, #24]
 8004e22:	2b20      	cmp	r3, #32
 8004e24:	d06f      	beq.n	8004f06 <UART_DMAReceiveCplt+0xf6>
  {
    huart->RxXferCount = 0U;
 8004e26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e28:	225a      	movs	r2, #90	; 0x5a
 8004e2a:	2100      	movs	r1, #0
 8004e2c:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e2e:	f3ef 8310 	mrs	r3, PRIMASK
 8004e32:	61bb      	str	r3, [r7, #24]
  return(result);
 8004e34:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e36:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e38:	2301      	movs	r3, #1
 8004e3a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e3c:	69fb      	ldr	r3, [r7, #28]
 8004e3e:	f383 8810 	msr	PRIMASK, r3
}
 8004e42:	46c0      	nop			; (mov r8, r8)
 8004e44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	493a      	ldr	r1, [pc, #232]	; (8004f38 <UART_DMAReceiveCplt+0x128>)
 8004e50:	400a      	ands	r2, r1
 8004e52:	601a      	str	r2, [r3, #0]
 8004e54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e56:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e58:	6a3b      	ldr	r3, [r7, #32]
 8004e5a:	f383 8810 	msr	PRIMASK, r3
}
 8004e5e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e60:	f3ef 8310 	mrs	r3, PRIMASK
 8004e64:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e68:	647b      	str	r3, [r7, #68]	; 0x44
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e70:	f383 8810 	msr	PRIMASK, r3
}
 8004e74:	46c0      	nop			; (mov r8, r8)
 8004e76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	689a      	ldr	r2, [r3, #8]
 8004e7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	2101      	movs	r1, #1
 8004e82:	438a      	bics	r2, r1
 8004e84:	609a      	str	r2, [r3, #8]
 8004e86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e88:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e8c:	f383 8810 	msr	PRIMASK, r3
}
 8004e90:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e92:	f3ef 8310 	mrs	r3, PRIMASK
 8004e96:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8004e98:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e9a:	643b      	str	r3, [r7, #64]	; 0x40
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ea0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ea2:	f383 8810 	msr	PRIMASK, r3
}
 8004ea6:	46c0      	nop			; (mov r8, r8)
 8004ea8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	689a      	ldr	r2, [r3, #8]
 8004eae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	2140      	movs	r1, #64	; 0x40
 8004eb4:	438a      	bics	r2, r1
 8004eb6:	609a      	str	r2, [r3, #8]
 8004eb8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004eba:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ebc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ebe:	f383 8810 	msr	PRIMASK, r3
}
 8004ec2:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004ec4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ec6:	2280      	movs	r2, #128	; 0x80
 8004ec8:	2120      	movs	r1, #32
 8004eca:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ecc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ece:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ed0:	2b01      	cmp	r3, #1
 8004ed2:	d118      	bne.n	8004f06 <UART_DMAReceiveCplt+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ed4:	f3ef 8310 	mrs	r3, PRIMASK
 8004ed8:	60fb      	str	r3, [r7, #12]
  return(result);
 8004eda:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004edc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ede:	2301      	movs	r3, #1
 8004ee0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	f383 8810 	msr	PRIMASK, r3
}
 8004ee8:	46c0      	nop			; (mov r8, r8)
 8004eea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	681a      	ldr	r2, [r3, #0]
 8004ef0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	2110      	movs	r1, #16
 8004ef6:	438a      	bics	r2, r1
 8004ef8:	601a      	str	r2, [r3, #0]
 8004efa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004efc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	f383 8810 	msr	PRIMASK, r3
}
 8004f04:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f08:	2200      	movs	r2, #0
 8004f0a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	d108      	bne.n	8004f26 <UART_DMAReceiveCplt+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f16:	2258      	movs	r2, #88	; 0x58
 8004f18:	5a9a      	ldrh	r2, [r3, r2]
 8004f1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f1c:	0011      	movs	r1, r2
 8004f1e:	0018      	movs	r0, r3
 8004f20:	f7ff fae2 	bl	80044e8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004f24:	e003      	b.n	8004f2e <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8004f26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f28:	0018      	movs	r0, r3
 8004f2a:	f7fb fa87 	bl	800043c <HAL_UART_RxCpltCallback>
}
 8004f2e:	46c0      	nop			; (mov r8, r8)
 8004f30:	46bd      	mov	sp, r7
 8004f32:	b014      	add	sp, #80	; 0x50
 8004f34:	bd80      	pop	{r7, pc}
 8004f36:	46c0      	nop			; (mov r8, r8)
 8004f38:	fffffeff 	.word	0xfffffeff

08004f3c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b084      	sub	sp, #16
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f48:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2201      	movs	r2, #1
 8004f4e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d10a      	bne.n	8004f6e <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	2258      	movs	r2, #88	; 0x58
 8004f5c:	5a9b      	ldrh	r3, [r3, r2]
 8004f5e:	085b      	lsrs	r3, r3, #1
 8004f60:	b29a      	uxth	r2, r3
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	0011      	movs	r1, r2
 8004f66:	0018      	movs	r0, r3
 8004f68:	f7ff fabe 	bl	80044e8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004f6c:	e003      	b.n	8004f76 <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	0018      	movs	r0, r3
 8004f72:	f7ff fab1 	bl	80044d8 <HAL_UART_RxHalfCpltCallback>
}
 8004f76:	46c0      	nop			; (mov r8, r8)
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	b004      	add	sp, #16
 8004f7c:	bd80      	pop	{r7, pc}

08004f7e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004f7e:	b580      	push	{r7, lr}
 8004f80:	b086      	sub	sp, #24
 8004f82:	af00      	add	r7, sp, #0
 8004f84:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f8a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004f90:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	2280      	movs	r2, #128	; 0x80
 8004f96:	589b      	ldr	r3, [r3, r2]
 8004f98:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004f9a:	697b      	ldr	r3, [r7, #20]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	2280      	movs	r2, #128	; 0x80
 8004fa2:	4013      	ands	r3, r2
 8004fa4:	2b80      	cmp	r3, #128	; 0x80
 8004fa6:	d10a      	bne.n	8004fbe <UART_DMAError+0x40>
 8004fa8:	693b      	ldr	r3, [r7, #16]
 8004faa:	2b21      	cmp	r3, #33	; 0x21
 8004fac:	d107      	bne.n	8004fbe <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	2252      	movs	r2, #82	; 0x52
 8004fb2:	2100      	movs	r1, #0
 8004fb4:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	0018      	movs	r0, r3
 8004fba:	f7ff fe47 	bl	8004c4c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	2240      	movs	r2, #64	; 0x40
 8004fc6:	4013      	ands	r3, r2
 8004fc8:	2b40      	cmp	r3, #64	; 0x40
 8004fca:	d10a      	bne.n	8004fe2 <UART_DMAError+0x64>
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2b22      	cmp	r3, #34	; 0x22
 8004fd0:	d107      	bne.n	8004fe2 <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	225a      	movs	r2, #90	; 0x5a
 8004fd6:	2100      	movs	r1, #0
 8004fd8:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	0018      	movs	r0, r3
 8004fde:	f7ff fe59 	bl	8004c94 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	2284      	movs	r2, #132	; 0x84
 8004fe6:	589b      	ldr	r3, [r3, r2]
 8004fe8:	2210      	movs	r2, #16
 8004fea:	431a      	orrs	r2, r3
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	2184      	movs	r1, #132	; 0x84
 8004ff0:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	0018      	movs	r0, r3
 8004ff6:	f7fb fa6f 	bl	80004d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ffa:	46c0      	nop			; (mov r8, r8)
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	b006      	add	sp, #24
 8005000:	bd80      	pop	{r7, pc}

08005002 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005002:	b580      	push	{r7, lr}
 8005004:	b084      	sub	sp, #16
 8005006:	af00      	add	r7, sp, #0
 8005008:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800500e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	225a      	movs	r2, #90	; 0x5a
 8005014:	2100      	movs	r1, #0
 8005016:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2252      	movs	r2, #82	; 0x52
 800501c:	2100      	movs	r1, #0
 800501e:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	0018      	movs	r0, r3
 8005024:	f7fb fa58 	bl	80004d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005028:	46c0      	nop			; (mov r8, r8)
 800502a:	46bd      	mov	sp, r7
 800502c:	b004      	add	sp, #16
 800502e:	bd80      	pop	{r7, pc}

08005030 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b086      	sub	sp, #24
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005038:	f3ef 8310 	mrs	r3, PRIMASK
 800503c:	60bb      	str	r3, [r7, #8]
  return(result);
 800503e:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005040:	617b      	str	r3, [r7, #20]
 8005042:	2301      	movs	r3, #1
 8005044:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	f383 8810 	msr	PRIMASK, r3
}
 800504c:	46c0      	nop			; (mov r8, r8)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	2140      	movs	r1, #64	; 0x40
 800505a:	438a      	bics	r2, r1
 800505c:	601a      	str	r2, [r3, #0]
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	f383 8810 	msr	PRIMASK, r3
}
 8005068:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2220      	movs	r2, #32
 800506e:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2200      	movs	r2, #0
 8005074:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	0018      	movs	r0, r3
 800507a:	f7fb fba5 	bl	80007c8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800507e:	46c0      	nop			; (mov r8, r8)
 8005080:	46bd      	mov	sp, r7
 8005082:	b006      	add	sp, #24
 8005084:	bd80      	pop	{r7, pc}
	...

08005088 <__libc_init_array>:
 8005088:	b570      	push	{r4, r5, r6, lr}
 800508a:	2600      	movs	r6, #0
 800508c:	4d0c      	ldr	r5, [pc, #48]	; (80050c0 <__libc_init_array+0x38>)
 800508e:	4c0d      	ldr	r4, [pc, #52]	; (80050c4 <__libc_init_array+0x3c>)
 8005090:	1b64      	subs	r4, r4, r5
 8005092:	10a4      	asrs	r4, r4, #2
 8005094:	42a6      	cmp	r6, r4
 8005096:	d109      	bne.n	80050ac <__libc_init_array+0x24>
 8005098:	2600      	movs	r6, #0
 800509a:	f000 f821 	bl	80050e0 <_init>
 800509e:	4d0a      	ldr	r5, [pc, #40]	; (80050c8 <__libc_init_array+0x40>)
 80050a0:	4c0a      	ldr	r4, [pc, #40]	; (80050cc <__libc_init_array+0x44>)
 80050a2:	1b64      	subs	r4, r4, r5
 80050a4:	10a4      	asrs	r4, r4, #2
 80050a6:	42a6      	cmp	r6, r4
 80050a8:	d105      	bne.n	80050b6 <__libc_init_array+0x2e>
 80050aa:	bd70      	pop	{r4, r5, r6, pc}
 80050ac:	00b3      	lsls	r3, r6, #2
 80050ae:	58eb      	ldr	r3, [r5, r3]
 80050b0:	4798      	blx	r3
 80050b2:	3601      	adds	r6, #1
 80050b4:	e7ee      	b.n	8005094 <__libc_init_array+0xc>
 80050b6:	00b3      	lsls	r3, r6, #2
 80050b8:	58eb      	ldr	r3, [r5, r3]
 80050ba:	4798      	blx	r3
 80050bc:	3601      	adds	r6, #1
 80050be:	e7f2      	b.n	80050a6 <__libc_init_array+0x1e>
 80050c0:	08005130 	.word	0x08005130
 80050c4:	08005130 	.word	0x08005130
 80050c8:	08005130 	.word	0x08005130
 80050cc:	08005138 	.word	0x08005138

080050d0 <memset>:
 80050d0:	0003      	movs	r3, r0
 80050d2:	1882      	adds	r2, r0, r2
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d100      	bne.n	80050da <memset+0xa>
 80050d8:	4770      	bx	lr
 80050da:	7019      	strb	r1, [r3, #0]
 80050dc:	3301      	adds	r3, #1
 80050de:	e7f9      	b.n	80050d4 <memset+0x4>

080050e0 <_init>:
 80050e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050e2:	46c0      	nop			; (mov r8, r8)
 80050e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050e6:	bc08      	pop	{r3}
 80050e8:	469e      	mov	lr, r3
 80050ea:	4770      	bx	lr

080050ec <_fini>:
 80050ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050ee:	46c0      	nop			; (mov r8, r8)
 80050f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050f2:	bc08      	pop	{r3}
 80050f4:	469e      	mov	lr, r3
 80050f6:	4770      	bx	lr
