

================================================================
== Vitis HLS Report for 'huffmanDecoderLL_2_0_Pipeline_dyn_len_bits'
================================================================
* Date:           Tue Oct  8 21:19:31 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.449 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                    |                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance              |       Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ret_discardBitStreamLL_fu_213  |discardBitStreamLL  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +------------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dyn_len_bits  |        ?|        ?|         2|          2|          2|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      209|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      140|    -|
|Register             |        -|     -|      133|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      133|      349|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1069_fu_308_p2              |         +|   0|  0|  13|           6|           1|
    |bitbuffer_fu_341_p2               |         +|   0|  0|  39|          32|          32|
    |bits_cntr_fu_347_p2               |         +|   0|  0|  13|           6|           5|
    |dynamic_curInSize_2_fu_272_p2     |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_condition_103                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_332                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op44_read_state3     |       and|   0|  0|   2|           1|           1|
    |icmp_ln1069_fu_266_p2             |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln1071_fu_291_p2             |      icmp|   0|  0|   9|           2|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln1071_fu_297_p2               |        or|   0|  0|   2|           1|           1|
    |shl_ln1073_fu_331_p2              |       shl|   0|  0|  96|          31|          31|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 209|          95|          84|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  14|          3|    1|          3|
    |ap_done_int                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_bitbuffer_10_phi_fu_207_p4      |   9|          2|   32|         64|
    |ap_phi_mux_bits_cntr_8_phi_fu_198_p4       |   9|          2|    6|         12|
    |ap_phi_reg_pp0_iter1_bitbuffer_10_reg_204  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_bits_cntr_8_reg_195   |   9|          2|    6|         12|
    |bitbuffer_9_fu_100                         |   9|          2|   32|         64|
    |bits_cntr_7_fu_104                         |   9|          2|    6|         12|
    |done_9_fu_108                              |   9|          2|    1|          2|
    |dynamic_curInSize_fu_92                    |   9|          2|    5|         10|
    |huffman_eos_stream_blk_n                   |   9|          2|    1|          2|
    |huffman_input_stream_blk_n                 |   9|          2|    1|          2|
    |indvars_iv3_fu_96                          |   9|          2|    6|         12|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 140|         31|  132|        265|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   2|   0|    2|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_bitbuffer_10_reg_204  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_bits_cntr_8_reg_195   |   6|   0|    6|          0|
    |bitbuffer_9_fu_100                         |  32|   0|   32|          0|
    |bitbuffer_9_load_reg_430                   |  32|   0|   32|          0|
    |bits_cntr_7_fu_104                         |   6|   0|    6|          0|
    |bits_cntr_7_load_reg_436                   |   6|   0|    6|          0|
    |done_9_fu_108                              |   1|   0|    1|          0|
    |dynamic_curInSize_fu_92                    |   5|   0|    5|          0|
    |icmp_ln1069_reg_443                        |   1|   0|    1|          0|
    |indvars_iv3_fu_96                          |   6|   0|    6|          0|
    |or_ln1071_reg_447                          |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 133|   0|  133|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|                    RTL Ports                   | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                                          |   in|    1|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits|  return value|
|ap_rst                                          |   in|    1|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits|  return value|
|ap_start                                        |   in|    1|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits|  return value|
|ap_done                                         |  out|    1|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits|  return value|
|ap_idle                                         |  out|    1|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits|  return value|
|ap_ready                                        |  out|    1|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits|  return value|
|call_ret29_discardBitStreamLL_fu_610_p_din1     |  out|   32|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits|  return value|
|call_ret29_discardBitStreamLL_fu_610_p_din2     |  out|    6|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits|  return value|
|call_ret29_discardBitStreamLL_fu_610_p_din3     |  out|    5|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits|  return value|
|call_ret29_discardBitStreamLL_fu_610_p_dout0_0  |   in|   32|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits|  return value|
|call_ret29_discardBitStreamLL_fu_610_p_dout0_1  |   in|    6|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits|  return value|
|call_ret29_discardBitStreamLL_fu_610_p_ready    |   in|    1|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits|  return value|
|done_26                                         |   in|    1|     ap_none|                                       done_26|        scalar|
|bits_cntr_39                                    |   in|    6|     ap_none|                                  bits_cntr_39|        scalar|
|bitbuffer_37                                    |   in|   32|     ap_none|                                  bitbuffer_37|        scalar|
|zext_ln1069_1                                   |   in|    4|     ap_none|                                 zext_ln1069_1|        scalar|
|dynamic_lens_address0                           |  out|    9|   ap_memory|                                  dynamic_lens|         array|
|dynamic_lens_ce0                                |  out|    1|   ap_memory|                                  dynamic_lens|         array|
|dynamic_lens_we0                                |  out|    1|   ap_memory|                                  dynamic_lens|         array|
|dynamic_lens_d0                                 |  out|    5|   ap_memory|                                  dynamic_lens|         array|
|huffman_input_stream_dout                       |   in|   16|     ap_fifo|                          huffman_input_stream|       pointer|
|huffman_input_stream_empty_n                    |   in|    1|     ap_fifo|                          huffman_input_stream|       pointer|
|huffman_input_stream_read                       |  out|    1|     ap_fifo|                          huffman_input_stream|       pointer|
|huffman_eos_stream_dout                         |   in|    1|     ap_fifo|                            huffman_eos_stream|       pointer|
|huffman_eos_stream_empty_n                      |   in|    1|     ap_fifo|                            huffman_eos_stream|       pointer|
|huffman_eos_stream_read                         |  out|    1|     ap_fifo|                            huffman_eos_stream|       pointer|
|done_9_out                                      |  out|    1|      ap_vld|                                    done_9_out|       pointer|
|done_9_out_ap_vld                               |  out|    1|      ap_vld|                                    done_9_out|       pointer|
|bits_cntr_7_out                                 |  out|    6|      ap_vld|                               bits_cntr_7_out|       pointer|
|bits_cntr_7_out_ap_vld                          |  out|    1|      ap_vld|                               bits_cntr_7_out|       pointer|
|bitbuffer_9_out                                 |  out|   32|      ap_vld|                               bitbuffer_9_out|       pointer|
|bitbuffer_9_out_ap_vld                          |  out|    1|      ap_vld|                               bitbuffer_9_out|       pointer|
|order_address0                                  |  out|    5|   ap_memory|                                         order|         array|
|order_ce0                                       |  out|    1|   ap_memory|                                         order|         array|
|order_q0                                        |   in|    5|   ap_memory|                                         order|         array|
+------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%dynamic_curInSize = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:893]   --->   Operation 5 'alloca' 'dynamic_curInSize' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvars_iv3 = alloca i32 1"   --->   Operation 6 'alloca' 'indvars_iv3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bitbuffer_9 = alloca i32 1"   --->   Operation 7 'alloca' 'bitbuffer_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bits_cntr_7 = alloca i32 1"   --->   Operation 8 'alloca' 'bits_cntr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%done_9 = alloca i32 1"   --->   Operation 9 'alloca' 'done_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln1069_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln1069_1"   --->   Operation 10 'read' 'zext_ln1069_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bitbuffer_37_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bitbuffer_37"   --->   Operation 11 'read' 'bitbuffer_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bits_cntr_39_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %bits_cntr_39"   --->   Operation 12 'read' 'bits_cntr_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%done_26_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %done_26"   --->   Operation 13 'read' 'done_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln1069_1_cast = zext i4 %zext_ln1069_1_read"   --->   Operation 14 'zext' 'zext_ln1069_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %dynamic_lens, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %huffman_input_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %huffman_eos_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln0 = store i1 %done_26_read, i1 %done_9"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i6 %bits_cntr_39_read, i6 %bits_cntr_7"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 %bitbuffer_37_read, i32 %bitbuffer_9"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i6 %zext_ln1069_1_cast, i6 %indvars_iv3"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln893 = store i5 0, i5 %dynamic_curInSize" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:893]   --->   Operation 22 'store' 'store_ln893' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body133"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.30>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%dynamic_curInSize_1 = load i5 %dynamic_curInSize" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1077]   --->   Operation 24 'load' 'dynamic_curInSize_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvars_iv3_load = load i6 %indvars_iv3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1069]   --->   Operation 25 'load' 'indvars_iv3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%bitbuffer_9_load = load i32 %bitbuffer_9" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1073]   --->   Operation 26 'load' 'bitbuffer_9_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%bits_cntr_7_load = load i6 %bits_cntr_7" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1075]   --->   Operation 27 'load' 'bits_cntr_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.84ns)   --->   "%icmp_ln1069 = icmp_eq  i6 %indvars_iv3_load, i6 19" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1069]   --->   Operation 28 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.82ns)   --->   "%dynamic_curInSize_2 = add i5 %dynamic_curInSize_1, i5 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1077]   --->   Operation 29 'add' 'dynamic_curInSize_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln1069 = br i1 %icmp_ln1069, void %while.body133.split, void %while.body160.preheader.exitStub" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1069]   --->   Operation 30 'br' 'br_ln1069' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%done_9_load = load i1 %done_9" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1071]   --->   Operation 31 'load' 'done_9_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln1070 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1070]   --->   Operation 32 'specpipeline' 'specpipeline_ln1070' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln1069 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1069]   --->   Operation 33 'specloopname' 'specloopname_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %bits_cntr_7_load, i32 4, i32 5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1071]   --->   Operation 34 'partselect' 'tmp' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.62ns)   --->   "%icmp_ln1071 = icmp_ne  i2 %tmp, i2 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1071]   --->   Operation 35 'icmp' 'icmp_ln1071' <Predicate = (!icmp_ln1069)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.14ns)   --->   "%or_ln1071 = or i1 %done_9_load, i1 %icmp_ln1071" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1071]   --->   Operation 36 'or' 'or_ln1071' <Predicate = (!icmp_ln1069)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.46ns)   --->   "%br_ln1071 = br i1 %or_ln1071, void %if.then138, void %if.end149" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1071]   --->   Operation 37 'br' 'br_ln1071' <Predicate = (!icmp_ln1069)> <Delay = 0.46>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1077 = zext i5 %dynamic_curInSize_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1077]   --->   Operation 38 'zext' 'zext_ln1077' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%order_addr = getelementptr i5 %order, i64 0, i64 %zext_ln1077" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1077]   --->   Operation 39 'getelementptr' 'order_addr' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (0.73ns)   --->   "%order_load = load i5 %order_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1077]   --->   Operation 40 'load' 'order_load' <Predicate = (!icmp_ln1069)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 19> <ROM>
ST_2 : Operation 41 [1/1] (0.84ns)   --->   "%add_ln1069 = add i6 %indvars_iv3_load, i6 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1069]   --->   Operation 41 'add' 'add_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.46ns)   --->   "%store_ln1069 = store i6 %add_ln1069, i6 %indvars_iv3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1069]   --->   Operation 42 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.46>
ST_2 : Operation 43 [1/1] (0.46ns)   --->   "%store_ln893 = store i5 %dynamic_curInSize_2, i5 %dynamic_curInSize" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:893]   --->   Operation 43 'store' 'store_ln893' <Predicate = (!icmp_ln1069)> <Delay = 0.46>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%done_9_load_1 = load i1 %done_9"   --->   Operation 68 'load' 'done_9_load_1' <Predicate = (icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %done_9_out, i1 %done_9_load_1"   --->   Operation 69 'write' 'write_ln0' <Predicate = (icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln1075 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %bits_cntr_7_out, i6 %bits_cntr_7_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1075]   --->   Operation 70 'write' 'write_ln1075' <Predicate = (icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln1073 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bitbuffer_9_out, i32 %bitbuffer_9_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1073]   --->   Operation 71 'write' 'write_ln1073' <Predicate = (icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln1069)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.44>
ST_3 : Operation 44 [1/1] (2.10ns)   --->   "%tmp_data = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %huffman_input_stream" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1072]   --->   Operation 44 'read' 'tmp_data' <Predicate = (!icmp_ln1069 & !or_ln1071)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1073 = zext i16 %tmp_data" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1073]   --->   Operation 45 'zext' 'zext_ln1073' <Predicate = (!icmp_ln1069 & !or_ln1071)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1073_1 = zext i6 %bits_cntr_7_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1073]   --->   Operation 46 'zext' 'zext_ln1073_1' <Predicate = (!icmp_ln1069 & !or_ln1071)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.00ns)   --->   "%shl_ln1073 = shl i31 %zext_ln1073, i31 %zext_ln1073_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1073]   --->   Operation 47 'shl' 'shl_ln1073' <Predicate = (!icmp_ln1069 & !or_ln1071)> <Delay = 1.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1073_2 = zext i31 %shl_ln1073" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1073]   --->   Operation 48 'zext' 'zext_ln1073_2' <Predicate = (!icmp_ln1069 & !or_ln1071)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.14ns)   --->   "%bitbuffer = add i32 %zext_ln1073_2, i32 %bitbuffer_9_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1073]   --->   Operation 49 'add' 'bitbuffer' <Predicate = (!icmp_ln1069 & !or_ln1071)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (2.10ns)   --->   "%done = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %huffman_eos_stream" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1074]   --->   Operation 50 'read' 'done' <Predicate = (!icmp_ln1069 & !or_ln1071)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_3 : Operation 51 [1/1] (0.84ns)   --->   "%bits_cntr = add i6 %bits_cntr_7_load, i6 16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1075]   --->   Operation 51 'add' 'bits_cntr' <Predicate = (!icmp_ln1069 & !or_ln1071)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.46ns)   --->   "%store_ln1074 = store i1 %done, i1 %done_9" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1074]   --->   Operation 52 'store' 'store_ln1074' <Predicate = (!icmp_ln1069 & !or_ln1071)> <Delay = 0.46>
ST_3 : Operation 53 [1/1] (0.46ns)   --->   "%br_ln1076 = br void %if.end149" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1076]   --->   Operation 53 'br' 'br_ln1076' <Predicate = (!icmp_ln1069 & !or_ln1071)> <Delay = 0.46>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%bits_cntr_8 = phi i6 %bits_cntr, void %if.then138, i6 %bits_cntr_7_load, void %while.body133.split"   --->   Operation 54 'phi' 'bits_cntr_8' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%bitbuffer_10 = phi i32 %bitbuffer, void %if.then138, i32 %bitbuffer_9_load, void %while.body133.split"   --->   Operation 55 'phi' 'bitbuffer_10' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln1077 = trunc i32 %bitbuffer_10" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1077]   --->   Operation 56 'trunc' 'trunc_ln1077' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1077_2 = zext i3 %trunc_ln1077" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1077]   --->   Operation 57 'zext' 'zext_ln1077_2' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 58 [1/2] (0.73ns)   --->   "%order_load = load i5 %order_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1077]   --->   Operation 58 'load' 'order_load' <Predicate = (!icmp_ln1069)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 19> <ROM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1077_1 = zext i5 %order_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1077]   --->   Operation 59 'zext' 'zext_ln1077_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%dynamic_lens_addr = getelementptr i5 %dynamic_lens, i64 0, i64 %zext_ln1077_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1077]   --->   Operation 60 'getelementptr' 'dynamic_lens_addr' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.73ns)   --->   "%store_ln1077 = store i5 %zext_ln1077_2, i9 %dynamic_lens_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1077]   --->   Operation 61 'store' 'store_ln1077' <Predicate = (!icmp_ln1069)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 5> <Depth = 318> <RAM>
ST_3 : Operation 62 [1/1] (1.27ns)   --->   "%call_ret = call i38 @discardBitStreamLL, i32 %bitbuffer_10, i6 %bits_cntr_8, i5 3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1078]   --->   Operation 62 'call' 'call_ret' <Predicate = (!icmp_ln1069)> <Delay = 1.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%bitbuffer_1 = extractvalue i38 %call_ret" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1078]   --->   Operation 63 'extractvalue' 'bitbuffer_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%bits_cntr_3 = extractvalue i38 %call_ret" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1078]   --->   Operation 64 'extractvalue' 'bits_cntr_3' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.46ns)   --->   "%store_ln1078 = store i6 %bits_cntr_3, i6 %bits_cntr_7" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1078]   --->   Operation 65 'store' 'store_ln1078' <Predicate = (!icmp_ln1069)> <Delay = 0.46>
ST_3 : Operation 66 [1/1] (0.46ns)   --->   "%store_ln1078 = store i32 %bitbuffer_1, i32 %bitbuffer_9" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1078]   --->   Operation 66 'store' 'store_ln1078' <Predicate = (!icmp_ln1069)> <Delay = 0.46>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln1069 = br void %while.body133" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1069]   --->   Operation 67 'br' 'br_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ done_26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bits_cntr_39]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bitbuffer_37]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln1069_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dynamic_lens]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ huffman_input_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ huffman_eos_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ done_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bits_cntr_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bitbuffer_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ order]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dynamic_curInSize   (alloca       ) [ 0110]
indvars_iv3         (alloca       ) [ 0110]
bitbuffer_9         (alloca       ) [ 0111]
bits_cntr_7         (alloca       ) [ 0111]
done_9              (alloca       ) [ 0111]
zext_ln1069_1_read  (read         ) [ 0000]
bitbuffer_37_read   (read         ) [ 0000]
bits_cntr_39_read   (read         ) [ 0000]
done_26_read        (read         ) [ 0000]
zext_ln1069_1_cast  (zext         ) [ 0000]
specmemcore_ln0     (specmemcore  ) [ 0000]
specinterface_ln0   (specinterface) [ 0000]
specinterface_ln0   (specinterface) [ 0000]
store_ln0           (store        ) [ 0000]
store_ln0           (store        ) [ 0000]
store_ln0           (store        ) [ 0000]
store_ln0           (store        ) [ 0000]
store_ln893         (store        ) [ 0000]
br_ln0              (br           ) [ 0000]
dynamic_curInSize_1 (load         ) [ 0000]
indvars_iv3_load    (load         ) [ 0000]
bitbuffer_9_load    (load         ) [ 0111]
bits_cntr_7_load    (load         ) [ 0111]
icmp_ln1069         (icmp         ) [ 0111]
dynamic_curInSize_2 (add          ) [ 0000]
br_ln1069           (br           ) [ 0000]
done_9_load         (load         ) [ 0000]
specpipeline_ln1070 (specpipeline ) [ 0000]
specloopname_ln1069 (specloopname ) [ 0000]
tmp                 (partselect   ) [ 0000]
icmp_ln1071         (icmp         ) [ 0000]
or_ln1071           (or           ) [ 0111]
br_ln1071           (br           ) [ 0111]
zext_ln1077         (zext         ) [ 0000]
order_addr          (getelementptr) [ 0101]
add_ln1069          (add          ) [ 0000]
store_ln1069        (store        ) [ 0000]
store_ln893         (store        ) [ 0000]
tmp_data            (read         ) [ 0000]
zext_ln1073         (zext         ) [ 0000]
zext_ln1073_1       (zext         ) [ 0000]
shl_ln1073          (shl          ) [ 0000]
zext_ln1073_2       (zext         ) [ 0000]
bitbuffer           (add          ) [ 0000]
done                (read         ) [ 0000]
bits_cntr           (add          ) [ 0000]
store_ln1074        (store        ) [ 0000]
br_ln1076           (br           ) [ 0000]
bits_cntr_8         (phi          ) [ 0101]
bitbuffer_10        (phi          ) [ 0101]
trunc_ln1077        (trunc        ) [ 0000]
zext_ln1077_2       (zext         ) [ 0000]
order_load          (load         ) [ 0000]
zext_ln1077_1       (zext         ) [ 0000]
dynamic_lens_addr   (getelementptr) [ 0000]
store_ln1077        (store        ) [ 0000]
call_ret            (call         ) [ 0000]
bitbuffer_1         (extractvalue ) [ 0000]
bits_cntr_3         (extractvalue ) [ 0000]
store_ln1078        (store        ) [ 0000]
store_ln1078        (store        ) [ 0000]
br_ln1069           (br           ) [ 0000]
done_9_load_1       (load         ) [ 0000]
write_ln0           (write        ) [ 0000]
write_ln1075        (write        ) [ 0000]
write_ln1073        (write        ) [ 0000]
ret_ln0             (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="done_26">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="done_26"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bits_cntr_39">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bits_cntr_39"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bitbuffer_37">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bitbuffer_37"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln1069_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln1069_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dynamic_lens">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dynamic_lens"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="huffman_input_stream">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="huffman_input_stream"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="huffman_eos_stream">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="huffman_eos_stream"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="done_9_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="done_9_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="bits_cntr_7_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bits_cntr_7_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="bitbuffer_9_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bitbuffer_9_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="order">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="order"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="discardBitStreamLL"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="dynamic_curInSize_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dynamic_curInSize/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvars_iv3_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv3/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="bitbuffer_9_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bitbuffer_9/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="bits_cntr_7_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bits_cntr_7/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="done_9_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="done_9/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln1069_1_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="4" slack="0"/>
<pin id="115" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln1069_1_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="bitbuffer_37_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bitbuffer_37_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="bits_cntr_39_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="0" index="1" bw="6" slack="0"/>
<pin id="127" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bits_cntr_39_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="done_26_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="done_26_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_data_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="done_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="done/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln0_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="write_ln1075_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="6" slack="0"/>
<pin id="158" dir="0" index="2" bw="6" slack="0"/>
<pin id="159" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1075/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="write_ln1073_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="32" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1073/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="order_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="order_addr/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="order_load/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="dynamic_lens_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="5" slack="0"/>
<pin id="186" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dynamic_lens_addr/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln1077_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="0"/>
<pin id="191" dir="0" index="1" bw="5" slack="0"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1077/3 "/>
</bind>
</comp>

<comp id="195" class="1005" name="bits_cntr_8_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="197" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="bits_cntr_8 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="bits_cntr_8_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="6" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bits_cntr_8/3 "/>
</bind>
</comp>

<comp id="204" class="1005" name="bitbuffer_10_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="206" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="bitbuffer_10 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="bitbuffer_10_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="32" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bitbuffer_10/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="call_ret_discardBitStreamLL_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="38" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="0" index="2" bw="6" slack="0"/>
<pin id="217" dir="0" index="3" bw="3" slack="0"/>
<pin id="218" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln1069_1_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1069_1_cast/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln0_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln0_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="0" index="1" bw="6" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln0_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln0_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="0" index="1" bw="6" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln893_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="5" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln893/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="dynamic_curInSize_1_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="1"/>
<pin id="254" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dynamic_curInSize_1/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="indvars_iv3_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="1"/>
<pin id="257" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv3_load/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="bitbuffer_9_load_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bitbuffer_9_load/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="bits_cntr_7_load_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="1"/>
<pin id="264" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bits_cntr_7_load/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln1069_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="0" index="1" bw="6" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="dynamic_curInSize_2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="dynamic_curInSize_2/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="done_9_load_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="done_9_load/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="0"/>
<pin id="283" dir="0" index="1" bw="6" slack="0"/>
<pin id="284" dir="0" index="2" bw="4" slack="0"/>
<pin id="285" dir="0" index="3" bw="4" slack="0"/>
<pin id="286" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln1071_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="2" slack="0"/>
<pin id="293" dir="0" index="1" bw="2" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1071/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="or_ln1071_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1071/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln1077_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1077/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln1069_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1069/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln1069_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="0"/>
<pin id="316" dir="0" index="1" bw="6" slack="1"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1069/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln893_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="0" index="1" bw="5" slack="1"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln893/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln1073_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1073/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln1073_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="6" slack="1"/>
<pin id="330" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1073_1/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="shl_ln1073_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="0"/>
<pin id="333" dir="0" index="1" bw="6" slack="0"/>
<pin id="334" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1073/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln1073_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="31" slack="0"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1073_2/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="bitbuffer_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="31" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="1"/>
<pin id="344" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bitbuffer/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="bits_cntr_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="6" slack="1"/>
<pin id="349" dir="0" index="1" bw="6" slack="0"/>
<pin id="350" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bits_cntr/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln1074_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="2"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1074/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="trunc_ln1077_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1077/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln1077_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1077_2/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln1077_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1077_1/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="bitbuffer_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="38" slack="0"/>
<pin id="374" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="bitbuffer_1/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="bits_cntr_3_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="38" slack="0"/>
<pin id="378" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="bits_cntr_3/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln1078_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="0"/>
<pin id="382" dir="0" index="1" bw="6" slack="2"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1078/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="store_ln1078_store_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="2"/>
<pin id="388" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1078/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="done_9_load_1_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="done_9_load_1/2 "/>
</bind>
</comp>

<comp id="394" class="1005" name="dynamic_curInSize_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="0"/>
<pin id="396" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="dynamic_curInSize "/>
</bind>
</comp>

<comp id="401" class="1005" name="indvars_iv3_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="6" slack="0"/>
<pin id="403" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv3 "/>
</bind>
</comp>

<comp id="408" class="1005" name="bitbuffer_9_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="bitbuffer_9 "/>
</bind>
</comp>

<comp id="415" class="1005" name="bits_cntr_7_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="6" slack="0"/>
<pin id="417" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="bits_cntr_7 "/>
</bind>
</comp>

<comp id="422" class="1005" name="done_9_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="done_9 "/>
</bind>
</comp>

<comp id="430" class="1005" name="bitbuffer_9_load_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitbuffer_9_load "/>
</bind>
</comp>

<comp id="436" class="1005" name="bits_cntr_7_load_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="1"/>
<pin id="438" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="bits_cntr_7_load "/>
</bind>
</comp>

<comp id="443" class="1005" name="icmp_ln1069_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="1"/>
<pin id="445" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1069 "/>
</bind>
</comp>

<comp id="447" class="1005" name="or_ln1071_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1071 "/>
</bind>
</comp>

<comp id="451" class="1005" name="order_addr_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="1"/>
<pin id="453" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="order_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="76" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="78" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="86" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="88" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="90" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="72" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="72" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="219"><net_src comp="82" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="207" pin="4"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="198" pin="4"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="84" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="226"><net_src comp="112" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="130" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="124" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="118" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="223" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="50" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="261"><net_src comp="258" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="265"><net_src comp="262" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="270"><net_src comp="255" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="52" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="252" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="54" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="287"><net_src comp="64" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="262" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="66" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="68" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="295"><net_src comp="281" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="70" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="278" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="291" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="252" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="312"><net_src comp="255" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="74" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="272" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="136" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="324" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="328" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="341" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="351"><net_src comp="80" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="352"><net_src comp="347" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="357"><net_src comp="142" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="207" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="370"><net_src comp="176" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="375"><net_src comp="213" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="213" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="376" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="372" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="390" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="397"><net_src comp="92" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="400"><net_src comp="394" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="404"><net_src comp="96" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="407"><net_src comp="401" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="411"><net_src comp="100" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="414"><net_src comp="408" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="418"><net_src comp="104" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="421"><net_src comp="415" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="425"><net_src comp="108" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="428"><net_src comp="422" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="429"><net_src comp="422" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="433"><net_src comp="258" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="439"><net_src comp="262" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="442"><net_src comp="436" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="446"><net_src comp="266" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="297" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="169" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="176" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dynamic_lens | {3 }
	Port: huffman_input_stream | {}
	Port: huffman_eos_stream | {}
	Port: done_9_out | {2 }
	Port: bits_cntr_7_out | {2 }
	Port: bitbuffer_9_out | {2 }
	Port: order | {}
 - Input state : 
	Port: huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits : done_26 | {1 }
	Port: huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits : bits_cntr_39 | {1 }
	Port: huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits : bitbuffer_37 | {1 }
	Port: huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits : zext_ln1069_1 | {1 }
	Port: huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits : huffman_input_stream | {3 }
	Port: huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits : huffman_eos_stream | {3 }
	Port: huffmanDecoderLL<2, 0>_Pipeline_dyn_len_bits : order | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln893 : 1
	State 2
		icmp_ln1069 : 1
		dynamic_curInSize_2 : 1
		br_ln1069 : 2
		tmp : 1
		icmp_ln1071 : 2
		or_ln1071 : 3
		br_ln1071 : 3
		zext_ln1077 : 1
		order_addr : 2
		order_load : 3
		add_ln1069 : 1
		store_ln1069 : 2
		store_ln893 : 2
		write_ln0 : 1
		write_ln1075 : 1
		write_ln1073 : 1
	State 3
		shl_ln1073 : 1
		zext_ln1073_2 : 2
		bitbuffer : 3
		bits_cntr_8 : 1
		bitbuffer_10 : 4
		trunc_ln1077 : 5
		zext_ln1077_2 : 6
		zext_ln1077_1 : 1
		dynamic_lens_addr : 2
		store_ln1077 : 7
		call_ret : 5
		bitbuffer_1 : 6
		bits_cntr_3 : 6
		store_ln1078 : 7
		store_ln1078 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|   call   | call_ret_discardBitStreamLL_fu_213 |    0    |   113   |
|----------|------------------------------------|---------|---------|
|          |     dynamic_curInSize_2_fu_272     |    0    |    12   |
|    add   |          add_ln1069_fu_308         |    0    |    13   |
|          |          bitbuffer_fu_341          |    0    |    39   |
|          |          bits_cntr_fu_347          |    0    |    13   |
|----------|------------------------------------|---------|---------|
|    shl   |          shl_ln1073_fu_331         |    0    |    35   |
|----------|------------------------------------|---------|---------|
|   icmp   |         icmp_ln1069_fu_266         |    0    |    13   |
|          |         icmp_ln1071_fu_291         |    0    |    9    |
|----------|------------------------------------|---------|---------|
|    or    |          or_ln1071_fu_297          |    0    |    2    |
|----------|------------------------------------|---------|---------|
|          |   zext_ln1069_1_read_read_fu_112   |    0    |    0    |
|          |    bitbuffer_37_read_read_fu_118   |    0    |    0    |
|   read   |    bits_cntr_39_read_read_fu_124   |    0    |    0    |
|          |      done_26_read_read_fu_130      |    0    |    0    |
|          |        tmp_data_read_fu_136        |    0    |    0    |
|          |          done_read_fu_142          |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |       write_ln0_write_fu_148       |    0    |    0    |
|   write  |      write_ln1075_write_fu_155     |    0    |    0    |
|          |      write_ln1073_write_fu_162     |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |      zext_ln1069_1_cast_fu_223     |    0    |    0    |
|          |         zext_ln1077_fu_303         |    0    |    0    |
|          |         zext_ln1073_fu_324         |    0    |    0    |
|   zext   |        zext_ln1073_1_fu_328        |    0    |    0    |
|          |        zext_ln1073_2_fu_337        |    0    |    0    |
|          |        zext_ln1077_2_fu_362        |    0    |    0    |
|          |        zext_ln1077_1_fu_367        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|partselect|             tmp_fu_281             |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |         trunc_ln1077_fu_358        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|extractvalue|         bitbuffer_1_fu_372         |    0    |    0    |
|          |         bits_cntr_3_fu_376         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   249   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   bitbuffer_10_reg_204  |   32   |
| bitbuffer_9_load_reg_430|   32   |
|   bitbuffer_9_reg_408   |   32   |
| bits_cntr_7_load_reg_436|    6   |
|   bits_cntr_7_reg_415   |    6   |
|   bits_cntr_8_reg_195   |    6   |
|      done_9_reg_422     |    1   |
|dynamic_curInSize_reg_394|    5   |
|   icmp_ln1069_reg_443   |    1   |
|   indvars_iv3_reg_401   |    6   |
|    or_ln1071_reg_447    |    1   |
|    order_addr_reg_451   |    5   |
+-------------------------+--------+
|          Total          |   133  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_176 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   10   ||   0.46  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   249  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   133  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   133  |   258  |
+-----------+--------+--------+--------+
