INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/powerClock/powerClock.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COUNTER
INFO: [VRFC 10-311] analyzing module COUNTER_ADJUST
INFO: [VRFC 10-311] analyzing module COUNTER_ADJUST_MAX_MIN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/powerClock/powerClock.srcs/sources_1/new/leapYear.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEAPYEAR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/powerClock/powerClock.srcs/sources_1/new/posedgeToPulse.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POSEDGE_TO_PULSE
INFO: [VRFC 10-311] analyzing module POSEDGE_TO_PULSE_LONG
INFO: [VRFC 10-311] analyzing module POSEDGE_TO_PULSE_DELAY
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/powerClock/powerClock.srcs/sim_1/new/mian_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_test
