Cadence Genus(TM) Synthesis Solution.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 19.12-s121_1, built Tue Dec 03 01:37:17 PST 2019
Options: -legacy_ui 
Date:    Tue Feb 01 15:44:01 2022
Host:    legendre1 (x86_64 w/Linux 4.9.0-4-amd64) (1core*18cpus*1physical cpu*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB) (39742572KB)
PID:     3825
OS:      Unsupported OS as /etc does not have release info

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (8 seconds elapsed).

WARNING: This version of the tool is 791 days old.
legacy_genus:/> source ./synthesis/fifo.tcl
Sourcing './synthesis/fifo.tcl' (Tue Feb 01 15:44:30 IST 2022)...
  Setting attribute of root '/': 'lib_search_path' = /afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'hdl_search_path', object type: 'root'
        : Attribute 'hdl_search_path' is going to be obsoleted, use the new attribute 'init_hdl_search_path'.
  Setting attribute of root '/': 'hdl_search_path' = ./rtl_fifo/

Threads Configured:3

  Message Summary for Library uk65lscllmvbbr_100c25_tc_ccs.lib:
  *************************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  *************************************************************
 
Warning : Ignoring unsupported lu_table_template. [LBR-403]
        : Ignoring lu_table_template index type (input_voltage).
        : LBR-403 is issued when an unsupported lu_table_template is encountered by GENUS.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.000000, 25.000000) in library 'uk65lscllmvbbr_100c25_tc_ccs.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTR' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTR' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE16R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE16R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE32R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE32R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE3R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE3R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE4R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE4R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE64R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE64R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE6R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE6R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE8R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE8R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILEP16R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILEP16R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILEP32R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILEP32R' must have an output pin.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCEPOM12R'
        : To make the cell usable, change the value of 'dont_use' attribute to false.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCEPOM16R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCEPOM20R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCEPOM2R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCEPOM3R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCEPOM4R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCEPOM6R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCEPOM8R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCESOM12R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCESOM16R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCESOM20R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCESOM2R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCESOM3R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCESOM4R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCESOM6R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCESOM8R'
  Setting attribute of root '/': 'library' = uk65lscllmvbbr_100c25_tc_ccs.lib
module fifomem #(parameter DATASIZE = 8, // Memory data word width
             |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'fifomem' with Verilog module in file './rtl_fifo/fifomem.v' on line 1, column 14.
        : A Verilog description is replaced when a new description of the same name and same library is read again.
    Verilog descriptions are:
       module
       macromodule
       configuration
    SystemVerilog adds the following descriptions:
       interface
       program
       package.
module sync_w2r #(parameter ADDRSIZE = 4)
              |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'sync_w2r' with Verilog module in file './rtl_fifo/sync_w2r.v' on line 1, column 15.
module sync_r2w #(parameter ADDRSIZE = 4)
              |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'sync_r2w' with Verilog module in file './rtl_fifo/sync_r2w.v' on line 1, column 15.
module rptr_empty #(parameter ADDRSIZE = 4)
                |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'rptr_empty' with Verilog module in file './rtl_fifo/rptr_empty.v' on line 1, column 17.
module wptr_full #(parameter ADDRSIZE = 4)
               |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'wptr_full' with Verilog module in file './rtl_fifo/wptr_full.v' on line 1, column 16.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CKB_SE_H54' between pins 'CKB' and 'SE' in libcell 'LAGCECSM12RA' is a sequential timing arc.
        : The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or automatically inferred.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CKB_SE_H54' between pins 'CKB' and 'SE' in libcell 'LAGCECSM16RA' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CKB_SE_H54' between pins 'CKB' and 'SE' in libcell 'LAGCECSM24RA' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CKB_SE_H54' between pins 'CKB' and 'SE' in libcell 'LAGCECSM2RA' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CKB_SE_H54' between pins 'CKB' and 'SE' in libcell 'LAGCECSM32RA' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CKB_SE_H54' between pins 'CKB' and 'SE' in libcell 'LAGCECSM40RA' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CKB_SE_H54' between pins 'CKB' and 'SE' in libcell 'LAGCECSM48RA' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CKB_SE_H54' between pins 'CKB' and 'SE' in libcell 'LAGCECSM4RA' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CKB_SE_H54' between pins 'CKB' and 'SE' in libcell 'LAGCECSM6RA' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CKB_SE_H54' between pins 'CKB' and 'SE' in libcell 'LAGCECSM8RA' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'LAGCEM12R' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'LAGCEM16R' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'LAGCEM20R' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'LAGCEM2R' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'LAGCEM3R' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'LAGCEM4R' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'LAGCEM6R' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'LAGCEM8R' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'LAGCEPM12R' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'LAGCEPM16R' is a sequential timing arc.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fifo1' from file './rtl_fifo/fifo1.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'fifo1' with default parameters value.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fifo1'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'fifo1'

No empty modules in design 'fifo1'

  Done Checking the design.
Statistics for commands executed by read_sdc:
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"             - successful      2 , failed      0 (runtime  0.00)
 "current_design"           - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful     20 , failed      0 (runtime  0.00)
 "get_ports"                - successful      7 , failed      0 (runtime  0.00)
 "set_clock_latency"        - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_false_path"           - successful      2 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      2 , failed      0 (runtime  0.00)
 "set_max_capacitance"      - successful      1 , failed      0 (runtime  0.00)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_min_delay"            - successful      1 , failed      0 (runtime  0.00)
 "set_multicycle_path"      - successful      2 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      2 , failed      0 (runtime  0.00)
 "set_units"                - successful      2 , failed      0 (runtime  0.00)
 "set_wire_load_mode"       - successful      1 , failed      0 (runtime  0.00)
Total runtime 0.0
Warning : This command will be obsolete in a next major release. [TUI-37]
        : command: 'synthesize'
        : The synthesize command is obsolete. Use the syn_gen, syn_map or syn_opt commands instead.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'fifo1' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 10 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.004s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'fifo1'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'fifo1'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_26'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_26'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'fifo1'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: fifo1, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: fifo1, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.044s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                   Message Text                    |
--------------------------------------------------------------------------------
| CDFG-250 |Info    |    1 |Processing multi-dimensional arrays.               |
| CDFG-372 |Info    |    4 |Bitwidth mismatch in assignment.                   |
|          |        |      |Review and make sure the mismatch is               |
|          |        |      | unintentional. Genus can possibly issue bitwidth  |
|          |        |      | mismatch warning for explicit assignments present |
|          |        |      | in RTL as-well-as for implicit assignments        |
|          |        |      | inferred by the tool. For example, in case of     |
|          |        |      | enum declaration without value, the tool will     |
|          |        |      | implicitly assign value to the enum variables. It |
|          |        |      | also issues the warning for any bitwidth mismatch |
|          |        |      | that appears in this implicit assignment.         |
| CDFG-818 |Warning |    1 |Using default parameter value for module           |
|          |        |      | elaboration.                                      |
| CWD-19   |Info    |   14 |An implementation was inferred.                    |
| DPOPT-1  |Info    |    1 |Optimizing datapath logic.                         |
| DPOPT-2  |Info    |    1 |Done optimizing datapath logic.                    |
| DPOPT-3  |Info    |    2 |Implementing datapath configurations.              |
| DPOPT-4  |Info    |    2 |Done implementing datapath configurations.         |
| DPOPT-6  |Info    |    1 |Pre-processed datapath logic.                      |
| ELAB-1   |Info    |    1 |Elaborating Design.                                |
| ELAB-2   |Info    |    5 |Elaborating Subdesign.                             |
| ELAB-3   |Info    |    1 |Done Elaborating Design.                           |
| GLO-34   |Info    |    2 |Deleting instances not driving any primary         |
|          |        |      | outputs.                                          |
|          |        |      |Optimizations such as constant propagation or      |
|          |        |      | redundancy removal could change the connections   |
|          |        |      | so a hierarchical instance does not drive any     |
|          |        |      | primary outputs anymore. To see the list of       |
|          |        |      | deleted hierarchical instances, set the           |
|          |        |      | 'information_level' attribute to 2 or above. If   |
|          |        |      | the message is truncated set the message          |
|          |        |      | attribute 'truncate' to false to see the complete |
|          |        |      | list. To prevent this optimization, set the       |
|          |        |      | 'delete_unloaded_insts' root/subdesign attribute  |
|          |        |      | to 'false' or 'preserve' instance attribute to    |
|          |        |      | 'true'.                                           |
| GLO-42   |Info    |    2 |Equivalent sequential instances have been merged.  |
|          |        |      |To prevent merging of sequential instances, set    |
|          |        |      | the 'optimize_merge_flops' and                    |
|          |        |      | 'optimize_merge_latches' root attributes to       |
|          |        |      | 'false' or the 'optimize_merge_seq' instance      |
|          |        |      | attribute to 'false'.                             |
| LBR-101  |Warning |   16 |Unusable clock gating integrated cell found at the |
|          |        |      | time of loading libraries. This warning happens   |
|          |        |      | because a particular library cell is defined as   |
|          |        |      | 'clock_gating_integrated_cell', but 'dont_use'    |
|          |        |      | attribute is defined as true in the liberty       |
|          |        |      | library. To make Genus use this cell for clock    |
|          |        |      | gating insertion, 'dont_use' attribute should be  |
|          |        |      | set to false.                                     |
|          |        |      |To make the cell usable, change the value of       |
|          |        |      | 'dont_use' attribute to false.                    |
| LBR-155  |Info    | 1186 |Mismatch in unateness between 'timing_sense'       |
|          |        |      | attribute and the function.                       |
|          |        |      |The 'timing_sense' attribute will be respected.    |
| LBR-161  |Info    |    1 |Setting the maximum print count of this message to |
|          |        |      | 10 if information_level is less than 9.           |
| LBR-162  |Info    |  291 |Both 'pos_unate' and 'neg_unate' timing_sense arcs |
|          |        |      | have been processed.                              |
|          |        |      |Setting the 'timing_sense' to non_unate.           |
| LBR-40   |Info    |    1 |An unsupported construct was detected in this      |
|          |        |      | library.                                          |
|          |        |      |Check to see if this construct is really needed    |
|          |        |      | for synthesis. Many liberty constructs are not    |
|          |        |      | actually required.                                |
| LBR-403  |Warning |    1 |Ignoring unsupported lu_table_template.            |
|          |        |      |LBR-403 is issued when an unsupported              |
|          |        |      | lu_table_template is encountered by GENUS.        |
| LBR-41   |Info    |    1 |An output library pin lacks a function attribute.  |
|          |        |      |If the remainder of this library cell's semantic   |
|          |        |      | checks are successful, it will be considered as a |
|          |        |      | timing-model                                      |
|          |        |      | (because one of its outputs does not have a valid |
|          |        |      | function.                                         |
| LBR-412  |Info    |    1 |Created nominal operating condition.               |
|          |        |      |The nominal operating condition is represented,    |
|          |        |      | either by the nominal PVT values specified in the |
|          |        |      | library source                                    |
|          |        |      | (via nom_process,nom_voltage and nom_temperature  |
|          |        |      | respectively)                                     |
|          |        |      | , or by the default PVT values (1.0,1.0,1.0).     |
| LBR-518  |Info    |    1 |Missing a function attribute in the output pin     |
|          |        |      | definition.                                       |
| LBR-76   |Warning |  104 |Detected both combinational and sequential timing  |
|          |        |      | arcs in a library cell. This might prevent the    |
|          |        |      | tool from using this cell for technology mapping. |
|          |        |      | The tool will treat it as unusable.               |
|          |        |      |The library cell will be treated as a              |
|          |        |      | timing-model. Make sure that the timing arcs and  |
|          |        |      | output function are defined correctly. Even if    |
|          |        |      | the cell intends to have dual-functionality, it   |
|          |        |      | cannot be unmapped or automatically inferred.     |
| LBR-9    |Warning |   24 |Library cell has no output pins defined.           |
|          |        |      |Add the missing output pin(s)                      |
|          |        |      | , then reload the library. Else the library cell  |
|          |        |      | will be marked as timing model i.e. unusable.     |
|          |        |      | Timing_model means that the cell does not have    |
|          |        |      | any defined function. If there is no output pin,  |
|          |        |      | Genus will mark library cell as unusable i.e. the |
|          |        |      | attribute 'usable' will be marked to 'false' on   |
|          |        |      | the libcell. Therefore, the cell is not used for  |
|          |        |      | mapping and it will not be picked up from the     |
|          |        |      | library for synthesis. If you query the attribute |
|          |        |      | 'unusable_reason' on the libcell; result will be: |
|          |        |      | 'Library cell has no output pins.'Note: The       |
|          |        |      | message LBR-9 is only for the logical pins and    |
|          |        |      | not for the power_ground pins. Genus will depend  |
|          |        |      | upon the output function defined in the pin group |
|          |        |      | (output pin)                                      |
|          |        |      | of the cell, to use it for mapping. The pg_pin    |
|          |        |      | will not have any function defined.               |
| SYNTH-1  |Info    |    1 |Synthesizing.                                      |
| TUI-31   |Warning |    2 |Obsolete command.                                  |
|          |        |      |This command is no longer supported.               |
| TUI-32   |Warning |    1 |This attribute will be obsolete in a next major    |
|          |        |      | release.                                          |
| TUI-37   |Warning |    1 |This command will be obsolete in a next major      |
|          |        |      | release.                                          |
|          |        |      |The synthesize command is obsolete. Use the        |
|          |        |      | syn_gen, syn_map or syn_opt commands instead.     |
| VLOGPT-6 |Warning |    5 |Replacing previously read Verilog description.     |
|          |        |      |A Verilog description is replaced when a new       |
|          |        |      | description of the same name and same library is  |
|          |        |      | read again.
    Verilog descriptions are:
        |
|          |        |      | module
       macromodule
       configuration
   |
|          |        |      | SystemVerilog adds the following descriptions:
   |
|          |        |      | interface
       program
       package.          |
--------------------------------------------------------------------------------
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'fifo1' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'fifo1' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 600 combo usable cells and 338 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads, 8 of 18 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------
|   Id    |Sev  |Count |              Message Text               |
------------------------------------------------------------------
| GB-6    |Info |    2 |A datapath component has been ungrouped. |
| SYNTH-2 |Info |    1 |Done synthesizing.                       |
| SYNTH-4 |Info |    1 |Mapping.                                 |
------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'rclk' target slack:  1470 ps
Target path end-point (Port: fifo1/rdata[0])

Cost Group 'wclk' target slack:  2969 ps
Target path end-point (Port: fifo1/wfull)

Multi-threaded Technology Mapping (8 threads, 8 of 18 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 1893        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
          rclk              1470    48210             50000 
          wclk              2969    98609            100000 

 
Global incremental target info
==============================
Cost Group 'rclk' target slack:   980 ps
Target path end-point (Port: fifo1/rdata[0])

Cost Group 'wclk' target slack:  1980 ps
Target path end-point (Port: fifo1/wfull)

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |   16 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                1893        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
          rclk               980    48210             50000 
          wclk              1980    98609            100000 

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'fifo1'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'fifo1' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                  1893        0         0         0        0
-------------------------------------------------------------------------------
 const_prop                 1893        0         0         0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1893        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   1893        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1893        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 init_area                  1893        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         5  (        0 /        0 )  0.03
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        11  (        0 /       11 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1893        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   1893        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                  1893        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         5  (        0 /        0 )  0.04
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        11  (        0 /       11 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------
|   Id    |Sev  |Count |                 Message Text                  |
------------------------------------------------------------------------
| PA-7    |Info |    2 |Resetting power analysis results.              |
|         |     |      |All computed switching activities are removed. |
| SYNTH-5 |Info |    1 |Done mapping.                                  |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                      |
------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'fifo1'.
Finished SDC export (command execution time mm:ss (real) = 00:00).
legacy_genus:/> check_design


 No LEF file read in.

 	 Check Design Report (c)
	 ------------------- 
 Summary
 ------- 

              Name                       Total
----------------------------------------------
Unresolved References                        0
Empty Modules                                0
Unloaded Port(s)                             0
Unloaded Sequential Pin(s)                   0
Unloaded Combinational Pin(s)                0
Assigns                                      0
Undriven Port(s)                             0
Undriven Leaf Pin(s)                         0
Undriven hierarchical pin(s)                 0
Multidriven Port(s)                          0
Multidriven Leaf Pin(s)                      0
Multidriven hierarchical Pin(s)              0
Multidriven unloaded net(s)                  0
Constant Port(s)                             0
Constant Leaf Pin(s)                         0
Constant hierarchical Pin(s)                 0
Preserved leaf instance(s)                   0
Preserved hierarchical instance(s)           0
Feedthrough Modules(s)                       0
Libcells with no LEF cell                    0
Physical (LEF) cells with no libcell         0
Subdesigns with long module name             0
Physical only instance(s)                    0
Logical only instance(s)                   339


  Done Checking the design.
legacy_genus:/> check_timing
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Feb 01 2022  03:50:02 pm
  Module:                 fifo1
  Technology library:     uk65lscllmvbbr_100c25_tc 
  Operating conditions:   uk65lscllmvbbr_100c25_tc (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Timing exceptions with no effect

The following timing exceptions are not currently affecting timing in the       
design.  Either no paths in the design satisfy the exception's path             
specification, or all paths that satisfy the path specification also satisfy an 
exception with a higher priority.  You can improve runtime and memory usage by  
removing these exceptions if they are not truly needed.  To see if there is a   
path in the design that satisfies the path specification for an exception, or   
to see what other exception is overriding an exception because of priority, use 
the command:                                                                    
  report timing -paths [eval [::legacy::get_attribute paths <exception>]]

/designs/fifo1/timing/exceptions/multi_cycles/fifo.sdc_line_23
/designs/fifo1/timing/exceptions/path_adjusts/from_wclk_to_rclk_setup_uncertainty
/designs/fifo1/timing/exceptions/path_delays/fifo.sdc_line_20
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

/designs/fifo1/ports_in/rinc
/designs/fifo1/ports_in/rrst_n
/designs/fifo1/ports_in/wdata[0]
  ... 9 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

/designs/fifo1/ports_out/rdata[0]
/designs/fifo1/ports_out/rdata[1]
/designs/fifo1/ports_out/rdata[2]
  ... 7 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 3
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                       12
 Outputs without external load                                   10
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         25

legacy_genus:/> gui_show
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
GTD-INFO: Parsing file top.mtarpt...
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : fifo1
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -compat : voltus
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Info   : PWRA-0002 Voltus compat mode is set for power analysis.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=9, Warn=2, Error=0, Fatal=0
legacy_genus:/> 
legacy_genus:/> check_timing_intent
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Feb 01 2022  03:52:59 pm
  Module:                 fifo1
  Technology library:     uk65lscllmvbbr_100c25_tc 
  Operating conditions:   uk65lscllmvbbr_100c25_tc (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Timing exceptions with no effect

The following timing exceptions are not currently affecting timing in the       
design.  Either no paths in the design satisfy the exception's path             
specification, or all paths that satisfy the path specification also satisfy an 
exception with a higher priority.  You can improve runtime and memory usage by  
removing these exceptions if they are not truly needed.  To see if there is a   
path in the design that satisfies the path specification for an exception, or   
to see what other exception is overriding an exception because of priority, use 
the command:                                                                    
  report timing -paths [eval [::legacy::get_attribute paths <exception>]]

/designs/fifo1/timing/exceptions/multi_cycles/fifo.sdc_line_23
/designs/fifo1/timing/exceptions/path_adjusts/from_wclk_to_rclk_setup_uncertainty
/designs/fifo1/timing/exceptions/path_delays/fifo.sdc_line_20
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

/designs/fifo1/ports_in/rinc
/designs/fifo1/ports_in/rrst_n
/designs/fifo1/ports_in/wdata[0]
  ... 9 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

/designs/fifo1/ports_out/rdata[0]
/designs/fifo1/ports_out/rdata[1]
/designs/fifo1/ports_out/rdata[2]
  ... 7 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 3
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                       12
 Outputs without external load                                   10
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         25

legacy_genus:/> report_timing_summary
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Feb 01 2022  03:58:03 pm
  Module:                 fifo1
  Technology library:     uk65lscllmvbbr_100c25_tc 
  Operating conditions:   uk65lscllmvbbr_100c25_tc (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

# SETUP                   WNS  TNS    FEP 
# ------------------------------------------
 View: ALL            48210.1  0.0      0 
    Group : in2out        N/A  N/A    N/A 
    Group : in2reg    48560.2  0.0      0 
    Group : reg2out   48210.1  0.0      0 
    Group : reg2reg   48850.4  0.0      0 

# ------------------------------------------
# DRV                        WNS  TNS  FEP 
# -------------------------------------------
 View: ALL                                 
    Check: max_transition    N/A  N/A    0 
    Check: max_capacitance   N/A  N/A    0 
    Check: max_fanout        N/A  N/A    0 

# -------------------------------------------
0
legacy_genus:/> write_sdf
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
(DELAYFILE
  (SDFVERSION  "OVI 3.0")
  (DESIGN      "fifo1")
  (DATE        "Tue Feb 01 15:58:58 IST 2022")
  (VENDOR      "Cadence, Inc.")
  (PROGRAM     "Genus(TM) Synthesis Solution")
  (VERSION     "19.12-s121_1")
  (DIVIDER     .)
  (VOLTAGE     ::1.0)
  (PROCESS     "::1.0")
  (TEMPERATURE ::25.0)
  (TIMESCALE   1ps)
  (CELL
     (CELLTYPE "ND4M2R")
     (INSTANCE fifomem.g2060)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (PORT C (::0.0))
          (PORT D (::0.0))
          (IOPATH D Z (::65) (::78))
          (IOPATH A Z (::56) (::69))
          (IOPATH B Z (::58) (::68))
          (IOPATH C Z (::61) (::74))
        )
     )
  )
  (CELL
     (CELLTYPE "ND4M2R")
     (INSTANCE fifomem.g2061)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (PORT C (::0.0))
          (PORT D (::0.0))
          (IOPATH D Z (::65) (::78))
          (IOPATH A Z (::56) (::69))
          (IOPATH B Z (::58) (::68))
          (IOPATH C Z (::62) (::74))
        )
     )
  )
  (CELL
     (CELLTYPE "ND4M2R")
     (INSTANCE fifomem.g2062)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (PORT C (::0.0))
          (PORT D (::0.0))
          (IOPATH D Z (::65) (::78))
          (IOPATH A Z (::56) (::69))
          (IOPATH B Z (::58) (::68))
          (IOPATH C Z (::61) (::74))
        )
     )
  )
  (CELL
     (CELLTYPE "ND4M2R")
     (INSTANCE fifomem.g2063)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (PORT C (::0.0))
          (PORT D (::0.0))
          (IOPATH D Z (::65) (::78))
          (IOPATH A Z (::54) (::69))
          (IOPATH B Z (::58) (::68))
          (IOPATH C Z (::61) (::74))
        )
     )
  )
  (CELL
     (CELLTYPE "ND4M2R")
     (INSTANCE fifomem.g2064)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (PORT C (::0.0))
          (PORT D (::0.0))
          (IOPATH D Z (::65) (::78))
          (IOPATH A Z (::54) (::69))
          (IOPATH B Z (::58) (::68))
          (IOPATH C Z (::61) (::74))
        )
     )
  )
  (CELL
     (CELLTYPE "ND4M2R")
     (INSTANCE fifomem.g2065)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (PORT C (::0.0))
          (PORT D (::0.0))
          (IOPATH D Z (::65) (::78))
          (IOPATH A Z (::56) (::69))
          (IOPATH B Z (::58) (::68))
          (IOPATH C Z (::61) (::74))
        )
     )
  )
  (CELL
     (CELLTYPE "ND4M2R")
     (INSTANCE fifomem.g2066)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (PORT C (::0.0))
          (PORT D (::0.0))
          (IOPATH D Z (::65) (::78))
          (IOPATH A Z (::54) (::69))
          (IOPATH B Z (::57) (::68))
          (IOPATH C Z (::62) (::74))
        )
     )
  )
  (CELL
     (CELLTYPE "ND4M2R")
     (INSTANCE fifomem.g2067)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (PORT C (::0.0))
          (PORT D (::0.0))
          (IOPATH D Z (::65) (::78))
          (IOPATH A Z (::54) (::69))
          (IOPATH B Z (::57) (::68))
          (IOPATH C Z (::61) (::74))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI221M2R")
     (INSTANCE fifomem.g2068)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (PORT C (::0.0))
          (COND A1===1'b0&&A2===1'b0&&B1===1'b1&&B2===1'b0 (IOPATH C Z (::81) (::38)))
          (COND A1===1'b1&&A2===1'b0&&B1===1'b0&&B2===1'b0 (IOPATH C Z (::79) (::38)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::118) (::61)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::138) (::114)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::102) (::56)))
          (COND A1===1'b0&&A2===1'b1&&B1===1'b1&&B2===1'b0 (IOPATH C Z (::89) (::39)))
          (COND A1===1'b1&&A2===1'b0&&B1===1'b0&&B2===1'b1 (IOPATH C Z (::89) (::39)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::116) (::55)))
          (IOPATH A2 Z (::126) (::56))
          (IOPATH B2 Z (::118) (::61))
          (COND A1===1'b0&&A2===1'b0&&B1===1'b0&&B2===1'b0 (IOPATH C Z (::66) (::38)))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::93) (::60)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::116) (::115)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::118) (::101)))
          (COND A1===1'b0&&A2===1'b0&&B1===1'b0&&B2===1'b1 (IOPATH C Z (::74) (::38)))
          (COND A1===1'b0&&A2===1'b1&&B1===1'b0&&B2===1'b0 (IOPATH C Z (::71) (::38)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::108) (::60)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::128) (::113)))
          (COND A1===1'b0&&A2===1'b1&&B1===1'b0&&B2===1'b1 (IOPATH C Z (::79) (::38)))
          (COND A1===1'b1&&A2===1'b0&&B1===1'b1&&B2===1'b0 (IOPATH C Z (::98) (::39)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::126) (::55)))
          (IOPATH A1 Z (::138) (::115))
          (IOPATH C Z (::98) (::39))
          (IOPATH B1 Z (::118) (::101))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::95) (::100)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::108) (::100)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI221M2R")
     (INSTANCE fifomem.g2069)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (PORT C (::0.0))
          (COND A1===1'b0&&A2===1'b0&&B1===1'b1&&B2===1'b0 (IOPATH C Z (::81) (::39)))
          (COND A1===1'b1&&A2===1'b0&&B1===1'b0&&B2===1'b0 (IOPATH C Z (::79) (::39)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::108) (::50)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::138) (::81)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::102) (::56)))
          (COND A1===1'b0&&A2===1'b1&&B1===1'b1&&B2===1'b0 (IOPATH C Z (::89) (::39)))
          (COND A1===1'b1&&A2===1'b0&&B1===1'b0&&B2===1'b1 (IOPATH C Z (::89) (::39)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::116) (::55)))
          (IOPATH A2 Z (::126) (::56))
          (IOPATH B2 Z (::108) (::50))
          (COND A1===1'b0&&A2===1'b0&&B1===1'b0&&B2===1'b0 (IOPATH C Z (::66) (::38)))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::82) (::49)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::116) (::82)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::118) (::101)))
          (COND A1===1'b0&&A2===1'b0&&B1===1'b0&&B2===1'b1 (IOPATH C Z (::74) (::38)))
          (COND A1===1'b0&&A2===1'b1&&B1===1'b0&&B2===1'b0 (IOPATH C Z (::71) (::38)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::98) (::50)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::128) (::81)))
          (COND A1===1'b0&&A2===1'b1&&B1===1'b0&&B2===1'b1 (IOPATH C Z (::79) (::38)))
          (COND A1===1'b1&&A2===1'b0&&B1===1'b1&&B2===1'b0 (IOPATH C Z (::98) (::39)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::126) (::55)))
          (IOPATH A1 Z (::138) (::82))
          (IOPATH C Z (::98) (::39))
          (IOPATH B1 Z (::118) (::101))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::95) (::100)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::108) (::100)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI221M2R")
     (INSTANCE fifomem.g2070)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (PORT C (::0.0))
          (COND A1===1'b0&&A2===1'b0&&B1===1'b1&&B2===1'b0 (IOPATH C Z (::81) (::38)))
          (COND A1===1'b1&&A2===1'b0&&B1===1'b0&&B2===1'b0 (IOPATH C Z (::79) (::38)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::108) (::50)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::138) (::114)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::102) (::56)))
          (COND A1===1'b0&&A2===1'b1&&B1===1'b1&&B2===1'b0 (IOPATH C Z (::89) (::39)))
          (COND A1===1'b1&&A2===1'b0&&B1===1'b0&&B2===1'b1 (IOPATH C Z (::89) (::39)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::116) (::55)))
          (IOPATH A2 Z (::126) (::56))
          (IOPATH B2 Z (::108) (::50))
          (COND A1===1'b0&&A2===1'b0&&B1===1'b0&&B2===1'b0 (IOPATH C Z (::66) (::38)))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::82) (::49)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::116) (::115)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::119) (::101)))
          (COND A1===1'b0&&A2===1'b0&&B1===1'b0&&B2===1'b1 (IOPATH C Z (::74) (::38)))
          (COND A1===1'b0&&A2===1'b1&&B1===1'b0&&B2===1'b0 (IOPATH C Z (::71) (::38)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::98) (::50)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::128) (::113)))
          (COND A1===1'b0&&A2===1'b1&&B1===1'b0&&B2===1'b1 (IOPATH C Z (::79) (::38)))
          (COND A1===1'b1&&A2===1'b0&&B1===1'b1&&B2===1'b0 (IOPATH C Z (::98) (::39)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::126) (::55)))
          (IOPATH A1 Z (::138) (::115))
          (IOPATH C Z (::98) (::39))
          (IOPATH B1 Z (::119) (::101))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::96) (::100)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::109) (::100)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI221M2R")
     (INSTANCE fifomem.g2071)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (PORT C (::0.0))
          (COND A1===1'b0&&A2===1'b0&&B1===1'b1&&B2===1'b0 (IOPATH C Z (::81) (::39)))
          (COND A1===1'b1&&A2===1'b0&&B1===1'b0&&B2===1'b0 (IOPATH C Z (::79) (::39)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::108) (::50)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::138) (::81)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::102) (::56)))
          (COND A1===1'b0&&A2===1'b1&&B1===1'b1&&B2===1'b0 (IOPATH C Z (::89) (::39)))
          (COND A1===1'b1&&A2===1'b0&&B1===1'b0&&B2===1'b1 (IOPATH C Z (::89) (::39)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::116) (::55)))
          (IOPATH A2 Z (::126) (::56))
          (IOPATH B2 Z (::108) (::50))
          (COND A1===1'b0&&A2===1'b0&&B1===1'b0&&B2===1'b0 (IOPATH C Z (::66) (::38)))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::82) (::49)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::116) (::82)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::118) (::101)))
          (COND A1===1'b0&&A2===1'b0&&B1===1'b0&&B2===1'b1 (IOPATH C Z (::74) (::38)))
          (COND A1===1'b0&&A2===1'b1&&B1===1'b0&&B2===1'b0 (IOPATH C Z (::71) (::38)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::98) (::50)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::128) (::81)))
          (COND A1===1'b0&&A2===1'b1&&B1===1'b0&&B2===1'b1 (IOPATH C Z (::79) (::38)))
          (COND A1===1'b1&&A2===1'b0&&B1===1'b1&&B2===1'b0 (IOPATH C Z (::98) (::39)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::126) (::55)))
          (IOPATH A1 Z (::138) (::82))
          (IOPATH C Z (::98) (::39))
          (IOPATH B1 Z (::118) (::101))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::95) (::100)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::108) (::100)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI221M2R")
     (INSTANCE fifomem.g2072)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (PORT C (::0.0))
          (COND A1===1'b0&&A2===1'b0&&B1===1'b1&&B2===1'b0 (IOPATH C Z (::81) (::39)))
          (COND A1===1'b1&&A2===1'b0&&B1===1'b0&&B2===1'b0 (IOPATH C Z (::79) (::39)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::108) (::50)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::137) (::115)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::102) (::56)))
          (COND A1===1'b0&&A2===1'b1&&B1===1'b1&&B2===1'b0 (IOPATH C Z (::89) (::39)))
          (COND A1===1'b1&&A2===1'b0&&B1===1'b0&&B2===1'b1 (IOPATH C Z (::89) (::39)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::116) (::55)))
          (IOPATH A2 Z (::126) (::56))
          (IOPATH B2 Z (::108) (::50))
          (COND A1===1'b0&&A2===1'b0&&B1===1'b0&&B2===1'b0 (IOPATH C Z (::66) (::38)))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::82) (::49)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::116) (::116)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::119) (::101)))
          (COND A1===1'b0&&A2===1'b0&&B1===1'b0&&B2===1'b1 (IOPATH C Z (::74) (::38)))
          (COND A1===1'b0&&A2===1'b1&&B1===1'b0&&B2===1'b0 (IOPATH C Z (::71) (::38)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::98) (::50)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::128) (::114)))
          (COND A1===1'b0&&A2===1'b1&&B1===1'b0&&B2===1'b1 (IOPATH C Z (::79) (::38)))
          (COND A1===1'b1&&A2===1'b0&&B1===1'b1&&B2===1'b0 (IOPATH C Z (::98) (::39)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::126) (::55)))
          (IOPATH A1 Z (::137) (::116))
          (IOPATH C Z (::98) (::39))
          (IOPATH B1 Z (::119) (::101))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::96) (::100)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::109) (::100)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI221M2R")
     (INSTANCE fifomem.g2073)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (PORT C (::0.0))
          (COND A1===1'b0&&A2===1'b0&&B1===1'b1&&B2===1'b0 (IOPATH C Z (::81) (::38)))
          (COND A1===1'b1&&A2===1'b0&&B1===1'b0&&B2===1'b0 (IOPATH C Z (::79) (::38)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::118) (::61)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::138) (::82)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::102) (::56)))
          (COND A1===1'b0&&A2===1'b1&&B1===1'b1&&B2===1'b0 (IOPATH C Z (::89) (::39)))
          (COND A1===1'b1&&A2===1'b0&&B1===1'b0&&B2===1'b1 (IOPATH C Z (::89) (::39)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::116) (::55)))
          (IOPATH A2 Z (::126) (::56))
          (IOPATH B2 Z (::118) (::61))
          (COND A1===1'b0&&A2===1'b0&&B1===1'b0&&B2===1'b0 (IOPATH C Z (::66) (::38)))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::93) (::60)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::116) (::83)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::118) (::101)))
          (COND A1===1'b0&&A2===1'b0&&B1===1'b0&&B2===1'b1 (IOPATH C Z (::74) (::38)))
          (COND A1===1'b0&&A2===1'b1&&B1===1'b0&&B2===1'b0 (IOPATH C Z (::71) (::38)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::108) (::60)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::129) (::81)))
          (COND A1===1'b0&&A2===1'b1&&B1===1'b0&&B2===1'b1 (IOPATH C Z (::79) (::38)))
          (COND A1===1'b1&&A2===1'b0&&B1===1'b1&&B2===1'b0 (IOPATH C Z (::98) (::39)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::126) (::55)))
          (IOPATH A1 Z (::138) (::83))
          (IOPATH C Z (::98) (::39))
          (IOPATH B1 Z (::118) (::101))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::95) (::100)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::108) (::100)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI221M2R")
     (INSTANCE fifomem.g2074)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (PORT C (::0.0))
          (COND A1===1'b0&&A2===1'b0&&B1===1'b1&&B2===1'b0 (IOPATH C Z (::81) (::39)))
          (COND A1===1'b1&&A2===1'b0&&B1===1'b0&&B2===1'b0 (IOPATH C Z (::79) (::39)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::108) (::50)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::138) (::114)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::102) (::56)))
          (COND A1===1'b0&&A2===1'b1&&B1===1'b1&&B2===1'b0 (IOPATH C Z (::89) (::39)))
          (COND A1===1'b1&&A2===1'b0&&B1===1'b0&&B2===1'b1 (IOPATH C Z (::89) (::39)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::116) (::55)))
          (IOPATH A2 Z (::126) (::56))
          (IOPATH B2 Z (::108) (::50))
          (COND A1===1'b0&&A2===1'b0&&B1===1'b0&&B2===1'b0 (IOPATH C Z (::66) (::38)))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::82) (::49)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::116) (::115)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::119) (::101)))
          (COND A1===1'b0&&A2===1'b0&&B1===1'b0&&B2===1'b1 (IOPATH C Z (::74) (::38)))
          (COND A1===1'b0&&A2===1'b1&&B1===1'b0&&B2===1'b0 (IOPATH C Z (::71) (::38)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::98) (::50)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::128) (::113)))
          (COND A1===1'b0&&A2===1'b1&&B1===1'b0&&B2===1'b1 (IOPATH C Z (::79) (::38)))
          (COND A1===1'b1&&A2===1'b0&&B1===1'b1&&B2===1'b0 (IOPATH C Z (::98) (::39)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::126) (::55)))
          (IOPATH A1 Z (::138) (::115))
          (IOPATH C Z (::98) (::39))
          (IOPATH B1 Z (::119) (::101))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::96) (::100)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::109) (::100)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI221M2R")
     (INSTANCE fifomem.g2075)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (PORT C (::0.0))
          (COND A1===1'b0&&A2===1'b0&&B1===1'b1&&B2===1'b0 (IOPATH C Z (::81) (::39)))
          (COND A1===1'b1&&A2===1'b0&&B1===1'b0&&B2===1'b0 (IOPATH C Z (::79) (::39)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::118) (::61)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::138) (::81)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::102) (::56)))
          (COND A1===1'b0&&A2===1'b1&&B1===1'b1&&B2===1'b0 (IOPATH C Z (::89) (::39)))
          (COND A1===1'b1&&A2===1'b0&&B1===1'b0&&B2===1'b1 (IOPATH C Z (::89) (::39)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::116) (::55)))
          (IOPATH A2 Z (::126) (::56))
          (IOPATH B2 Z (::118) (::61))
          (COND A1===1'b0&&A2===1'b0&&B1===1'b0&&B2===1'b0 (IOPATH C Z (::66) (::38)))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::93) (::60)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::116) (::82)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::119) (::102)))
          (COND A1===1'b0&&A2===1'b0&&B1===1'b0&&B2===1'b1 (IOPATH C Z (::74) (::38)))
          (COND A1===1'b0&&A2===1'b1&&B1===1'b0&&B2===1'b0 (IOPATH C Z (::71) (::38)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::108) (::60)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::128) (::81)))
          (COND A1===1'b0&&A2===1'b1&&B1===1'b0&&B2===1'b1 (IOPATH C Z (::79) (::38)))
          (COND A1===1'b1&&A2===1'b0&&B1===1'b1&&B2===1'b0 (IOPATH C Z (::98) (::39)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::126) (::55)))
          (IOPATH A1 Z (::138) (::82))
          (IOPATH C Z (::98) (::39))
          (IOPATH B1 Z (::119) (::102))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::95) (::101)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::108) (::101)))
        )
     )
  )
  (CELL
     (CELLTYPE "ND4M2R")
     (INSTANCE fifomem.g2076)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (PORT C (::0.0))
          (PORT D (::0.0))
          (IOPATH D Z (::72) (::91))
          (IOPATH A Z (::60) (::71))
          (IOPATH B Z (::65) (::81))
          (IOPATH C Z (::68) (::87))
        )
     )
  )
  (CELL
     (CELLTYPE "ND4M2R")
     (INSTANCE fifomem.g2077)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (PORT C (::0.0))
          (PORT D (::0.0))
          (IOPATH D Z (::71) (::91))
          (IOPATH A Z (::61) (::71))
          (IOPATH B Z (::64) (::81))
          (IOPATH C Z (::68) (::87))
        )
     )
  )
  (CELL
     (CELLTYPE "ND4M2R")
     (INSTANCE fifomem.g2078)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (PORT C (::0.0))
          (PORT D (::0.0))
          (IOPATH D Z (::72) (::91))
          (IOPATH A Z (::60) (::71))
          (IOPATH B Z (::65) (::81))
          (IOPATH C Z (::68) (::87))
        )
     )
  )
  (CELL
     (CELLTYPE "ND4M2R")
     (INSTANCE fifomem.g2079)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (PORT C (::0.0))
          (PORT D (::0.0))
          (IOPATH D Z (::71) (::91))
          (IOPATH A Z (::61) (::71))
          (IOPATH B Z (::64) (::81))
          (IOPATH C Z (::68) (::87))
        )
     )
  )
  (CELL
     (CELLTYPE "ND4M2R")
     (INSTANCE fifomem.g2080)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (PORT C (::0.0))
          (PORT D (::0.0))
          (IOPATH D Z (::71) (::91))
          (IOPATH A Z (::61) (::71))
          (IOPATH B Z (::64) (::81))
          (IOPATH C Z (::68) (::87))
        )
     )
  )
  (CELL
     (CELLTYPE "ND4M2R")
     (INSTANCE fifomem.g2081)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (PORT C (::0.0))
          (PORT D (::0.0))
          (IOPATH D Z (::72) (::91))
          (IOPATH A Z (::60) (::71))
          (IOPATH B Z (::64) (::81))
          (IOPATH C Z (::69) (::87))
        )
     )
  )
  (CELL
     (CELLTYPE "ND4M2R")
     (INSTANCE fifomem.g2082)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (PORT C (::0.0))
          (PORT D (::0.0))
          (IOPATH D Z (::72) (::91))
          (IOPATH A Z (::60) (::71))
          (IOPATH B Z (::64) (::81))
          (IOPATH C Z (::69) (::87))
        )
     )
  )
  (CELL
     (CELLTYPE "ND4M2R")
     (INSTANCE fifomem.g2083)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (PORT C (::0.0))
          (PORT D (::0.0))
          (IOPATH D Z (::72) (::91))
          (IOPATH A Z (::60) (::71))
          (IOPATH B Z (::65) (::81))
          (IOPATH C Z (::68) (::87))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2084)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::60) (::40)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::100)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::61) (::52)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::71) (::48)))
          (IOPATH A2 Z (::79) (::52))
          (IOPATH B2 Z (::60) (::40))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::43) (::39)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::104)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::72) (::82)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::53) (::39)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::79) (::49)))
          (IOPATH A1 Z (::94) (::104))
          (IOPATH B1 Z (::72) (::82))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::57) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::81)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2085)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::71) (::50)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::100)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::61) (::52)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::71) (::48)))
          (IOPATH A2 Z (::79) (::52))
          (IOPATH B2 Z (::71) (::50))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::54) (::49)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::104)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::72) (::82)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::63) (::49)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::79) (::49)))
          (IOPATH A1 Z (::94) (::104))
          (IOPATH B1 Z (::72) (::82))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::57) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::81)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2086)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::60) (::40)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::100)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::61) (::52)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::71) (::48)))
          (IOPATH A2 Z (::79) (::52))
          (IOPATH B2 Z (::60) (::40))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::43) (::39)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::104)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::73) (::82)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::53) (::39)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::79) (::49)))
          (IOPATH A1 Z (::94) (::104))
          (IOPATH B1 Z (::73) (::82))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::58) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::66) (::80)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2087)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::71) (::50)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::101)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::73) (::63)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::83) (::60)))
          (IOPATH A2 Z (::91) (::63))
          (IOPATH B2 Z (::71) (::50))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::54) (::49)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::79) (::105)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::72) (::82)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::63) (::49)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::91) (::60)))
          (IOPATH A1 Z (::94) (::105))
          (IOPATH B1 Z (::72) (::82))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::58) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::81)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2088)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::69) (::49)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::93) (::72)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::60) (::51)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::69) (::48)))
          (IOPATH A2 Z (::77) (::51))
          (IOPATH B2 Z (::69) (::49))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::53) (::48)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::75)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::71) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::62) (::48)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::85) (::72)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::77) (::48)))
          (IOPATH A1 Z (::93) (::75))
          (IOPATH B1 Z (::71) (::81))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::57) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::64) (::80)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2089)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::60) (::40)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::100)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::61) (::52)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::71) (::48)))
          (IOPATH A2 Z (::79) (::52))
          (IOPATH B2 Z (::60) (::40))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::43) (::39)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::104)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::72) (::82)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::53) (::39)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::79) (::49)))
          (IOPATH A1 Z (::94) (::104))
          (IOPATH B1 Z (::72) (::82))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::57) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::81)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2090)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::60) (::40)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::100)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::61) (::52)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::71) (::48)))
          (IOPATH A2 Z (::79) (::52))
          (IOPATH B2 Z (::60) (::40))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::43) (::39)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::104)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::73) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::53) (::39)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::79) (::49)))
          (IOPATH A1 Z (::94) (::104))
          (IOPATH B1 Z (::73) (::81))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::58) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::80)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2091)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::60) (::40)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::93) (::73)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::61) (::52)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::71) (::48)))
          (IOPATH A2 Z (::79) (::52))
          (IOPATH B2 Z (::60) (::40))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::43) (::39)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::76)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::73) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::53) (::39)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::85) (::72)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::79) (::49)))
          (IOPATH A1 Z (::93) (::76))
          (IOPATH B1 Z (::73) (::81))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::58) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::80)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2092)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::69) (::49)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::92) (::99)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::60) (::51)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::69) (::48)))
          (IOPATH A2 Z (::77) (::51))
          (IOPATH B2 Z (::69) (::49))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::53) (::48)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::104)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::71) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::62) (::48)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::85) (::99)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::77) (::48)))
          (IOPATH A1 Z (::92) (::104))
          (IOPATH B1 Z (::71) (::80))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::56) (::79)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::64) (::79)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2093)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::59) (::39)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::92) (::99)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::60) (::51)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::69) (::48)))
          (IOPATH A2 Z (::77) (::51))
          (IOPATH B2 Z (::59) (::39))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::42) (::38)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::77) (::103)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::71) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::52) (::38)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::84) (::98)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::77) (::48)))
          (IOPATH A1 Z (::92) (::103))
          (IOPATH B1 Z (::71) (::80))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::56) (::79)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::63) (::79)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2094)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::71) (::50)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::101)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::73) (::63)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::83) (::60)))
          (IOPATH A2 Z (::91) (::63))
          (IOPATH B2 Z (::71) (::50))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::54) (::49)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::79) (::105)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::72) (::82)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::63) (::49)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::91) (::60)))
          (IOPATH A1 Z (::94) (::105))
          (IOPATH B1 Z (::72) (::82))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::58) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::81)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2095)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::60) (::40)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::100)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::61) (::52)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::71) (::48)))
          (IOPATH A2 Z (::79) (::52))
          (IOPATH B2 Z (::60) (::40))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::43) (::39)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::104)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::72) (::82)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::53) (::39)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::79) (::49)))
          (IOPATH A1 Z (::94) (::104))
          (IOPATH B1 Z (::72) (::82))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::57) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::81)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2096)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::60) (::40)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::93) (::73)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::61) (::52)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::71) (::48)))
          (IOPATH A2 Z (::79) (::52))
          (IOPATH B2 Z (::60) (::40))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::43) (::39)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::76)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::73) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::53) (::39)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::85) (::72)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::79) (::49)))
          (IOPATH A1 Z (::93) (::76))
          (IOPATH B1 Z (::73) (::81))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::58) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::80)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2097)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::69) (::49)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::92) (::99)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::60) (::51)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::69) (::48)))
          (IOPATH A2 Z (::77) (::51))
          (IOPATH B2 Z (::69) (::49))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::53) (::48)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::77) (::103)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::71) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::62) (::48)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::84) (::98)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::77) (::48)))
          (IOPATH A1 Z (::92) (::103))
          (IOPATH B1 Z (::71) (::81))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::57) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::64) (::80)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2098)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::69) (::49)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::92) (::99)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::60) (::51)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::69) (::48)))
          (IOPATH A2 Z (::77) (::51))
          (IOPATH B2 Z (::69) (::49))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::53) (::48)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::77) (::103)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::71) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::62) (::48)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::84) (::98)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::77) (::48)))
          (IOPATH A1 Z (::92) (::103))
          (IOPATH B1 Z (::71) (::80))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::56) (::79)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::64) (::79)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2099)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::60) (::40)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::101)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::61) (::52)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::71) (::48)))
          (IOPATH A2 Z (::79) (::52))
          (IOPATH B2 Z (::60) (::40))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::43) (::39)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::79) (::105)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::72) (::82)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::53) (::39)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::79) (::49)))
          (IOPATH A1 Z (::94) (::105))
          (IOPATH B1 Z (::72) (::82))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::57) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::81)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2100)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::60) (::40)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::100)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::61) (::52)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::71) (::48)))
          (IOPATH A2 Z (::79) (::52))
          (IOPATH B2 Z (::60) (::40))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::43) (::39)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::104)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::73) (::82)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::53) (::39)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::79) (::49)))
          (IOPATH A1 Z (::94) (::104))
          (IOPATH B1 Z (::73) (::82))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::58) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::66) (::80)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2101)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::71) (::50)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::100)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::61) (::52)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::71) (::48)))
          (IOPATH A2 Z (::79) (::52))
          (IOPATH B2 Z (::71) (::50))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::54) (::49)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::104)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::72) (::82)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::63) (::49)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::79) (::49)))
          (IOPATH A1 Z (::94) (::104))
          (IOPATH B1 Z (::72) (::82))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::57) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::81)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2102)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::60) (::40)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::100)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::61) (::52)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::71) (::48)))
          (IOPATH A2 Z (::79) (::52))
          (IOPATH B2 Z (::60) (::40))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::43) (::39)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::104)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::72) (::82)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::53) (::39)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::79) (::49)))
          (IOPATH A1 Z (::94) (::104))
          (IOPATH B1 Z (::72) (::82))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::57) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::81)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2103)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::59) (::39)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::93) (::72)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::60) (::51)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::69) (::48)))
          (IOPATH A2 Z (::77) (::51))
          (IOPATH B2 Z (::59) (::39))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::42) (::38)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::75)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::71) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::52) (::38)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::85) (::72)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::77) (::48)))
          (IOPATH A1 Z (::93) (::75))
          (IOPATH B1 Z (::71) (::80))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::57) (::79)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::64) (::79)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2104)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::60) (::40)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::100)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::61) (::52)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::71) (::48)))
          (IOPATH A2 Z (::79) (::52))
          (IOPATH B2 Z (::60) (::40))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::43) (::39)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::104)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::72) (::82)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::53) (::39)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::79) (::49)))
          (IOPATH A1 Z (::94) (::104))
          (IOPATH B1 Z (::72) (::82))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::57) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::81)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2105)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::71) (::50)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::101)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::73) (::63)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::83) (::60)))
          (IOPATH A2 Z (::91) (::63))
          (IOPATH B2 Z (::71) (::50))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::54) (::49)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::79) (::105)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::72) (::82)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::63) (::49)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::91) (::60)))
          (IOPATH A1 Z (::94) (::105))
          (IOPATH B1 Z (::72) (::82))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::58) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::81)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2106)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::69) (::49)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::92) (::99)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::60) (::51)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::69) (::48)))
          (IOPATH A2 Z (::77) (::51))
          (IOPATH B2 Z (::69) (::49))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::53) (::48)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::77) (::103)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::71) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::62) (::48)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::84) (::98)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::77) (::48)))
          (IOPATH A1 Z (::92) (::103))
          (IOPATH B1 Z (::71) (::81))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::57) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::64) (::80)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2107)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::71) (::50)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::100)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::61) (::52)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::71) (::48)))
          (IOPATH A2 Z (::79) (::52))
          (IOPATH B2 Z (::71) (::50))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::54) (::49)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::104)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::72) (::82)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::63) (::49)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::79) (::49)))
          (IOPATH A1 Z (::94) (::104))
          (IOPATH B1 Z (::72) (::82))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::58) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::81)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2108)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::71) (::50)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::100)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::61) (::52)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::71) (::48)))
          (IOPATH A2 Z (::79) (::52))
          (IOPATH B2 Z (::71) (::50))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::54) (::49)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::104)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::72) (::82)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::63) (::49)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::79) (::49)))
          (IOPATH A1 Z (::94) (::104))
          (IOPATH B1 Z (::72) (::82))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::57) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::81)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2109)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::69) (::49)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::92) (::99)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::60) (::51)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::69) (::48)))
          (IOPATH A2 Z (::77) (::51))
          (IOPATH B2 Z (::69) (::49))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::53) (::48)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::77) (::103)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::72) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::62) (::48)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::84) (::98)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::77) (::48)))
          (IOPATH A1 Z (::92) (::103))
          (IOPATH B1 Z (::72) (::80))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::57) (::79)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::64) (::79)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2110)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::59) (::39)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::93) (::72)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::60) (::51)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::69) (::48)))
          (IOPATH A2 Z (::77) (::51))
          (IOPATH B2 Z (::59) (::39))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::42) (::38)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::75)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::71) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::52) (::38)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::85) (::72)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::77) (::48)))
          (IOPATH A1 Z (::93) (::75))
          (IOPATH B1 Z (::71) (::80))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::57) (::79)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::64) (::79)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2111)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::59) (::39)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::93) (::72)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::60) (::51)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::69) (::48)))
          (IOPATH A2 Z (::77) (::51))
          (IOPATH B2 Z (::59) (::39))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::42) (::38)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::75)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::71) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::52) (::38)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::85) (::72)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::77) (::48)))
          (IOPATH A1 Z (::93) (::75))
          (IOPATH B1 Z (::71) (::80))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::57) (::79)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::64) (::79)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2112)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::71) (::50)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::100)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::61) (::52)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::71) (::48)))
          (IOPATH A2 Z (::79) (::52))
          (IOPATH B2 Z (::71) (::50))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::54) (::49)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::104)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::72) (::82)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::63) (::49)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::79) (::49)))
          (IOPATH A1 Z (::94) (::104))
          (IOPATH B1 Z (::72) (::82))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::57) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::81)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2113)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::60) (::40)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::101)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::61) (::52)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::71) (::48)))
          (IOPATH A2 Z (::79) (::52))
          (IOPATH B2 Z (::60) (::40))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::43) (::39)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::79) (::105)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::72) (::82)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::53) (::39)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::79) (::49)))
          (IOPATH A1 Z (::94) (::105))
          (IOPATH B1 Z (::72) (::82))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::57) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::81)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2114)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::71) (::50)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::100)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::61) (::52)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::71) (::48)))
          (IOPATH A2 Z (::79) (::52))
          (IOPATH B2 Z (::71) (::50))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::54) (::49)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::104)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::72) (::82)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::63) (::49)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::79) (::49)))
          (IOPATH A1 Z (::94) (::104))
          (IOPATH B1 Z (::72) (::82))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::58) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::81)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2115)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::69) (::49)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::92) (::72)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::60) (::51)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::69) (::48)))
          (IOPATH A2 Z (::77) (::51))
          (IOPATH B2 Z (::69) (::49))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::53) (::48)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::77) (::75)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::71) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::62) (::48)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::84) (::71)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::77) (::48)))
          (IOPATH A1 Z (::92) (::75))
          (IOPATH B1 Z (::71) (::80))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::56) (::79)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::64) (::79)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2116)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::60) (::40)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::100)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::61) (::52)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::71) (::48)))
          (IOPATH A2 Z (::79) (::52))
          (IOPATH B2 Z (::60) (::40))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::43) (::39)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::104)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::73) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::53) (::39)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::79) (::49)))
          (IOPATH A1 Z (::94) (::104))
          (IOPATH B1 Z (::73) (::81))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::58) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::80)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2117)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::71) (::50)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::101)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::73) (::63)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::83) (::60)))
          (IOPATH A2 Z (::91) (::63))
          (IOPATH B2 Z (::71) (::50))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::54) (::49)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::79) (::105)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::72) (::82)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::63) (::49)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::91) (::60)))
          (IOPATH A1 Z (::94) (::105))
          (IOPATH B1 Z (::72) (::82))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::58) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::81)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2118)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::69) (::49)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::92) (::99)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::60) (::51)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::69) (::48)))
          (IOPATH A2 Z (::77) (::51))
          (IOPATH B2 Z (::69) (::49))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::53) (::48)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::77) (::103)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::71) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::62) (::48)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::84) (::98)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::77) (::48)))
          (IOPATH A1 Z (::92) (::103))
          (IOPATH B1 Z (::71) (::80))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::56) (::79)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::64) (::79)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2119)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::69) (::49)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::92) (::99)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::60) (::51)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::69) (::48)))
          (IOPATH A2 Z (::77) (::51))
          (IOPATH B2 Z (::69) (::49))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::53) (::48)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::104)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::71) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::62) (::48)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::85) (::99)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::77) (::48)))
          (IOPATH A1 Z (::92) (::104))
          (IOPATH B1 Z (::71) (::80))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::56) (::79)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::64) (::79)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2120)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::71) (::50)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::100)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::61) (::52)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::71) (::48)))
          (IOPATH A2 Z (::79) (::52))
          (IOPATH B2 Z (::71) (::50))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::54) (::49)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::104)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::72) (::82)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::63) (::49)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::79) (::49)))
          (IOPATH A1 Z (::94) (::104))
          (IOPATH B1 Z (::72) (::82))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::58) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::81)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2121)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::71) (::50)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::101)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::73) (::63)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::83) (::60)))
          (IOPATH A2 Z (::91) (::63))
          (IOPATH B2 Z (::71) (::50))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::54) (::49)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::79) (::105)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::72) (::82)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::63) (::49)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::91) (::60)))
          (IOPATH A1 Z (::94) (::105))
          (IOPATH B1 Z (::72) (::82))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::58) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::81)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2122)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::59) (::39)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::92) (::99)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::60) (::51)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::69) (::48)))
          (IOPATH A2 Z (::77) (::51))
          (IOPATH B2 Z (::59) (::39))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::42) (::38)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::77) (::103)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::71) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::52) (::38)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::84) (::98)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::77) (::48)))
          (IOPATH A1 Z (::92) (::103))
          (IOPATH B1 Z (::71) (::80))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::56) (::79)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::63) (::79)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2123)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::59) (::39)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::93) (::72)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::60) (::51)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::69) (::48)))
          (IOPATH A2 Z (::77) (::51))
          (IOPATH B2 Z (::59) (::39))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::42) (::38)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::75)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::71) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::52) (::38)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::85) (::72)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::77) (::48)))
          (IOPATH A1 Z (::93) (::75))
          (IOPATH B1 Z (::71) (::80))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::57) (::79)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::64) (::79)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2124)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::71) (::50)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::101)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::73) (::63)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::83) (::60)))
          (IOPATH A2 Z (::91) (::63))
          (IOPATH B2 Z (::71) (::50))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::54) (::49)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::79) (::105)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::72) (::82)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::63) (::49)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::91) (::60)))
          (IOPATH A1 Z (::94) (::105))
          (IOPATH B1 Z (::72) (::82))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::58) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::81)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2125)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::60) (::40)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::100)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::61) (::52)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::71) (::48)))
          (IOPATH A2 Z (::79) (::52))
          (IOPATH B2 Z (::60) (::40))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::43) (::39)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::104)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::72) (::82)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::53) (::39)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::79) (::49)))
          (IOPATH A1 Z (::94) (::104))
          (IOPATH B1 Z (::72) (::82))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::57) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::81)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2126)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::69) (::49)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::92) (::99)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::60) (::51)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::69) (::48)))
          (IOPATH A2 Z (::77) (::51))
          (IOPATH B2 Z (::69) (::49))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::53) (::48)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::77) (::103)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::71) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::62) (::48)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::84) (::98)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::77) (::48)))
          (IOPATH A1 Z (::92) (::103))
          (IOPATH B1 Z (::71) (::80))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::56) (::79)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::64) (::79)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2127)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::60) (::40)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::93) (::73)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::61) (::52)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::71) (::48)))
          (IOPATH A2 Z (::79) (::52))
          (IOPATH B2 Z (::60) (::40))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::43) (::39)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::76)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::73) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::53) (::39)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::85) (::72)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::79) (::49)))
          (IOPATH A1 Z (::93) (::76))
          (IOPATH B1 Z (::73) (::81))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::58) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::80)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2128)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::69) (::49)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::93) (::72)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::60) (::51)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::69) (::48)))
          (IOPATH A2 Z (::77) (::51))
          (IOPATH B2 Z (::69) (::49))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::53) (::48)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::75)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::71) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::62) (::48)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::85) (::72)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::77) (::48)))
          (IOPATH A1 Z (::93) (::75))
          (IOPATH B1 Z (::71) (::81))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::57) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::64) (::80)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2129)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::59) (::39)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::92) (::99)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::60) (::51)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::69) (::48)))
          (IOPATH A2 Z (::77) (::51))
          (IOPATH B2 Z (::59) (::39))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::42) (::38)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::77) (::103)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::71) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::52) (::38)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::84) (::98)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::77) (::48)))
          (IOPATH A1 Z (::92) (::103))
          (IOPATH B1 Z (::71) (::80))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::56) (::79)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::63) (::79)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2130)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::60) (::40)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::100)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::61) (::52)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::71) (::48)))
          (IOPATH A2 Z (::79) (::52))
          (IOPATH B2 Z (::60) (::40))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::43) (::39)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::104)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::72) (::82)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::53) (::39)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::79) (::49)))
          (IOPATH A1 Z (::94) (::104))
          (IOPATH B1 Z (::72) (::82))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::57) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::81)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2131)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::59) (::39)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::92) (::99)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::60) (::51)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::69) (::48)))
          (IOPATH A2 Z (::77) (::51))
          (IOPATH B2 Z (::59) (::39))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::42) (::38)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::77) (::103)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::71) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::52) (::38)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::84) (::98)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::77) (::48)))
          (IOPATH A1 Z (::92) (::103))
          (IOPATH B1 Z (::71) (::80))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::57) (::79)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::64) (::79)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2132)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::71) (::50)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::100)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::61) (::52)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::71) (::48)))
          (IOPATH A2 Z (::79) (::52))
          (IOPATH B2 Z (::71) (::50))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::54) (::49)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::104)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::72) (::82)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::63) (::49)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::79) (::49)))
          (IOPATH A1 Z (::94) (::104))
          (IOPATH B1 Z (::72) (::82))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::58) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::81)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2133)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::60) (::40)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::101)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::61) (::52)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::71) (::48)))
          (IOPATH A2 Z (::79) (::52))
          (IOPATH B2 Z (::60) (::40))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::43) (::39)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::79) (::105)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::72) (::82)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::53) (::39)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::79) (::49)))
          (IOPATH A1 Z (::94) (::105))
          (IOPATH B1 Z (::72) (::82))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::57) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::81)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2134)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::59) (::39)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::93) (::72)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::60) (::51)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::69) (::48)))
          (IOPATH A2 Z (::77) (::51))
          (IOPATH B2 Z (::59) (::39))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::42) (::38)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::75)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::71) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::52) (::38)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::85) (::72)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::77) (::48)))
          (IOPATH A1 Z (::93) (::75))
          (IOPATH B1 Z (::71) (::80))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::57) (::79)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::64) (::79)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2135)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::69) (::49)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::92) (::99)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::60) (::51)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::69) (::48)))
          (IOPATH A2 Z (::77) (::51))
          (IOPATH B2 Z (::69) (::49))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::53) (::48)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::78) (::104)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::71) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::62) (::48)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::85) (::99)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::77) (::48)))
          (IOPATH A1 Z (::92) (::104))
          (IOPATH B1 Z (::71) (::80))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::56) (::79)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::64) (::79)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2136)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::71) (::50)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::101)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::73) (::63)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::83) (::60)))
          (IOPATH A2 Z (::91) (::63))
          (IOPATH B2 Z (::71) (::50))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::54) (::49)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::79) (::105)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::72) (::82)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::63) (::49)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::86) (::100)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::91) (::60)))
          (IOPATH A1 Z (::94) (::105))
          (IOPATH B1 Z (::72) (::82))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::58) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::65) (::81)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2137)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::69) (::49)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::92) (::99)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::60) (::51)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::69) (::48)))
          (IOPATH A2 Z (::77) (::51))
          (IOPATH B2 Z (::69) (::49))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::53) (::48)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::77) (::103)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::71) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::62) (::48)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::84) (::98)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::77) (::48)))
          (IOPATH A1 Z (::92) (::103))
          (IOPATH B1 Z (::71) (::80))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::56) (::79)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::64) (::79)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2138)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::69) (::49)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::92) (::99)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::60) (::51)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::69) (::48)))
          (IOPATH A2 Z (::77) (::51))
          (IOPATH B2 Z (::69) (::49))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::53) (::48)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::77) (::103)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::71) (::81)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::62) (::48)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::84) (::98)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::77) (::48)))
          (IOPATH A1 Z (::92) (::103))
          (IOPATH B1 Z (::71) (::81))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::57) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::64) (::80)))
        )
     )
  )
  (CELL
     (CELLTYPE "AOI22M2R")
     (INSTANCE fifomem.g2139)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::69) (::49)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::92) (::72)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::60) (::51)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::69) (::48)))
          (IOPATH A2 Z (::77) (::51))
          (IOPATH B2 Z (::69) (::49))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::53) (::48)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::77) (::75)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::71) (::80)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::62) (::48)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::84) (::71)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::77) (::48)))
          (IOPATH A1 Z (::92) (::75))
          (IOPATH B1 Z (::71) (::80))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::56) (::79)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::64) (::79)))
        )
     )
  )
  (CELL
     (CELLTYPE "AN2M2R")
     (INSTANCE fifomem.g2140)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::145) (::112))
          (IOPATH B Z (::149) (::115))
        )
     )
  )
  (CELL
     (CELLTYPE "NR2M2R")
     (INSTANCE fifomem.g2141)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::184) (::73))
          (IOPATH B Z (::174) (::70))
        )
     )
  )
  (CELL
     (CELLTYPE "NR2B1M2R")
     (INSTANCE fifomem.g2142)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::173) (::71))
          (IOPATH NA Z (::209) (::107))
        )
     )
  )
  (CELL
     (CELLTYPE "AN2M2R")
     (INSTANCE fifomem.g2143)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::147) (::112))
          (IOPATH B Z (::149) (::116))
        )
     )
  )
  (CELL
     (CELLTYPE "NR2M2R")
     (INSTANCE fifomem.g2144)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::183) (::73))
          (IOPATH B Z (::174) (::70))
        )
     )
  )
  (CELL
     (CELLTYPE "NR2B1M2R")
     (INSTANCE fifomem.g2145)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::172) (::71))
          (IOPATH NA Z (::209) (::106))
        )
     )
  )
  (CELL
     (CELLTYPE "NR2B1M2R")
     (INSTANCE fifomem.g2146)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::172) (::70))
          (IOPATH NA Z (::208) (::107))
        )
     )
  )
  (CELL
     (CELLTYPE "NR2M2R")
     (INSTANCE fifomem.g2147)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::185) (::74))
          (IOPATH B Z (::176) (::71))
        )
     )
  )
  (CELL
     (CELLTYPE "NR2M2R")
     (INSTANCE fifomem.g2148)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::183) (::72))
          (IOPATH B Z (::174) (::70))
        )
     )
  )
  (CELL
     (CELLTYPE "NR2B1M2R")
     (INSTANCE fifomem.g2149)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::171) (::70))
          (IOPATH NA Z (::209) (::106))
        )
     )
  )
  (CELL
     (CELLTYPE "NR2B1M2R")
     (INSTANCE fifomem.g2150)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::173) (::71))
          (IOPATH NA Z (::209) (::107))
        )
     )
  )
  (CELL
     (CELLTYPE "NR2M2R")
     (INSTANCE fifomem.g2151)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::185) (::74))
          (IOPATH B Z (::176) (::71))
        )
     )
  )
  (CELL
     (CELLTYPE "NR2B1M2R")
     (INSTANCE fifomem.g2152)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::172) (::70))
          (IOPATH NA Z (::208) (::107))
        )
     )
  )
  (CELL
     (CELLTYPE "NR2B1M2R")
     (INSTANCE fifomem.g2153)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::172) (::70))
          (IOPATH NA Z (::208) (::107))
        )
     )
  )
  (CELL
     (CELLTYPE "NR2M2R")
     (INSTANCE fifomem.g2154)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::182) (::72))
          (IOPATH B Z (::173) (::69))
        )
     )
  )
  (CELL
     (CELLTYPE "NR2B1M2R")
     (INSTANCE fifomem.g2155)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::172) (::70))
          (IOPATH NA Z (::208) (::107))
        )
     )
  )
  (CELL
     (CELLTYPE "NR2M2R")
     (INSTANCE fifomem.g2156)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::93) (::54))
          (IOPATH B Z (::85) (::51))
        )
     )
  )
  (CELL
     (CELLTYPE "NR2B1M2R")
     (INSTANCE fifomem.g2157)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::84) (::53))
          (IOPATH NA Z (::124) (::87))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2M2R")
     (INSTANCE fifomem.g2158)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::67) (::81))
          (IOPATH B Z (::71) (::86))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2B1M2R")
     (INSTANCE fifomem.g2159)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::70) (::87))
          (IOPATH NA Z (::104) (::118))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2B1M2R")
     (INSTANCE fifomem.g2160)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::70) (::88))
          (IOPATH NA Z (::102) (::115))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2B1M2R")
     (INSTANCE fifomem.g2161)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::70) (::87))
          (IOPATH NA Z (::104) (::118))
        )
     )
  )
  (CELL
     (CELLTYPE "NR2M2R")
     (INSTANCE fifomem.g2162)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::92) (::55))
          (IOPATH B Z (::81) (::49))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2M2R")
     (INSTANCE fifomem.g2163)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::70) (::84))
          (IOPATH B Z (::70) (::85))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2M2R")
     (INSTANCE fifomem.g875)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::129) (::203))
          (IOPATH B Z (::118) (::161))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2B1M2R")
     (INSTANCE fifomem.g876)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::131) (::209))
          (IOPATH NA Z (::144) (::183))
        )
     )
  )
  (CELL
     (CELLTYPE "NR2M2R")
     (INSTANCE fifomem.g877)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::217) (::78))
          (IOPATH B Z (::241) (::84))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2B1M2R")
     (INSTANCE fifomem.g878)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::114) (::162))
          (IOPATH NA Z (::147) (::212))
        )
     )
  )
  (CELL
     (CELLTYPE "NR2M2R")
     (INSTANCE fifomem.g879)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::217) (::78))
          (IOPATH B Z (::241) (::84))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2M2R")
     (INSTANCE fifomem.g880)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::105) (::128))
          (IOPATH B Z (::118) (::161))
        )
     )
  )
  (CELL
     (CELLTYPE "NR2M2R")
     (INSTANCE fifomem.g881)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::222) (::82))
          (IOPATH B Z (::224) (::75))
        )
     )
  )
  (CELL
     (CELLTYPE "NR2M2R")
     (INSTANCE fifomem.g882)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::222) (::82))
          (IOPATH B Z (::234) (::80))
        )
     )
  )
  (CELL
     (CELLTYPE "OR2M2R")
     (INSTANCE fifomem.g883)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::149) (::166))
          (IOPATH B Z (::148) (::184))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2B1M2R")
     (INSTANCE fifomem.g884)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::131) (::209))
          (IOPATH NA Z (::140) (::178))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2B1M2R")
     (INSTANCE fifomem.g885)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::131) (::209))
          (IOPATH NA Z (::140) (::178))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2B1M2R")
     (INSTANCE fifomem.g886)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::114) (::162))
          (IOPATH NA Z (::144) (::206))
        )
     )
  )
  (CELL
     (CELLTYPE "NR2M2R")
     (INSTANCE fifomem.g887)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::222) (::82))
          (IOPATH B Z (::241) (::84))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2B1M2R")
     (INSTANCE fifomem.g888)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::106) (::134))
          (IOPATH NA Z (::140) (::178))
        )
     )
  )
  (CELL
     (CELLTYPE "OR2M2R")
     (INSTANCE fifomem.g889)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::149) (::166))
          (IOPATH B Z (::148) (::184))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2B1M2R")
     (INSTANCE fifomem.g890)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::106) (::134))
          (IOPATH NA Z (::140) (::178))
        )
     )
  )
  (CELL
     (CELLTYPE "ND4B1M2R")
     (INSTANCE fifomem.g891)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT C (::0.0))
          (PORT D (::0.0))
          (PORT NA (::0.0))
          (IOPATH D Z (::46) (::109))
          (IOPATH B Z (::68) (::131))
          (IOPATH NA Z (::93) (::150))
          (IOPATH C Z (::71) (::136))
        )
     )
  )
  (CELL
     (CELLTYPE "NR4B1M1R")
     (INSTANCE fifomem.g892)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT C (::0.0))
          (PORT D (::0.0))
          (PORT NA (::0.0))
          (IOPATH D Z (::174) (::68))
          (IOPATH B Z (::217) (::88))
          (IOPATH NA Z (::227) (::95))
          (IOPATH C Z (::203) (::84))
        )
     )
  )
  (CELL
     (CELLTYPE "INVM2R")
     (INSTANCE fifomem.g893)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (IOPATH A Z (::77) (::40))
        )
     )
  )
  (CELL
     (CELLTYPE "ND4B2M2R")
     (INSTANCE fifomem.g894)
     (DELAY
        (ABSOLUTE
          (PORT C (::0.0))
          (PORT D (::0.0))
          (PORT NA (::0.0))
          (PORT NB (::0.0))
          (IOPATH NB Z (::105) (::164))
          (IOPATH D Z (::41) (::100))
          (IOPATH NA Z (::88) (::136))
          (IOPATH C Z (::66) (::126))
        )
     )
  )
  (CELL
     (CELLTYPE "ND4B2M2R")
     (INSTANCE fifomem.g895)
     (DELAY
        (ABSOLUTE
          (PORT C (::0.0))
          (PORT D (::0.0))
          (PORT NA (::0.0))
          (PORT NB (::0.0))
          (IOPATH NB Z (::99) (::149))
          (IOPATH D Z (::34) (::85))
          (IOPATH NA Z (::82) (::120))
          (IOPATH C Z (::59) (::111))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2B1M2R")
     (INSTANCE fifomem.g896)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::61) (::76))
          (IOPATH NA Z (::96) (::108))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2M2R")
     (INSTANCE fifomem.g897)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::65) (::78))
          (IOPATH B Z (::68) (::82))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2B1M2R")
     (INSTANCE fifomem.g898)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::61) (::76))
          (IOPATH NA Z (::96) (::108))
        )
     )
  )
  (CELL
     (CELLTYPE "NR2M2R")
     (INSTANCE fifomem.g899)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::116) (::63))
          (IOPATH B Z (::108) (::60))
        )
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[13\]\[0\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[0\]\[1\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::123) (::-67))
        (SETUPHOLD (posedge SE) (posedge CK) (::190) (::-136))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[3\]\[0\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[3\]\[1\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[3\]\[2\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[10\]\[5\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::121) (::-65))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[10\]\[6\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::121) (::-65))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[10\]\[7\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::121) (::-65))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[3\]\[3\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[11\]\[0\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[11\]\[1\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[11\]\[2\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::144) (::116))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-111))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::73) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[11\]\[3\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[3\]\[4\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[3\]\[5\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[11\]\[4\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::144) (::116))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-111))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::73) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[11\]\[5\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[11\]\[6\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[11\]\[7\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[3\]\[6\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[12\]\[0\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::93) (::-43))
        (SETUPHOLD (posedge SE) (posedge CK) (::188) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[12\]\[1\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::93) (::-43))
        (SETUPHOLD (posedge SE) (posedge CK) (::188) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[3\]\[7\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[12\]\[2\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::93) (::-43))
        (SETUPHOLD (posedge SE) (posedge CK) (::188) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[12\]\[3\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::93) (::-43))
        (SETUPHOLD (posedge SE) (posedge CK) (::188) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[4\]\[0\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[4\]\[1\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[12\]\[4\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::93) (::-43))
        (SETUPHOLD (posedge SE) (posedge CK) (::188) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[12\]\[5\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::93) (::-43))
        (SETUPHOLD (posedge SE) (posedge CK) (::188) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[12\]\[6\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::93) (::-43))
        (SETUPHOLD (posedge SE) (posedge CK) (::188) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[12\]\[7\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::93) (::-43))
        (SETUPHOLD (posedge SE) (posedge CK) (::188) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[4\]\[2\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[0\]\[0\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::123) (::-67))
        (SETUPHOLD (posedge SE) (posedge CK) (::190) (::-136))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[13\]\[1\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[13\]\[2\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[13\]\[3\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[4\]\[3\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[4\]\[4\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[13\]\[4\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[13\]\[5\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[13\]\[6\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[13\]\[7\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[4\]\[5\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[14\]\[0\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::144) (::116))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-111))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::73) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[14\]\[1\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::144) (::116))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-111))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::73) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[4\]\[6\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[14\]\[2\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::144) (::116))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-111))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::73) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[14\]\[3\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::144) (::116))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-111))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::73) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[0\]\[2\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::123) (::-67))
        (SETUPHOLD (posedge SE) (posedge CK) (::190) (::-136))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[0\]\[3\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::123) (::-67))
        (SETUPHOLD (posedge SE) (posedge CK) (::190) (::-136))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[4\]\[7\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[14\]\[4\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[14\]\[5\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::144) (::116))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-111))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::73) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[14\]\[6\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::144) (::116))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-111))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::73) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[14\]\[7\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::144) (::116))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-111))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::73) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[5\]\[0\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[15\]\[0\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[5\]\[1\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[15\]\[1\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[15\]\[2\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[0\]\[4\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::123) (::-67))
        (SETUPHOLD (posedge SE) (posedge CK) (::190) (::-136))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[5\]\[2\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[15\]\[3\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[15\]\[4\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[7\]\[6\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[15\]\[5\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[15\]\[6\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[0\]\[5\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::123) (::-67))
        (SETUPHOLD (posedge SE) (posedge CK) (::190) (::-136))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[5\]\[4\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[15\]\[7\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[5\]\[5\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[0\]\[6\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::123) (::-67))
        (SETUPHOLD (posedge SE) (posedge CK) (::190) (::-136))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[0\]\[7\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::123) (::-67))
        (SETUPHOLD (posedge SE) (posedge CK) (::190) (::-136))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[5\]\[6\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[5\]\[7\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[6\]\[0\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::93) (::-43))
        (SETUPHOLD (posedge SE) (posedge CK) (::188) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[6\]\[1\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::93) (::-43))
        (SETUPHOLD (posedge SE) (posedge CK) (::188) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[1\]\[0\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::190) (::-136))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[6\]\[2\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::93) (::-43))
        (SETUPHOLD (posedge SE) (posedge CK) (::188) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[6\]\[3\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::93) (::-43))
        (SETUPHOLD (posedge SE) (posedge CK) (::188) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[6\]\[4\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::93) (::-43))
        (SETUPHOLD (posedge SE) (posedge CK) (::188) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[6\]\[5\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::93) (::-43))
        (SETUPHOLD (posedge SE) (posedge CK) (::188) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[1\]\[1\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::190) (::-136))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[1\]\[2\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::190) (::-136))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[1\]\[3\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::190) (::-136))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[6\]\[6\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::93) (::-43))
        (SETUPHOLD (posedge SE) (posedge CK) (::188) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[6\]\[7\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::93) (::-43))
        (SETUPHOLD (posedge SE) (posedge CK) (::188) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[7\]\[0\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[7\]\[1\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[1\]\[4\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::190) (::-136))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[7\]\[2\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[7\]\[3\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::144) (::116))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-111))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::73) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[7\]\[4\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[7\]\[5\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[1\]\[5\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::190) (::-136))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[1\]\[6\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::190) (::-136))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[5\]\[3\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM1RA")
     (INSTANCE fifomem.mem_reg\[7\]\[7\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::142) (::115))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::138) (::-110))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::72) (::-36))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::221) (::-186))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::105) (::-66))
        (SETUPHOLD (negedge SE) (posedge CK) (::158) (::-130))
        (SETUPHOLD (posedge SE) (posedge CK) (::181) (::-139))
        (WIDTH (posedge CK) (::72.62010000000001))
        (WIDTH (negedge CK) (::103.2))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[8\]\[0\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::121) (::-65))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[1\]\[7\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::190) (::-136))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[8\]\[1\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::121) (::-65))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[8\]\[2\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::121) (::-65))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[2\]\[0\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::121) (::-65))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[8\]\[3\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::121) (::-65))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[8\]\[4\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::121) (::-65))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[2\]\[1\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::121) (::-65))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[2\]\[2\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::121) (::-65))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[8\]\[5\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::121) (::-65))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[8\]\[6\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::121) (::-65))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[8\]\[7\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::121) (::-65))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[9\]\[0\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[2\]\[3\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::121) (::-65))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[9\]\[1\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[9\]\[2\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[2\]\[4\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::121) (::-65))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[9\]\[3\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[9\]\[4\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[2\]\[5\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::121) (::-65))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[2\]\[6\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::121) (::-65))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[9\]\[5\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[9\]\[6\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[9\]\[7\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::117) (::-62))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[10\]\[0\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::121) (::-65))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[2\]\[7\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::121) (::-65))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[10\]\[1\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::121) (::-65))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[10\]\[2\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::131) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::121) (::-65))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[10\]\[3\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::121) (::-65))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "SDFQM2RA")
     (INSTANCE fifomem.mem_reg\[10\]\[4\])
     (DELAY
        (ABSOLUTE
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (PORT SD (::0.0))
          (PORT SE (::0.0))
          (IOPATH CK Q (::132) (::154))
        )
     )
     (TIMINGCHECK
        (SETUPHOLD (negedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::55) (::-13))
        (SETUPHOLD (posedge D) (COND ENABLE_NOT_SE===1'b1 (posedge CK)) (::64) (::-38))
        (SETUPHOLD (negedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-51))
        (SETUPHOLD (posedge SD) (COND ENABLE_SE===1'b1 (posedge CK)) (::161) (::-108))
        (SETUPHOLD (negedge SE) (posedge CK) (::121) (::-65))
        (SETUPHOLD (posedge SE) (posedge CK) (::189) (::-135))
        (WIDTH (posedge CK) (::75.3201))
        (WIDTH (negedge CK) (::151.9))
     )
  )
  (CELL
     (CELLTYPE "XOR2M2RA")
     (INSTANCE rptr_empty.g134)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::122) (::134))
          (IOPATH B Z (::142) (::149))
        )
     )
  )
  (CELL
     (CELLTYPE "MOAI22M2RA")
     (INSTANCE rptr_empty.g136)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::140) (::130)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::100) (::65)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::102) (::74)))
          (COND A1===1'b1&&A2===1'b1 (IOPATH B2 Z (::142) (::122)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::102) (::74)))
          (IOPATH A2 Z (::102) (::74))
          (IOPATH B2 Z (::142) (::137))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::100) (::65)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::134) (::133)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::140) (::137)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::100) (::65)))
          (COND A1===1'b1&&A2===1'b1 (IOPATH B1 Z (::136) (::125)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::102) (::74)))
          (IOPATH A1 Z (::100) (::65))
          (IOPATH B1 Z (::136) (::140))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::134) (::140)))
        )
     )
  )
  (CELL
     (CELLTYPE "XOR2M2RA")
     (INSTANCE rptr_empty.g137)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::118) (::130))
          (IOPATH B Z (::142) (::149))
        )
     )
  )
  (CELL
     (CELLTYPE "XOR2M2RA")
     (INSTANCE rptr_empty.g139)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::119) (::130))
          (IOPATH B Z (::142) (::149))
        )
     )
  )
  (CELL
     (CELLTYPE "MOAI22M2RA")
     (INSTANCE rptr_empty.g140)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::145) (::135)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::62)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::102) (::82)))
          (COND A1===1'b1&&A2===1'b1 (IOPATH B2 Z (::147) (::128)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::102) (::82)))
          (IOPATH A2 Z (::102) (::82))
          (IOPATH B2 Z (::147) (::141))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::94) (::62)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::130) (::131)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::146) (::141)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::94) (::62)))
          (COND A1===1'b1&&A2===1'b1 (IOPATH B1 Z (::132) (::124)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::102) (::82)))
          (IOPATH A1 Z (::94) (::62))
          (IOPATH B1 Z (::132) (::137))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::130) (::137)))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2B1M2R")
     (INSTANCE rptr_empty.g141)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::49) (::60))
          (IOPATH NA Z (::70) (::92))
        )
     )
  )
  (CELL
     (CELLTYPE "MOAI22M2RA")
     (INSTANCE rptr_empty.g143)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::147) (::136)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::62)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::104) (::84)))
          (COND A1===1'b1&&A2===1'b1 (IOPATH B2 Z (::149) (::129)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::104) (::84)))
          (IOPATH A2 Z (::104) (::84))
          (IOPATH B2 Z (::149) (::143))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::94) (::62)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::130) (::131)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::147) (::143)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::94) (::62)))
          (COND A1===1'b1&&A2===1'b1 (IOPATH B1 Z (::132) (::124)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::104) (::84)))
          (IOPATH A1 Z (::94) (::62))
          (IOPATH B1 Z (::132) (::137))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::130) (::137)))
        )
     )
  )
  (CELL
     (CELLTYPE "XOR2M2RA")
     (INSTANCE rptr_empty.g144)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::119) (::130))
          (IOPATH B Z (::135) (::140))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2B1M2R")
     (INSTANCE rptr_empty.g145)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::55) (::68))
          (IOPATH NA Z (::74) (::98))
        )
     )
  )
  (CELL
     (CELLTYPE "MOAI22M2RA")
     (INSTANCE rptr_empty.g146)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::147) (::136)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::62)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::104) (::84)))
          (COND A1===1'b1&&A2===1'b1 (IOPATH B2 Z (::149) (::129)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::104) (::84)))
          (IOPATH A2 Z (::104) (::84))
          (IOPATH B2 Z (::149) (::143))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::94) (::62)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::130) (::131)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::147) (::143)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::94) (::62)))
          (COND A1===1'b1&&A2===1'b1 (IOPATH B1 Z (::132) (::124)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::104) (::84)))
          (IOPATH A1 Z (::94) (::62))
          (IOPATH B1 Z (::132) (::138))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::130) (::138)))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2B1M2R")
     (INSTANCE rptr_empty.g147)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::55) (::68))
          (IOPATH NA Z (::75) (::98))
        )
     )
  )
  (CELL
     (CELLTYPE "MOAI22M2RA")
     (INSTANCE rptr_empty.g148)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::133) (::124)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::71) (::48)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::84) (::72)))
          (COND A1===1'b1&&A2===1'b1 (IOPATH B2 Z (::135) (::119)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::84) (::72)))
          (IOPATH A2 Z (::84) (::72))
          (IOPATH B2 Z (::135) (::130))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::71) (::48)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::113) (::116)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::134) (::130)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::71) (::48)))
          (COND A1===1'b1&&A2===1'b1 (IOPATH B1 Z (::115) (::111)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::84) (::72)))
          (IOPATH A1 Z (::71) (::48))
          (IOPATH B1 Z (::115) (::122))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::114) (::122)))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2B1M2R")
     (INSTANCE rptr_empty.g149)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::56) (::70))
          (IOPATH NA Z (::73) (::97))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2B1M2R")
     (INSTANCE rptr_empty.g150)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::28) (::36))
          (IOPATH NA Z (::65) (::81))
        )
     )
  )
  (CELL
     (CELLTYPE "NR4M1R")
     (INSTANCE rptr_empty.g159)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (PORT C (::0.0))
          (PORT D (::0.0))
          (IOPATH D Z (::77) (::32))
          (IOPATH A Z (::120) (::40))
          (IOPATH B Z (::122) (::50))
          (IOPATH C Z (::100) (::36))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2M2R")
     (INSTANCE rptr_empty.g160)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::32) (::33))
          (IOPATH B Z (::36) (::37))
        )
     )
  )
  (CELL
     (CELLTYPE "MAOI22M2RA")
     (INSTANCE rptr_empty.g161)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::103) (::105)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::68) (::60)))
          (COND B1===1'b1&&B2===1'b1 (IOPATH A1 Z (::68) (::60)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::50) (::39)))
          (IOPATH A2 Z (::50) (::39))
          (IOPATH B2 Z (::103) (::107))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B2 Z (::89) (::107)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::130) (::124)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::95) (::105)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::68) (::60)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::50) (::39)))
          (IOPATH A1 Z (::68) (::60))
          (COND B1===1'b1&&B2===1'b1 (IOPATH A2 Z (::50) (::39)))
          (IOPATH B1 Z (::130) (::126))
          (COND A1===1'b0&&A2===1'b0 (IOPATH B1 Z (::117) (::126)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::123) (::124)))
        )
     )
  )
  (CELL
     (CELLTYPE "XNR2M2RA")
     (INSTANCE rptr_empty.g162)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::105) (::99))
          (IOPATH B Z (::108) (::117))
        )
     )
  )
  (CELL
     (CELLTYPE "XNR2M2RA")
     (INSTANCE rptr_empty.g163)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::104) (::99))
          (IOPATH B Z (::108) (::116))
        )
     )
  )
  (CELL
     (CELLTYPE "XOR2M2RA")
     (INSTANCE rptr_empty.g164)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::89) (::96))
          (IOPATH B Z (::104) (::112))
        )
     )
  )
  (CELL
     (CELLTYPE "XOR2M2RA")
     (INSTANCE rptr_empty.g165)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::89) (::96))
          (IOPATH B Z (::104) (::112))
        )
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE rptr_empty.rptr_reg\[3\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::42))
          (IOPATH CK Q (::148) (::158))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::19) (::26))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::36) (::-15))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE rptr_empty.rptr_reg\[2\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::42))
          (IOPATH CK Q (::148) (::158))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::19) (::26))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::36) (::-15))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE rptr_empty.rptr_reg\[1\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::42))
          (IOPATH CK Q (::148) (::158))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::19) (::26))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::36) (::-15))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE rptr_empty.rptr_reg\[0\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::42))
          (IOPATH CK Q (::148) (::158))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::19) (::26))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::36) (::-15))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQSM2RA")
     (INSTANCE rptr_empty.rempty_reg)
     (DELAY
        (ABSOLUTE
          (PORT SB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH SB Q (::180) ())
          (IOPATH CK Q (::133) (::164))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge SB) (posedge CK) (::-69) (::100))
        (SETUPHOLD (negedge D) (COND ENABLE_SB===1'b1 (posedge CK)) (::18) (::21))
        (SETUPHOLD (posedge D) (COND ENABLE_SB===1'b1 (posedge CK)) (::62) (::-36))
        (WIDTH (negedge SB) (::138.22))
        (WIDTH (posedge CK) (::83.5201))
        (WIDTH (negedge CK) (::90.39999999999999))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE rptr_empty.rbin_reg\[2\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::69))
          (IOPATH CK Q (::188) (::185))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::34) (::17))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::59) (::-31))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE rptr_empty.rptr_reg\[4\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::51))
          (IOPATH CK Q (::161) (::167))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::37) (::15))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::62) (::-34))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE rptr_empty.rbin_reg\[3\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::67))
          (IOPATH CK Q (::185) (::183))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::34) (::17))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::59) (::-31))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE rptr_empty.rbin_reg\[0\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::71))
          (IOPATH CK Q (::191) (::187))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::27) (::21))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::47) (::-23))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE rptr_empty.rbin_reg\[1\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::69))
          (IOPATH CK Q (::188) (::185))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::34) (::17))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::59) (::-31))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE sync_r2w.wq2_rptr_reg\[4\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::42))
          (IOPATH CK Q (::148) (::159))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::10) (::31))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::30) (::-10))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE sync_r2w.wq2_rptr_reg\[3\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::47))
          (IOPATH CK Q (::155) (::164))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::10) (::31))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::30) (::-10))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE sync_r2w.wq2_rptr_reg\[1\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::42))
          (IOPATH CK Q (::148) (::159))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::10) (::31))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::30) (::-10))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE sync_r2w.wq2_rptr_reg\[0\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::42))
          (IOPATH CK Q (::148) (::159))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::10) (::31))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::30) (::-10))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE sync_r2w.wq2_rptr_reg\[2\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::42))
          (IOPATH CK Q (::148) (::159))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::10) (::31))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::30) (::-10))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE sync_r2w.wq1_rptr_reg\[2\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::42))
          (IOPATH CK Q (::148) (::158))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::10) (::31))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::30) (::-10))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE sync_r2w.wq1_rptr_reg\[3\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::42))
          (IOPATH CK Q (::148) (::158))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::10) (::31))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::30) (::-10))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE sync_r2w.wq1_rptr_reg\[4\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::42))
          (IOPATH CK Q (::148) (::158))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::15) (::28))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::36) (::-14))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE sync_r2w.wq1_rptr_reg\[1\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::42))
          (IOPATH CK Q (::148) (::158))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::10) (::31))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::30) (::-10))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE sync_r2w.wq1_rptr_reg\[0\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::42))
          (IOPATH CK Q (::148) (::158))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::10) (::31))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::30) (::-10))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE sync_w2r.rq2_wptr_reg\[4\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::46))
          (IOPATH CK Q (::154) (::162))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::10) (::31))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::30) (::-10))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE sync_w2r.rq2_wptr_reg\[3\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::42))
          (IOPATH CK Q (::148) (::159))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::10) (::31))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::30) (::-10))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE sync_w2r.rq2_wptr_reg\[1\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::42))
          (IOPATH CK Q (::148) (::159))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::10) (::31))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::30) (::-10))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE sync_w2r.rq2_wptr_reg\[0\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::42))
          (IOPATH CK Q (::148) (::159))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::10) (::31))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::30) (::-10))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE sync_w2r.rq2_wptr_reg\[2\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::42))
          (IOPATH CK Q (::148) (::159))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::10) (::31))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::30) (::-10))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE sync_w2r.rq1_wptr_reg\[2\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::42))
          (IOPATH CK Q (::148) (::158))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::10) (::31))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::30) (::-10))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE sync_w2r.rq1_wptr_reg\[3\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::42))
          (IOPATH CK Q (::148) (::158))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::10) (::31))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::30) (::-10))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE sync_w2r.rq1_wptr_reg\[4\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::42))
          (IOPATH CK Q (::148) (::158))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::15) (::28))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::36) (::-14))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE sync_w2r.rq1_wptr_reg\[1\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::42))
          (IOPATH CK Q (::148) (::158))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::10) (::31))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::30) (::-10))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE sync_w2r.rq1_wptr_reg\[0\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::42))
          (IOPATH CK Q (::148) (::158))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::10) (::31))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::30) (::-10))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "XOR2M2RA")
     (INSTANCE wptr_full.g138)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::125) (::136))
          (IOPATH B Z (::147) (::154))
        )
     )
  )
  (CELL
     (CELLTYPE "MOAI22M2RA")
     (INSTANCE wptr_full.g140)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::136) (::127)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::96) (::62)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::97) (::71)))
          (COND A1===1'b1&&A2===1'b1 (IOPATH B2 Z (::138) (::119)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::97) (::71)))
          (IOPATH A2 Z (::97) (::71))
          (IOPATH B2 Z (::138) (::134))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::96) (::62)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::131) (::130)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::137) (::134)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::96) (::62)))
          (COND A1===1'b1&&A2===1'b1 (IOPATH B1 Z (::133) (::122)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::97) (::71)))
          (IOPATH A1 Z (::96) (::62))
          (IOPATH B1 Z (::133) (::137))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::131) (::137)))
        )
     )
  )
  (CELL
     (CELLTYPE "XOR2M2RA")
     (INSTANCE wptr_full.g141)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::119) (::130))
          (IOPATH B Z (::142) (::149))
        )
     )
  )
  (CELL
     (CELLTYPE "XOR2M2RA")
     (INSTANCE wptr_full.g143)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::119) (::130))
          (IOPATH B Z (::142) (::149))
        )
     )
  )
  (CELL
     (CELLTYPE "MOAI22M2RA")
     (INSTANCE wptr_full.g144)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::147) (::136)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::62)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::104) (::84)))
          (COND A1===1'b1&&A2===1'b1 (IOPATH B2 Z (::149) (::129)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::104) (::84)))
          (IOPATH A2 Z (::104) (::84))
          (IOPATH B2 Z (::149) (::143))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::94) (::62)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::130) (::131)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::147) (::143)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::94) (::62)))
          (COND A1===1'b1&&A2===1'b1 (IOPATH B1 Z (::132) (::124)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::104) (::84)))
          (IOPATH A1 Z (::94) (::62))
          (IOPATH B1 Z (::132) (::137))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::130) (::137)))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2B1M2R")
     (INSTANCE wptr_full.g145)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::50) (::62))
          (IOPATH NA Z (::70) (::92))
        )
     )
  )
  (CELL
     (CELLTYPE "XOR2M2RA")
     (INSTANCE wptr_full.g147)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::119) (::130))
          (IOPATH B Z (::134) (::140))
        )
     )
  )
  (CELL
     (CELLTYPE "MOAI22M2RA")
     (INSTANCE wptr_full.g148)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::147) (::136)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::62)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::104) (::84)))
          (COND A1===1'b1&&A2===1'b1 (IOPATH B2 Z (::149) (::129)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::104) (::84)))
          (IOPATH A2 Z (::104) (::84))
          (IOPATH B2 Z (::149) (::143))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::94) (::62)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::130) (::131)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::147) (::143)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::94) (::62)))
          (COND A1===1'b1&&A2===1'b1 (IOPATH B1 Z (::132) (::124)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::104) (::84)))
          (IOPATH A1 Z (::94) (::62))
          (IOPATH B1 Z (::132) (::137))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::130) (::137)))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2B1M2R")
     (INSTANCE wptr_full.g149)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::55) (::68))
          (IOPATH NA Z (::74) (::98))
        )
     )
  )
  (CELL
     (CELLTYPE "MOAI22M2RA")
     (INSTANCE wptr_full.g150)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::147) (::136)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::94) (::62)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::104) (::84)))
          (COND A1===1'b1&&A2===1'b1 (IOPATH B2 Z (::149) (::129)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::104) (::84)))
          (IOPATH A2 Z (::104) (::84))
          (IOPATH B2 Z (::149) (::143))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::94) (::62)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::130) (::131)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::147) (::143)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::94) (::62)))
          (COND A1===1'b1&&A2===1'b1 (IOPATH B1 Z (::132) (::124)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::104) (::84)))
          (IOPATH A1 Z (::94) (::62))
          (IOPATH B1 Z (::132) (::137))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::130) (::137)))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2B1M2R")
     (INSTANCE wptr_full.g151)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::55) (::68))
          (IOPATH NA Z (::74) (::98))
        )
     )
  )
  (CELL
     (CELLTYPE "MOAI22M2RA")
     (INSTANCE wptr_full.g152)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B1 (::0.0))
          (PORT B2 (::0.0))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B2 Z (::131) (::122)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A1 Z (::71) (::48)))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A2 Z (::82) (::70)))
          (COND A1===1'b1&&A2===1'b1 (IOPATH B2 Z (::133) (::118)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A2 Z (::82) (::70)))
          (IOPATH A2 Z (::82) (::70))
          (IOPATH B2 Z (::133) (::129))
          (COND B1===1'b0&&B2===1'b0 (IOPATH A1 Z (::71) (::48)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B1 Z (::113) (::116)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B2 Z (::132) (::129)))
          (COND B1===1'b0&&B2===1'b1 (IOPATH A1 Z (::71) (::48)))
          (COND A1===1'b1&&A2===1'b1 (IOPATH B1 Z (::116) (::111)))
          (COND B1===1'b1&&B2===1'b0 (IOPATH A2 Z (::82) (::70)))
          (IOPATH A1 Z (::71) (::48))
          (IOPATH B1 Z (::116) (::122))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B1 Z (::114) (::122)))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2B1M2R")
     (INSTANCE wptr_full.g153)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::55) (::68))
          (IOPATH NA Z (::74) (::97))
        )
     )
  )
  (CELL
     (CELLTYPE "ND2B1M2R")
     (INSTANCE wptr_full.g154)
     (DELAY
        (ABSOLUTE
          (PORT B (::0.0))
          (PORT NA (::0.0))
          (IOPATH B Z (::28) (::36))
          (IOPATH NA Z (::78) (::91))
        )
     )
  )
  (CELL
     (CELLTYPE "NR4M1R")
     (INSTANCE wptr_full.g164)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (PORT C (::0.0))
          (PORT D (::0.0))
          (IOPATH D Z (::84) (::47))
          (IOPATH A Z (::120) (::40))
          (IOPATH B Z (::114) (::40))
          (IOPATH C Z (::100) (::36))
        )
     )
  )
  (CELL
     (CELLTYPE "OAI211M2R")
     (INSTANCE wptr_full.g165)
     (DELAY
        (ABSOLUTE
          (PORT A1 (::0.0))
          (PORT A2 (::0.0))
          (PORT B (::0.0))
          (PORT C (::0.0))
          (COND A1===1'b1&&A2===1'b1 (IOPATH C Z (::45) (::42)))
          (COND A1===1'b0&&A2===1'b1 (IOPATH B Z (::42) (::40)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH B Z (::43) (::47)))
          (IOPATH B Z (::43) (::47))
          (IOPATH A1 Z (::71) (::66))
          (COND A1===1'b0&&A2===1'b1 (IOPATH C Z (::45) (::48)))
          (COND A1===1'b1&&A2===1'b0 (IOPATH C Z (::46) (::56)))
          (IOPATH C Z (::46) (::56))
          (COND A1===1'b1&&A2===1'b1 (IOPATH B Z (::42) (::36)))
          (IOPATH A2 Z (::72) (::64))
        )
     )
  )
  (CELL
     (CELLTYPE "XOR2M2RA")
     (INSTANCE wptr_full.g166)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::89) (::96))
          (IOPATH B Z (::104) (::112))
        )
     )
  )
  (CELL
     (CELLTYPE "XOR2M2RA")
     (INSTANCE wptr_full.g167)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::89) (::96))
          (IOPATH B Z (::104) (::112))
        )
     )
  )
  (CELL
     (CELLTYPE "XNR2M2RA")
     (INSTANCE wptr_full.g168)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::104) (::98))
          (IOPATH B Z (::107) (::115))
        )
     )
  )
  (CELL
     (CELLTYPE "XNR2M2RA")
     (INSTANCE wptr_full.g169)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::123) (::115))
          (IOPATH B Z (::107) (::115))
        )
     )
  )
  (CELL
     (CELLTYPE "CKND2M2R")
     (INSTANCE wptr_full.g175)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.0))
          (PORT B (::0.0))
          (IOPATH A Z (::37) (::42))
          (IOPATH B Z (::31) (::41))
        )
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE wptr_full.wptr_reg\[3\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::42))
          (IOPATH CK Q (::148) (::158))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::20) (::25))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::39) (::-16))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE wptr_full.wptr_reg\[2\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::42))
          (IOPATH CK Q (::148) (::158))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::19) (::26))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::36) (::-15))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE wptr_full.wptr_reg\[1\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::42))
          (IOPATH CK Q (::148) (::158))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::19) (::26))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::36) (::-15))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE wptr_full.wptr_reg\[0\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::42))
          (IOPATH CK Q (::148) (::158))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::19) (::26))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::36) (::-15))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE wptr_full.wfull_reg)
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::56))
          (IOPATH CK Q (::168) (::173))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::19) (::26))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::58) (::-31))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE wptr_full.wbin_reg\[2\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::69))
          (IOPATH CK Q (::188) (::185))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::34) (::17))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::59) (::-31))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE wptr_full.wptr_reg\[4\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::51))
          (IOPATH CK Q (::161) (::167))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::35) (::16))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::61) (::-33))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE wptr_full.wbin_reg\[3\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::69))
          (IOPATH CK Q (::188) (::185))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::34) (::17))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::59) (::-31))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE wptr_full.wbin_reg\[0\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::69))
          (IOPATH CK Q (::188) (::185))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::27) (::21))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::47) (::-23))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
  (CELL
     (CELLTYPE "DFQRM2RA")
     (INSTANCE wptr_full.wbin_reg\[1\])
     (DELAY
        (ABSOLUTE
          (PORT RB (::0.0))
          (PORT CK (::0.0))
          (PORT D (::0.0))
          (IOPATH RB Q () (::69))
          (IOPATH CK Q (::188) (::185))
        )
     )
     (TIMINGCHECK
        (RECREM (posedge RB) (posedge CK) (::-118) (::179))
        (SETUPHOLD (negedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::34) (::17))
        (SETUPHOLD (posedge D) (COND ENABLE_RB===1'b1 (posedge CK)) (::59) (::-31))
        (WIDTH (negedge RB) (::68.5201))
        (WIDTH (posedge CK) (::82.19999999999999))
        (WIDTH (negedge CK) (::88.7))
     )
  )
)
legacy_genus:/> write_sdf -timescale ns -nonegchecks -recrem split -edges check_edge -setuphold split > delays.sdf
legacy_genus:/> gui_hide
legacy_genus:/> exit
Normal exit.