<?xml version="1.0" encoding="UTF-8"?>
<efxpt:design_db name="DEMO" device_def="T20F256" location="F:\efinity_prj\rasp_pi\SPI\SPI_F256_2019_3" version="2019.3.272" db_version="20193999" last_change_date="Wed Feb  5 15:51:39 2020" xmlns:efxpt="http://www.efinixinc.com/peri_design_db" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.efinixinc.com/peri_design_db peri_design_db.xsd ">
    <efxpt:device_info>
        <efxpt:iobank_info>
            <efxpt:iobank name="1A" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="1B_1C" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="1D_1E" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="3A_3B_3C" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="3D_3E" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="4A" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="4B" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="BR_CORNER" iostd="1.2 V"/>
            <efxpt:iobank name="TL_CORNER" iostd="1.2 V"/>
            <efxpt:iobank name="TR_CORNER" iostd="1.2 V"/>
        </efxpt:iobank_info>
        <efxpt:ctrl_info>
            <efxpt:ctrl name="cfg" ctrl_def="CONFIG_CTRL0" clock_name="" is_clk_invert="false" cbsel_bus_name="cfg_CBSEL" config_ctrl_name="cfg_CONFIG" ena_capture_name="cfg_ENA" error_status_name="cfg_ERROR" um_signal_status_name="cfg_USR_STATUS" is_remote_update_enable="false" is_user_mode_enable="false"/>
        </efxpt:ctrl_info>
    </efxpt:device_info>
    <efxpt:gpio_info device_def="T20F256">
        <efxpt:gpio name="mosi_i" gpio_def="GPIOL_46" mode="input" bus_name="" is_lvds_gpio="false">
            <efxpt:input_config name="mosi_i" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="pll_in" gpio_def="GPIOR_157" mode="input" bus_name="" is_lvds_gpio="false">
            <efxpt:input_config name="pll_in" name_ddio_lo="" conn_type="alternate" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="spi_clk_i" gpio_def="GPIOL_44" mode="input" bus_name="" is_lvds_gpio="false">
            <efxpt:input_config name="spi_clk_i" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="spi_ss_i" gpio_def="GPIOL_48" mode="input" bus_name="" is_lvds_gpio="false">
            <efxpt:input_config name="spi_ss_i" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:global_unused_config state="input with weak pullup"/>
    </efxpt:gpio_info>
    <efxpt:pll_info>
        <efxpt:pll name="pll_inst1" pll_def="PLL_BR0" ref_clock_name="" ref_clock_freq="50.00" multiplier="30" pre_divider="1" post_divider="1" reset_name="" locked_name="rstn" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:output_clock name="clk" number="0" out_divider="150" adv_out_phase_shift="0"/>
            <efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="3" clksel_name="" feedback_clock_name="clk" feedback_mode="internal"/>
        </efxpt:pll>
    </efxpt:pll_info>
    <efxpt:lvds_info/>
    <efxpt:jtag_info/>
</efxpt:design_db>
