# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--binary --timing -Wall -Wno-fatal --top-module tb_stream_accumulator -Mdir /home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim_1 -o Vtb_stream_accumulator stream_accumulator.sv tb_stream_accumulator.sv"
T      3572  1052530  1769074589    86522045  1769074589    86522045 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim_1/Vtb_stream_accumulator.cpp"
T      3596  1052529  1769074589    86522045  1769074589    86522045 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim_1/Vtb_stream_accumulator.h"
T      1953  1052538  1769074589    87542227  1769074589    87542227 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim_1/Vtb_stream_accumulator.mk"
T      1084  1052528  1769074589    86522045  1769074589    86522045 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim_1/Vtb_stream_accumulator__Syms.h"
T       960  1052527  1769074589    86522045  1769074589    86522045 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim_1/Vtb_stream_accumulator__Syms__Slow.cpp"
T      1602  1052532  1769074589    86522045  1769074589    86522045 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim_1/Vtb_stream_accumulator___024root.h"
T     27181  1052535  1769074589    87542227  1769074589    87542227 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim_1/Vtb_stream_accumulator___024root__0.cpp"
T      3909  1052534  1769074589    86522045  1769074589    86522045 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim_1/Vtb_stream_accumulator___024root__0__Slow.cpp"
T       872  1052533  1769074589    86522045  1769074589    86522045 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim_1/Vtb_stream_accumulator___024root__Slow.cpp"
T      1158  1052536  1769074589    87542227  1769074589    87542227 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim_1/Vtb_stream_accumulator__main.cpp"
T       835  1052531  1769074589    86522045  1769074589    86522045 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim_1/Vtb_stream_accumulator__pch.h"
T      1986  1052539  1769074589    87542227  1769074589    87542227 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim_1/Vtb_stream_accumulator__ver.d"
T         0        0  1769074589    87542227  1769074589    87542227 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim_1/Vtb_stream_accumulator__verFiles.dat"
T      1777  1052537  1769074589    87542227  1769074589    87542227 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim_1/Vtb_stream_accumulator_classes.mk"
S  17838544  1051812  1769068807    64761515  1769068807    64761515 "unhashed" "/usr/local/bin/verilator_bin"
S      7894  1052374  1769068807   208802536  1769068807   208802536 "45BiI7Y49Je16uoVRyhTfYUdqu0tB7l2uWQBCqnR" "/usr/local/share/verilator/include/verilated_std.sv"
S      3211  1052356  1769068807   207719521  1769068807   207719521 "ngPDHjkbt6n5YQTUl4elWsZ0HymH7QkGJkJzw8QO" "/usr/local/share/verilator/include/verilated_std_waiver.vlt"
S      1069  1052490  1769073981   162437694  1769073981   162437694 "5p1dXluBjfnnCF7SqxAEKZvAHkWvjarB9QGLsMBZ" "stream_accumulator.sv"
S      3322  1052520  1769074568   391234282  1769074568   391234282 "3bWVurjF8j1WPgAJUfccH5bXCHwiV5hAsoSiPc7B" "tb_stream_accumulator.sv"
