// Seed: 484318943
`define pp_4 0
module module_0 (
    output logic id_0,
    input id_1
    , id_4,
    input id_2,
    output logic id_3
);
  assign id_3 = id_4;
  always @(1 or posedge id_1);
endmodule
