===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 13.3477 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.1035 ( 26.1%)    4.1035 ( 30.7%)  FIR Parser
    6.4437 ( 41.1%)    4.9801 ( 37.3%)  'firrtl.circuit' Pipeline
    0.6531 (  4.2%)    0.6531 (  4.9%)    InferWidths
    0.7120 (  4.5%)    0.7120 (  5.3%)    LowerFIRRTLTypes
    2.6389 ( 16.8%)    1.3198 (  9.9%)    'firrtl.module' Pipeline
    0.7928 (  5.1%)    0.4047 (  3.0%)      ExpandWhens
    0.9210 (  5.9%)    0.4780 (  3.6%)      CSE
    0.0008 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.9194 (  5.9%)    0.4675 (  3.5%)      SimpleCanonicalizer
    1.2207 (  7.8%)    1.2207 (  9.1%)    IMConstProp
    0.3055 (  1.9%)    0.3055 (  2.3%)    BlackBoxReader
    0.2892 (  1.8%)    0.1447 (  1.1%)    'firrtl.module' Pipeline
    0.2870 (  1.8%)    0.1436 (  1.1%)      CheckWidths
    0.8240 (  5.3%)    0.8240 (  6.2%)  LowerFIRRTLToHW
    0.2278 (  1.5%)    0.2278 (  1.7%)  HWMemSimImpl
    1.5470 (  9.9%)    0.7746 (  5.8%)  'hw.module' Pipeline
    0.2033 (  1.3%)    0.1023 (  0.8%)    HWCleanup
    0.5390 (  3.4%)    0.2804 (  2.1%)    CSE
    0.0010 (  0.0%)    0.0005 (  0.0%)      (A) DominanceInfo
    0.7972 (  5.1%)    0.4113 (  3.1%)    SimpleCanonicalizer
    0.3460 (  2.2%)    0.3460 (  2.6%)  HWLegalizeNames
    0.2227 (  1.4%)    0.1116 (  0.8%)  'hw.module' Pipeline
    0.2198 (  1.4%)    0.1102 (  0.8%)    PrettifyVerilog
    1.1974 (  7.6%)    1.1974 (  9.0%)  Output
    0.0058 (  0.0%)    0.0058 (  0.0%)  Rest
   15.6952 (100.0%)   13.3477 (100.0%)  Total

{
  totalTime: 13.378,
  maxMemory: 766918656
}
