{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678128628314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678128628314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 06 19:50:28 2023 " "Processing started: Mon Mar 06 19:50:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678128628314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678128628314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControlViaPuertoSerie -c ControlViaPuertoSerie " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControlViaPuertoSerie -c ControlViaPuertoSerie" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678128628314 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1678128628600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-behavioural " "Found design unit 1: uart_rx-behavioural" {  } { { "RX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/RX.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678128628997 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "RX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/RX.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678128628997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678128628997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_1dot8432mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_1dot8432mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_1dot8432MHz-rtl " "Found design unit 1: PLL_1dot8432MHz-rtl" {  } { { "PLL_1dot8432MHz.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_1dot8432MHz.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678128628999 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_1dot8432MHz " "Found entity 1: PLL_1dot8432MHz" {  } { { "PLL_1dot8432MHz.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_1dot8432MHz.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678128628999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678128628999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_1dot8432mhz/pll_1dot8432mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_1dot8432mhz/pll_1dot8432mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_1dot8432MHz_0002 " "Found entity 1: PLL_1dot8432MHz_0002" {  } { { "PLL_1dot8432MHz/PLL_1dot8432MHz_0002.v" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_1dot8432MHz/PLL_1dot8432MHz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678128629001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678128629001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloquespruebacontrol.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloquespruebacontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BloquesPruebaControl " "Found entity 1: BloquesPruebaControl" {  } { { "BloquesPruebaControl.bdf" "" { Schematic "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/BloquesPruebaControl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678128629003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678128629003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-behavioural " "Found design unit 1: uart_tx-behavioural" {  } { { "TX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/TX.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678128629005 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "TX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/TX.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678128629005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678128629005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678128629007 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678128629007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678128629007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_sacavalorleds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_sacavalorleds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_sacaValorLeds-rtl " "Found design unit 1: PLL_sacaValorLeds-rtl" {  } { { "PLL_sacaValorLeds.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_sacaValorLeds.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678128629009 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_sacaValorLeds " "Found entity 1: PLL_sacaValorLeds" {  } { { "PLL_sacaValorLeds.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_sacaValorLeds.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678128629009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678128629009 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BloquesPruebaControl " "Elaborating entity \"BloquesPruebaControl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1678128629047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:inst7 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:inst7\"" {  } { { "BloquesPruebaControl.bdf" "inst7" { Schematic "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/BloquesPruebaControl.bdf" { { 376 976 1160 488 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629060 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in TX.vhd(89) " "VHDL Process Statement warning at TX.vhd(89): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/TX.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678128629062 "|BloquesPruebaControl|uart_tx:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state TX.vhd(65) " "VHDL Process Statement warning at TX.vhd(65): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "TX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/TX.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678128629062 "|BloquesPruebaControl|uart_tx:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.stop_bit TX.vhd(65) " "Inferred latch for \"next_state.stop_bit\" at TX.vhd(65)" {  } { { "TX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/TX.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678128629063 "|BloquesPruebaControl|uart_tx:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.send_data TX.vhd(65) " "Inferred latch for \"next_state.send_data\" at TX.vhd(65)" {  } { { "TX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/TX.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678128629063 "|BloquesPruebaControl|uart_tx:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.start_bit TX.vhd(65) " "Inferred latch for \"next_state.start_bit\" at TX.vhd(65)" {  } { { "TX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/TX.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678128629063 "|BloquesPruebaControl|uart_tx:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.idle TX.vhd(65) " "Inferred latch for \"next_state.idle\" at TX.vhd(65)" {  } { { "TX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/TX.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678128629063 "|BloquesPruebaControl|uart_tx:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.reset_state TX.vhd(65) " "Inferred latch for \"next_state.reset_state\" at TX.vhd(65)" {  } { { "TX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/TX.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678128629063 "|BloquesPruebaControl|uart_tx:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst1 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst1\"" {  } { { "BloquesPruebaControl.bdf" "inst1" { Schematic "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/BloquesPruebaControl.bdf" { { 208 248 512 360 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst1\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst1\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL.vhd" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678128629113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst1\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15625 " "Parameter \"clk0_divide_by\" = \"15625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 576 " "Parameter \"clk0_multiply_by\" = \"576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629114 ""}  } { { "PLL.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL.vhd" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1678128629114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678128629174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678128629174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:inst\"" {  } { { "BloquesPruebaControl.bdf" "inst" { Schematic "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/BloquesPruebaControl.bdf" { { 240 736 912 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_sacaValorLeds PLL_sacaValorLeds:inst6 " "Elaborating entity \"PLL_sacaValorLeds\" for hierarchy \"PLL_sacaValorLeds:inst6\"" {  } { { "BloquesPruebaControl.bdf" "inst6" { Schematic "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/BloquesPruebaControl.bdf" { { 240 1048 1240 352 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128629182 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataIn PLL_sacaValorLeds.vhd(47) " "VHDL Process Statement warning at PLL_sacaValorLeds.vhd(47): signal \"dataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PLL_sacaValorLeds.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_sacaValorLeds.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678128629183 "|PLL_sacaValorLeds"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dataOut PLL_sacaValorLeds.vhd(30) " "VHDL Process Statement warning at PLL_sacaValorLeds.vhd(30): inferring latch(es) for signal or variable \"dataOut\", which holds its previous value in one or more paths through the process" {  } { { "PLL_sacaValorLeds.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_sacaValorLeds.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678128629183 "|PLL_sacaValorLeds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[0\] PLL_sacaValorLeds.vhd(30) " "Inferred latch for \"dataOut\[0\]\" at PLL_sacaValorLeds.vhd(30)" {  } { { "PLL_sacaValorLeds.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_sacaValorLeds.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678128629183 "|PLL_sacaValorLeds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[1\] PLL_sacaValorLeds.vhd(30) " "Inferred latch for \"dataOut\[1\]\" at PLL_sacaValorLeds.vhd(30)" {  } { { "PLL_sacaValorLeds.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_sacaValorLeds.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678128629183 "|PLL_sacaValorLeds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[2\] PLL_sacaValorLeds.vhd(30) " "Inferred latch for \"dataOut\[2\]\" at PLL_sacaValorLeds.vhd(30)" {  } { { "PLL_sacaValorLeds.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_sacaValorLeds.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678128629183 "|PLL_sacaValorLeds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[3\] PLL_sacaValorLeds.vhd(30) " "Inferred latch for \"dataOut\[3\]\" at PLL_sacaValorLeds.vhd(30)" {  } { { "PLL_sacaValorLeds.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_sacaValorLeds.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678128629183 "|PLL_sacaValorLeds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[4\] PLL_sacaValorLeds.vhd(30) " "Inferred latch for \"dataOut\[4\]\" at PLL_sacaValorLeds.vhd(30)" {  } { { "PLL_sacaValorLeds.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_sacaValorLeds.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678128629183 "|PLL_sacaValorLeds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[5\] PLL_sacaValorLeds.vhd(30) " "Inferred latch for \"dataOut\[5\]\" at PLL_sacaValorLeds.vhd(30)" {  } { { "PLL_sacaValorLeds.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_sacaValorLeds.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678128629183 "|PLL_sacaValorLeds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[6\] PLL_sacaValorLeds.vhd(30) " "Inferred latch for \"dataOut\[6\]\" at PLL_sacaValorLeds.vhd(30)" {  } { { "PLL_sacaValorLeds.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_sacaValorLeds.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678128629183 "|PLL_sacaValorLeds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[7\] PLL_sacaValorLeds.vhd(30) " "Inferred latch for \"dataOut\[7\]\" at PLL_sacaValorLeds.vhd(30)" {  } { { "PLL_sacaValorLeds.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_sacaValorLeds.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678128629183 "|PLL_sacaValorLeds"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/RX.vhd" 39 -1 0 } } { "RX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/RX.vhd" 47 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1678128629780 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1678128629780 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1678128629893 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_1dot8432MHz " "Ignored assignments for entity \"PLL_1dot8432MHz\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_1dot8432MHz -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_1dot8432MHz -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678128630099 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_1dot8432MHz -sip PLL_1dot8432MHz.sip -library lib_PLL_1dot8432MHz " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_1dot8432MHz -sip PLL_1dot8432MHz.sip -library lib_PLL_1dot8432MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678128630099 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity PLL_1dot8432MHz -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity PLL_1dot8432MHz -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678128630099 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity PLL_1dot8432MHz -sip PLL_1dot8432MHz.sip -library lib_PLL_1dot8432MHz " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity PLL_1dot8432MHz -sip PLL_1dot8432MHz.sip -library lib_PLL_1dot8432MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678128630099 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_1dot8432MHz -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_1dot8432MHz -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678128630099 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_1dot8432MHz -sip PLL_1dot8432MHz.sip -library lib_PLL_1dot8432MHz " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_1dot8432MHz -sip PLL_1dot8432MHz.sip -library lib_PLL_1dot8432MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678128630099 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1678128630099 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_1dot8432MHz_0002 " "Ignored assignments for entity \"PLL_1dot8432MHz_0002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_1dot8432MHz_0002 -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_1dot8432MHz_0002 -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678128630100 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity PLL_1dot8432MHz_0002 -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity PLL_1dot8432MHz_0002 -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678128630100 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_1dot8432MHz_0002 -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_1dot8432MHz_0002 -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678128630100 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1678128630100 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1678128630223 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678128630223 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1678128630262 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1678128630262 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1678128630262 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1678128630262 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1678128630262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678128630283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 06 19:50:30 2023 " "Processing ended: Mon Mar 06 19:50:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678128630283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678128630283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678128630283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678128630283 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678128631265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678128631266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 06 19:50:30 2023 " "Processing started: Mon Mar 06 19:50:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678128631266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1678128631266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ControlViaPuertoSerie -c ControlViaPuertoSerie " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ControlViaPuertoSerie -c ControlViaPuertoSerie" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1678128631266 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1678128631340 ""}
{ "Info" "0" "" "Project  = ControlViaPuertoSerie" {  } {  } 0 0 "Project  = ControlViaPuertoSerie" 0 0 "Fitter" 0 0 1678128631340 ""}
{ "Info" "0" "" "Revision = ControlViaPuertoSerie" {  } {  } 0 0 "Revision = ControlViaPuertoSerie" 0 0 "Fitter" 0 0 1678128631340 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1678128631384 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ControlViaPuertoSerie EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"ControlViaPuertoSerie\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1678128631390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678128631431 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678128631431 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 71 1926 0 0 " "Implementing clock multiplication of 71, clock division of 1926, and phase shift of 0 degrees (0 ps) for PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1678128631479 ""}  } { { "db/pll_altpll.v" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1678128631479 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1678128631498 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1678128631506 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1678128631693 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1678128631693 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1678128631693 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1678128631693 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1678128631695 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1678128631695 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1678128631695 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1678128631695 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1678128631695 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1678128631695 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1678128631696 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1678128632476 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ControlViaPuertoSerie.sdc " "Synopsys Design Constraints File file not found: 'ControlViaPuertoSerie.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1678128632477 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1678128632478 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1678128632479 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1678128632480 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1678128632481 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1678128632482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1678128632489 ""}  } { { "db/pll_altpll.v" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/db/pll_altpll.v" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst1|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678128632489 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_sacaValorLeds:inst6\|Equal0~6  " "Automatically promoted node PLL_sacaValorLeds:inst6\|Equal0~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1678128632489 ""}  } { { "PLL_sacaValorLeds.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_sacaValorLeds.vhd" 46 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_sacaValorLeds:inst6|Equal0~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678128632489 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_tx:inst7\|current_state.idle  " "Automatically promoted node uart_tx:inst7\|current_state.idle " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1678128632489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:inst7\|clkgen_115k2~1 " "Destination node uart_tx:inst7\|clkgen_115k2~1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_tx:inst7|clkgen_115k2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1678128632489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:inst7\|ticker~0 " "Destination node uart_tx:inst7\|ticker~0" {  } { { "TX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/TX.vhd" 39 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_tx:inst7|ticker~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1678128632489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:inst7\|current_state.idle~0 " "Destination node uart_tx:inst7\|current_state.idle~0" {  } { { "TX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/TX.vhd" 37 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_tx:inst7|current_state.idle~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1678128632489 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1678128632489 ""}  } { { "TX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/TX.vhd" 37 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_tx:inst7|current_state.idle } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678128632489 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1678128632617 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1678128632618 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1678128632618 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678128632619 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678128632619 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1678128632620 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1678128632620 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1678128632621 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1678128632621 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1678128632622 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1678128632622 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678128632633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1678128633509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678128633564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1678128633570 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1678128633809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678128633809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1678128633975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y20 X9_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } { { "loc" "" { Generic "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} 0 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1678128634549 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1678128634549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678128635281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1678128635283 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1678128635283 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1678128635290 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678128635323 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678128635563 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678128635592 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678128635671 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678128635957 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1678128636504 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/output_files/ControlViaPuertoSerie.fit.smsg " "Generated suppressed messages file C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/output_files/ControlViaPuertoSerie.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1678128636561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678128636759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 06 19:50:36 2023 " "Processing ended: Mon Mar 06 19:50:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678128636759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678128636759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678128636759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1678128636759 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1678128637595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678128637595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 06 19:50:37 2023 " "Processing started: Mon Mar 06 19:50:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678128637595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1678128637595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ControlViaPuertoSerie -c ControlViaPuertoSerie " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ControlViaPuertoSerie -c ControlViaPuertoSerie" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1678128637595 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1678128638473 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1678128638494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4540 " "Peak virtual memory: 4540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678128638752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 06 19:50:38 2023 " "Processing ended: Mon Mar 06 19:50:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678128638752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678128638752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678128638752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1678128638752 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1678128639318 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1678128639761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678128639761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 06 19:50:39 2023 " "Processing started: Mon Mar 06 19:50:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678128639761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678128639761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ControlViaPuertoSerie -c ControlViaPuertoSerie " "Command: quartus_sta ControlViaPuertoSerie -c ControlViaPuertoSerie" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678128639761 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1678128639851 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_1dot8432MHz " "Ignored assignments for entity \"PLL_1dot8432MHz\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_1dot8432MHz -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_1dot8432MHz -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678128639892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_1dot8432MHz -sip PLL_1dot8432MHz.sip -library lib_PLL_1dot8432MHz " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_1dot8432MHz -sip PLL_1dot8432MHz.sip -library lib_PLL_1dot8432MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678128639892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity PLL_1dot8432MHz -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity PLL_1dot8432MHz -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678128639892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity PLL_1dot8432MHz -sip PLL_1dot8432MHz.sip -library lib_PLL_1dot8432MHz " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity PLL_1dot8432MHz -sip PLL_1dot8432MHz.sip -library lib_PLL_1dot8432MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678128639892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_1dot8432MHz -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_1dot8432MHz -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678128639892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_1dot8432MHz -sip PLL_1dot8432MHz.sip -library lib_PLL_1dot8432MHz " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_1dot8432MHz -sip PLL_1dot8432MHz.sip -library lib_PLL_1dot8432MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678128639892 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1678128639892 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_1dot8432MHz_0002 " "Ignored assignments for entity \"PLL_1dot8432MHz_0002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_1dot8432MHz_0002 -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_1dot8432MHz_0002 -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678128639893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity PLL_1dot8432MHz_0002 -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity PLL_1dot8432MHz_0002 -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678128639893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_1dot8432MHz_0002 -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_1dot8432MHz_0002 -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678128639893 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1678128639893 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1678128639992 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1678128640039 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1678128640039 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1678128640144 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ControlViaPuertoSerie.sdc " "Synopsys Design Constraints File file not found: 'ControlViaPuertoSerie.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1678128640185 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1678128640185 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name reloj reloj " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name reloj reloj" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640186 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1926 -multiply_by 71 -duty_cycle 50.00 -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1926 -multiply_by 71 -duty_cycle 50.00 -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640186 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640186 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1678128640186 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart_tx:inst7\|current_state.idle uart_tx:inst7\|current_state.idle " "create_clock -period 1.000 -name uart_tx:inst7\|current_state.idle uart_tx:inst7\|current_state.idle" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640187 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PLL_sacaValorLeds:inst6\|cnt\[0\] PLL_sacaValorLeds:inst6\|cnt\[0\] " "create_clock -period 1.000 -name PLL_sacaValorLeds:inst6\|cnt\[0\] PLL_sacaValorLeds:inst6\|cnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640187 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640187 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1678128640289 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640289 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1678128640291 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1678128640298 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1678128640310 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1678128640310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.514 " "Worst-case setup slack is -2.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.514       -37.819 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.514       -37.819 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.187        -0.334 uart_tx:inst7\|current_state.idle  " "   -0.187        -0.334 uart_tx:inst7\|current_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.622         0.000 PLL_sacaValorLeds:inst6\|cnt\[0\]  " "    0.622         0.000 PLL_sacaValorLeds:inst6\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678128640312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.767 " "Worst-case hold slack is -3.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.767       -20.562 PLL_sacaValorLeds:inst6\|cnt\[0\]  " "   -3.767       -20.562 PLL_sacaValorLeds:inst6\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343        -0.673 uart_tx:inst7\|current_state.idle  " "   -0.343        -0.673 uart_tx:inst7\|current_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.182        -0.182 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.182        -0.182 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678128640315 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1678128640321 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1678128640325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.411 " "Worst-case minimum pulse width slack is 0.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411         0.000 PLL_sacaValorLeds:inst6\|cnt\[0\]  " "    0.411         0.000 PLL_sacaValorLeds:inst6\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425         0.000 uart_tx:inst7\|current_state.idle  " "    0.425         0.000 uart_tx:inst7\|current_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.825         0.000 reloj  " "    9.825         0.000 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  271.022         0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  271.022         0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678128640328 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1678128640399 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1678128640417 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1678128640730 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640761 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1678128640766 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1678128640766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.046 " "Worst-case setup slack is -2.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.046       -27.197 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.046       -27.197 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.223        -0.380 uart_tx:inst7\|current_state.idle  " "   -0.223        -0.380 uart_tx:inst7\|current_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475         0.000 PLL_sacaValorLeds:inst6\|cnt\[0\]  " "    0.475         0.000 PLL_sacaValorLeds:inst6\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678128640770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.243 " "Worst-case hold slack is -3.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.243       -17.155 PLL_sacaValorLeds:inst6\|cnt\[0\]  " "   -3.243       -17.155 PLL_sacaValorLeds:inst6\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.287        -0.380 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.287        -0.380 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.156        -0.300 uart_tx:inst7\|current_state.idle  " "   -0.156        -0.300 uart_tx:inst7\|current_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678128640775 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1678128640778 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1678128640782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.424 " "Worst-case minimum pulse width slack is 0.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424         0.000 PLL_sacaValorLeds:inst6\|cnt\[0\]  " "    0.424         0.000 PLL_sacaValorLeds:inst6\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 uart_tx:inst7\|current_state.idle  " "    0.453         0.000 uart_tx:inst7\|current_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.785         0.000 reloj  " "    9.785         0.000 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  271.015         0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  271.015         0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678128640785 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1678128640870 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640939 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1678128640940 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1678128640940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.057 " "Worst-case setup slack is -1.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.057       -11.334 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.057       -11.334 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303         0.000 uart_tx:inst7\|current_state.idle  " "    0.303         0.000 uart_tx:inst7\|current_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.698         0.000 PLL_sacaValorLeds:inst6\|cnt\[0\]  " "    0.698         0.000 PLL_sacaValorLeds:inst6\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678128640946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.312 " "Worst-case hold slack is -2.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.312       -13.084 PLL_sacaValorLeds:inst6\|cnt\[0\]  " "   -2.312       -13.084 PLL_sacaValorLeds:inst6\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.344        -0.642 uart_tx:inst7\|current_state.idle  " "   -0.344        -0.642 uart_tx:inst7\|current_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.134        -0.147 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.134        -0.147 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678128640951 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1678128640957 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1678128640962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.376 " "Worst-case minimum pulse width slack is 0.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376         0.000 PLL_sacaValorLeds:inst6\|cnt\[0\]  " "    0.376         0.000 PLL_sacaValorLeds:inst6\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430         0.000 uart_tx:inst7\|current_state.idle  " "    0.430         0.000 uart_tx:inst7\|current_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.585         0.000 reloj  " "    9.585         0.000 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  271.051         0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  271.051         0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678128640967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678128640967 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1678128641160 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1678128641160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678128641232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 06 19:50:41 2023 " "Processing ended: Mon Mar 06 19:50:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678128641232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678128641232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678128641232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678128641232 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678128642121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678128642121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 06 19:50:42 2023 " "Processing started: Mon Mar 06 19:50:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678128642121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678128642121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ControlViaPuertoSerie -c ControlViaPuertoSerie " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ControlViaPuertoSerie -c ControlViaPuertoSerie" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678128642121 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ControlViaPuertoSerie_6_1200mv_85c_slow.vho C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/simulation/modelsim/ simulation " "Generated file ControlViaPuertoSerie_6_1200mv_85c_slow.vho in folder \"C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678128642434 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ControlViaPuertoSerie_6_1200mv_0c_slow.vho C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/simulation/modelsim/ simulation " "Generated file ControlViaPuertoSerie_6_1200mv_0c_slow.vho in folder \"C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678128642462 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ControlViaPuertoSerie_min_1200mv_0c_fast.vho C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/simulation/modelsim/ simulation " "Generated file ControlViaPuertoSerie_min_1200mv_0c_fast.vho in folder \"C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678128642489 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ControlViaPuertoSerie.vho C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/simulation/modelsim/ simulation " "Generated file ControlViaPuertoSerie.vho in folder \"C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678128642516 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ControlViaPuertoSerie_6_1200mv_85c_vhd_slow.sdo C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/simulation/modelsim/ simulation " "Generated file ControlViaPuertoSerie_6_1200mv_85c_vhd_slow.sdo in folder \"C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678128642538 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ControlViaPuertoSerie_6_1200mv_0c_vhd_slow.sdo C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/simulation/modelsim/ simulation " "Generated file ControlViaPuertoSerie_6_1200mv_0c_vhd_slow.sdo in folder \"C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678128642567 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ControlViaPuertoSerie_min_1200mv_0c_vhd_fast.sdo C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/simulation/modelsim/ simulation " "Generated file ControlViaPuertoSerie_min_1200mv_0c_vhd_fast.sdo in folder \"C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678128642596 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ControlViaPuertoSerie_vhd.sdo C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/simulation/modelsim/ simulation " "Generated file ControlViaPuertoSerie_vhd.sdo in folder \"C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678128642622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4512 " "Peak virtual memory: 4512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678128642663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 06 19:50:42 2023 " "Processing ended: Mon Mar 06 19:50:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678128642663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678128642663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678128642663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678128642663 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus II Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678128643233 ""}
