<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:43:01.120+0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OFMDim_current_3' is power-on initialization." projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:42:57.490+0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'B_ROW_3' is power-on initialization." projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:42:57.470+0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'B_COL_3' is power-on initialization." projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:42:57.240+0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OFMDim_current_2' is power-on initialization." projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:42:52.317+0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'B_ROW_2' is power-on initialization." projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:42:52.250+0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'B_COL_2' is power-on initialization." projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:42:52.202+0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IFMDim_curr' is power-on initialization." projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:42:47.795+0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IFMCH_curr' is power-on initialization." projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:42:47.620+0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization." projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:42:40.307+0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization." projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:42:40.050+0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization." projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:42:40.000+0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IFMDim_curr_1' is power-on initialization." projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:42:27.030+0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IFMCH_curr_1' is power-on initialization." projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:42:26.900+0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OFMDim_current_1' is power-on initialization." projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:42:19.240+0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'B_ROW_1' is power-on initialization." projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:42:19.150+0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'B_COL_1' is power-on initialization." projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:42:19.110+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'AXI_DMA_MASTER' consists of the following:&#xD;&#xA;&#x9;'mul' operation 32 bit ('OFM_size_0', ./../hw_library/axi_dma_master.h:51) [50]  (12.592 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:42:06.065+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:42:06.000+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_master.h:67) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1015 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1015.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:42:05.965+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'FC_1u_500u_10u_s' consists of the following:&#xD;&#xA;&#x9;'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) [63]  (12.592 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:42:02.940+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:42:02.890+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1015 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1015.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:42:02.840+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' consists of the following:&#xD;&#xA;&#x9;'store' operation 0 bit ('j_write_ln77', ./../hw_library/fully_connected.h:77) of constant 0 on local variable 'j', ./../hw_library/fully_connected.h:77 [14]  (1.588 ns)&#xD;&#xA;&#x9;'load' operation 9 bit ('j_load', ./../hw_library/fully_connected.h:77) on local variable 'j', ./../hw_library/fully_connected.h:77 [22]  (0.000 ns)&#xD;&#xA;&#x9;'icmp' operation 1 bit ('icmp_ln77', ./../hw_library/fully_connected.h:77) [27]  (1.823 ns)&#xD;&#xA;&#x9;'select' operation 4 bit ('select_ln76_2', ./../hw_library/fully_connected.h:76) [29]  (1.024 ns)&#xD;&#xA;&#x9;'icmp' operation 1 bit ('ult', ./../hw_library/fully_connected.h:76) [31]  (2.552 ns)&#xD;&#xA;&#x9;'xor' operation 1 bit ('rev', ./../hw_library/fully_connected.h:76) [32]  (0.000 ns)&#xD;&#xA;&#x9;'or' operation 1 bit ('or_ln79', ./../hw_library/fully_connected.h:79) [37]  (0.978 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:42:00.922+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (7.965 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:42:00.860+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'FC_1u_800u_500u_s' consists of the following:&#xD;&#xA;&#x9;'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) [69]  (12.592 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:58.380+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:58.260+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1015 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1015.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:58.220+0700" type="Warning"/>
        <logs message="WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used." projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:54.180+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_s' consists of the following:&#xD;&#xA;&#x9;'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) [145]  (12.592 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:53.910+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:53.861+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1015 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1015.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:53.840+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' consists of the following:&#xD;&#xA;&#x9;'load' operation 32 bit ('outch_load', ./../hw_library/pool.h:168) on local variable 'outch', ./../hw_library/pool.h:168 [30]  (0.000 ns)&#xD;&#xA;&#x9;'icmp' operation 1 bit ('icmp_ln168', ./../hw_library/pool.h:168) [34]  (2.552 ns)&#xD;&#xA;&#x9;'select' operation 32 bit ('select_ln167', ./../hw_library/pool.h:167) [35]  (0.698 ns)&#xD;&#xA;&#x9;'add' operation 32 bit ('add_ln168', ./../hw_library/pool.h:168) [66]  (2.552 ns)&#xD;&#xA;&#x9;'store' operation 0 bit ('outch_write_ln168', ./../hw_library/pool.h:168) of variable 'add_ln168', ./../hw_library/pool.h:168 on local variable 'outch', ./../hw_library/pool.h:168 [69]  (1.588 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:53.135+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:52.995+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' consists of the following:&#xD;&#xA;&#x9;'load' operation 32 bit ('acc_load', ./../hw_library/pool.h:148) on array 'acc' [34]  (2.322 ns)&#xD;&#xA;&#x9;'select' operation 32 bit ('reuse_select', ./../hw_library/pool.h:145) [36]  (0.698 ns)&#xD;&#xA;&#x9;'icmp' operation 1 bit ('icmp_ln148', ./../hw_library/pool.h:148) [37]  (2.552 ns)&#xD;&#xA;&#x9;'select' operation 32 bit ('select_ln148', ./../hw_library/pool.h:148) [38]  (0.698 ns)&#xD;&#xA;&#x9;'store' operation 0 bit ('acc_addr_write_ln148', ./../hw_library/pool.h:148) of variable 'select_ln148', ./../hw_library/pool.h:148 on array 'acc' [39]  (2.322 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:51.438+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (8.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:51.400+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_s' consists of the following:&#xD;&#xA;&#x9;'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) [109]  (12.592 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:49.050+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:49.005+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1015 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1015.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:48.975+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' consists of the following:&#xD;&#xA;&#x9;'store' operation 0 bit ('j_write_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) of constant 0 on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [36]  (1.588 ns)&#xD;&#xA;&#x9;'load' operation 9 bit ('j_load', ./../hw_library/fixed_point_stream_convolution.h:79) on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [44]  (0.000 ns)&#xD;&#xA;&#x9;'icmp' operation 1 bit ('icmp_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [49]  (1.823 ns)&#xD;&#xA;&#x9;'select' operation 9 bit ('select_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) [50]  (0.968 ns)&#xD;&#xA;&#x9;'urem' operation 4 bit ('urem_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [76]  (3.743 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:48.046+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (8.122 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:47.915+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' consists of the following:&#xD;&#xA;&#x9;'store' operation 0 bit ('phi_urem_write_ln0') of constant 0 on local variable 'phi_urem' [32]  (1.588 ns)&#xD;&#xA;&#x9;'load' operation 9 bit ('phi_urem_load', ./../hw_library/fixed_point_stream_convolution.h:105) on local variable 'phi_urem' [35]  (0.000 ns)&#xD;&#xA;&#x9;'add' operation 9 bit ('add_ln105_2', ./../hw_library/fixed_point_stream_convolution.h:105) [140]  (1.823 ns)&#xD;&#xA;&#x9;'icmp' operation 1 bit ('icmp_ln105_1', ./../hw_library/fixed_point_stream_convolution.h:105) [141]  (1.823 ns)&#xD;&#xA;&#x9;'select' operation 9 bit ('select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) [142]  (0.968 ns)&#xD;&#xA;&#x9;'store' operation 0 bit ('phi_urem_write_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) of variable 'select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105 on local variable 'phi_urem' [145]  (1.588 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:44.360+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (7.790 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:44.332+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_20u_12u_50u_8u_0u_s' consists of the following:&#xD;&#xA;&#x9;'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) [27]  (12.592 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:42.950+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:42.920+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1015 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1015.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:42.885+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' consists of the following:&#xD;&#xA;&#x9;'load' operation 32 bit ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:144) on local variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:118 [30]  (0.000 ns)&#xD;&#xA;&#x9;'add' operation 32 bit ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:144) [262]  (2.552 ns)&#xD;&#xA;&#x9;'icmp' operation 1 bit ('icmp_ln145', ./../hw_library/stream_convolution_slideWindow.h:145) [263]  (2.552 ns)&#xD;&#xA;&#x9;'store' operation 0 bit ('inp_j_write_ln118', ./../hw_library/stream_convolution_slideWindow.h:118) of variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:144 on local variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:118 [266]  (1.588 ns)&#xD;&#xA;&#x9;blocking operation 0.978 ns on control path)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:41.080+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:40.915+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:40.625+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:39.460+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:39.073+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:39.025+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:39.000+0700" type="Warning"/>
        <logs message="WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used." projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:37.159+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_s' consists of the following:&#xD;&#xA;&#x9;'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) [101]  (12.592 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:36.920+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:36.880+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1015 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1015.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:36.850+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' consists of the following:&#xD;&#xA;&#x9;'load' operation 32 bit ('outch_load', ./../hw_library/pool.h:168) on local variable 'outch', ./../hw_library/pool.h:168 [46]  (0.000 ns)&#xD;&#xA;&#x9;'icmp' operation 1 bit ('icmp_ln168', ./../hw_library/pool.h:168) [50]  (2.552 ns)&#xD;&#xA;&#x9;'select' operation 32 bit ('select_ln167', ./../hw_library/pool.h:167) [51]  (0.698 ns)&#xD;&#xA;&#x9;'add' operation 32 bit ('add_ln168', ./../hw_library/pool.h:168) [122]  (2.552 ns)&#xD;&#xA;&#x9;'store' operation 0 bit ('outch_write_ln168', ./../hw_library/pool.h:168) of variable 'add_ln168', ./../hw_library/pool.h:168 on local variable 'outch', ./../hw_library/pool.h:168 [125]  (1.588 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:36.714+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:36.166+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' consists of the following:&#xD;&#xA;&#x9;'load' operation 32 bit ('acc_load', ./../hw_library/pool.h:148) on array 'acc' [34]  (2.322 ns)&#xD;&#xA;&#x9;'select' operation 32 bit ('reuse_select', ./../hw_library/pool.h:145) [36]  (0.698 ns)&#xD;&#xA;&#x9;'icmp' operation 1 bit ('icmp_ln148', ./../hw_library/pool.h:148) [37]  (2.552 ns)&#xD;&#xA;&#x9;'select' operation 32 bit ('select_ln148', ./../hw_library/pool.h:148) [38]  (0.698 ns)&#xD;&#xA;&#x9;'store' operation 0 bit ('acc_addr_write_ln148', ./../hw_library/pool.h:148) of variable 'select_ln148', ./../hw_library/pool.h:148 on array 'acc' [39]  (2.322 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:34.881+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (8.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:34.769+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_25u_20u_s' consists of the following:&#xD;&#xA;&#x9;'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) [92]  (12.592 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:32.933+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:32.901+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1015 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1015.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:32.870+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' consists of the following:&#xD;&#xA;&#x9;'store' operation 0 bit ('j_write_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) of constant 0 on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [28]  (1.588 ns)&#xD;&#xA;&#x9;'load' operation 5 bit ('j_load', ./../hw_library/fixed_point_stream_convolution.h:79) on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [36]  (0.000 ns)&#xD;&#xA;&#x9;'icmp' operation 1 bit ('icmp_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [41]  (1.780 ns)&#xD;&#xA;&#x9;'select' operation 5 bit ('select_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) [42]  (1.215 ns)&#xD;&#xA;&#x9;'mul' operation 11 bit ('mul_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [51]  (3.740 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:31.940+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (8.323 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:31.890+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' consists of the following:&#xD;&#xA;&#x9;'store' operation 0 bit ('phi_urem_write_ln0') of constant 0 on local variable 'phi_urem' [24]  (1.588 ns)&#xD;&#xA;&#x9;'load' operation 5 bit ('phi_urem_load', ./../hw_library/fixed_point_stream_convolution.h:105) on local variable 'phi_urem' [27]  (0.000 ns)&#xD;&#xA;&#x9;'add' operation 5 bit ('add_ln105_4', ./../hw_library/fixed_point_stream_convolution.h:105) [104]  (1.780 ns)&#xD;&#xA;&#x9;'icmp' operation 1 bit ('icmp_ln105_2', ./../hw_library/fixed_point_stream_convolution.h:105) [105]  (1.780 ns)&#xD;&#xA;&#x9;'select' operation 5 bit ('select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) [106]  (1.215 ns)&#xD;&#xA;&#x9;'store' operation 0 bit ('phi_urem_write_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) of variable 'select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105 on local variable 'phi_urem' [109]  (1.588 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:28.312+0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (7.951 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:41:28.280+0700" type="Warning"/>
      </synLog>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xD;&#xA;report_timing_summary: Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1989.484 ; gain = 806.852&#xD;" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:59:40.019+0700" type="Warning"/>
        <logs message="WARNING: [Synth 8-7080] Parallel synthesis criteria is not met&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:43 . Memory (MB): peak = 1472.570 ; gain = 567.781&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:56 . Memory (MB): peak = 1472.570 ; gain = 567.781&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Timing Optimization&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:56 . Memory (MB): peak = 1472.570 ; gain = 567.781&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Technology Mapping&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:56 . Memory (MB): peak = 1472.570 ; gain = 567.781&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start IO Insertion&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:01:05 . Memory (MB): peak = 1472.570 ; gain = 567.781&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:01:05 . Memory (MB): peak = 1472.570 ; gain = 567.781&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:01:05 . Memory (MB): peak = 1472.570 ; gain = 567.781&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:01:05 . Memory (MB): peak = 1472.570 ; gain = 567.781&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:01:05 . Memory (MB): peak = 1472.570 ; gain = 567.781&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:01:05 . Memory (MB): peak = 1472.570 ; gain = 567.781&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Report BlackBoxes: &#xD;&#xD;&#xA;+------+----------------+----------+&#xD;&#xD;&#xA;|      |BlackBox name   |Instances |&#xD;&#xD;&#xA;+------+----------------+----------+&#xD;&#xD;&#xA;|1     |bd_0_hls_inst_0 |         1|&#xD;&#xD;&#xA;+------+----------------+----------+&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Report Cell Usage: &#xD;&#xD;&#xA;+------+--------------+------+&#xD;&#xD;&#xA;|      |Cell          |Count |&#xD;&#xD;&#xA;+------+--------------+------+&#xD;&#xD;&#xA;|1     |bd_0_hls_inst |     1|&#xD;&#xD;&#xA;+------+--------------+------+&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:01:05 . Memory (MB): peak = 1472.570 ; gain = 567.781&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.&#xD;&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:01:00 . Memory (MB): peak = 1472.570 ; gain = 551.270&#xD;&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:01:05 . Memory (MB): peak = 1472.570 ; gain = 567.781&#xD;" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:58:43.758+0700" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. &#xD;&#xD;&#xA;Current IP cache path is d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.cache/ip &#xD;&#xD;&#xA;Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context&#xD;&#xD;&#xA;Starting synth_design&#xD;&#xD;&#xA;Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'&#xD;" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:57:27.358+0700" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xD;&#xD;&#xA;[Sun Nov  3 13:48:43 2024] Launched bd_0_hls_inst_0_synth_1...&#xD;&#xD;&#xA;Run output will be captured here: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log&#xD;&#xD;&#xA;[Sun Nov  3 13:48:43 2024] Launched synth_1...&#xD;&#xD;&#xA;Run output will be captured here: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.runs/synth_1/runme.log&#xD;&#xD;&#xA;[Sun Nov  3 13:48:43 2024] Waiting for synth_1 to finish...&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;ECHO is off.&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;*** Running vivado&#xD;&#xD;&#xA;    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;ECHO is off.&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;****** Vivado v2023.2 (64-bit)&#xD;&#xD;&#xA;  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023&#xD;&#xD;&#xA;  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023&#xD;&#xD;&#xA;  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023&#xD;&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xD;&#xA;    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;source bd_0_wrapper.tcl -notrace&#xD;&#xD;&#xA;create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 473.207 ; gain = 188.223&#xD;" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:57:21.379+0700" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xD;&#xD;&#xA;launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 772.891 ; gain = 0.000&#xD;&#xD;&#xA;# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {&#xD;&#xD;&#xA;#   reset_run [get_runs $run]&#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]&#xD;&#xD;&#xA;# hls_vivado_reports_setup $report_options&#xD;&#xD;&#xA;TIMESTAMP: HLS-REPORT: initialize report directories: 2024-11-03 13:48:42 +0700&#xD;&#xD;&#xA;# if { $has_synth || $has_impl } {&#xD;&#xD;&#xA;#   # synth properties setting&#xD;&#xD;&#xA;#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]&#xD;&#xD;&#xA;#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]&#xD;&#xD;&#xA;#   if { ![llength $ip_inst] } {&#xD;&#xD;&#xA;#       error &quot;Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*&quot;&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]&#xD;&#xD;&#xA;#   if { ![llength $synth_run] } {&#xD;&#xD;&#xA;#       error &quot;Cannot find synth run for HLS IP: ${ip_inst}*&quot;&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   if { [llength $synth_design_args] } {&#xD;&#xD;&#xA;#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   if { [llength $synth_props] } {&#xD;&#xD;&#xA;#     set_property -dict $synth_props $synth_run&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   # launch run synth&#xD;&#xD;&#xA;#   launch_runs synth_1&#xD;&#xD;&#xA;#   wait_on_run synth_1&#xD;&#xD;&#xA;#   # synth reports&#xD;&#xD;&#xA;#   hls_vivado_reports_synth synth_1 $report_options&#xD;&#xD;&#xA;#   if { $synth_dcp ne &quot;&quot; } {&#xD;&#xD;&#xA;#     file mkdir [file dirname $synth_dcp]&#xD;&#xD;&#xA;#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]&#xD;&#xD;&#xA;#     if { [llength $run_dcp] != 1 } { error &quot;Cannot find single dcp file for run $synth_run&quot; }&#xD;&#xD;&#xA;#     file copy -force $run_dcp $synth_dcp&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# }&#xD;" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:48:42.758+0700" type="Warning"/>
        <logs message="WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}'&#xD;&#xD;&#xA;# foreach bd_port [get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}] {&#xD;&#xD;&#xA;#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]&#xD;&#xD;&#xA;#   if { $bd_port_addr_width &lt; $s_axi_addr_width_min } {&#xD;&#xD;&#xA;#     puts &quot;INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min&quot;&#xD;&#xD;&#xA;#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}&#xD;&#xD;&#xA;# assign_bd_address&#xD;&#xD;&#xA;Wrote  : &lt;D:\Downloads\vivado2014.4\PYNQ_acc\LeNet_wrapper\LeNet_wrapper\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> &#xD;&#xD;&#xA;Verilog Output written to : D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v&#xD;&#xD;&#xA;Verilog Output written to : D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v&#xD;&#xD;&#xA;Verilog Output written to : D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v&#xD;&#xD;&#xA;make_wrapper: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 772.891 ; gain = 254.012&#xD;&#xD;&#xA;# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]&#xD;&#xD;&#xA;# add_files -norecurse $toprtl&#xD;&#xD;&#xA;# set top_inst_name [file root [file tail $toprtl]]&#xD;&#xD;&#xA;# puts &quot;Using BD top: $top_inst_name&quot;&#xD;&#xD;&#xA;Using BD top: bd_0_wrapper&#xD;&#xD;&#xA;# set xdc_files [glob -nocomplain ./*.xdc]&#xD;&#xD;&#xA;# if { [llength $xdc_files] } {&#xD;&#xD;&#xA;#     add_files -fileset constrs_1 -norecurse $xdc_files&#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# launch_runs synth_1 -scripts_only&#xD;" projectName="LeNet_wrapper" solutionName="solution1" date="2024-11-03T13:48:32.888+0700" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
