$date
	Thu Oct 16 19:22:31 2025
$end
$version
	QuestaSim Version 2021.2_1
$end
$timescale
	1ps
$end

$scope module tb $end
$var reg 1 ! dout $end

$scope task reset_dut $end
$upscope $end

$scope task apply_input $end
$upscope $end

$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ din $end
$var reg 1 % dout $end
$var reg 3 & state [2:0] $end
$var reg 3 ' next_state [2:0] $end

$scope module fsm_bind_inst $end
$upscope $end
$upscope $end
$upscope $end

$scope begin std $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0%
bx &
b1 '
0$
1#
0"
$end
#5000
1"
0#
b1 &
b10 '
#10000
0"
#15000
1"
b10 &
b1 '
b10 '
#20000
0"
#25000
1"
1$
b1 '
b100 '
#30000
0"
#35000
1"
b100 &
b1 '
b10 '
1%
1!
#40000
0"
#45000
1"
0$
b1 '
0%
b100 '
0!
b10 &
b1 '
b10 '
#50000
0"
#55000
1"
1$
b1 '
b100 '
#60000
0"
#65000
1"
0$
b1 '
b10 '
b100 &
b1 '
b100 '
#70000
0"
#75000
1"
1$
b1 '
b10 '
1%
1!
#80000
0"
#85000
1"
b10 &
b1 '
0%
b100 '
0!
#90000
0"
#95000
1"
b100 &
b1 '
b10 '
1%
1!
#100000
0"
