{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570980279386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570980279387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 16:24:39 2019 " "Processing started: Sun Oct 13 16:24:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570980279387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1570980279387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off golden_chip -c golden_chip " "Command: quartus_map --read_settings_files=on --write_settings_files=off golden_chip -c golden_chip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1570980279387 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1570980279667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "golden_chip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file golden_chip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 golden_chip-Behavioral " "Found design unit 1: golden_chip-Behavioral" {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570980280069 ""} { "Info" "ISGN_ENTITY_NAME" "1 golden_chip " "Found entity 1: golden_chip" {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570980280069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570980280069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "golden_chip " "Elaborating entity \"golden_chip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1570980280094 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q\[0\] " "Inserted always-enabled tri-state buffer between \"Q\[0\]\" and its non-tri-state driver." {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1570980280424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q\[1\] " "Inserted always-enabled tri-state buffer between \"Q\[1\]\" and its non-tri-state driver." {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1570980280424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q\[2\] " "Inserted always-enabled tri-state buffer between \"Q\[2\]\" and its non-tri-state driver." {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1570980280424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q\[3\] " "Inserted always-enabled tri-state buffer between \"Q\[3\]\" and its non-tri-state driver." {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1570980280424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q\[4\] " "Inserted always-enabled tri-state buffer between \"Q\[4\]\" and its non-tri-state driver." {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1570980280424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q\[5\] " "Inserted always-enabled tri-state buffer between \"Q\[5\]\" and its non-tri-state driver." {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1570980280424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q\[6\] " "Inserted always-enabled tri-state buffer between \"Q\[6\]\" and its non-tri-state driver." {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1570980280424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q\[7\] " "Inserted always-enabled tri-state buffer between \"Q\[7\]\" and its non-tri-state driver." {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1570980280424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q\[8\] " "Inserted always-enabled tri-state buffer between \"Q\[8\]\" and its non-tri-state driver." {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1570980280424 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q\[9\] " "Inserted always-enabled tri-state buffer between \"Q\[9\]\" and its non-tri-state driver." {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1570980280424 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1570980280424 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q\[0\]\" is moved to its source" {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1570980280426 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q\[1\]\" is moved to its source" {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1570980280426 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q\[2\]\" is moved to its source" {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1570980280426 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q\[3\]\" is moved to its source" {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1570980280426 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q\[4\]\" is moved to its source" {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1570980280426 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q\[5\]\" is moved to its source" {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1570980280426 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q\[6\]\" is moved to its source" {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1570980280426 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q\[7\]\" is moved to its source" {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1570980280426 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q\[8\]\" is moved to its source" {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1570980280426 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Q\[9\]\" is moved to its source" {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1570980280426 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1570980280426 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Q\[0\]~synth " "Node \"Q\[0\]~synth\"" {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570980280428 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q\[1\]~synth " "Node \"Q\[1\]~synth\"" {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570980280428 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q\[2\]~synth " "Node \"Q\[2\]~synth\"" {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570980280428 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q\[3\]~synth " "Node \"Q\[3\]~synth\"" {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570980280428 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q\[4\]~synth " "Node \"Q\[4\]~synth\"" {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570980280428 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q\[5\]~synth " "Node \"Q\[5\]~synth\"" {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570980280428 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q\[6\]~synth " "Node \"Q\[6\]~synth\"" {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570980280428 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q\[7\]~synth " "Node \"Q\[7\]~synth\"" {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570980280428 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q\[8\]~synth " "Node \"Q\[8\]~synth\"" {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570980280428 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q\[9\]~synth " "Node \"Q\[9\]~synth\"" {  } { { "golden_chip.vhd" "" { Text "D:/Documents/Codes/Final-Year-Project/fpga/golden_chip/golden_chip.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570980280428 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1570980280428 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1570980280600 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570980280600 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1570980280648 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1570980280648 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1570980280648 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1570980280648 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1570980280648 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "529 " "Peak virtual memory: 529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570980280679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 16:24:40 2019 " "Processing ended: Sun Oct 13 16:24:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570980280679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570980280679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570980280679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570980280679 ""}
