{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 05 16:25:53 2023 " "Info: Processing started: Sat Aug 05 16:25:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 5_Detect -c 5_Detect --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 5_Detect -c 5_Detect --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "top_module.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/top_module.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register counter:U2\|counter\[0\] counter:U2\|counter\[7\] 420.17 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 420.17 MHz between source register \"counter:U2\|counter\[0\]\" and destination register \"counter:U2\|counter\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.748 ns + Longest register register " "Info: + Longest register to register delay is 1.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:U2\|counter\[0\] 1 REG LCFF_X58_Y50_N15 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y50_N15; Fanout = 10; REG Node = 'counter:U2\|counter\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:U2|counter[0] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/counter.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.414 ns) 0.899 ns counter:U2\|counter\[1\]~8 2 COMB LCCOMB_X58_Y50_N0 2 " "Info: 2: + IC(0.485 ns) + CELL(0.414 ns) = 0.899 ns; Loc. = LCCOMB_X58_Y50_N0; Fanout = 2; COMB Node = 'counter:U2\|counter\[1\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { counter:U2|counter[0] counter:U2|counter[1]~8 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/counter.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.970 ns counter:U2\|counter\[2\]~10 3 COMB LCCOMB_X58_Y50_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.970 ns; Loc. = LCCOMB_X58_Y50_N2; Fanout = 2; COMB Node = 'counter:U2\|counter\[2\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:U2|counter[1]~8 counter:U2|counter[2]~10 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/counter.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.041 ns counter:U2\|counter\[3\]~12 4 COMB LCCOMB_X58_Y50_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.041 ns; Loc. = LCCOMB_X58_Y50_N4; Fanout = 2; COMB Node = 'counter:U2\|counter\[3\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:U2|counter[2]~10 counter:U2|counter[3]~12 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/counter.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.112 ns counter:U2\|counter\[4\]~14 5 COMB LCCOMB_X58_Y50_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.112 ns; Loc. = LCCOMB_X58_Y50_N6; Fanout = 2; COMB Node = 'counter:U2\|counter\[4\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:U2|counter[3]~12 counter:U2|counter[4]~14 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/counter.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.183 ns counter:U2\|counter\[5\]~16 6 COMB LCCOMB_X58_Y50_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.183 ns; Loc. = LCCOMB_X58_Y50_N8; Fanout = 2; COMB Node = 'counter:U2\|counter\[5\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:U2|counter[4]~14 counter:U2|counter[5]~16 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/counter.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.254 ns counter:U2\|counter\[6\]~18 7 COMB LCCOMB_X58_Y50_N10 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.254 ns; Loc. = LCCOMB_X58_Y50_N10; Fanout = 1; COMB Node = 'counter:U2\|counter\[6\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:U2|counter[5]~16 counter:U2|counter[6]~18 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/counter.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.664 ns counter:U2\|counter\[7\]~19 8 COMB LCCOMB_X58_Y50_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 1.664 ns; Loc. = LCCOMB_X58_Y50_N12; Fanout = 1; COMB Node = 'counter:U2\|counter\[7\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:U2|counter[6]~18 counter:U2|counter[7]~19 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/counter.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.748 ns counter:U2\|counter\[7\] 9 REG LCFF_X58_Y50_N13 10 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 1.748 ns; Loc. = LCFF_X58_Y50_N13; Fanout = 10; REG Node = 'counter:U2\|counter\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:U2|counter[7]~19 counter:U2|counter[7] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/counter.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.263 ns ( 72.25 % ) " "Info: Total cell delay = 1.263 ns ( 72.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.485 ns ( 27.75 % ) " "Info: Total interconnect delay = 0.485 ns ( 27.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { counter:U2|counter[0] counter:U2|counter[1]~8 counter:U2|counter[2]~10 counter:U2|counter[3]~12 counter:U2|counter[4]~14 counter:U2|counter[5]~16 counter:U2|counter[6]~18 counter:U2|counter[7]~19 counter:U2|counter[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.748 ns" { counter:U2|counter[0] {} counter:U2|counter[1]~8 {} counter:U2|counter[2]~10 {} counter:U2|counter[3]~12 {} counter:U2|counter[4]~14 {} counter:U2|counter[5]~16 {} counter:U2|counter[6]~18 {} counter:U2|counter[7]~19 {} counter:U2|counter[7] {} } { 0.000ns 0.485ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.899 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_module.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/top_module.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "top_module.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/top_module.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.537 ns) 2.899 ns counter:U2\|counter\[7\] 3 REG LCFF_X58_Y50_N13 10 " "Info: 3: + IC(1.259 ns) + CELL(0.537 ns) = 2.899 ns; Loc. = LCFF_X58_Y50_N13; Fanout = 10; REG Node = 'counter:U2\|counter\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { clk~clkctrl counter:U2|counter[7] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/counter.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.64 % ) " "Info: Total cell delay = 1.526 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.373 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.373 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { clk clk~clkctrl counter:U2|counter[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { clk {} clk~combout {} clk~clkctrl {} counter:U2|counter[7] {} } { 0.000ns 0.000ns 0.114ns 1.259ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.899 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_module.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/top_module.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "top_module.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/top_module.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.537 ns) 2.899 ns counter:U2\|counter\[0\] 3 REG LCFF_X58_Y50_N15 10 " "Info: 3: + IC(1.259 ns) + CELL(0.537 ns) = 2.899 ns; Loc. = LCFF_X58_Y50_N15; Fanout = 10; REG Node = 'counter:U2\|counter\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { clk~clkctrl counter:U2|counter[0] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/counter.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.64 % ) " "Info: Total cell delay = 1.526 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.373 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.373 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { clk clk~clkctrl counter:U2|counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { clk {} clk~combout {} clk~clkctrl {} counter:U2|counter[0] {} } { 0.000ns 0.000ns 0.114ns 1.259ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { clk clk~clkctrl counter:U2|counter[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { clk {} clk~combout {} clk~clkctrl {} counter:U2|counter[7] {} } { 0.000ns 0.000ns 0.114ns 1.259ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { clk clk~clkctrl counter:U2|counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { clk {} clk~combout {} clk~clkctrl {} counter:U2|counter[0] {} } { 0.000ns 0.000ns 0.114ns 1.259ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "counter.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/counter.v" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "counter.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/counter.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { counter:U2|counter[0] counter:U2|counter[1]~8 counter:U2|counter[2]~10 counter:U2|counter[3]~12 counter:U2|counter[4]~14 counter:U2|counter[5]~16 counter:U2|counter[6]~18 counter:U2|counter[7]~19 counter:U2|counter[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.748 ns" { counter:U2|counter[0] {} counter:U2|counter[1]~8 {} counter:U2|counter[2]~10 {} counter:U2|counter[3]~12 {} counter:U2|counter[4]~14 {} counter:U2|counter[5]~16 {} counter:U2|counter[6]~18 {} counter:U2|counter[7]~19 {} counter:U2|counter[7] {} } { 0.000ns 0.485ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { clk clk~clkctrl counter:U2|counter[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { clk {} clk~combout {} clk~clkctrl {} counter:U2|counter[7] {} } { 0.000ns 0.000ns 0.114ns 1.259ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { clk clk~clkctrl counter:U2|counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { clk {} clk~combout {} clk~clkctrl {} counter:U2|counter[0] {} } { 0.000ns 0.000ns 0.114ns 1.259ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:U2|counter[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { counter:U2|counter[7] {} } {  } {  } "" } } { "counter.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/counter.v" 15 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "FSM_Moore:U1\|current_state.D1 bit_in clk 0.214 ns register " "Info: tsu for register \"FSM_Moore:U1\|current_state.D1\" (data pin = \"bit_in\", clock pin = \"clk\") is 0.214 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.149 ns + Longest pin register " "Info: + Longest pin to register delay is 3.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns bit_in 1 PIN PIN_G15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 3; PIN Node = 'bit_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { bit_in } "NODE_NAME" } } { "top_module.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/top_module.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.668 ns) + CELL(0.438 ns) 3.065 ns FSM_Moore:U1\|Selector1~0 2 COMB LCCOMB_X58_Y50_N30 1 " "Info: 2: + IC(1.668 ns) + CELL(0.438 ns) = 3.065 ns; Loc. = LCCOMB_X58_Y50_N30; Fanout = 1; COMB Node = 'FSM_Moore:U1\|Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.106 ns" { bit_in FSM_Moore:U1|Selector1~0 } "NODE_NAME" } } { "FSM_Moore.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/FSM_Moore.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.149 ns FSM_Moore:U1\|current_state.D1 3 REG LCFF_X58_Y50_N31 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.149 ns; Loc. = LCFF_X58_Y50_N31; Fanout = 1; REG Node = 'FSM_Moore:U1\|current_state.D1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { FSM_Moore:U1|Selector1~0 FSM_Moore:U1|current_state.D1 } "NODE_NAME" } } { "FSM_Moore.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/FSM_Moore.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 47.03 % ) " "Info: Total cell delay = 1.481 ns ( 47.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.668 ns ( 52.97 % ) " "Info: Total interconnect delay = 1.668 ns ( 52.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.149 ns" { bit_in FSM_Moore:U1|Selector1~0 FSM_Moore:U1|current_state.D1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.149 ns" { bit_in {} bit_in~combout {} FSM_Moore:U1|Selector1~0 {} FSM_Moore:U1|current_state.D1 {} } { 0.000ns 0.000ns 1.668ns 0.000ns } { 0.000ns 0.959ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "FSM_Moore.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/FSM_Moore.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.899 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_module.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/top_module.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "top_module.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/top_module.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.537 ns) 2.899 ns FSM_Moore:U1\|current_state.D1 3 REG LCFF_X58_Y50_N31 1 " "Info: 3: + IC(1.259 ns) + CELL(0.537 ns) = 2.899 ns; Loc. = LCFF_X58_Y50_N31; Fanout = 1; REG Node = 'FSM_Moore:U1\|current_state.D1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { clk~clkctrl FSM_Moore:U1|current_state.D1 } "NODE_NAME" } } { "FSM_Moore.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/FSM_Moore.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.64 % ) " "Info: Total cell delay = 1.526 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.373 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.373 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { clk clk~clkctrl FSM_Moore:U1|current_state.D1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { clk {} clk~combout {} clk~clkctrl {} FSM_Moore:U1|current_state.D1 {} } { 0.000ns 0.000ns 0.114ns 1.259ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.149 ns" { bit_in FSM_Moore:U1|Selector1~0 FSM_Moore:U1|current_state.D1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.149 ns" { bit_in {} bit_in~combout {} FSM_Moore:U1|Selector1~0 {} FSM_Moore:U1|current_state.D1 {} } { 0.000ns 0.000ns 1.668ns 0.000ns } { 0.000ns 0.959ns 0.438ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { clk clk~clkctrl FSM_Moore:U1|current_state.D1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { clk {} clk~combout {} clk~clkctrl {} FSM_Moore:U1|current_state.D1 {} } { 0.000ns 0.000ns 0.114ns 1.259ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk SEG2\[1\] counter:U2\|counter\[4\] 22.759 ns register " "Info: tco from clock \"clk\" to destination pin \"SEG2\[1\]\" through register \"counter:U2\|counter\[4\]\" is 22.759 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.899 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_module.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/top_module.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "top_module.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/top_module.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.537 ns) 2.899 ns counter:U2\|counter\[4\] 3 REG LCFF_X58_Y50_N7 13 " "Info: 3: + IC(1.259 ns) + CELL(0.537 ns) = 2.899 ns; Loc. = LCFF_X58_Y50_N7; Fanout = 13; REG Node = 'counter:U2\|counter\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { clk~clkctrl counter:U2|counter[4] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/counter.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.64 % ) " "Info: Total cell delay = 1.526 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.373 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.373 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { clk clk~clkctrl counter:U2|counter[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { clk {} clk~combout {} clk~clkctrl {} counter:U2|counter[4] {} } { 0.000ns 0.000ns 0.114ns 1.259ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "counter.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/counter.v" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.610 ns + Longest register pin " "Info: + Longest register to pin delay is 19.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:U2\|counter\[4\] 1 REG LCFF_X58_Y50_N7 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y50_N7; Fanout = 13; REG Node = 'counter:U2\|counter\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:U2|counter[4] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/counter.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.393 ns) 1.163 ns Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[3\]~3 2 COMB LCCOMB_X58_Y50_N20 2 " "Info: 2: + IC(0.770 ns) + CELL(0.393 ns) = 1.163 ns; Loc. = LCCOMB_X58_Y50_N20; Fanout = 2; COMB Node = 'Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { counter:U2|counter[4] Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_uve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.234 ns Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[4\]~5 3 COMB LCCOMB_X58_Y50_N22 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.234 ns; Loc. = LCCOMB_X58_Y50_N22; Fanout = 2; COMB Node = 'Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[3]~3 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_uve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.305 ns Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[5\]~7 4 COMB LCCOMB_X58_Y50_N24 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.305 ns; Loc. = LCCOMB_X58_Y50_N24; Fanout = 2; COMB Node = 'Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[4]~5 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_uve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.376 ns Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[6\]~9 5 COMB LCCOMB_X58_Y50_N26 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.376 ns; Loc. = LCCOMB_X58_Y50_N26; Fanout = 1; COMB Node = 'Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[5]~7 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_uve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.786 ns Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[7\]~10 6 COMB LCCOMB_X58_Y50_N28 18 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 1.786 ns; Loc. = LCCOMB_X58_Y50_N28; Fanout = 18; COMB Node = 'Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_6_result_int\[7\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[6]~9 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[7]~10 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_uve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.150 ns) 2.730 ns Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|StageOut\[49\]~43 7 COMB LCCOMB_X58_Y49_N30 2 " "Info: 7: + IC(0.794 ns) + CELL(0.150 ns) = 2.730 ns; Loc. = LCCOMB_X58_Y49_N30; Fanout = 2; COMB Node = 'Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|StageOut\[49\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[7]~10 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[49]~43 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_uve.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.504 ns) 3.994 ns Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[2\]~1 8 COMB LCCOMB_X57_Y49_N14 2 " "Info: 8: + IC(0.760 ns) + CELL(0.504 ns) = 3.994 ns; Loc. = LCCOMB_X57_Y49_N14; Fanout = 2; COMB Node = 'Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[49]~43 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_uve.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.065 ns Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[3\]~3 9 COMB LCCOMB_X57_Y49_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.065 ns; Loc. = LCCOMB_X57_Y49_N16; Fanout = 2; COMB Node = 'Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[2]~1 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_uve.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.136 ns Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[4\]~5 10 COMB LCCOMB_X57_Y49_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.136 ns; Loc. = LCCOMB_X57_Y49_N18; Fanout = 2; COMB Node = 'Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[3]~3 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_uve.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.207 ns Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[5\]~7 11 COMB LCCOMB_X57_Y49_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.207 ns; Loc. = LCCOMB_X57_Y49_N20; Fanout = 2; COMB Node = 'Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[4]~5 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_uve.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.278 ns Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[6\]~9 12 COMB LCCOMB_X57_Y49_N22 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.278 ns; Loc. = LCCOMB_X57_Y49_N22; Fanout = 1; COMB Node = 'Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[5]~7 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_uve.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.349 ns Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[7\]~11 13 COMB LCCOMB_X57_Y49_N24 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.349 ns; Loc. = LCCOMB_X57_Y49_N24; Fanout = 1; COMB Node = 'Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[6]~9 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_uve.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.759 ns Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[8\]~12 14 COMB LCCOMB_X57_Y49_N26 16 " "Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 4.759 ns; Loc. = LCCOMB_X57_Y49_N26; Fanout = 16; COMB Node = 'Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|add_sub_7_result_int\[8\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[7]~11 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[8]~12 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_uve.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.415 ns) 5.701 ns Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|StageOut\[60\]~51 15 COMB LCCOMB_X58_Y49_N10 3 " "Info: 15: + IC(0.527 ns) + CELL(0.415 ns) = 5.701 ns; Loc. = LCCOMB_X58_Y49_N10; Fanout = 3; COMB Node = 'Extract_bit:U3\|lpm_divide:Mod0\|lpm_divide_75m:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_uve:divider\|StageOut\[60\]~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.942 ns" { Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[8]~12 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[60]~51 } "NODE_NAME" } } { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_uve.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.414 ns) 6.383 ns Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[1\]~1 16 COMB LCCOMB_X58_Y49_N22 2 " "Info: 16: + IC(0.268 ns) + CELL(0.414 ns) = 6.383 ns; Loc. = LCCOMB_X58_Y49_N22; Fanout = 2; COMB Node = 'Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[60]~51 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_mve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.454 ns Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[2\]~3 17 COMB LCCOMB_X58_Y49_N24 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 6.454 ns; Loc. = LCCOMB_X58_Y49_N24; Fanout = 2; COMB Node = 'Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~1 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_mve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.525 ns Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[3\]~5 18 COMB LCCOMB_X58_Y49_N26 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 6.525 ns; Loc. = LCCOMB_X58_Y49_N26; Fanout = 1; COMB Node = 'Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_mve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.935 ns Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[4\]~6 19 COMB LCCOMB_X58_Y49_N28 17 " "Info: 19: + IC(0.000 ns) + CELL(0.410 ns) = 6.935 ns; Loc. = LCCOMB_X58_Y49_N28; Fanout = 17; COMB Node = 'Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_mve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.438 ns) 8.101 ns Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[15\]~64 20 COMB LCCOMB_X57_Y49_N2 3 " "Info: 20: + IC(0.728 ns) + CELL(0.438 ns) = 8.101 ns; Loc. = LCCOMB_X57_Y49_N2; Fanout = 3; COMB Node = 'Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[15\]~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~64 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_mve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.414 ns) 9.197 ns Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[1\]~1 21 COMB LCCOMB_X60_Y49_N20 2 " "Info: 21: + IC(0.682 ns) + CELL(0.414 ns) = 9.197 ns; Loc. = LCCOMB_X60_Y49_N20; Fanout = 2; COMB Node = 'Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~64 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_mve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.268 ns Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[2\]~3 22 COMB LCCOMB_X60_Y49_N22 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 9.268 ns; Loc. = LCCOMB_X60_Y49_N22; Fanout = 2; COMB Node = 'Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_mve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.339 ns Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[3\]~5 23 COMB LCCOMB_X60_Y49_N24 1 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 9.339 ns; Loc. = LCCOMB_X60_Y49_N24; Fanout = 1; COMB Node = 'Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~3 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_mve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.410 ns Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[4\]~7 24 COMB LCCOMB_X60_Y49_N26 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 9.410 ns; Loc. = LCCOMB_X60_Y49_N26; Fanout = 1; COMB Node = 'Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~5 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_mve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.820 ns Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[5\]~8 25 COMB LCCOMB_X60_Y49_N28 17 " "Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 9.820 ns; Loc. = LCCOMB_X60_Y49_N28; Fanout = 17; COMB Node = 'Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_mve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.398 ns) 10.930 ns Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[21\]~56 26 COMB LCCOMB_X61_Y49_N16 2 " "Info: 26: + IC(0.712 ns) + CELL(0.398 ns) = 10.930 ns; Loc. = LCCOMB_X61_Y49_N16; Fanout = 2; COMB Node = 'Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[21\]~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[21]~56 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_mve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.414 ns) 12.018 ns Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[2\]~3 27 COMB LCCOMB_X59_Y49_N6 2 " "Info: 27: + IC(0.674 ns) + CELL(0.414 ns) = 12.018 ns; Loc. = LCCOMB_X59_Y49_N6; Fanout = 2; COMB Node = 'Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[21]~56 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.428 ns Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[3\]~4 28 COMB LCCOMB_X59_Y49_N8 1 " "Info: 28: + IC(0.000 ns) + CELL(0.410 ns) = 12.428 ns; Loc. = LCCOMB_X59_Y49_N8; Fanout = 1; COMB Node = 'Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[3\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~4 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.420 ns) 13.559 ns Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[28\]~57 29 COMB LCCOMB_X59_Y48_N0 1 " "Info: 29: + IC(0.711 ns) + CELL(0.420 ns) = 13.559 ns; Loc. = LCCOMB_X59_Y48_N0; Fanout = 1; COMB Node = 'Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[28\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~4 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[28]~57 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_mve.tdf" 73 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.414 ns) 14.695 ns Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[4\]~7 30 COMB LCCOMB_X59_Y49_N26 1 " "Info: 30: + IC(0.722 ns) + CELL(0.414 ns) = 14.695 ns; Loc. = LCCOMB_X59_Y49_N26; Fanout = 1; COMB Node = 'Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[28]~57 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_mve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 15.105 ns Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[5\]~8 31 COMB LCCOMB_X59_Y49_N28 7 " "Info: 31: + IC(0.000 ns) + CELL(0.410 ns) = 15.105 ns; Loc. = LCCOMB_X59_Y49_N28; Fanout = 7; COMB Node = 'Extract_bit:U3\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/db/alt_u_div_mve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.503 ns) + CELL(0.389 ns) 15.997 ns LED7SEG:U6\|WideOr4~0 32 COMB LCCOMB_X60_Y49_N30 1 " "Info: 32: + IC(0.503 ns) + CELL(0.389 ns) = 15.997 ns; Loc. = LCCOMB_X60_Y49_N30; Fanout = 1; COMB Node = 'LED7SEG:U6\|WideOr4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 LED7SEG:U6|WideOr4~0 } "NODE_NAME" } } { "LED7SEG.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/LED7SEG.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(2.788 ns) 19.610 ns SEG2\[1\] 33 PIN PIN_C18 0 " "Info: 33: + IC(0.825 ns) + CELL(2.788 ns) = 19.610 ns; Loc. = PIN_C18; Fanout = 0; PIN Node = 'SEG2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.613 ns" { LED7SEG:U6|WideOr4~0 SEG2[1] } "NODE_NAME" } } { "top_module.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/top_module.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.934 ns ( 55.76 % ) " "Info: Total cell delay = 10.934 ns ( 55.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.676 ns ( 44.24 % ) " "Info: Total interconnect delay = 8.676 ns ( 44.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.610 ns" { counter:U2|counter[4] Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[3]~3 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[4]~5 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[5]~7 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[6]~9 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[7]~10 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[49]~43 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[2]~1 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[3]~3 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[4]~5 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[5]~7 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[6]~9 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[7]~11 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[8]~12 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[60]~51 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~1 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~64 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~3 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~5 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[21]~56 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~4 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[28]~57 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 LED7SEG:U6|WideOr4~0 SEG2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.610 ns" { counter:U2|counter[4] {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[3]~3 {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[4]~5 {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[5]~7 {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[6]~9 {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[7]~10 {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[49]~43 {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[2]~1 {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[3]~3 {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[4]~5 {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[5]~7 {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[6]~9 {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[7]~11 {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[8]~12 {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[60]~51 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~1 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~64 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~3 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~5 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[21]~56 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~4 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[28]~57 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 {} LED7SEG:U6|WideOr4~0 {} SEG2[1] {} } { 0.000ns 0.770ns 0.000ns 0.000ns 0.000ns 0.000ns 0.794ns 0.760ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.527ns 0.268ns 0.000ns 0.000ns 0.000ns 0.728ns 0.682ns 0.000ns 0.000ns 0.000ns 0.000ns 0.712ns 0.674ns 0.000ns 0.711ns 0.722ns 0.000ns 0.503ns 0.825ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.415ns 0.414ns 0.071ns 0.071ns 0.410ns 0.438ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.398ns 0.414ns 0.410ns 0.420ns 0.414ns 0.410ns 0.389ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { clk clk~clkctrl counter:U2|counter[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { clk {} clk~combout {} clk~clkctrl {} counter:U2|counter[4] {} } { 0.000ns 0.000ns 0.114ns 1.259ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.610 ns" { counter:U2|counter[4] Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[3]~3 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[4]~5 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[5]~7 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[6]~9 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[7]~10 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[49]~43 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[2]~1 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[3]~3 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[4]~5 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[5]~7 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[6]~9 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[7]~11 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[8]~12 Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[60]~51 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~1 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~64 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~3 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~5 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[21]~56 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~4 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[28]~57 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 LED7SEG:U6|WideOr4~0 SEG2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.610 ns" { counter:U2|counter[4] {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[3]~3 {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[4]~5 {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[5]~7 {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[6]~9 {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_6_result_int[7]~10 {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[49]~43 {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[2]~1 {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[3]~3 {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[4]~5 {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[5]~7 {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[6]~9 {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[7]~11 {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|add_sub_7_result_int[8]~12 {} Extract_bit:U3|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider|StageOut[60]~51 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~1 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~64 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~3 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~5 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[21]~56 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~4 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[28]~57 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7 {} Extract_bit:U3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8 {} LED7SEG:U6|WideOr4~0 {} SEG2[1] {} } { 0.000ns 0.770ns 0.000ns 0.000ns 0.000ns 0.000ns 0.794ns 0.760ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.527ns 0.268ns 0.000ns 0.000ns 0.000ns 0.728ns 0.682ns 0.000ns 0.000ns 0.000ns 0.000ns 0.712ns 0.674ns 0.000ns 0.711ns 0.722ns 0.000ns 0.503ns 0.825ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.415ns 0.414ns 0.071ns 0.071ns 0.410ns 0.438ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.398ns 0.414ns 0.410ns 0.420ns 0.414ns 0.410ns 0.389ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "FSM_Moore:U1\|current_state.D10 bit_in clk 0.206 ns register " "Info: th for register \"FSM_Moore:U1\|current_state.D10\" (data pin = \"bit_in\", clock pin = \"clk\") is 0.206 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.898 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_module.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/top_module.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "top_module.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/top_module.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.537 ns) 2.898 ns FSM_Moore:U1\|current_state.D10 3 REG LCFF_X57_Y50_N17 2 " "Info: 3: + IC(1.258 ns) + CELL(0.537 ns) = 2.898 ns; Loc. = LCFF_X57_Y50_N17; Fanout = 2; REG Node = 'FSM_Moore:U1\|current_state.D10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { clk~clkctrl FSM_Moore:U1|current_state.D10 } "NODE_NAME" } } { "FSM_Moore.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/FSM_Moore.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.66 % ) " "Info: Total cell delay = 1.526 ns ( 52.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.372 ns ( 47.34 % ) " "Info: Total interconnect delay = 1.372 ns ( 47.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { clk clk~clkctrl FSM_Moore:U1|current_state.D10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.898 ns" { clk {} clk~combout {} clk~clkctrl {} FSM_Moore:U1|current_state.D10 {} } { 0.000ns 0.000ns 0.114ns 1.258ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "FSM_Moore.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/FSM_Moore.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.958 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns bit_in 1 PIN PIN_G15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 3; PIN Node = 'bit_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { bit_in } "NODE_NAME" } } { "top_module.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/top_module.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.275 ns) 2.874 ns FSM_Moore:U1\|next_state.D10~0 2 COMB LCCOMB_X57_Y50_N16 1 " "Info: 2: + IC(1.640 ns) + CELL(0.275 ns) = 2.874 ns; Loc. = LCCOMB_X57_Y50_N16; Fanout = 1; COMB Node = 'FSM_Moore:U1\|next_state.D10~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { bit_in FSM_Moore:U1|next_state.D10~0 } "NODE_NAME" } } { "FSM_Moore.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/FSM_Moore.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.958 ns FSM_Moore:U1\|current_state.D10 3 REG LCFF_X57_Y50_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.958 ns; Loc. = LCFF_X57_Y50_N17; Fanout = 2; REG Node = 'FSM_Moore:U1\|current_state.D10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { FSM_Moore:U1|next_state.D10~0 FSM_Moore:U1|current_state.D10 } "NODE_NAME" } } { "FSM_Moore.v" "" { Text "C:/Users/Admin/Desktop/Git_Project/Project_VLSI/FSM_Moore.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.318 ns ( 44.56 % ) " "Info: Total cell delay = 1.318 ns ( 44.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.640 ns ( 55.44 % ) " "Info: Total interconnect delay = 1.640 ns ( 55.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { bit_in FSM_Moore:U1|next_state.D10~0 FSM_Moore:U1|current_state.D10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.958 ns" { bit_in {} bit_in~combout {} FSM_Moore:U1|next_state.D10~0 {} FSM_Moore:U1|current_state.D10 {} } { 0.000ns 0.000ns 1.640ns 0.000ns } { 0.000ns 0.959ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { clk clk~clkctrl FSM_Moore:U1|current_state.D10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.898 ns" { clk {} clk~combout {} clk~clkctrl {} FSM_Moore:U1|current_state.D10 {} } { 0.000ns 0.000ns 0.114ns 1.258ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { bit_in FSM_Moore:U1|next_state.D10~0 FSM_Moore:U1|current_state.D10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.958 ns" { bit_in {} bit_in~combout {} FSM_Moore:U1|next_state.D10~0 {} FSM_Moore:U1|current_state.D10 {} } { 0.000ns 0.000ns 1.640ns 0.000ns } { 0.000ns 0.959ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 05 16:25:53 2023 " "Info: Processing ended: Sat Aug 05 16:25:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
