# Reading D:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab6_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_6/vhdl/next_state.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:10 on May 07,2020
# vcom -reportprogress 300 -93 -work work C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_6/vhdl/next_state.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity next_state
# -- Compiling architecture behavioural of next_state
# -- Compiling entity outputsig
# -- Compiling architecture behavioural of outputsig
# End time: 12:59:10 on May 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_6/vhdl/seq_detect.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:10 on May 07,2020
# vcom -reportprogress 300 -93 -work work C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_6/vhdl/seq_detect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity seq_detect
# -- Compiling architecture behavioural of seq_detect
# End time: 12:59:10 on May 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_6/vhdl/testbench_lab6p1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:10 on May 07,2020
# vcom -reportprogress 300 -93 -work work C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_6/vhdl/testbench_lab6p1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity testbench_lab6p1
# -- Compiling architecture behavior of testbench_lab6p1
# End time: 12:59:10 on May 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_6/vhdl/next_state.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:10 on May 07,2020
# vcom -reportprogress 300 -93 -work work C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_6/vhdl/next_state.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity next_state
# -- Compiling architecture behavioural of next_state
# -- Compiling entity outputsig
# -- Compiling architecture behavioural of outputsig
# End time: 12:59:10 on May 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_6/vhdl/seq_detect.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:10 on May 07,2020
# vcom -reportprogress 300 -93 -work work C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_6/vhdl/seq_detect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity seq_detect
# -- Compiling architecture behavioural of seq_detect
# End time: 12:59:10 on May 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  testbench_lab6p1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" testbench_lab6p1 
# Start time: 12:59:10 on May 07,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench_lab6p1(behavior)
# Loading work.seq_detect(behavioural)
# Loading work.next_state(behavioural)
# Loading work.outputsig(behavioural)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200 ms
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab6p1/uut/b
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab6p1/uut/b
# End time: 13:02:38 on May 07,2020, Elapsed time: 0:03:28
# Errors: 0, Warnings: 2
