<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_tireg.h source code [netbsd/sys/dev/pci/if_tireg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ti_chain_data,ti_cmd_desc,ti_event_desc,ti_gib,ti_jpool_entry,ti_mc_entry,ti_producer,ti_rcb,ti_ring_data,ti_rx_desc,ti_rx_desc_ext,ti_softc,ti_stats,ti_tx_desc,ti_type,txdmamap_pool_entry "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/if_tireg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='if_tireg.h.html'>if_tireg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* $NetBSD: if_tireg.h,v 1.21 2019/03/05 08:25:02 msaitoh Exp $ */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1997, 1998, 1999</i></td></tr>
<tr><th id="5">5</th><td><i> *	Bill Paul &lt;wpaul@ctr.columbia.edu&gt;.  All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="16">16</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="17">17</th><td><i> *	This product includes software developed by Bill Paul.</i></td></tr>
<tr><th id="18">18</th><td><i> * 4. Neither the name of the author nor the names of any co-contributors</i></td></tr>
<tr><th id="19">19</th><td><i> *    may be used to endorse or promote products derived from this software</i></td></tr>
<tr><th id="20">20</th><td><i> *    without specific prior written permission.</i></td></tr>
<tr><th id="21">21</th><td><i> *</i></td></tr>
<tr><th id="22">22</th><td><i> * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="23">23</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="24">24</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="25">25</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD</i></td></tr>
<tr><th id="26">26</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="27">27</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="28">28</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="29">29</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="30">30</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="31">31</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF</i></td></tr>
<tr><th id="32">32</th><td><i> * THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="33">33</th><td><i> *</i></td></tr>
<tr><th id="34">34</th><td><i> *	FreeBSD Id: if_tireg.h,v 1.9 1999/07/27 03:54:48 wpaul Exp</i></td></tr>
<tr><th id="35">35</th><td><i> */</i></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/*</i></td></tr>
<tr><th id="38">38</th><td><i> * Tigon register offsets. These are memory mapped registers</i></td></tr>
<tr><th id="39">39</th><td><i> * which can be accessed with the CSR_READ_4()/CSR_WRITE_4() macros.</i></td></tr>
<tr><th id="40">40</th><td><i> * Each register must be accessed using 32 bit operations.</i></td></tr>
<tr><th id="41">41</th><td><i> *</i></td></tr>
<tr><th id="42">42</th><td><i> * All reegisters are accessed through a 16K shared memory block.</i></td></tr>
<tr><th id="43">43</th><td><i> * The first group of registers are actually copies of the PCI</i></td></tr>
<tr><th id="44">44</th><td><i> * configuration space registers.</i></td></tr>
<tr><th id="45">45</th><td><i> */</i></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i>/*</i></td></tr>
<tr><th id="48">48</th><td><i> * Tigon configuration and control registers.</i></td></tr>
<tr><th id="49">49</th><td><i> */</i></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/TI_MISC_HOST_CTL" data-ref="_M/TI_MISC_HOST_CTL">TI_MISC_HOST_CTL</dfn>		0x040</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/TI_MISC_LOCAL_CTL" data-ref="_M/TI_MISC_LOCAL_CTL">TI_MISC_LOCAL_CTL</dfn>		0x044</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/TI_SEM_AB" data-ref="_M/TI_SEM_AB">TI_SEM_AB</dfn>			0x048 /* Tigon 2 only */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/TI_MISC_CONF" data-ref="_M/TI_MISC_CONF">TI_MISC_CONF</dfn>			0x050 /* Tigon 2 only */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/TI_TIMER_BITS" data-ref="_M/TI_TIMER_BITS">TI_TIMER_BITS</dfn>			0x054</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/TI_TIMERREF" data-ref="_M/TI_TIMERREF">TI_TIMERREF</dfn>			0x058</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/TI_PCI_STATE" data-ref="_M/TI_PCI_STATE">TI_PCI_STATE</dfn>			0x05C</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/TI_MAIN_EVENT_A" data-ref="_M/TI_MAIN_EVENT_A">TI_MAIN_EVENT_A</dfn>			0x060</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/TI_MAILBOX_EVENT_A" data-ref="_M/TI_MAILBOX_EVENT_A">TI_MAILBOX_EVENT_A</dfn>		0x064</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/TI_WINBASE" data-ref="_M/TI_WINBASE">TI_WINBASE</dfn>			0x068</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/TI_WINDATA" data-ref="_M/TI_WINDATA">TI_WINDATA</dfn>			0x06C</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/TI_MAIN_EVENT_B" data-ref="_M/TI_MAIN_EVENT_B">TI_MAIN_EVENT_B</dfn>			0x070 /* Tigon 2 only */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/TI_MAILBOX_EVENT_B" data-ref="_M/TI_MAILBOX_EVENT_B">TI_MAILBOX_EVENT_B</dfn>		0x074 /* Tigon 2 only */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/TI_TIMERREF_B" data-ref="_M/TI_TIMERREF_B">TI_TIMERREF_B</dfn>			0x078 /* Tigon 2 only */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/TI_SERIAL" data-ref="_M/TI_SERIAL">TI_SERIAL</dfn>			0x07C</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><i>/*</i></td></tr>
<tr><th id="67">67</th><td><i> * Misc host control bits.</i></td></tr>
<tr><th id="68">68</th><td><i> */</i></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/TI_MHC_INTSTATE" data-ref="_M/TI_MHC_INTSTATE">TI_MHC_INTSTATE</dfn>			0x00000001</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/TI_MHC_CLEARINT" data-ref="_M/TI_MHC_CLEARINT">TI_MHC_CLEARINT</dfn>			0x00000002</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/TI_MHC_RESET" data-ref="_M/TI_MHC_RESET">TI_MHC_RESET</dfn>			0x00000008</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/TI_MHC_BYTE_SWAP_ENB" data-ref="_M/TI_MHC_BYTE_SWAP_ENB">TI_MHC_BYTE_SWAP_ENB</dfn>		0x00000010</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/TI_MHC_WORD_SWAP_ENB" data-ref="_M/TI_MHC_WORD_SWAP_ENB">TI_MHC_WORD_SWAP_ENB</dfn>		0x00000020</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/TI_MHC_MASK_INTS" data-ref="_M/TI_MHC_MASK_INTS">TI_MHC_MASK_INTS</dfn>		0x00000040</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/TI_MHC_CHIP_REV_MASK" data-ref="_M/TI_MHC_CHIP_REV_MASK">TI_MHC_CHIP_REV_MASK</dfn>		0xF0000000</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/TI_MHC_BIGENDIAN_INIT" data-ref="_M/TI_MHC_BIGENDIAN_INIT">TI_MHC_BIGENDIAN_INIT</dfn>	\</u></td></tr>
<tr><th id="78">78</th><td><u>	(TI_MHC_BYTE_SWAP_ENB|TI_MHC_WORD_SWAP_ENB|TI_MHC_CLEARINT)</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/TI_MHC_LITTLEENDIAN_INIT" data-ref="_M/TI_MHC_LITTLEENDIAN_INIT">TI_MHC_LITTLEENDIAN_INIT</dfn>	\</u></td></tr>
<tr><th id="81">81</th><td><u>	(TI_MHC_WORD_SWAP_ENB|TI_MHC_CLEARINT)</u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><i>/*</i></td></tr>
<tr><th id="84">84</th><td><i> * Tigon chip rev values. Rev 4 is the Tigon 1. Rev 6 is the Tigon 2.</i></td></tr>
<tr><th id="85">85</th><td><i> * Rev 5 is also the Tigon 2, but is a broken version which was never</i></td></tr>
<tr><th id="86">86</th><td><i> * used in any actual hardware, so we ignore it.</i></td></tr>
<tr><th id="87">87</th><td><i> */</i></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/TI_REV_TIGON_I" data-ref="_M/TI_REV_TIGON_I">TI_REV_TIGON_I</dfn>			0x40000000</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/TI_REV_TIGON_II" data-ref="_M/TI_REV_TIGON_II">TI_REV_TIGON_II</dfn>			0x60000000</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><i>/*</i></td></tr>
<tr><th id="92">92</th><td><i> * Firmware revision that we want.</i></td></tr>
<tr><th id="93">93</th><td><i> */</i></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/TI_FIRMWARE_MAJOR" data-ref="_M/TI_FIRMWARE_MAJOR">TI_FIRMWARE_MAJOR</dfn>		0xc</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/TI_FIRMWARE_MINOR" data-ref="_M/TI_FIRMWARE_MINOR">TI_FIRMWARE_MINOR</dfn>		0x4</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/TI_FIRMWARE_FIX" data-ref="_M/TI_FIRMWARE_FIX">TI_FIRMWARE_FIX</dfn>			0xd</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><i>/*</i></td></tr>
<tr><th id="99">99</th><td><i> * Miscelaneous Local Control register.</i></td></tr>
<tr><th id="100">100</th><td><i> */</i></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/TI_MLC_EE_WRITE_ENB" data-ref="_M/TI_MLC_EE_WRITE_ENB">TI_MLC_EE_WRITE_ENB</dfn>		0x00000010</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/TI_MLC_SRAM_BANK_256K" data-ref="_M/TI_MLC_SRAM_BANK_256K">TI_MLC_SRAM_BANK_256K</dfn>		0x00000200</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/TI_MLC_SRAM_BANK_SIZE" data-ref="_M/TI_MLC_SRAM_BANK_SIZE">TI_MLC_SRAM_BANK_SIZE</dfn>		0x00000300 /* Tigon 2 only */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/TI_MLC_LOCALADDR_21" data-ref="_M/TI_MLC_LOCALADDR_21">TI_MLC_LOCALADDR_21</dfn>		0x00004000</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/TI_MLC_LOCALADDR_22" data-ref="_M/TI_MLC_LOCALADDR_22">TI_MLC_LOCALADDR_22</dfn>		0x00008000</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/TI_MLC_SBUS_WRITEERR" data-ref="_M/TI_MLC_SBUS_WRITEERR">TI_MLC_SBUS_WRITEERR</dfn>		0x00080000</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/TI_MLC_EE_CLK" data-ref="_M/TI_MLC_EE_CLK">TI_MLC_EE_CLK</dfn>			0x00100000</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/TI_MLC_EE_TXEN" data-ref="_M/TI_MLC_EE_TXEN">TI_MLC_EE_TXEN</dfn>			0x00200000</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/TI_MLC_EE_DOUT" data-ref="_M/TI_MLC_EE_DOUT">TI_MLC_EE_DOUT</dfn>			0x00400000</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/TI_MLC_EE_DIN" data-ref="_M/TI_MLC_EE_DIN">TI_MLC_EE_DIN</dfn>			0x00800000</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><i>/*</i></td></tr>
<tr><th id="113">113</th><td><i> * Offset of MAC address inside EEPROM.</i></td></tr>
<tr><th id="114">114</th><td><i> */</i></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/TI_EE_MAC_OFFSET" data-ref="_M/TI_EE_MAC_OFFSET">TI_EE_MAC_OFFSET</dfn>		0x8c</u></td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/TI_DMA_ASSIST" data-ref="_M/TI_DMA_ASSIST">TI_DMA_ASSIST</dfn>			0x11C</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/TI_CPU_STATE" data-ref="_M/TI_CPU_STATE">TI_CPU_STATE</dfn>			0x140</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/TI_CPU_PROGRAM_COUNTER" data-ref="_M/TI_CPU_PROGRAM_COUNTER">TI_CPU_PROGRAM_COUNTER</dfn>		0x144</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/TI_SRAM_ADDR" data-ref="_M/TI_SRAM_ADDR">TI_SRAM_ADDR</dfn>			0x154</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/TI_SRAM_DATA" data-ref="_M/TI_SRAM_DATA">TI_SRAM_DATA</dfn>			0x158</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/TI_GEN_0" data-ref="_M/TI_GEN_0">TI_GEN_0</dfn>			0x180</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/TI_GEN_X" data-ref="_M/TI_GEN_X">TI_GEN_X</dfn>			0x1FC</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/TI_MAC_TX_STATE" data-ref="_M/TI_MAC_TX_STATE">TI_MAC_TX_STATE</dfn>			0x200</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/TI_MAC_RX_STATE" data-ref="_M/TI_MAC_RX_STATE">TI_MAC_RX_STATE</dfn>			0x220</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/TI_CPU_CTL_B" data-ref="_M/TI_CPU_CTL_B">TI_CPU_CTL_B</dfn>			0x240 /* Tigon 2 only */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/TI_CPU_PROGRAM_COUNTER_B" data-ref="_M/TI_CPU_PROGRAM_COUNTER_B">TI_CPU_PROGRAM_COUNTER_B</dfn>	0x244 /* Tigon 2 only */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/TI_SRAM_ADDR_B" data-ref="_M/TI_SRAM_ADDR_B">TI_SRAM_ADDR_B</dfn>			0x254 /* Tigon 2 only */</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/TI_SRAM_DATA_B" data-ref="_M/TI_SRAM_DATA_B">TI_SRAM_DATA_B</dfn>			0x258 /* Tigon 2 only */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/TI_GEN_B_0" data-ref="_M/TI_GEN_B_0">TI_GEN_B_0</dfn>			0x280 /* Tigon 2 only */</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/TI_GEN_B_X" data-ref="_M/TI_GEN_B_X">TI_GEN_B_X</dfn>			0x2FC /* Tigon 2 only */</u></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><i>/*</i></td></tr>
<tr><th id="134">134</th><td><i> * Misc config register.</i></td></tr>
<tr><th id="135">135</th><td><i> */</i></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/TI_MCR_SRAM_SYNCHRONOUS" data-ref="_M/TI_MCR_SRAM_SYNCHRONOUS">TI_MCR_SRAM_SYNCHRONOUS</dfn>		0x00100000 /* Tigon 2 only */</u></td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><i>/*</i></td></tr>
<tr><th id="139">139</th><td><i> * PCI state register.</i></td></tr>
<tr><th id="140">140</th><td><i> */</i></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/TI_PCISTATE_FORCE_RESET" data-ref="_M/TI_PCISTATE_FORCE_RESET">TI_PCISTATE_FORCE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/TI_PCISTATE_PROVIDE_LEN" data-ref="_M/TI_PCISTATE_PROVIDE_LEN">TI_PCISTATE_PROVIDE_LEN</dfn>		0x00000002</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/TI_PCISTATE_READ_MAXDMA" data-ref="_M/TI_PCISTATE_READ_MAXDMA">TI_PCISTATE_READ_MAXDMA</dfn>		0x0000001C</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/TI_PCISTATE_WRITE_MAXDMA" data-ref="_M/TI_PCISTATE_WRITE_MAXDMA">TI_PCISTATE_WRITE_MAXDMA</dfn>	0x000000E0</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/TI_PCISTATE_MINDMA" data-ref="_M/TI_PCISTATE_MINDMA">TI_PCISTATE_MINDMA</dfn>		0x0000FF00</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/TI_PCISTATE_FIFO_RETRY_ENB" data-ref="_M/TI_PCISTATE_FIFO_RETRY_ENB">TI_PCISTATE_FIFO_RETRY_ENB</dfn>	0x00010000</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/TI_PCISTATE_USE_MEM_RD_MULT" data-ref="_M/TI_PCISTATE_USE_MEM_RD_MULT">TI_PCISTATE_USE_MEM_RD_MULT</dfn>	0x00020000</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/TI_PCISTATE_NO_SWAP_READ_DMA" data-ref="_M/TI_PCISTATE_NO_SWAP_READ_DMA">TI_PCISTATE_NO_SWAP_READ_DMA</dfn>	0x00040000</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/TI_PCISTATE_NO_SWAP_WRITE_DMA" data-ref="_M/TI_PCISTATE_NO_SWAP_WRITE_DMA">TI_PCISTATE_NO_SWAP_WRITE_DMA</dfn>	0x00080000</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/TI_PCISTATE_66MHZ_BUS" data-ref="_M/TI_PCISTATE_66MHZ_BUS">TI_PCISTATE_66MHZ_BUS</dfn>		0x00080000 /* Tigon 2 only */</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/TI_PCISTATE_32BIT_BUS" data-ref="_M/TI_PCISTATE_32BIT_BUS">TI_PCISTATE_32BIT_BUS</dfn>		0x00100000 /* Tigon 2 only */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/TI_PCISTATE_ENB_BYTE_ENABLES" data-ref="_M/TI_PCISTATE_ENB_BYTE_ENABLES">TI_PCISTATE_ENB_BYTE_ENABLES</dfn>	0x00800000 /* Tigon 2 only */</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/TI_PCISTATE_READ_CMD" data-ref="_M/TI_PCISTATE_READ_CMD">TI_PCISTATE_READ_CMD</dfn>		0x0F000000</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/TI_PCISTATE_WRITE_CMD" data-ref="_M/TI_PCISTATE_WRITE_CMD">TI_PCISTATE_WRITE_CMD</dfn>		0xF0000000</u></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/TI_PCI_READMAX_4" data-ref="_M/TI_PCI_READMAX_4">TI_PCI_READMAX_4</dfn>		0x04</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/TI_PCI_READMAX_16" data-ref="_M/TI_PCI_READMAX_16">TI_PCI_READMAX_16</dfn>		0x08</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/TI_PCI_READMAX_32" data-ref="_M/TI_PCI_READMAX_32">TI_PCI_READMAX_32</dfn>		0x0C</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/TI_PCI_READMAX_64" data-ref="_M/TI_PCI_READMAX_64">TI_PCI_READMAX_64</dfn>		0x10</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/TI_PCI_READMAX_128" data-ref="_M/TI_PCI_READMAX_128">TI_PCI_READMAX_128</dfn>		0x14</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/TI_PCI_READMAX_256" data-ref="_M/TI_PCI_READMAX_256">TI_PCI_READMAX_256</dfn>		0x18</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/TI_PCI_READMAX_1024" data-ref="_M/TI_PCI_READMAX_1024">TI_PCI_READMAX_1024</dfn>		0x1C</u></td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/TI_PCI_WRITEMAX_4" data-ref="_M/TI_PCI_WRITEMAX_4">TI_PCI_WRITEMAX_4</dfn>		0x20</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/TI_PCI_WRITEMAX_16" data-ref="_M/TI_PCI_WRITEMAX_16">TI_PCI_WRITEMAX_16</dfn>		0x40</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/TI_PCI_WRITEMAX_32" data-ref="_M/TI_PCI_WRITEMAX_32">TI_PCI_WRITEMAX_32</dfn>		0x60</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/TI_PCI_WRITEMAX_64" data-ref="_M/TI_PCI_WRITEMAX_64">TI_PCI_WRITEMAX_64</dfn>		0x80</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/TI_PCI_WRITEMAX_128" data-ref="_M/TI_PCI_WRITEMAX_128">TI_PCI_WRITEMAX_128</dfn>		0xA0</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/TI_PCI_WRITEMAX_256" data-ref="_M/TI_PCI_WRITEMAX_256">TI_PCI_WRITEMAX_256</dfn>		0xC0</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/TI_PCI_WRITEMAX_1024" data-ref="_M/TI_PCI_WRITEMAX_1024">TI_PCI_WRITEMAX_1024</dfn>		0xE0</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/TI_PCI_READ_CMD" data-ref="_M/TI_PCI_READ_CMD">TI_PCI_READ_CMD</dfn>			0x06000000</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/TI_PCI_WRITE_CMD" data-ref="_M/TI_PCI_WRITE_CMD">TI_PCI_WRITE_CMD</dfn>		0x70000000</u></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><i>/*</i></td></tr>
<tr><th id="176">176</th><td><i> * DMA state register.</i></td></tr>
<tr><th id="177">177</th><td><i> */</i></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/TI_DMASTATE_ENABLE" data-ref="_M/TI_DMASTATE_ENABLE">TI_DMASTATE_ENABLE</dfn>		0x00000001</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/TI_DMASTATE_PAUSE" data-ref="_M/TI_DMASTATE_PAUSE">TI_DMASTATE_PAUSE</dfn>		0x00000002</u></td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><i>/*</i></td></tr>
<tr><th id="182">182</th><td><i> * CPU state register.</i></td></tr>
<tr><th id="183">183</th><td><i> */</i></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/TI_CPUSTATE_RESET" data-ref="_M/TI_CPUSTATE_RESET">TI_CPUSTATE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/TI_CPUSTATE_STEP" data-ref="_M/TI_CPUSTATE_STEP">TI_CPUSTATE_STEP</dfn>		0x00000002</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/TI_CPUSTATE_ROMFAIL" data-ref="_M/TI_CPUSTATE_ROMFAIL">TI_CPUSTATE_ROMFAIL</dfn>		0x00000010</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/TI_CPUSTATE_HALT" data-ref="_M/TI_CPUSTATE_HALT">TI_CPUSTATE_HALT</dfn>		0x00010000</u></td></tr>
<tr><th id="188">188</th><td><i>/*</i></td></tr>
<tr><th id="189">189</th><td><i> * MAC TX state register</i></td></tr>
<tr><th id="190">190</th><td><i> */</i></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/TI_TXSTATE_RESET" data-ref="_M/TI_TXSTATE_RESET">TI_TXSTATE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/TI_TXSTATE_ENB" data-ref="_M/TI_TXSTATE_ENB">TI_TXSTATE_ENB</dfn>			0x00000002</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/TI_TXSTATE_STOP" data-ref="_M/TI_TXSTATE_STOP">TI_TXSTATE_STOP</dfn>			0x00000004</u></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><i>/*</i></td></tr>
<tr><th id="196">196</th><td><i> * MAC RX state register</i></td></tr>
<tr><th id="197">197</th><td><i> */</i></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/TI_RXSTATE_RESET" data-ref="_M/TI_RXSTATE_RESET">TI_RXSTATE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/TI_RXSTATE_ENB" data-ref="_M/TI_RXSTATE_ENB">TI_RXSTATE_ENB</dfn>			0x00000002</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/TI_RXSTATE_STOP" data-ref="_M/TI_RXSTATE_STOP">TI_RXSTATE_STOP</dfn>			0x00000004</u></td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><i>/*</i></td></tr>
<tr><th id="203">203</th><td><i> * Tigon 2 mailbox registers. The mailbox area consists of 256 bytes</i></td></tr>
<tr><th id="204">204</th><td><i> * split into 64 bit registers. Only the lower 32 bits of each mailbox</i></td></tr>
<tr><th id="205">205</th><td><i> * are used.</i></td></tr>
<tr><th id="206">206</th><td><i> */</i></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/TI_MB_HOSTINTR_HI" data-ref="_M/TI_MB_HOSTINTR_HI">TI_MB_HOSTINTR_HI</dfn>		0x500</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/TI_MB_HOSTINTR_LO" data-ref="_M/TI_MB_HOSTINTR_LO">TI_MB_HOSTINTR_LO</dfn>		0x504</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/TI_MB_HOSTINTR" data-ref="_M/TI_MB_HOSTINTR">TI_MB_HOSTINTR</dfn>			TI_MB_HOSTINTR_LO</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/TI_MB_CMDPROD_IDX_HI" data-ref="_M/TI_MB_CMDPROD_IDX_HI">TI_MB_CMDPROD_IDX_HI</dfn>		0x508</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/TI_MB_CMDPROD_IDX_LO" data-ref="_M/TI_MB_CMDPROD_IDX_LO">TI_MB_CMDPROD_IDX_LO</dfn>		0x50C</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/TI_MB_CMDPROD_IDX" data-ref="_M/TI_MB_CMDPROD_IDX">TI_MB_CMDPROD_IDX</dfn>		TI_MB_CMDPROD_IDX_LO</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/TI_MB_SENDPROD_IDX_HI" data-ref="_M/TI_MB_SENDPROD_IDX_HI">TI_MB_SENDPROD_IDX_HI</dfn>		0x510</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/TI_MB_SENDPROD_IDX_LO" data-ref="_M/TI_MB_SENDPROD_IDX_LO">TI_MB_SENDPROD_IDX_LO</dfn>		0x514</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/TI_MB_SENDPROD_IDX" data-ref="_M/TI_MB_SENDPROD_IDX">TI_MB_SENDPROD_IDX</dfn>		TI_MB_SENDPROD_IDX_LO</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/TI_MB_STDRXPROD_IDX_HI" data-ref="_M/TI_MB_STDRXPROD_IDX_HI">TI_MB_STDRXPROD_IDX_HI</dfn>		0x518 /* Tigon 2 only */</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/TI_MB_STDRXPROD_IDX_LO" data-ref="_M/TI_MB_STDRXPROD_IDX_LO">TI_MB_STDRXPROD_IDX_LO</dfn>		0x51C /* Tigon 2 only */</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/TI_MB_STDRXPROD_IDX" data-ref="_M/TI_MB_STDRXPROD_IDX">TI_MB_STDRXPROD_IDX</dfn>		TI_MB_STDRXPROD_IDX_LO</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/TI_MB_JUMBORXPROD_IDX_HI" data-ref="_M/TI_MB_JUMBORXPROD_IDX_HI">TI_MB_JUMBORXPROD_IDX_HI</dfn>	0x520 /* Tigon 2 only */</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/TI_MB_JUMBORXPROD_IDX_LO" data-ref="_M/TI_MB_JUMBORXPROD_IDX_LO">TI_MB_JUMBORXPROD_IDX_LO</dfn>	0x524 /* Tigon 2 only */</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/TI_MB_JUMBORXPROD_IDX" data-ref="_M/TI_MB_JUMBORXPROD_IDX">TI_MB_JUMBORXPROD_IDX</dfn>		TI_MB_JUMBORXPROD_IDX_LO</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/TI_MB_MINIRXPROD_IDX_HI" data-ref="_M/TI_MB_MINIRXPROD_IDX_HI">TI_MB_MINIRXPROD_IDX_HI</dfn>		0x528 /* Tigon 2 only */</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/TI_MB_MINIRXPROD_IDX_LO" data-ref="_M/TI_MB_MINIRXPROD_IDX_LO">TI_MB_MINIRXPROD_IDX_LO</dfn>		0x52C /* Tigon 2 only */</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/TI_MB_MINIRXPROD_IDX" data-ref="_M/TI_MB_MINIRXPROD_IDX">TI_MB_MINIRXPROD_IDX</dfn>		TI_MB_MINIRXPROD_IDX_LO</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/TI_MB_RSVD" data-ref="_M/TI_MB_RSVD">TI_MB_RSVD</dfn>			0x530</u></td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><i>/*</i></td></tr>
<tr><th id="228">228</th><td><i> * Tigon 2 general communication registers. These are 64 and 32 bit</i></td></tr>
<tr><th id="229">229</th><td><i> * registers which are only valid after the firmware has been</i></td></tr>
<tr><th id="230">230</th><td><i> * loaded and started. They actually exist in NIC memory but are</i></td></tr>
<tr><th id="231">231</th><td><i> * mapped into the host memory via the shared memory region.</i></td></tr>
<tr><th id="232">232</th><td><i> *</i></td></tr>
<tr><th id="233">233</th><td><i> * The NIC internally maps these registers starting at address 0,</i></td></tr>
<tr><th id="234">234</th><td><i> * so to determine the NIC address of any of these registers, we</i></td></tr>
<tr><th id="235">235</th><td><i> * subtract 0x600 (the address of the first register).</i></td></tr>
<tr><th id="236">236</th><td><i> */</i></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_BASE" data-ref="_M/TI_GCR_BASE">TI_GCR_BASE</dfn>			0x600</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_MACADDR" data-ref="_M/TI_GCR_MACADDR">TI_GCR_MACADDR</dfn>			0x600</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_PAR0" data-ref="_M/TI_GCR_PAR0">TI_GCR_PAR0</dfn>			0x600</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_PAR1" data-ref="_M/TI_GCR_PAR1">TI_GCR_PAR1</dfn>			0x604</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_GENINFO_HI" data-ref="_M/TI_GCR_GENINFO_HI">TI_GCR_GENINFO_HI</dfn>		0x608</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_GENINFO_LO" data-ref="_M/TI_GCR_GENINFO_LO">TI_GCR_GENINFO_LO</dfn>		0x60C</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_MCASTADDR" data-ref="_M/TI_GCR_MCASTADDR">TI_GCR_MCASTADDR</dfn>		0x610 /* obsolete */</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_MAR0" data-ref="_M/TI_GCR_MAR0">TI_GCR_MAR0</dfn>			0x610 /* obsolete */</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_MAR1" data-ref="_M/TI_GCR_MAR1">TI_GCR_MAR1</dfn>			0x614 /* obsolete */</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_OPMODE" data-ref="_M/TI_GCR_OPMODE">TI_GCR_OPMODE</dfn>			0x618</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_DMA_READCFG" data-ref="_M/TI_GCR_DMA_READCFG">TI_GCR_DMA_READCFG</dfn>		0x61C</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_DMA_WRITECFG" data-ref="_M/TI_GCR_DMA_WRITECFG">TI_GCR_DMA_WRITECFG</dfn>		0x620</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_TX_BUFFER_RATIO" data-ref="_M/TI_GCR_TX_BUFFER_RATIO">TI_GCR_TX_BUFFER_RATIO</dfn>		0x624</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_EVENTCONS_IDX" data-ref="_M/TI_GCR_EVENTCONS_IDX">TI_GCR_EVENTCONS_IDX</dfn>		0x628</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_CMDCONS_IDX" data-ref="_M/TI_GCR_CMDCONS_IDX">TI_GCR_CMDCONS_IDX</dfn>		0x62C</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_TUNEPARMS" data-ref="_M/TI_GCR_TUNEPARMS">TI_GCR_TUNEPARMS</dfn>		0x630</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_RX_COAL_TICKS" data-ref="_M/TI_GCR_RX_COAL_TICKS">TI_GCR_RX_COAL_TICKS</dfn>		0x630</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_TX_COAL_TICKS" data-ref="_M/TI_GCR_TX_COAL_TICKS">TI_GCR_TX_COAL_TICKS</dfn>		0x634</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_STAT_TICKS" data-ref="_M/TI_GCR_STAT_TICKS">TI_GCR_STAT_TICKS</dfn>		0x638</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_TX_MAX_COAL_BD" data-ref="_M/TI_GCR_TX_MAX_COAL_BD">TI_GCR_TX_MAX_COAL_BD</dfn>		0x63C</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_RX_MAX_COAL_BD" data-ref="_M/TI_GCR_RX_MAX_COAL_BD">TI_GCR_RX_MAX_COAL_BD</dfn>		0x640</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_NIC_TRACING" data-ref="_M/TI_GCR_NIC_TRACING">TI_GCR_NIC_TRACING</dfn>		0x644</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_GLINK" data-ref="_M/TI_GCR_GLINK">TI_GCR_GLINK</dfn>			0x648</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_LINK" data-ref="_M/TI_GCR_LINK">TI_GCR_LINK</dfn>			0x64C</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_NICTRACE_PTR" data-ref="_M/TI_GCR_NICTRACE_PTR">TI_GCR_NICTRACE_PTR</dfn>		0x650</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_NICTRACE_START" data-ref="_M/TI_GCR_NICTRACE_START">TI_GCR_NICTRACE_START</dfn>		0x654</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_NICTRACE_LEN" data-ref="_M/TI_GCR_NICTRACE_LEN">TI_GCR_NICTRACE_LEN</dfn>		0x658</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_IFINDEX" data-ref="_M/TI_GCR_IFINDEX">TI_GCR_IFINDEX</dfn>			0x65C</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_IFMTU" data-ref="_M/TI_GCR_IFMTU">TI_GCR_IFMTU</dfn>			0x660</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_MASK_INTRS" data-ref="_M/TI_GCR_MASK_INTRS">TI_GCR_MASK_INTRS</dfn>		0x664</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_GLINK_STAT" data-ref="_M/TI_GCR_GLINK_STAT">TI_GCR_GLINK_STAT</dfn>		0x668</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_LINK_STAT" data-ref="_M/TI_GCR_LINK_STAT">TI_GCR_LINK_STAT</dfn>		0x66C</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_RXRETURNCONS_IDX" data-ref="_M/TI_GCR_RXRETURNCONS_IDX">TI_GCR_RXRETURNCONS_IDX</dfn>		0x680</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_CMDRING" data-ref="_M/TI_GCR_CMDRING">TI_GCR_CMDRING</dfn>			0x700</u></td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/TI_GCR_NIC_ADDR" data-ref="_M/TI_GCR_NIC_ADDR">TI_GCR_NIC_ADDR</dfn>(x)		(x - TI_GCR_BASE);</u></td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td><i>/*</i></td></tr>
<tr><th id="276">276</th><td><i> * Local memory window. The local memory window is a 2K shared</i></td></tr>
<tr><th id="277">277</th><td><i> * memory region which can be used to access the NIC's internal</i></td></tr>
<tr><th id="278">278</th><td><i> * SRAM. The window can be mapped to a given 2K region using</i></td></tr>
<tr><th id="279">279</th><td><i> * the TI_WINDOW_BASE register.</i></td></tr>
<tr><th id="280">280</th><td><i> */</i></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/TI_WINDOW" data-ref="_M/TI_WINDOW">TI_WINDOW</dfn>			0x800</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/TI_WINLEN" data-ref="_M/TI_WINLEN">TI_WINLEN</dfn>			0x800</u></td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/TI_TICKS_PER_SEC" data-ref="_M/TI_TICKS_PER_SEC">TI_TICKS_PER_SEC</dfn>		1000000</u></td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><i>/*</i></td></tr>
<tr><th id="287">287</th><td><i> * Operation mode register.</i></td></tr>
<tr><th id="288">288</th><td><i> */</i></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/TI_OPMODE_BYTESWAP_BD" data-ref="_M/TI_OPMODE_BYTESWAP_BD">TI_OPMODE_BYTESWAP_BD</dfn>		0x00000002</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/TI_OPMODE_WORDSWAP_BD" data-ref="_M/TI_OPMODE_WORDSWAP_BD">TI_OPMODE_WORDSWAP_BD</dfn>		0x00000004</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/TI_OPMODE_WARN_ENB" data-ref="_M/TI_OPMODE_WARN_ENB">TI_OPMODE_WARN_ENB</dfn>		0x00000008 /* not yet implimented */</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/TI_OPMODE_BYTESWAP_DATA" data-ref="_M/TI_OPMODE_BYTESWAP_DATA">TI_OPMODE_BYTESWAP_DATA</dfn>		0x00000010</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/TI_OPMODE_1_DMA_ACTIVE" data-ref="_M/TI_OPMODE_1_DMA_ACTIVE">TI_OPMODE_1_DMA_ACTIVE</dfn>		0x00000040</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/TI_OPMODE_SBUS" data-ref="_M/TI_OPMODE_SBUS">TI_OPMODE_SBUS</dfn>			0x00000100</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/TI_OPMODE_DONT_FRAG_JUMBO" data-ref="_M/TI_OPMODE_DONT_FRAG_JUMBO">TI_OPMODE_DONT_FRAG_JUMBO</dfn>	0x00000200</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/TI_OPMODE_INCLUDE_CRC" data-ref="_M/TI_OPMODE_INCLUDE_CRC">TI_OPMODE_INCLUDE_CRC</dfn>		0x00000400</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/TI_OPMODE_RX_BADFRAMES" data-ref="_M/TI_OPMODE_RX_BADFRAMES">TI_OPMODE_RX_BADFRAMES</dfn>		0x00000800</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/TI_OPMODE_NO_EVENT_INTRS" data-ref="_M/TI_OPMODE_NO_EVENT_INTRS">TI_OPMODE_NO_EVENT_INTRS</dfn>	0x00001000</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/TI_OPMODE_NO_TX_INTRS" data-ref="_M/TI_OPMODE_NO_TX_INTRS">TI_OPMODE_NO_TX_INTRS</dfn>		0x00002000</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/TI_OPMODE_NO_RX_INTRS" data-ref="_M/TI_OPMODE_NO_RX_INTRS">TI_OPMODE_NO_RX_INTRS</dfn>		0x00004000</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/TI_OPMODE_FATAL_ENB" data-ref="_M/TI_OPMODE_FATAL_ENB">TI_OPMODE_FATAL_ENB</dfn>		0x40000000 /* not yet implimented */</u></td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><i>/*</i></td></tr>
<tr><th id="304">304</th><td><i> * DMA configuration thresholds.</i></td></tr>
<tr><th id="305">305</th><td><i> */</i></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/TI_DMA_STATE_THRESH_16W" data-ref="_M/TI_DMA_STATE_THRESH_16W">TI_DMA_STATE_THRESH_16W</dfn>		0x00000100</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/TI_DMA_STATE_THRESH_8W" data-ref="_M/TI_DMA_STATE_THRESH_8W">TI_DMA_STATE_THRESH_8W</dfn>		0x00000080</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/TI_DMA_STATE_THRESH_4W" data-ref="_M/TI_DMA_STATE_THRESH_4W">TI_DMA_STATE_THRESH_4W</dfn>		0x00000040</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/TI_DMA_STATE_THRESH_2W" data-ref="_M/TI_DMA_STATE_THRESH_2W">TI_DMA_STATE_THRESH_2W</dfn>		0x00000020</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/TI_DMA_STATE_THRESH_1W" data-ref="_M/TI_DMA_STATE_THRESH_1W">TI_DMA_STATE_THRESH_1W</dfn>		0x00000010</u></td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/TI_DMA_STATE_FORCE_32_BIT" data-ref="_M/TI_DMA_STATE_FORCE_32_BIT">TI_DMA_STATE_FORCE_32_BIT</dfn>	0x00000008</u></td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><i>/*</i></td></tr>
<tr><th id="315">315</th><td><i> * Gigabit link status bits.</i></td></tr>
<tr><th id="316">316</th><td><i> */</i></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/TI_GLNK_SENSE_NO_BEG" data-ref="_M/TI_GLNK_SENSE_NO_BEG">TI_GLNK_SENSE_NO_BEG</dfn>		0x00002000</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/TI_GLNK_LOOPBACK" data-ref="_M/TI_GLNK_LOOPBACK">TI_GLNK_LOOPBACK</dfn>		0x00004000</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/TI_GLNK_PREF" data-ref="_M/TI_GLNK_PREF">TI_GLNK_PREF</dfn>			0x00008000</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/TI_GLNK_1000MB" data-ref="_M/TI_GLNK_1000MB">TI_GLNK_1000MB</dfn>			0x00040000</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/TI_GLNK_FULL_DUPLEX" data-ref="_M/TI_GLNK_FULL_DUPLEX">TI_GLNK_FULL_DUPLEX</dfn>		0x00080000</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/TI_GLNK_TX_FLOWCTL_Y" data-ref="_M/TI_GLNK_TX_FLOWCTL_Y">TI_GLNK_TX_FLOWCTL_Y</dfn>		0x00200000 /* Tigon 2 only */</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/TI_GLNK_RX_FLOWCTL_Y" data-ref="_M/TI_GLNK_RX_FLOWCTL_Y">TI_GLNK_RX_FLOWCTL_Y</dfn>		0x00800000</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/TI_GLNK_AUTONEGENB" data-ref="_M/TI_GLNK_AUTONEGENB">TI_GLNK_AUTONEGENB</dfn>		0x20000000</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/TI_GLNK_ENB" data-ref="_M/TI_GLNK_ENB">TI_GLNK_ENB</dfn>			0x40000000</u></td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td><i>/*</i></td></tr>
<tr><th id="328">328</th><td><i> * Link status bits.</i></td></tr>
<tr><th id="329">329</th><td><i> */</i></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/TI_LNK_LOOPBACK" data-ref="_M/TI_LNK_LOOPBACK">TI_LNK_LOOPBACK</dfn>			0x00004000</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/TI_LNK_PREF" data-ref="_M/TI_LNK_PREF">TI_LNK_PREF</dfn>			0x00008000</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/TI_LNK_10MB" data-ref="_M/TI_LNK_10MB">TI_LNK_10MB</dfn>			0x00010000</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/TI_LNK_100MB" data-ref="_M/TI_LNK_100MB">TI_LNK_100MB</dfn>			0x00020000</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/TI_LNK_1000MB" data-ref="_M/TI_LNK_1000MB">TI_LNK_1000MB</dfn>			0x00040000</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/TI_LNK_FULL_DUPLEX" data-ref="_M/TI_LNK_FULL_DUPLEX">TI_LNK_FULL_DUPLEX</dfn>		0x00080000</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/TI_LNK_HALF_DUPLEX" data-ref="_M/TI_LNK_HALF_DUPLEX">TI_LNK_HALF_DUPLEX</dfn>		0x00100000</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/TI_LNK_TX_FLOWCTL_Y" data-ref="_M/TI_LNK_TX_FLOWCTL_Y">TI_LNK_TX_FLOWCTL_Y</dfn>		0x00200000 /* Tigon 2 only */</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/TI_LNK_RX_FLOWCTL_Y" data-ref="_M/TI_LNK_RX_FLOWCTL_Y">TI_LNK_RX_FLOWCTL_Y</dfn>		0x00800000</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/TI_LNK_AUTONEGENB" data-ref="_M/TI_LNK_AUTONEGENB">TI_LNK_AUTONEGENB</dfn>		0x20000000</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/TI_LNK_ENB" data-ref="_M/TI_LNK_ENB">TI_LNK_ENB</dfn>			0x40000000</u></td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td><i>/*</i></td></tr>
<tr><th id="343">343</th><td><i> * Ring size constants.</i></td></tr>
<tr><th id="344">344</th><td><i> */</i></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/TI_EVENT_RING_CNT" data-ref="_M/TI_EVENT_RING_CNT">TI_EVENT_RING_CNT</dfn>	256</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_RING_CNT" data-ref="_M/TI_CMD_RING_CNT">TI_CMD_RING_CNT</dfn>		64</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/TI_STD_RX_RING_CNT" data-ref="_M/TI_STD_RX_RING_CNT">TI_STD_RX_RING_CNT</dfn>	512</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/TI_JUMBO_RX_RING_CNT" data-ref="_M/TI_JUMBO_RX_RING_CNT">TI_JUMBO_RX_RING_CNT</dfn>	256</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/TI_MINI_RX_RING_CNT" data-ref="_M/TI_MINI_RX_RING_CNT">TI_MINI_RX_RING_CNT</dfn>	1024</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/TI_RETURN_RING_CNT" data-ref="_M/TI_RETURN_RING_CNT">TI_RETURN_RING_CNT</dfn>	2048</u></td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td><i>/*</i></td></tr>
<tr><th id="353">353</th><td><i> * Possible TX ring sizes.</i></td></tr>
<tr><th id="354">354</th><td><i> */</i></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/TI_TX_RING_CNT_128" data-ref="_M/TI_TX_RING_CNT_128">TI_TX_RING_CNT_128</dfn>	128</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/TI_TX_RING_BASE_128" data-ref="_M/TI_TX_RING_BASE_128">TI_TX_RING_BASE_128</dfn>	0x3800</u></td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/TI_TX_RING_CNT_256" data-ref="_M/TI_TX_RING_CNT_256">TI_TX_RING_CNT_256</dfn>	256</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/TI_TX_RING_BASE_256" data-ref="_M/TI_TX_RING_BASE_256">TI_TX_RING_BASE_256</dfn>	0x3000</u></td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/TI_TX_RING_CNT_512" data-ref="_M/TI_TX_RING_CNT_512">TI_TX_RING_CNT_512</dfn>	512</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/TI_TX_RING_BASE_512" data-ref="_M/TI_TX_RING_BASE_512">TI_TX_RING_BASE_512</dfn>	0x2000</u></td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/TI_TX_RING_CNT" data-ref="_M/TI_TX_RING_CNT">TI_TX_RING_CNT</dfn>		TI_TX_RING_CNT_512</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/TI_TX_RING_BASE" data-ref="_M/TI_TX_RING_BASE">TI_TX_RING_BASE</dfn>		TI_TX_RING_BASE_512</u></td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td><i>/*</i></td></tr>
<tr><th id="368">368</th><td><i> * The Tigon can have up to 8MB of external SRAM, however the Tigon 1</i></td></tr>
<tr><th id="369">369</th><td><i> * is limited to 2MB total, and in general I think most adapters have</i></td></tr>
<tr><th id="370">370</th><td><i> * around 1MB. We use this value for zeroing the NIC's SRAM, so to</i></td></tr>
<tr><th id="371">371</th><td><i> * be safe we use the largest possible value (zeroing memory that</i></td></tr>
<tr><th id="372">372</th><td><i> * isn't there doesn't hurt anything).</i></td></tr>
<tr><th id="373">373</th><td><i> */</i></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/TI_MEM_MAX" data-ref="_M/TI_MEM_MAX">TI_MEM_MAX</dfn>		0x7FFFFF</u></td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><i>/*</i></td></tr>
<tr><th id="377">377</th><td><i> * Even on the alpha, pci addresses are 32-bit quantities</i></td></tr>
<tr><th id="378">378</th><td><i> */</i></td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><u>#<span data-ppcond="380">ifdef</span> <span class="macro" data-ref="_M/__64_bit_pci_addressing__">__64_bit_pci_addressing__</span></u></td></tr>
<tr><th id="381">381</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="382">382</th><td>	u_int64_t		ti_addr;</td></tr>
<tr><th id="383">383</th><td>} ti_hostaddr;</td></tr>
<tr><th id="384">384</th><td><u>#define TI_HOSTADDR(x)	x.ti_addr</u></td></tr>
<tr><th id="385">385</th><td><u>#<span data-ppcond="380">else</span></u></td></tr>
<tr><th id="386">386</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="387">387</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="(anonymous)::ti_addr_hi" title='(anonymous struct)::ti_addr_hi' data-ref="(anonymous)::ti_addr_hi" data-ref-filename="(anonymous)..ti_addr_hi">ti_addr_hi</dfn>;</td></tr>
<tr><th id="388">388</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="(anonymous)::ti_addr_lo" title='(anonymous struct)::ti_addr_lo' data-ref="(anonymous)::ti_addr_lo" data-ref-filename="(anonymous)..ti_addr_lo">ti_addr_lo</dfn>;</td></tr>
<tr><th id="389">389</th><td>} <dfn class="typedef" id="ti_hostaddr" title='ti_hostaddr' data-type='struct ti_hostaddr' data-ref="ti_hostaddr" data-ref-filename="ti_hostaddr">ti_hostaddr</dfn>;</td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/TI_HOSTADDR" data-ref="_M/TI_HOSTADDR">TI_HOSTADDR</dfn>(x)	x.ti_addr_lo</u></td></tr>
<tr><th id="391">391</th><td><u>#<span data-ppcond="380">endif</span></u></td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td><i>/*</i></td></tr>
<tr><th id="394">394</th><td><i> * Ring control block structure. The rules for the max_len field</i></td></tr>
<tr><th id="395">395</th><td><i> * are as follows:</i></td></tr>
<tr><th id="396">396</th><td><i> *</i></td></tr>
<tr><th id="397">397</th><td><i> * For the send ring, max_len indicates the number of entries in the</i></td></tr>
<tr><th id="398">398</th><td><i> * ring (128, 256 or 512).</i></td></tr>
<tr><th id="399">399</th><td><i> *</i></td></tr>
<tr><th id="400">400</th><td><i> * For the standard receive ring, max_len indicates the threshold</i></td></tr>
<tr><th id="401">401</th><td><i> * used to decide when a frame should be put in the jumbo receive ring</i></td></tr>
<tr><th id="402">402</th><td><i> * instead of the standard one.</i></td></tr>
<tr><th id="403">403</th><td><i> *</i></td></tr>
<tr><th id="404">404</th><td><i> * For the mini ring, max_len indicates the size of the buffers in the</i></td></tr>
<tr><th id="405">405</th><td><i> * ring. This is the value used to decide when a frame is small enough</i></td></tr>
<tr><th id="406">406</th><td><i> * to be placed in the mini ring.</i></td></tr>
<tr><th id="407">407</th><td><i> *</i></td></tr>
<tr><th id="408">408</th><td><i> * For the return receive ring, max_len indicates the number of entries</i></td></tr>
<tr><th id="409">409</th><td><i> * in the ring. It can be one of 2048, 1024 or 0 (which is the same as</i></td></tr>
<tr><th id="410">410</th><td><i> * 2048 for backwards compatibility). The value 1024 can only be used</i></td></tr>
<tr><th id="411">411</th><td><i> * if the mini ring is disabled.</i></td></tr>
<tr><th id="412">412</th><td><i> */</i></td></tr>
<tr><th id="413">413</th><td><b>struct</b> <dfn class="type def" id="ti_rcb" title='ti_rcb' data-ref="ti_rcb" data-ref-filename="ti_rcb">ti_rcb</dfn> {</td></tr>
<tr><th id="414">414</th><td>	<a class="typedef" href="#ti_hostaddr" title='ti_hostaddr' data-type='struct ti_hostaddr' data-ref="ti_hostaddr" data-ref-filename="ti_hostaddr">ti_hostaddr</a>		<dfn class="decl field" id="ti_rcb::ti_hostaddr" title='ti_rcb::ti_hostaddr' data-ref="ti_rcb::ti_hostaddr" data-ref-filename="ti_rcb..ti_hostaddr">ti_hostaddr</dfn>;</td></tr>
<tr><th id="415">415</th><td><u>#<span data-ppcond="415">if</span> <a class="macro" href="../../sys/endian.h.html#103" title="1234" data-ref="_M/BYTE_ORDER">BYTE_ORDER</a> == <a class="macro" href="../../sys/endian.h.html#101" title="4321" data-ref="_M/BIG_ENDIAN">BIG_ENDIAN</a></u></td></tr>
<tr><th id="416">416</th><td>	u_int16_t		ti_max_len;</td></tr>
<tr><th id="417">417</th><td>	u_int16_t		ti_flags;</td></tr>
<tr><th id="418">418</th><td><u>#<span data-ppcond="415">else</span></u></td></tr>
<tr><th id="419">419</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_rcb::ti_flags" title='ti_rcb::ti_flags' data-ref="ti_rcb::ti_flags" data-ref-filename="ti_rcb..ti_flags">ti_flags</dfn>;</td></tr>
<tr><th id="420">420</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_rcb::ti_max_len" title='ti_rcb::ti_max_len' data-ref="ti_rcb::ti_max_len" data-ref-filename="ti_rcb..ti_max_len">ti_max_len</dfn>;</td></tr>
<tr><th id="421">421</th><td><u>#<span data-ppcond="415">endif</span></u></td></tr>
<tr><th id="422">422</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="ti_rcb::ti_unused" title='ti_rcb::ti_unused' data-ref="ti_rcb::ti_unused" data-ref-filename="ti_rcb..ti_unused">ti_unused</dfn>;</td></tr>
<tr><th id="423">423</th><td>};</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/TI_RCB_FLAG_TCP_UDP_CKSUM" data-ref="_M/TI_RCB_FLAG_TCP_UDP_CKSUM">TI_RCB_FLAG_TCP_UDP_CKSUM</dfn>	0x00000001</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/TI_RCB_FLAG_IP_CKSUM" data-ref="_M/TI_RCB_FLAG_IP_CKSUM">TI_RCB_FLAG_IP_CKSUM</dfn>		0x00000002</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/TI_RCB_FLAG_NO_PHDR_CKSUM" data-ref="_M/TI_RCB_FLAG_NO_PHDR_CKSUM">TI_RCB_FLAG_NO_PHDR_CKSUM</dfn>	0x00000008</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/TI_RCB_FLAG_VLAN_ASSIST" data-ref="_M/TI_RCB_FLAG_VLAN_ASSIST">TI_RCB_FLAG_VLAN_ASSIST</dfn>		0x00000010</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/TI_RCB_FLAG_COAL_UPD_ONLY" data-ref="_M/TI_RCB_FLAG_COAL_UPD_ONLY">TI_RCB_FLAG_COAL_UPD_ONLY</dfn>	0x00000020</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/TI_RCB_FLAG_HOST_RING" data-ref="_M/TI_RCB_FLAG_HOST_RING">TI_RCB_FLAG_HOST_RING</dfn>		0x00000040</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/TI_RCB_FLAG_IEEE_SNAP_CKSUM" data-ref="_M/TI_RCB_FLAG_IEEE_SNAP_CKSUM">TI_RCB_FLAG_IEEE_SNAP_CKSUM</dfn>	0x00000080</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/TI_RCB_FLAG_USE_EXT_RX_BD" data-ref="_M/TI_RCB_FLAG_USE_EXT_RX_BD">TI_RCB_FLAG_USE_EXT_RX_BD</dfn>	0x00000100</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/TI_RCB_FLAG_RING_DISABLED" data-ref="_M/TI_RCB_FLAG_RING_DISABLED">TI_RCB_FLAG_RING_DISABLED</dfn>	0x00000200</u></td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td><b>struct</b> <dfn class="type def" id="ti_producer" title='ti_producer' data-ref="ti_producer" data-ref-filename="ti_producer">ti_producer</dfn> {</td></tr>
<tr><th id="436">436</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="ti_producer::ti_idx" title='ti_producer::ti_idx' data-ref="ti_producer::ti_idx" data-ref-filename="ti_producer..ti_idx">ti_idx</dfn>;</td></tr>
<tr><th id="437">437</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="ti_producer::ti_unused" title='ti_producer::ti_unused' data-ref="ti_producer::ti_unused" data-ref-filename="ti_producer..ti_unused">ti_unused</dfn>;</td></tr>
<tr><th id="438">438</th><td>};</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td><i>/*</i></td></tr>
<tr><th id="441">441</th><td><i> * Tigon statistics counters.</i></td></tr>
<tr><th id="442">442</th><td><i> */</i></td></tr>
<tr><th id="443">443</th><td><b>struct</b> <dfn class="type def" id="ti_stats" title='ti_stats' data-ref="ti_stats" data-ref-filename="ti_stats">ti_stats</dfn> {</td></tr>
<tr><th id="444">444</th><td>	<i>/*</i></td></tr>
<tr><th id="445">445</th><td><i>	 * MAC stats, taken from RFC 1643, ethernet-like MIB</i></td></tr>
<tr><th id="446">446</th><td><i>	 */</i></td></tr>
<tr><th id="447">447</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::dot3StatsAlignmentErrors" title='ti_stats::dot3StatsAlignmentErrors' data-ref="ti_stats::dot3StatsAlignmentErrors" data-ref-filename="ti_stats..dot3StatsAlignmentErrors">dot3StatsAlignmentErrors</dfn>;		<i>/* 0 */</i></td></tr>
<tr><th id="448">448</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::dot3StatsFCSErrors" title='ti_stats::dot3StatsFCSErrors' data-ref="ti_stats::dot3StatsFCSErrors" data-ref-filename="ti_stats..dot3StatsFCSErrors">dot3StatsFCSErrors</dfn>;			<i>/* 1 */</i></td></tr>
<tr><th id="449">449</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::dot3StatsSingleCollisionFrames" title='ti_stats::dot3StatsSingleCollisionFrames' data-ref="ti_stats::dot3StatsSingleCollisionFrames" data-ref-filename="ti_stats..dot3StatsSingleCollisionFrames">dot3StatsSingleCollisionFrames</dfn>;	<i>/* 2 */</i></td></tr>
<tr><th id="450">450</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::dot3StatsMultipleCollisionFrames" title='ti_stats::dot3StatsMultipleCollisionFrames' data-ref="ti_stats::dot3StatsMultipleCollisionFrames" data-ref-filename="ti_stats..dot3StatsMultipleCollisionFrames">dot3StatsMultipleCollisionFrames</dfn>;	<i>/* 3 */</i></td></tr>
<tr><th id="451">451</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::dot3StatsSQETestErrors" title='ti_stats::dot3StatsSQETestErrors' data-ref="ti_stats::dot3StatsSQETestErrors" data-ref-filename="ti_stats..dot3StatsSQETestErrors">dot3StatsSQETestErrors</dfn>;		<i>/* 4 */</i></td></tr>
<tr><th id="452">452</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::dot3StatsDeferredTransmissions" title='ti_stats::dot3StatsDeferredTransmissions' data-ref="ti_stats::dot3StatsDeferredTransmissions" data-ref-filename="ti_stats..dot3StatsDeferredTransmissions">dot3StatsDeferredTransmissions</dfn>;	<i>/* 5 */</i></td></tr>
<tr><th id="453">453</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::dot3StatsLateCollisions" title='ti_stats::dot3StatsLateCollisions' data-ref="ti_stats::dot3StatsLateCollisions" data-ref-filename="ti_stats..dot3StatsLateCollisions">dot3StatsLateCollisions</dfn>;		<i>/* 6 */</i></td></tr>
<tr><th id="454">454</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::dot3StatsExcessiveCollisions" title='ti_stats::dot3StatsExcessiveCollisions' data-ref="ti_stats::dot3StatsExcessiveCollisions" data-ref-filename="ti_stats..dot3StatsExcessiveCollisions">dot3StatsExcessiveCollisions</dfn>;	<i>/* 7 */</i></td></tr>
<tr><th id="455">455</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::dot3StatsInternalMacTransmitErrors" title='ti_stats::dot3StatsInternalMacTransmitErrors' data-ref="ti_stats::dot3StatsInternalMacTransmitErrors" data-ref-filename="ti_stats..dot3StatsInternalMacTransmitErrors">dot3StatsInternalMacTransmitErrors</dfn>;	<i>/* 8 */</i></td></tr>
<tr><th id="456">456</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::dot3StatsCarrierSenseErrors" title='ti_stats::dot3StatsCarrierSenseErrors' data-ref="ti_stats::dot3StatsCarrierSenseErrors" data-ref-filename="ti_stats..dot3StatsCarrierSenseErrors">dot3StatsCarrierSenseErrors</dfn>;		<i>/* 9 */</i></td></tr>
<tr><th id="457">457</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::dot3StatsFrameTooLongs" title='ti_stats::dot3StatsFrameTooLongs' data-ref="ti_stats::dot3StatsFrameTooLongs" data-ref-filename="ti_stats..dot3StatsFrameTooLongs">dot3StatsFrameTooLongs</dfn>;		<i>/* 10 */</i></td></tr>
<tr><th id="458">458</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::dot3StatsInternalMacReceiveErrors" title='ti_stats::dot3StatsInternalMacReceiveErrors' data-ref="ti_stats::dot3StatsInternalMacReceiveErrors" data-ref-filename="ti_stats..dot3StatsInternalMacReceiveErrors">dot3StatsInternalMacReceiveErrors</dfn>;	<i>/* 11 */</i></td></tr>
<tr><th id="459">459</th><td>	<i>/*</i></td></tr>
<tr><th id="460">460</th><td><i>	 * interface stats, taken from RFC 1213, MIB-II, interfaces group</i></td></tr>
<tr><th id="461">461</th><td><i>	 */</i></td></tr>
<tr><th id="462">462</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::ifIndex" title='ti_stats::ifIndex' data-ref="ti_stats::ifIndex" data-ref-filename="ti_stats..ifIndex">ifIndex</dfn>;				<i>/* 12 */</i></td></tr>
<tr><th id="463">463</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::ifType" title='ti_stats::ifType' data-ref="ti_stats::ifType" data-ref-filename="ti_stats..ifType">ifType</dfn>;				<i>/* 13 */</i></td></tr>
<tr><th id="464">464</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::ifMtu" title='ti_stats::ifMtu' data-ref="ti_stats::ifMtu" data-ref-filename="ti_stats..ifMtu">ifMtu</dfn>;				<i>/* 14 */</i></td></tr>
<tr><th id="465">465</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::ifSpeed" title='ti_stats::ifSpeed' data-ref="ti_stats::ifSpeed" data-ref-filename="ti_stats..ifSpeed">ifSpeed</dfn>;				<i>/* 15 */</i></td></tr>
<tr><th id="466">466</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::ifAdminStatus" title='ti_stats::ifAdminStatus' data-ref="ti_stats::ifAdminStatus" data-ref-filename="ti_stats..ifAdminStatus">ifAdminStatus</dfn>;			<i>/* 16 */</i></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/IF_ADMIN_STATUS_UP" data-ref="_M/IF_ADMIN_STATUS_UP">IF_ADMIN_STATUS_UP</dfn>      1</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/IF_ADMIN_STATUS_DOWN" data-ref="_M/IF_ADMIN_STATUS_DOWN">IF_ADMIN_STATUS_DOWN</dfn>    2</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/IF_ADMIN_STATUS_TESTING" data-ref="_M/IF_ADMIN_STATUS_TESTING">IF_ADMIN_STATUS_TESTING</dfn> 3</u></td></tr>
<tr><th id="470">470</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::ifOperStatus" title='ti_stats::ifOperStatus' data-ref="ti_stats::ifOperStatus" data-ref-filename="ti_stats..ifOperStatus">ifOperStatus</dfn>;			<i>/* 17 */</i></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/IF_OPER_STATUS_UP" data-ref="_M/IF_OPER_STATUS_UP">IF_OPER_STATUS_UP</dfn>       1</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/IF_OPER_STATUS_DOWN" data-ref="_M/IF_OPER_STATUS_DOWN">IF_OPER_STATUS_DOWN</dfn>     2</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/IF_OPER_STATUS_TESTING" data-ref="_M/IF_OPER_STATUS_TESTING">IF_OPER_STATUS_TESTING</dfn>  3</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/IF_OPER_STATUS_UNKNOWN" data-ref="_M/IF_OPER_STATUS_UNKNOWN">IF_OPER_STATUS_UNKNOWN</dfn>  4</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/IF_OPER_STATUS_DORMANT" data-ref="_M/IF_OPER_STATUS_DORMANT">IF_OPER_STATUS_DORMANT</dfn>  5</u></td></tr>
<tr><th id="476">476</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::ifLastChange" title='ti_stats::ifLastChange' data-ref="ti_stats::ifLastChange" data-ref-filename="ti_stats..ifLastChange">ifLastChange</dfn>;			<i>/* 18 */</i></td></tr>
<tr><th id="477">477</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::ifInDiscards" title='ti_stats::ifInDiscards' data-ref="ti_stats::ifInDiscards" data-ref-filename="ti_stats..ifInDiscards">ifInDiscards</dfn>;			<i>/* 19 */</i></td></tr>
<tr><th id="478">478</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::ifInErrors" title='ti_stats::ifInErrors' data-ref="ti_stats::ifInErrors" data-ref-filename="ti_stats..ifInErrors">ifInErrors</dfn>;				<i>/* 20 */</i></td></tr>
<tr><th id="479">479</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::ifInUnknownProtos" title='ti_stats::ifInUnknownProtos' data-ref="ti_stats::ifInUnknownProtos" data-ref-filename="ti_stats..ifInUnknownProtos">ifInUnknownProtos</dfn>;			<i>/* 21 */</i></td></tr>
<tr><th id="480">480</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::ifOutDiscards" title='ti_stats::ifOutDiscards' data-ref="ti_stats::ifOutDiscards" data-ref-filename="ti_stats..ifOutDiscards">ifOutDiscards</dfn>;			<i>/* 22 */</i></td></tr>
<tr><th id="481">481</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::ifOutErrors" title='ti_stats::ifOutErrors' data-ref="ti_stats::ifOutErrors" data-ref-filename="ti_stats..ifOutErrors">ifOutErrors</dfn>;				<i>/* 23 */</i></td></tr>
<tr><th id="482">482</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::ifOutQLen" title='ti_stats::ifOutQLen' data-ref="ti_stats::ifOutQLen" data-ref-filename="ti_stats..ifOutQLen">ifOutQLen</dfn>;     <i>/* deprecated */</i>	<i>/* 24 */</i></td></tr>
<tr><th id="483">483</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>  <dfn class="decl field" id="ti_stats::ifPhysAddress" title='ti_stats::ifPhysAddress' data-ref="ti_stats::ifPhysAddress" data-ref-filename="ti_stats..ifPhysAddress">ifPhysAddress</dfn>[<var>8</var>]; <i>/* 8 bytes */</i>	<i>/* 25 - 26 */</i></td></tr>
<tr><th id="484">484</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>  <dfn class="decl field" id="ti_stats::ifDescr" title='ti_stats::ifDescr' data-ref="ti_stats::ifDescr" data-ref-filename="ti_stats..ifDescr">ifDescr</dfn>[<var>32</var>];				<i>/* 27 - 34 */</i></td></tr>
<tr><th id="485">485</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::alignIt" title='ti_stats::alignIt' data-ref="ti_stats::alignIt" data-ref-filename="ti_stats..alignIt">alignIt</dfn>;      <i>/* align to 64 bit for u_int64_ts following */</i></td></tr>
<tr><th id="486">486</th><td>	<i>/*</i></td></tr>
<tr><th id="487">487</th><td><i>	 * more interface stats, taken from RFC 1573, MIB-IIupdate,</i></td></tr>
<tr><th id="488">488</th><td><i>	 * interfaces group</i></td></tr>
<tr><th id="489">489</th><td><i>	 */</i></td></tr>
<tr><th id="490">490</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int64_t" title='u_int64_t' data-type='uint64_t' data-ref="u_int64_t" data-ref-filename="u_int64_t">u_int64_t</a> <dfn class="decl field" id="ti_stats::ifHCInOctets" title='ti_stats::ifHCInOctets' data-ref="ti_stats::ifHCInOctets" data-ref-filename="ti_stats..ifHCInOctets">ifHCInOctets</dfn>;			<i>/* 36 - 37 */</i></td></tr>
<tr><th id="491">491</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int64_t" title='u_int64_t' data-type='uint64_t' data-ref="u_int64_t" data-ref-filename="u_int64_t">u_int64_t</a> <dfn class="decl field" id="ti_stats::ifHCInUcastPkts" title='ti_stats::ifHCInUcastPkts' data-ref="ti_stats::ifHCInUcastPkts" data-ref-filename="ti_stats..ifHCInUcastPkts">ifHCInUcastPkts</dfn>;			<i>/* 38 - 39 */</i></td></tr>
<tr><th id="492">492</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int64_t" title='u_int64_t' data-type='uint64_t' data-ref="u_int64_t" data-ref-filename="u_int64_t">u_int64_t</a> <dfn class="decl field" id="ti_stats::ifHCInMulticastPkts" title='ti_stats::ifHCInMulticastPkts' data-ref="ti_stats::ifHCInMulticastPkts" data-ref-filename="ti_stats..ifHCInMulticastPkts">ifHCInMulticastPkts</dfn>;			<i>/* 40 - 41 */</i></td></tr>
<tr><th id="493">493</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int64_t" title='u_int64_t' data-type='uint64_t' data-ref="u_int64_t" data-ref-filename="u_int64_t">u_int64_t</a> <dfn class="decl field" id="ti_stats::ifHCInBroadcastPkts" title='ti_stats::ifHCInBroadcastPkts' data-ref="ti_stats::ifHCInBroadcastPkts" data-ref-filename="ti_stats..ifHCInBroadcastPkts">ifHCInBroadcastPkts</dfn>;			<i>/* 42 - 43 */</i></td></tr>
<tr><th id="494">494</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int64_t" title='u_int64_t' data-type='uint64_t' data-ref="u_int64_t" data-ref-filename="u_int64_t">u_int64_t</a> <dfn class="decl field" id="ti_stats::ifHCOutOctets" title='ti_stats::ifHCOutOctets' data-ref="ti_stats::ifHCOutOctets" data-ref-filename="ti_stats..ifHCOutOctets">ifHCOutOctets</dfn>;			<i>/* 44 - 45 */</i></td></tr>
<tr><th id="495">495</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int64_t" title='u_int64_t' data-type='uint64_t' data-ref="u_int64_t" data-ref-filename="u_int64_t">u_int64_t</a> <dfn class="decl field" id="ti_stats::ifHCOutUcastPkts" title='ti_stats::ifHCOutUcastPkts' data-ref="ti_stats::ifHCOutUcastPkts" data-ref-filename="ti_stats..ifHCOutUcastPkts">ifHCOutUcastPkts</dfn>;			<i>/* 46 - 47 */</i></td></tr>
<tr><th id="496">496</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int64_t" title='u_int64_t' data-type='uint64_t' data-ref="u_int64_t" data-ref-filename="u_int64_t">u_int64_t</a> <dfn class="decl field" id="ti_stats::ifHCOutMulticastPkts" title='ti_stats::ifHCOutMulticastPkts' data-ref="ti_stats::ifHCOutMulticastPkts" data-ref-filename="ti_stats..ifHCOutMulticastPkts">ifHCOutMulticastPkts</dfn>;		<i>/* 48 - 49 */</i></td></tr>
<tr><th id="497">497</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int64_t" title='u_int64_t' data-type='uint64_t' data-ref="u_int64_t" data-ref-filename="u_int64_t">u_int64_t</a> <dfn class="decl field" id="ti_stats::ifHCOutBroadcastPkts" title='ti_stats::ifHCOutBroadcastPkts' data-ref="ti_stats::ifHCOutBroadcastPkts" data-ref-filename="ti_stats..ifHCOutBroadcastPkts">ifHCOutBroadcastPkts</dfn>;		<i>/* 50 - 51 */</i></td></tr>
<tr><th id="498">498</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::ifLinkUpDownTrapEnable" title='ti_stats::ifLinkUpDownTrapEnable' data-ref="ti_stats::ifLinkUpDownTrapEnable" data-ref-filename="ti_stats..ifLinkUpDownTrapEnable">ifLinkUpDownTrapEnable</dfn>;		<i>/* 52 */</i></td></tr>
<tr><th id="499">499</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::ifHighSpeed" title='ti_stats::ifHighSpeed' data-ref="ti_stats::ifHighSpeed" data-ref-filename="ti_stats..ifHighSpeed">ifHighSpeed</dfn>;				<i>/* 53 */</i></td></tr>
<tr><th id="500">500</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::ifPromiscuousMode" title='ti_stats::ifPromiscuousMode' data-ref="ti_stats::ifPromiscuousMode" data-ref-filename="ti_stats..ifPromiscuousMode">ifPromiscuousMode</dfn>; 			<i>/* 54 */</i></td></tr>
<tr><th id="501">501</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::ifConnectorPresent" title='ti_stats::ifConnectorPresent' data-ref="ti_stats::ifConnectorPresent" data-ref-filename="ti_stats..ifConnectorPresent">ifConnectorPresent</dfn>; <i>/* follow link state 55 */</i></td></tr>
<tr><th id="502">502</th><td>	<i>/*</i></td></tr>
<tr><th id="503">503</th><td><i>	 * Host Commands</i></td></tr>
<tr><th id="504">504</th><td><i>	 */</i></td></tr>
<tr><th id="505">505</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicCmdsHostState" title='ti_stats::nicCmdsHostState' data-ref="ti_stats::nicCmdsHostState" data-ref-filename="ti_stats..nicCmdsHostState">nicCmdsHostState</dfn>;			<i>/* 56 */</i></td></tr>
<tr><th id="506">506</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicCmdsFDRFiltering" title='ti_stats::nicCmdsFDRFiltering' data-ref="ti_stats::nicCmdsFDRFiltering" data-ref-filename="ti_stats..nicCmdsFDRFiltering">nicCmdsFDRFiltering</dfn>;			<i>/* 57 */</i></td></tr>
<tr><th id="507">507</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicCmdsSetRecvProdIndex" title='ti_stats::nicCmdsSetRecvProdIndex' data-ref="ti_stats::nicCmdsSetRecvProdIndex" data-ref-filename="ti_stats..nicCmdsSetRecvProdIndex">nicCmdsSetRecvProdIndex</dfn>;		<i>/* 58 */</i></td></tr>
<tr><th id="508">508</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicCmdsUpdateGencommStats" title='ti_stats::nicCmdsUpdateGencommStats' data-ref="ti_stats::nicCmdsUpdateGencommStats" data-ref-filename="ti_stats..nicCmdsUpdateGencommStats">nicCmdsUpdateGencommStats</dfn>;		<i>/* 59 */</i></td></tr>
<tr><th id="509">509</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicCmdsResetJumboRing" title='ti_stats::nicCmdsResetJumboRing' data-ref="ti_stats::nicCmdsResetJumboRing" data-ref-filename="ti_stats..nicCmdsResetJumboRing">nicCmdsResetJumboRing</dfn>;		<i>/* 60 */</i></td></tr>
<tr><th id="510">510</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicCmdsAddMCastAddr" title='ti_stats::nicCmdsAddMCastAddr' data-ref="ti_stats::nicCmdsAddMCastAddr" data-ref-filename="ti_stats..nicCmdsAddMCastAddr">nicCmdsAddMCastAddr</dfn>;			<i>/* 61 */</i></td></tr>
<tr><th id="511">511</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicCmdsDelMCastAddr" title='ti_stats::nicCmdsDelMCastAddr' data-ref="ti_stats::nicCmdsDelMCastAddr" data-ref-filename="ti_stats..nicCmdsDelMCastAddr">nicCmdsDelMCastAddr</dfn>;			<i>/* 62 */</i></td></tr>
<tr><th id="512">512</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicCmdsSetPromiscMode" title='ti_stats::nicCmdsSetPromiscMode' data-ref="ti_stats::nicCmdsSetPromiscMode" data-ref-filename="ti_stats..nicCmdsSetPromiscMode">nicCmdsSetPromiscMode</dfn>;		<i>/* 63 */</i></td></tr>
<tr><th id="513">513</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicCmdsLinkNegotiate" title='ti_stats::nicCmdsLinkNegotiate' data-ref="ti_stats::nicCmdsLinkNegotiate" data-ref-filename="ti_stats..nicCmdsLinkNegotiate">nicCmdsLinkNegotiate</dfn>;		<i>/* 64 */</i></td></tr>
<tr><th id="514">514</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicCmdsSetMACAddr" title='ti_stats::nicCmdsSetMACAddr' data-ref="ti_stats::nicCmdsSetMACAddr" data-ref-filename="ti_stats..nicCmdsSetMACAddr">nicCmdsSetMACAddr</dfn>;			<i>/* 65 */</i></td></tr>
<tr><th id="515">515</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicCmdsClearProfile" title='ti_stats::nicCmdsClearProfile' data-ref="ti_stats::nicCmdsClearProfile" data-ref-filename="ti_stats..nicCmdsClearProfile">nicCmdsClearProfile</dfn>;			<i>/* 66 */</i></td></tr>
<tr><th id="516">516</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicCmdsSetMulticastMode" title='ti_stats::nicCmdsSetMulticastMode' data-ref="ti_stats::nicCmdsSetMulticastMode" data-ref-filename="ti_stats..nicCmdsSetMulticastMode">nicCmdsSetMulticastMode</dfn>;		<i>/* 67 */</i></td></tr>
<tr><th id="517">517</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicCmdsClearStats" title='ti_stats::nicCmdsClearStats' data-ref="ti_stats::nicCmdsClearStats" data-ref-filename="ti_stats..nicCmdsClearStats">nicCmdsClearStats</dfn>;			<i>/* 68 */</i></td></tr>
<tr><th id="518">518</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicCmdsSetRecvJumboProdIndex" title='ti_stats::nicCmdsSetRecvJumboProdIndex' data-ref="ti_stats::nicCmdsSetRecvJumboProdIndex" data-ref-filename="ti_stats..nicCmdsSetRecvJumboProdIndex">nicCmdsSetRecvJumboProdIndex</dfn>;	<i>/* 69 */</i></td></tr>
<tr><th id="519">519</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicCmdsSetRecvMiniProdIndex" title='ti_stats::nicCmdsSetRecvMiniProdIndex' data-ref="ti_stats::nicCmdsSetRecvMiniProdIndex" data-ref-filename="ti_stats..nicCmdsSetRecvMiniProdIndex">nicCmdsSetRecvMiniProdIndex</dfn>;		<i>/* 70 */</i></td></tr>
<tr><th id="520">520</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicCmdsRefreshStats" title='ti_stats::nicCmdsRefreshStats' data-ref="ti_stats::nicCmdsRefreshStats" data-ref-filename="ti_stats..nicCmdsRefreshStats">nicCmdsRefreshStats</dfn>;			<i>/* 71 */</i></td></tr>
<tr><th id="521">521</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicCmdsUnknown" title='ti_stats::nicCmdsUnknown' data-ref="ti_stats::nicCmdsUnknown" data-ref-filename="ti_stats..nicCmdsUnknown">nicCmdsUnknown</dfn>;			<i>/* 72 */</i></td></tr>
<tr><th id="522">522</th><td>	<i>/*</i></td></tr>
<tr><th id="523">523</th><td><i>	 * NIC Events</i></td></tr>
<tr><th id="524">524</th><td><i>	 */</i></td></tr>
<tr><th id="525">525</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicEventsNICFirmwareOperational" title='ti_stats::nicEventsNICFirmwareOperational' data-ref="ti_stats::nicEventsNICFirmwareOperational" data-ref-filename="ti_stats..nicEventsNICFirmwareOperational">nicEventsNICFirmwareOperational</dfn>;	<i>/* 73 */</i></td></tr>
<tr><th id="526">526</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicEventsStatsUpdated" title='ti_stats::nicEventsStatsUpdated' data-ref="ti_stats::nicEventsStatsUpdated" data-ref-filename="ti_stats..nicEventsStatsUpdated">nicEventsStatsUpdated</dfn>;		<i>/* 74 */</i></td></tr>
<tr><th id="527">527</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicEventsLinkStateChanged" title='ti_stats::nicEventsLinkStateChanged' data-ref="ti_stats::nicEventsLinkStateChanged" data-ref-filename="ti_stats..nicEventsLinkStateChanged">nicEventsLinkStateChanged</dfn>;		<i>/* 75 */</i></td></tr>
<tr><th id="528">528</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicEventsError" title='ti_stats::nicEventsError' data-ref="ti_stats::nicEventsError" data-ref-filename="ti_stats..nicEventsError">nicEventsError</dfn>;			<i>/* 76 */</i></td></tr>
<tr><th id="529">529</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicEventsMCastListUpdated" title='ti_stats::nicEventsMCastListUpdated' data-ref="ti_stats::nicEventsMCastListUpdated" data-ref-filename="ti_stats..nicEventsMCastListUpdated">nicEventsMCastListUpdated</dfn>;		<i>/* 77 */</i></td></tr>
<tr><th id="530">530</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicEventsResetJumboRing" title='ti_stats::nicEventsResetJumboRing' data-ref="ti_stats::nicEventsResetJumboRing" data-ref-filename="ti_stats..nicEventsResetJumboRing">nicEventsResetJumboRing</dfn>;		<i>/* 78 */</i></td></tr>
<tr><th id="531">531</th><td>	<i>/*</i></td></tr>
<tr><th id="532">532</th><td><i>	 * Ring manipulation</i></td></tr>
<tr><th id="533">533</th><td><i>	 */</i></td></tr>
<tr><th id="534">534</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicRingSetSendProdIndex" title='ti_stats::nicRingSetSendProdIndex' data-ref="ti_stats::nicRingSetSendProdIndex" data-ref-filename="ti_stats..nicRingSetSendProdIndex">nicRingSetSendProdIndex</dfn>;		<i>/* 79 */</i></td></tr>
<tr><th id="535">535</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicRingSetSendConsIndex" title='ti_stats::nicRingSetSendConsIndex' data-ref="ti_stats::nicRingSetSendConsIndex" data-ref-filename="ti_stats..nicRingSetSendConsIndex">nicRingSetSendConsIndex</dfn>;		<i>/* 80 */</i></td></tr>
<tr><th id="536">536</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicRingSetRecvReturnProdIndex" title='ti_stats::nicRingSetRecvReturnProdIndex' data-ref="ti_stats::nicRingSetRecvReturnProdIndex" data-ref-filename="ti_stats..nicRingSetRecvReturnProdIndex">nicRingSetRecvReturnProdIndex</dfn>;	<i>/* 81 */</i></td></tr>
<tr><th id="537">537</th><td>	<i>/*</i></td></tr>
<tr><th id="538">538</th><td><i>	 * Interrupts</i></td></tr>
<tr><th id="539">539</th><td><i>	 */</i></td></tr>
<tr><th id="540">540</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicInterrupts" title='ti_stats::nicInterrupts' data-ref="ti_stats::nicInterrupts" data-ref-filename="ti_stats..nicInterrupts">nicInterrupts</dfn>;			<i>/* 82 */</i></td></tr>
<tr><th id="541">541</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicAvoidedInterrupts" title='ti_stats::nicAvoidedInterrupts' data-ref="ti_stats::nicAvoidedInterrupts" data-ref-filename="ti_stats..nicAvoidedInterrupts">nicAvoidedInterrupts</dfn>;		<i>/* 83 */</i></td></tr>
<tr><th id="542">542</th><td>	<i>/*</i></td></tr>
<tr><th id="543">543</th><td><i>	 * BD Coalescing Thresholds</i></td></tr>
<tr><th id="544">544</th><td><i>	 */</i></td></tr>
<tr><th id="545">545</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicEventThresholdHit" title='ti_stats::nicEventThresholdHit' data-ref="ti_stats::nicEventThresholdHit" data-ref-filename="ti_stats..nicEventThresholdHit">nicEventThresholdHit</dfn>;		<i>/* 84 */</i></td></tr>
<tr><th id="546">546</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicSendThresholdHit" title='ti_stats::nicSendThresholdHit' data-ref="ti_stats::nicSendThresholdHit" data-ref-filename="ti_stats..nicSendThresholdHit">nicSendThresholdHit</dfn>;			<i>/* 85 */</i></td></tr>
<tr><th id="547">547</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicRecvThresholdHit" title='ti_stats::nicRecvThresholdHit' data-ref="ti_stats::nicRecvThresholdHit" data-ref-filename="ti_stats..nicRecvThresholdHit">nicRecvThresholdHit</dfn>;			<i>/* 86 */</i></td></tr>
<tr><th id="548">548</th><td>	<i>/*</i></td></tr>
<tr><th id="549">549</th><td><i>	 * DMA Attentions</i></td></tr>
<tr><th id="550">550</th><td><i>	 */</i></td></tr>
<tr><th id="551">551</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicDmaRdOverrun" title='ti_stats::nicDmaRdOverrun' data-ref="ti_stats::nicDmaRdOverrun" data-ref-filename="ti_stats..nicDmaRdOverrun">nicDmaRdOverrun</dfn>;			<i>/* 87 */</i></td></tr>
<tr><th id="552">552</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicDmaRdUnderrun" title='ti_stats::nicDmaRdUnderrun' data-ref="ti_stats::nicDmaRdUnderrun" data-ref-filename="ti_stats..nicDmaRdUnderrun">nicDmaRdUnderrun</dfn>;			<i>/* 88 */</i></td></tr>
<tr><th id="553">553</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicDmaWrOverrun" title='ti_stats::nicDmaWrOverrun' data-ref="ti_stats::nicDmaWrOverrun" data-ref-filename="ti_stats..nicDmaWrOverrun">nicDmaWrOverrun</dfn>;			<i>/* 89 */</i></td></tr>
<tr><th id="554">554</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicDmaWrUnderrun" title='ti_stats::nicDmaWrUnderrun' data-ref="ti_stats::nicDmaWrUnderrun" data-ref-filename="ti_stats..nicDmaWrUnderrun">nicDmaWrUnderrun</dfn>;			<i>/* 90 */</i></td></tr>
<tr><th id="555">555</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicDmaWrMasterAborts" title='ti_stats::nicDmaWrMasterAborts' data-ref="ti_stats::nicDmaWrMasterAborts" data-ref-filename="ti_stats..nicDmaWrMasterAborts">nicDmaWrMasterAborts</dfn>;		<i>/* 91 */</i></td></tr>
<tr><th id="556">556</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicDmaRdMasterAborts" title='ti_stats::nicDmaRdMasterAborts' data-ref="ti_stats::nicDmaRdMasterAborts" data-ref-filename="ti_stats..nicDmaRdMasterAborts">nicDmaRdMasterAborts</dfn>;		<i>/* 92 */</i></td></tr>
<tr><th id="557">557</th><td>	<i>/*</i></td></tr>
<tr><th id="558">558</th><td><i>	 * NIC Resources</i></td></tr>
<tr><th id="559">559</th><td><i>	 */</i></td></tr>
<tr><th id="560">560</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicDmaWriteRingFull" title='ti_stats::nicDmaWriteRingFull' data-ref="ti_stats::nicDmaWriteRingFull" data-ref-filename="ti_stats..nicDmaWriteRingFull">nicDmaWriteRingFull</dfn>;			<i>/* 93 */</i></td></tr>
<tr><th id="561">561</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicDmaReadRingFull" title='ti_stats::nicDmaReadRingFull' data-ref="ti_stats::nicDmaReadRingFull" data-ref-filename="ti_stats..nicDmaReadRingFull">nicDmaReadRingFull</dfn>;			<i>/* 94 */</i></td></tr>
<tr><th id="562">562</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicEventRingFull" title='ti_stats::nicEventRingFull' data-ref="ti_stats::nicEventRingFull" data-ref-filename="ti_stats..nicEventRingFull">nicEventRingFull</dfn>;			<i>/* 95 */</i></td></tr>
<tr><th id="563">563</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicEventProducerRingFull" title='ti_stats::nicEventProducerRingFull' data-ref="ti_stats::nicEventProducerRingFull" data-ref-filename="ti_stats..nicEventProducerRingFull">nicEventProducerRingFull</dfn>;		<i>/* 96 */</i></td></tr>
<tr><th id="564">564</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicTxMacDescrRingFull" title='ti_stats::nicTxMacDescrRingFull' data-ref="ti_stats::nicTxMacDescrRingFull" data-ref-filename="ti_stats..nicTxMacDescrRingFull">nicTxMacDescrRingFull</dfn>;		<i>/* 97 */</i></td></tr>
<tr><th id="565">565</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicOutOfTxBufSpaceFrameRetry" title='ti_stats::nicOutOfTxBufSpaceFrameRetry' data-ref="ti_stats::nicOutOfTxBufSpaceFrameRetry" data-ref-filename="ti_stats..nicOutOfTxBufSpaceFrameRetry">nicOutOfTxBufSpaceFrameRetry</dfn>;	<i>/* 98 */</i></td></tr>
<tr><th id="566">566</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicNoMoreWrDMADescriptors" title='ti_stats::nicNoMoreWrDMADescriptors' data-ref="ti_stats::nicNoMoreWrDMADescriptors" data-ref-filename="ti_stats..nicNoMoreWrDMADescriptors">nicNoMoreWrDMADescriptors</dfn>;		<i>/* 99 */</i></td></tr>
<tr><th id="567">567</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicNoMoreRxBDs" title='ti_stats::nicNoMoreRxBDs' data-ref="ti_stats::nicNoMoreRxBDs" data-ref-filename="ti_stats..nicNoMoreRxBDs">nicNoMoreRxBDs</dfn>;			<i>/* 100 */</i></td></tr>
<tr><th id="568">568</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicNoSpaceInReturnRing" title='ti_stats::nicNoSpaceInReturnRing' data-ref="ti_stats::nicNoSpaceInReturnRing" data-ref-filename="ti_stats..nicNoSpaceInReturnRing">nicNoSpaceInReturnRing</dfn>;		<i>/* 101 */</i></td></tr>
<tr><th id="569">569</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicSendBDs" title='ti_stats::nicSendBDs' data-ref="ti_stats::nicSendBDs" data-ref-filename="ti_stats..nicSendBDs">nicSendBDs</dfn>;            <i>/* current count 102 */</i></td></tr>
<tr><th id="570">570</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicRecvBDs" title='ti_stats::nicRecvBDs' data-ref="ti_stats::nicRecvBDs" data-ref-filename="ti_stats..nicRecvBDs">nicRecvBDs</dfn>;            <i>/* current count 103 */</i></td></tr>
<tr><th id="571">571</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicJumboRecvBDs" title='ti_stats::nicJumboRecvBDs' data-ref="ti_stats::nicJumboRecvBDs" data-ref-filename="ti_stats..nicJumboRecvBDs">nicJumboRecvBDs</dfn>;       <i>/* current count 104 */</i></td></tr>
<tr><th id="572">572</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicMiniRecvBDs" title='ti_stats::nicMiniRecvBDs' data-ref="ti_stats::nicMiniRecvBDs" data-ref-filename="ti_stats..nicMiniRecvBDs">nicMiniRecvBDs</dfn>;        <i>/* current count 105 */</i></td></tr>
<tr><th id="573">573</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicTotalRecvBDs" title='ti_stats::nicTotalRecvBDs' data-ref="ti_stats::nicTotalRecvBDs" data-ref-filename="ti_stats..nicTotalRecvBDs">nicTotalRecvBDs</dfn>;       <i>/* current count 106 */</i></td></tr>
<tr><th id="574">574</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicTotalSendBDs" title='ti_stats::nicTotalSendBDs' data-ref="ti_stats::nicTotalSendBDs" data-ref-filename="ti_stats..nicTotalSendBDs">nicTotalSendBDs</dfn>;       <i>/* current count 107 */</i></td></tr>
<tr><th id="575">575</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicJumboSpillOver" title='ti_stats::nicJumboSpillOver' data-ref="ti_stats::nicJumboSpillOver" data-ref-filename="ti_stats..nicJumboSpillOver">nicJumboSpillOver</dfn>;			<i>/* 108 */</i></td></tr>
<tr><th id="576">576</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicSbusHangCleared" title='ti_stats::nicSbusHangCleared' data-ref="ti_stats::nicSbusHangCleared" data-ref-filename="ti_stats..nicSbusHangCleared">nicSbusHangCleared</dfn>;			<i>/* 109 */</i></td></tr>
<tr><th id="577">577</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicEnqEventDelayed" title='ti_stats::nicEnqEventDelayed' data-ref="ti_stats::nicEnqEventDelayed" data-ref-filename="ti_stats..nicEnqEventDelayed">nicEnqEventDelayed</dfn>;			<i>/* 110 */</i></td></tr>
<tr><th id="578">578</th><td>	<i>/*</i></td></tr>
<tr><th id="579">579</th><td><i>	 * Stats from MAC rx completion</i></td></tr>
<tr><th id="580">580</th><td><i>	 */</i></td></tr>
<tr><th id="581">581</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicMacRxLateColls" title='ti_stats::nicMacRxLateColls' data-ref="ti_stats::nicMacRxLateColls" data-ref-filename="ti_stats..nicMacRxLateColls">nicMacRxLateColls</dfn>;			<i>/* 111 */</i></td></tr>
<tr><th id="582">582</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicMacRxLinkLostDuringPkt" title='ti_stats::nicMacRxLinkLostDuringPkt' data-ref="ti_stats::nicMacRxLinkLostDuringPkt" data-ref-filename="ti_stats..nicMacRxLinkLostDuringPkt">nicMacRxLinkLostDuringPkt</dfn>;		<i>/* 112 */</i></td></tr>
<tr><th id="583">583</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicMacRxPhyDecodeErr" title='ti_stats::nicMacRxPhyDecodeErr' data-ref="ti_stats::nicMacRxPhyDecodeErr" data-ref-filename="ti_stats..nicMacRxPhyDecodeErr">nicMacRxPhyDecodeErr</dfn>;		<i>/* 113 */</i></td></tr>
<tr><th id="584">584</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicMacRxMacAbort" title='ti_stats::nicMacRxMacAbort' data-ref="ti_stats::nicMacRxMacAbort" data-ref-filename="ti_stats..nicMacRxMacAbort">nicMacRxMacAbort</dfn>;			<i>/* 114 */</i></td></tr>
<tr><th id="585">585</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicMacRxTruncNoResources" title='ti_stats::nicMacRxTruncNoResources' data-ref="ti_stats::nicMacRxTruncNoResources" data-ref-filename="ti_stats..nicMacRxTruncNoResources">nicMacRxTruncNoResources</dfn>;		<i>/* 115 */</i></td></tr>
<tr><th id="586">586</th><td>	<i>/*</i></td></tr>
<tr><th id="587">587</th><td><i>	 * Stats from the mac_stats area</i></td></tr>
<tr><th id="588">588</th><td><i>	 */</i></td></tr>
<tr><th id="589">589</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicMacRxDropUla" title='ti_stats::nicMacRxDropUla' data-ref="ti_stats::nicMacRxDropUla" data-ref-filename="ti_stats..nicMacRxDropUla">nicMacRxDropUla</dfn>;			<i>/* 116 */</i></td></tr>
<tr><th id="590">590</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicMacRxDropMcast" title='ti_stats::nicMacRxDropMcast' data-ref="ti_stats::nicMacRxDropMcast" data-ref-filename="ti_stats..nicMacRxDropMcast">nicMacRxDropMcast</dfn>;			<i>/* 117 */</i></td></tr>
<tr><th id="591">591</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicMacRxFlowControl" title='ti_stats::nicMacRxFlowControl' data-ref="ti_stats::nicMacRxFlowControl" data-ref-filename="ti_stats..nicMacRxFlowControl">nicMacRxFlowControl</dfn>;			<i>/* 118 */</i></td></tr>
<tr><th id="592">592</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicMacRxDropSpace" title='ti_stats::nicMacRxDropSpace' data-ref="ti_stats::nicMacRxDropSpace" data-ref-filename="ti_stats..nicMacRxDropSpace">nicMacRxDropSpace</dfn>;			<i>/* 119 */</i></td></tr>
<tr><th id="593">593</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicMacRxColls" title='ti_stats::nicMacRxColls' data-ref="ti_stats::nicMacRxColls" data-ref-filename="ti_stats..nicMacRxColls">nicMacRxColls</dfn>;			<i>/* 120 */</i></td></tr>
<tr><th id="594">594</th><td>	<i>/*</i></td></tr>
<tr><th id="595">595</th><td><i> 	 * MAC RX Attentions</i></td></tr>
<tr><th id="596">596</th><td><i>	 */</i></td></tr>
<tr><th id="597">597</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicMacRxTotalAttns" title='ti_stats::nicMacRxTotalAttns' data-ref="ti_stats::nicMacRxTotalAttns" data-ref-filename="ti_stats..nicMacRxTotalAttns">nicMacRxTotalAttns</dfn>;			<i>/* 121 */</i></td></tr>
<tr><th id="598">598</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicMacRxLinkAttns" title='ti_stats::nicMacRxLinkAttns' data-ref="ti_stats::nicMacRxLinkAttns" data-ref-filename="ti_stats..nicMacRxLinkAttns">nicMacRxLinkAttns</dfn>;			<i>/* 122 */</i></td></tr>
<tr><th id="599">599</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicMacRxSyncAttns" title='ti_stats::nicMacRxSyncAttns' data-ref="ti_stats::nicMacRxSyncAttns" data-ref-filename="ti_stats..nicMacRxSyncAttns">nicMacRxSyncAttns</dfn>;			<i>/* 123 */</i></td></tr>
<tr><th id="600">600</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicMacRxConfigAttns" title='ti_stats::nicMacRxConfigAttns' data-ref="ti_stats::nicMacRxConfigAttns" data-ref-filename="ti_stats..nicMacRxConfigAttns">nicMacRxConfigAttns</dfn>;			<i>/* 124 */</i></td></tr>
<tr><th id="601">601</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicMacReset" title='ti_stats::nicMacReset' data-ref="ti_stats::nicMacReset" data-ref-filename="ti_stats..nicMacReset">nicMacReset</dfn>;				<i>/* 125 */</i></td></tr>
<tr><th id="602">602</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicMacRxBufDescrAttns" title='ti_stats::nicMacRxBufDescrAttns' data-ref="ti_stats::nicMacRxBufDescrAttns" data-ref-filename="ti_stats..nicMacRxBufDescrAttns">nicMacRxBufDescrAttns</dfn>;		<i>/* 126 */</i></td></tr>
<tr><th id="603">603</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicMacRxBufAttns" title='ti_stats::nicMacRxBufAttns' data-ref="ti_stats::nicMacRxBufAttns" data-ref-filename="ti_stats..nicMacRxBufAttns">nicMacRxBufAttns</dfn>;			<i>/* 127 */</i></td></tr>
<tr><th id="604">604</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicMacRxZeroFrameCleanup" title='ti_stats::nicMacRxZeroFrameCleanup' data-ref="ti_stats::nicMacRxZeroFrameCleanup" data-ref-filename="ti_stats..nicMacRxZeroFrameCleanup">nicMacRxZeroFrameCleanup</dfn>;		<i>/* 128 */</i></td></tr>
<tr><th id="605">605</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicMacRxOneFrameCleanup" title='ti_stats::nicMacRxOneFrameCleanup' data-ref="ti_stats::nicMacRxOneFrameCleanup" data-ref-filename="ti_stats..nicMacRxOneFrameCleanup">nicMacRxOneFrameCleanup</dfn>;		<i>/* 129 */</i></td></tr>
<tr><th id="606">606</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicMacRxMultipleFrameCleanup" title='ti_stats::nicMacRxMultipleFrameCleanup' data-ref="ti_stats::nicMacRxMultipleFrameCleanup" data-ref-filename="ti_stats..nicMacRxMultipleFrameCleanup">nicMacRxMultipleFrameCleanup</dfn>;	<i>/* 130 */</i></td></tr>
<tr><th id="607">607</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicMacRxTimerCleanup" title='ti_stats::nicMacRxTimerCleanup' data-ref="ti_stats::nicMacRxTimerCleanup" data-ref-filename="ti_stats..nicMacRxTimerCleanup">nicMacRxTimerCleanup</dfn>;		<i>/* 131 */</i></td></tr>
<tr><th id="608">608</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicMacRxDmaCleanup" title='ti_stats::nicMacRxDmaCleanup' data-ref="ti_stats::nicMacRxDmaCleanup" data-ref-filename="ti_stats..nicMacRxDmaCleanup">nicMacRxDmaCleanup</dfn>;			<i>/* 132 */</i></td></tr>
<tr><th id="609">609</th><td>	<i>/*</i></td></tr>
<tr><th id="610">610</th><td><i>	 * Stats from the mac_stats area</i></td></tr>
<tr><th id="611">611</th><td><i>	 */</i></td></tr>
<tr><th id="612">612</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicMacTxCollisionHistogram" title='ti_stats::nicMacTxCollisionHistogram' data-ref="ti_stats::nicMacTxCollisionHistogram" data-ref-filename="ti_stats..nicMacTxCollisionHistogram">nicMacTxCollisionHistogram</dfn>[<var>15</var>];	<i>/* 133 */</i></td></tr>
<tr><th id="613">613</th><td>	<i>/*</i></td></tr>
<tr><th id="614">614</th><td><i>	 * MAC TX Attentions</i></td></tr>
<tr><th id="615">615</th><td><i>	 */</i></td></tr>
<tr><th id="616">616</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicMacTxTotalAttns" title='ti_stats::nicMacTxTotalAttns' data-ref="ti_stats::nicMacTxTotalAttns" data-ref-filename="ti_stats..nicMacTxTotalAttns">nicMacTxTotalAttns</dfn>;			<i>/* 134 */</i></td></tr>
<tr><th id="617">617</th><td>	<i>/*</i></td></tr>
<tr><th id="618">618</th><td><i>	 * NIC Profile</i></td></tr>
<tr><th id="619">619</th><td><i>	 */</i></td></tr>
<tr><th id="620">620</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_stats::nicProfile" title='ti_stats::nicProfile' data-ref="ti_stats::nicProfile" data-ref-filename="ti_stats..nicProfile">nicProfile</dfn>[<var>32</var>];			<i>/* 135 */</i></td></tr>
<tr><th id="621">621</th><td>	<i>/*</i></td></tr>
<tr><th id="622">622</th><td><i>	 * Pat to 1024 bytes.</i></td></tr>
<tr><th id="623">623</th><td><i>	 */</i></td></tr>
<tr><th id="624">624</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="ti_stats::pad" title='ti_stats::pad' data-ref="ti_stats::pad" data-ref-filename="ti_stats..pad">pad</dfn>[<var>75</var>];</td></tr>
<tr><th id="625">625</th><td>};</td></tr>
<tr><th id="626">626</th><td><i>/*</i></td></tr>
<tr><th id="627">627</th><td><i> * Tigon general information block. This resides in host memory</i></td></tr>
<tr><th id="628">628</th><td><i> * and contains the status counters, ring control blocks and</i></td></tr>
<tr><th id="629">629</th><td><i> * producer pointers.</i></td></tr>
<tr><th id="630">630</th><td><i> */</i></td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td><b>struct</b> <dfn class="type def" id="ti_gib" title='ti_gib' data-ref="ti_gib" data-ref-filename="ti_gib">ti_gib</dfn> {</td></tr>
<tr><th id="633">633</th><td>	<b>struct</b> <a class="type" href="#ti_stats" title='ti_stats' data-ref="ti_stats" data-ref-filename="ti_stats">ti_stats</a>		<dfn class="decl field" id="ti_gib::ti_stats" title='ti_gib::ti_stats' data-ref="ti_gib::ti_stats" data-ref-filename="ti_gib..ti_stats">ti_stats</dfn>;</td></tr>
<tr><th id="634">634</th><td>	<b>struct</b> <a class="type" href="#ti_rcb" title='ti_rcb' data-ref="ti_rcb" data-ref-filename="ti_rcb">ti_rcb</a>		<dfn class="decl field" id="ti_gib::ti_ev_rcb" title='ti_gib::ti_ev_rcb' data-ref="ti_gib::ti_ev_rcb" data-ref-filename="ti_gib..ti_ev_rcb">ti_ev_rcb</dfn>;</td></tr>
<tr><th id="635">635</th><td>	<b>struct</b> <a class="type" href="#ti_rcb" title='ti_rcb' data-ref="ti_rcb" data-ref-filename="ti_rcb">ti_rcb</a>		<dfn class="decl field" id="ti_gib::ti_cmd_rcb" title='ti_gib::ti_cmd_rcb' data-ref="ti_gib::ti_cmd_rcb" data-ref-filename="ti_gib..ti_cmd_rcb">ti_cmd_rcb</dfn>;</td></tr>
<tr><th id="636">636</th><td>	<b>struct</b> <a class="type" href="#ti_rcb" title='ti_rcb' data-ref="ti_rcb" data-ref-filename="ti_rcb">ti_rcb</a>		<dfn class="decl field" id="ti_gib::ti_tx_rcb" title='ti_gib::ti_tx_rcb' data-ref="ti_gib::ti_tx_rcb" data-ref-filename="ti_gib..ti_tx_rcb">ti_tx_rcb</dfn>;</td></tr>
<tr><th id="637">637</th><td>	<b>struct</b> <a class="type" href="#ti_rcb" title='ti_rcb' data-ref="ti_rcb" data-ref-filename="ti_rcb">ti_rcb</a>		<dfn class="decl field" id="ti_gib::ti_std_rx_rcb" title='ti_gib::ti_std_rx_rcb' data-ref="ti_gib::ti_std_rx_rcb" data-ref-filename="ti_gib..ti_std_rx_rcb">ti_std_rx_rcb</dfn>;</td></tr>
<tr><th id="638">638</th><td>	<b>struct</b> <a class="type" href="#ti_rcb" title='ti_rcb' data-ref="ti_rcb" data-ref-filename="ti_rcb">ti_rcb</a>		<dfn class="decl field" id="ti_gib::ti_jumbo_rx_rcb" title='ti_gib::ti_jumbo_rx_rcb' data-ref="ti_gib::ti_jumbo_rx_rcb" data-ref-filename="ti_gib..ti_jumbo_rx_rcb">ti_jumbo_rx_rcb</dfn>;</td></tr>
<tr><th id="639">639</th><td>	<b>struct</b> <a class="type" href="#ti_rcb" title='ti_rcb' data-ref="ti_rcb" data-ref-filename="ti_rcb">ti_rcb</a>		<dfn class="decl field" id="ti_gib::ti_mini_rx_rcb" title='ti_gib::ti_mini_rx_rcb' data-ref="ti_gib::ti_mini_rx_rcb" data-ref-filename="ti_gib..ti_mini_rx_rcb">ti_mini_rx_rcb</dfn>;</td></tr>
<tr><th id="640">640</th><td>	<b>struct</b> <a class="type" href="#ti_rcb" title='ti_rcb' data-ref="ti_rcb" data-ref-filename="ti_rcb">ti_rcb</a>		<dfn class="decl field" id="ti_gib::ti_return_rcb" title='ti_gib::ti_return_rcb' data-ref="ti_gib::ti_return_rcb" data-ref-filename="ti_gib..ti_return_rcb">ti_return_rcb</dfn>;</td></tr>
<tr><th id="641">641</th><td>	<a class="typedef" href="#ti_hostaddr" title='ti_hostaddr' data-type='struct ti_hostaddr' data-ref="ti_hostaddr" data-ref-filename="ti_hostaddr">ti_hostaddr</a>		<dfn class="decl field" id="ti_gib::ti_ev_prodidx_ptr" title='ti_gib::ti_ev_prodidx_ptr' data-ref="ti_gib::ti_ev_prodidx_ptr" data-ref-filename="ti_gib..ti_ev_prodidx_ptr">ti_ev_prodidx_ptr</dfn>;</td></tr>
<tr><th id="642">642</th><td>	<a class="typedef" href="#ti_hostaddr" title='ti_hostaddr' data-type='struct ti_hostaddr' data-ref="ti_hostaddr" data-ref-filename="ti_hostaddr">ti_hostaddr</a>		<dfn class="decl field" id="ti_gib::ti_return_prodidx_ptr" title='ti_gib::ti_return_prodidx_ptr' data-ref="ti_gib::ti_return_prodidx_ptr" data-ref-filename="ti_gib..ti_return_prodidx_ptr">ti_return_prodidx_ptr</dfn>;</td></tr>
<tr><th id="643">643</th><td>	<a class="typedef" href="#ti_hostaddr" title='ti_hostaddr' data-type='struct ti_hostaddr' data-ref="ti_hostaddr" data-ref-filename="ti_hostaddr">ti_hostaddr</a>		<dfn class="decl field" id="ti_gib::ti_tx_considx_ptr" title='ti_gib::ti_tx_considx_ptr' data-ref="ti_gib::ti_tx_considx_ptr" data-ref-filename="ti_gib..ti_tx_considx_ptr">ti_tx_considx_ptr</dfn>;</td></tr>
<tr><th id="644">644</th><td>	<a class="typedef" href="#ti_hostaddr" title='ti_hostaddr' data-type='struct ti_hostaddr' data-ref="ti_hostaddr" data-ref-filename="ti_hostaddr">ti_hostaddr</a>		<dfn class="decl field" id="ti_gib::ti_refresh_stats_ptr" title='ti_gib::ti_refresh_stats_ptr' data-ref="ti_gib::ti_refresh_stats_ptr" data-ref-filename="ti_gib..ti_refresh_stats_ptr">ti_refresh_stats_ptr</dfn>;</td></tr>
<tr><th id="645">645</th><td>};</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td><i>/*</i></td></tr>
<tr><th id="648">648</th><td><i> * Buffer descriptor structures. There are basically three types</i></td></tr>
<tr><th id="649">649</th><td><i> * of structures: normal receive descriptors, extended receive</i></td></tr>
<tr><th id="650">650</th><td><i> * descriptors and transmit descriptors. The extended receive</i></td></tr>
<tr><th id="651">651</th><td><i> * descriptors are optionally used only for the jumbo receive ring.</i></td></tr>
<tr><th id="652">652</th><td><i> */</i></td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td><b>struct</b> <dfn class="type def" id="ti_rx_desc" title='ti_rx_desc' data-ref="ti_rx_desc" data-ref-filename="ti_rx_desc">ti_rx_desc</dfn> {</td></tr>
<tr><th id="655">655</th><td>	<a class="typedef" href="#ti_hostaddr" title='ti_hostaddr' data-type='struct ti_hostaddr' data-ref="ti_hostaddr" data-ref-filename="ti_hostaddr">ti_hostaddr</a>		<dfn class="decl field" id="ti_rx_desc::ti_addr" title='ti_rx_desc::ti_addr' data-ref="ti_rx_desc::ti_addr" data-ref-filename="ti_rx_desc..ti_addr">ti_addr</dfn>;</td></tr>
<tr><th id="656">656</th><td><u>#<span data-ppcond="656">if</span> <a class="macro" href="../../sys/endian.h.html#103" title="1234" data-ref="_M/BYTE_ORDER">BYTE_ORDER</a> == <a class="macro" href="../../sys/endian.h.html#101" title="4321" data-ref="_M/BIG_ENDIAN">BIG_ENDIAN</a></u></td></tr>
<tr><th id="657">657</th><td>	u_int16_t		ti_idx;</td></tr>
<tr><th id="658">658</th><td>	u_int16_t		ti_len;</td></tr>
<tr><th id="659">659</th><td><u>#<span data-ppcond="656">else</span></u></td></tr>
<tr><th id="660">660</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_rx_desc::ti_len" title='ti_rx_desc::ti_len' data-ref="ti_rx_desc::ti_len" data-ref-filename="ti_rx_desc..ti_len">ti_len</dfn>;</td></tr>
<tr><th id="661">661</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_rx_desc::ti_idx" title='ti_rx_desc::ti_idx' data-ref="ti_rx_desc::ti_idx" data-ref-filename="ti_rx_desc..ti_idx">ti_idx</dfn>;</td></tr>
<tr><th id="662">662</th><td><u>#<span data-ppcond="656">endif</span></u></td></tr>
<tr><th id="663">663</th><td><u>#<span data-ppcond="663">if</span> <a class="macro" href="../../sys/endian.h.html#103" title="1234" data-ref="_M/BYTE_ORDER">BYTE_ORDER</a> == <a class="macro" href="../../sys/endian.h.html#101" title="4321" data-ref="_M/BIG_ENDIAN">BIG_ENDIAN</a></u></td></tr>
<tr><th id="664">664</th><td>	u_int16_t		ti_type;</td></tr>
<tr><th id="665">665</th><td>	u_int16_t		ti_flags;</td></tr>
<tr><th id="666">666</th><td><u>#<span data-ppcond="663">else</span></u></td></tr>
<tr><th id="667">667</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_rx_desc::ti_flags" title='ti_rx_desc::ti_flags' data-ref="ti_rx_desc::ti_flags" data-ref-filename="ti_rx_desc..ti_flags">ti_flags</dfn>;</td></tr>
<tr><th id="668">668</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_rx_desc::ti_type" title='ti_rx_desc::ti_type' data-ref="ti_rx_desc::ti_type" data-ref-filename="ti_rx_desc..ti_type">ti_type</dfn>;</td></tr>
<tr><th id="669">669</th><td><u>#<span data-ppcond="663">endif</span></u></td></tr>
<tr><th id="670">670</th><td><u>#<span data-ppcond="670">if</span> <a class="macro" href="../../sys/endian.h.html#103" title="1234" data-ref="_M/BYTE_ORDER">BYTE_ORDER</a> == <a class="macro" href="../../sys/endian.h.html#101" title="4321" data-ref="_M/BIG_ENDIAN">BIG_ENDIAN</a></u></td></tr>
<tr><th id="671">671</th><td>	u_int16_t		ti_ip_cksum;</td></tr>
<tr><th id="672">672</th><td>	u_int16_t		ti_tcp_udp_cksum;</td></tr>
<tr><th id="673">673</th><td><u>#<span data-ppcond="670">else</span></u></td></tr>
<tr><th id="674">674</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_rx_desc::ti_tcp_udp_cksum" title='ti_rx_desc::ti_tcp_udp_cksum' data-ref="ti_rx_desc::ti_tcp_udp_cksum" data-ref-filename="ti_rx_desc..ti_tcp_udp_cksum">ti_tcp_udp_cksum</dfn>;</td></tr>
<tr><th id="675">675</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_rx_desc::ti_ip_cksum" title='ti_rx_desc::ti_ip_cksum' data-ref="ti_rx_desc::ti_ip_cksum" data-ref-filename="ti_rx_desc..ti_ip_cksum">ti_ip_cksum</dfn>;</td></tr>
<tr><th id="676">676</th><td><u>#<span data-ppcond="670">endif</span></u></td></tr>
<tr><th id="677">677</th><td><u>#<span data-ppcond="677">if</span> <a class="macro" href="../../sys/endian.h.html#103" title="1234" data-ref="_M/BYTE_ORDER">BYTE_ORDER</a> == <a class="macro" href="../../sys/endian.h.html#101" title="4321" data-ref="_M/BIG_ENDIAN">BIG_ENDIAN</a></u></td></tr>
<tr><th id="678">678</th><td>	u_int16_t		ti_error_flags;</td></tr>
<tr><th id="679">679</th><td>	u_int16_t		ti_vlan_tag;</td></tr>
<tr><th id="680">680</th><td><u>#<span data-ppcond="677">else</span></u></td></tr>
<tr><th id="681">681</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_rx_desc::ti_vlan_tag" title='ti_rx_desc::ti_vlan_tag' data-ref="ti_rx_desc::ti_vlan_tag" data-ref-filename="ti_rx_desc..ti_vlan_tag">ti_vlan_tag</dfn>;</td></tr>
<tr><th id="682">682</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_rx_desc::ti_error_flags" title='ti_rx_desc::ti_error_flags' data-ref="ti_rx_desc::ti_error_flags" data-ref-filename="ti_rx_desc..ti_error_flags">ti_error_flags</dfn>;</td></tr>
<tr><th id="683">683</th><td><u>#<span data-ppcond="677">endif</span></u></td></tr>
<tr><th id="684">684</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="ti_rx_desc::ti_rsvd" title='ti_rx_desc::ti_rsvd' data-ref="ti_rx_desc::ti_rsvd" data-ref-filename="ti_rx_desc..ti_rsvd">ti_rsvd</dfn>;</td></tr>
<tr><th id="685">685</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="ti_rx_desc::ti_opaque" title='ti_rx_desc::ti_opaque' data-ref="ti_rx_desc::ti_opaque" data-ref-filename="ti_rx_desc..ti_opaque">ti_opaque</dfn>;</td></tr>
<tr><th id="686">686</th><td>};</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td><b>struct</b> <dfn class="type def" id="ti_rx_desc_ext" title='ti_rx_desc_ext' data-ref="ti_rx_desc_ext" data-ref-filename="ti_rx_desc_ext">ti_rx_desc_ext</dfn> {</td></tr>
<tr><th id="689">689</th><td>	<a class="typedef" href="#ti_hostaddr" title='ti_hostaddr' data-type='struct ti_hostaddr' data-ref="ti_hostaddr" data-ref-filename="ti_hostaddr">ti_hostaddr</a>		<dfn class="decl field" id="ti_rx_desc_ext::ti_addr1" title='ti_rx_desc_ext::ti_addr1' data-ref="ti_rx_desc_ext::ti_addr1" data-ref-filename="ti_rx_desc_ext..ti_addr1">ti_addr1</dfn>;</td></tr>
<tr><th id="690">690</th><td>	<a class="typedef" href="#ti_hostaddr" title='ti_hostaddr' data-type='struct ti_hostaddr' data-ref="ti_hostaddr" data-ref-filename="ti_hostaddr">ti_hostaddr</a>		<dfn class="decl field" id="ti_rx_desc_ext::ti_addr2" title='ti_rx_desc_ext::ti_addr2' data-ref="ti_rx_desc_ext::ti_addr2" data-ref-filename="ti_rx_desc_ext..ti_addr2">ti_addr2</dfn>;</td></tr>
<tr><th id="691">691</th><td>	<a class="typedef" href="#ti_hostaddr" title='ti_hostaddr' data-type='struct ti_hostaddr' data-ref="ti_hostaddr" data-ref-filename="ti_hostaddr">ti_hostaddr</a>		<dfn class="decl field" id="ti_rx_desc_ext::ti_addr3" title='ti_rx_desc_ext::ti_addr3' data-ref="ti_rx_desc_ext::ti_addr3" data-ref-filename="ti_rx_desc_ext..ti_addr3">ti_addr3</dfn>;</td></tr>
<tr><th id="692">692</th><td><u>#<span data-ppcond="692">if</span> <a class="macro" href="../../sys/endian.h.html#103" title="1234" data-ref="_M/BYTE_ORDER">BYTE_ORDER</a> == <a class="macro" href="../../sys/endian.h.html#101" title="4321" data-ref="_M/BIG_ENDIAN">BIG_ENDIAN</a></u></td></tr>
<tr><th id="693">693</th><td>	u_int16_t		ti_len1;</td></tr>
<tr><th id="694">694</th><td>	u_int16_t		ti_len2;</td></tr>
<tr><th id="695">695</th><td><u>#<span data-ppcond="692">else</span></u></td></tr>
<tr><th id="696">696</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_rx_desc_ext::ti_len2" title='ti_rx_desc_ext::ti_len2' data-ref="ti_rx_desc_ext::ti_len2" data-ref-filename="ti_rx_desc_ext..ti_len2">ti_len2</dfn>;</td></tr>
<tr><th id="697">697</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_rx_desc_ext::ti_len1" title='ti_rx_desc_ext::ti_len1' data-ref="ti_rx_desc_ext::ti_len1" data-ref-filename="ti_rx_desc_ext..ti_len1">ti_len1</dfn>;</td></tr>
<tr><th id="698">698</th><td><u>#<span data-ppcond="692">endif</span></u></td></tr>
<tr><th id="699">699</th><td><u>#<span data-ppcond="699">if</span> <a class="macro" href="../../sys/endian.h.html#103" title="1234" data-ref="_M/BYTE_ORDER">BYTE_ORDER</a> == <a class="macro" href="../../sys/endian.h.html#101" title="4321" data-ref="_M/BIG_ENDIAN">BIG_ENDIAN</a></u></td></tr>
<tr><th id="700">700</th><td>	u_int16_t		ti_len3;</td></tr>
<tr><th id="701">701</th><td>	u_int16_t		ti_rsvd0;</td></tr>
<tr><th id="702">702</th><td><u>#<span data-ppcond="699">else</span></u></td></tr>
<tr><th id="703">703</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_rx_desc_ext::ti_rsvd0" title='ti_rx_desc_ext::ti_rsvd0' data-ref="ti_rx_desc_ext::ti_rsvd0" data-ref-filename="ti_rx_desc_ext..ti_rsvd0">ti_rsvd0</dfn>;</td></tr>
<tr><th id="704">704</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_rx_desc_ext::ti_len3" title='ti_rx_desc_ext::ti_len3' data-ref="ti_rx_desc_ext::ti_len3" data-ref-filename="ti_rx_desc_ext..ti_len3">ti_len3</dfn>;</td></tr>
<tr><th id="705">705</th><td><u>#<span data-ppcond="699">endif</span></u></td></tr>
<tr><th id="706">706</th><td>	<a class="typedef" href="#ti_hostaddr" title='ti_hostaddr' data-type='struct ti_hostaddr' data-ref="ti_hostaddr" data-ref-filename="ti_hostaddr">ti_hostaddr</a>		<dfn class="decl field" id="ti_rx_desc_ext::ti_addr0" title='ti_rx_desc_ext::ti_addr0' data-ref="ti_rx_desc_ext::ti_addr0" data-ref-filename="ti_rx_desc_ext..ti_addr0">ti_addr0</dfn>;</td></tr>
<tr><th id="707">707</th><td><u>#<span data-ppcond="707">if</span> <a class="macro" href="../../sys/endian.h.html#103" title="1234" data-ref="_M/BYTE_ORDER">BYTE_ORDER</a> == <a class="macro" href="../../sys/endian.h.html#101" title="4321" data-ref="_M/BIG_ENDIAN">BIG_ENDIAN</a></u></td></tr>
<tr><th id="708">708</th><td>	u_int16_t		ti_idx;</td></tr>
<tr><th id="709">709</th><td>	u_int16_t		ti_len0;</td></tr>
<tr><th id="710">710</th><td><u>#<span data-ppcond="707">else</span></u></td></tr>
<tr><th id="711">711</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_rx_desc_ext::ti_len0" title='ti_rx_desc_ext::ti_len0' data-ref="ti_rx_desc_ext::ti_len0" data-ref-filename="ti_rx_desc_ext..ti_len0">ti_len0</dfn>;</td></tr>
<tr><th id="712">712</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_rx_desc_ext::ti_idx" title='ti_rx_desc_ext::ti_idx' data-ref="ti_rx_desc_ext::ti_idx" data-ref-filename="ti_rx_desc_ext..ti_idx">ti_idx</dfn>;</td></tr>
<tr><th id="713">713</th><td><u>#<span data-ppcond="707">endif</span></u></td></tr>
<tr><th id="714">714</th><td><u>#<span data-ppcond="714">if</span> <a class="macro" href="../../sys/endian.h.html#103" title="1234" data-ref="_M/BYTE_ORDER">BYTE_ORDER</a> == <a class="macro" href="../../sys/endian.h.html#101" title="4321" data-ref="_M/BIG_ENDIAN">BIG_ENDIAN</a></u></td></tr>
<tr><th id="715">715</th><td>	u_int16_t		ti_type;</td></tr>
<tr><th id="716">716</th><td>	u_int16_t		ti_flags;</td></tr>
<tr><th id="717">717</th><td><u>#<span data-ppcond="714">else</span></u></td></tr>
<tr><th id="718">718</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_rx_desc_ext::ti_flags" title='ti_rx_desc_ext::ti_flags' data-ref="ti_rx_desc_ext::ti_flags" data-ref-filename="ti_rx_desc_ext..ti_flags">ti_flags</dfn>;</td></tr>
<tr><th id="719">719</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_rx_desc_ext::ti_type" title='ti_rx_desc_ext::ti_type' data-ref="ti_rx_desc_ext::ti_type" data-ref-filename="ti_rx_desc_ext..ti_type">ti_type</dfn>;</td></tr>
<tr><th id="720">720</th><td><u>#<span data-ppcond="714">endif</span></u></td></tr>
<tr><th id="721">721</th><td><u>#<span data-ppcond="721">if</span> <a class="macro" href="../../sys/endian.h.html#103" title="1234" data-ref="_M/BYTE_ORDER">BYTE_ORDER</a> == <a class="macro" href="../../sys/endian.h.html#101" title="4321" data-ref="_M/BIG_ENDIAN">BIG_ENDIAN</a></u></td></tr>
<tr><th id="722">722</th><td>	u_int16_t		ti_ip_cksum;</td></tr>
<tr><th id="723">723</th><td>	u_int16_t		ti_tcp_udp_cksum;</td></tr>
<tr><th id="724">724</th><td><u>#<span data-ppcond="721">else</span></u></td></tr>
<tr><th id="725">725</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_rx_desc_ext::ti_tcp_udp_cksum" title='ti_rx_desc_ext::ti_tcp_udp_cksum' data-ref="ti_rx_desc_ext::ti_tcp_udp_cksum" data-ref-filename="ti_rx_desc_ext..ti_tcp_udp_cksum">ti_tcp_udp_cksum</dfn>;</td></tr>
<tr><th id="726">726</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_rx_desc_ext::ti_ip_cksum" title='ti_rx_desc_ext::ti_ip_cksum' data-ref="ti_rx_desc_ext::ti_ip_cksum" data-ref-filename="ti_rx_desc_ext..ti_ip_cksum">ti_ip_cksum</dfn>;</td></tr>
<tr><th id="727">727</th><td><u>#<span data-ppcond="721">endif</span></u></td></tr>
<tr><th id="728">728</th><td><u>#<span data-ppcond="728">if</span> <a class="macro" href="../../sys/endian.h.html#103" title="1234" data-ref="_M/BYTE_ORDER">BYTE_ORDER</a> == <a class="macro" href="../../sys/endian.h.html#101" title="4321" data-ref="_M/BIG_ENDIAN">BIG_ENDIAN</a></u></td></tr>
<tr><th id="729">729</th><td>	u_int16_t		ti_error_flags;</td></tr>
<tr><th id="730">730</th><td>	u_int16_t		ti_vlan_tag;</td></tr>
<tr><th id="731">731</th><td><u>#<span data-ppcond="728">else</span></u></td></tr>
<tr><th id="732">732</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_rx_desc_ext::ti_vlan_tag" title='ti_rx_desc_ext::ti_vlan_tag' data-ref="ti_rx_desc_ext::ti_vlan_tag" data-ref-filename="ti_rx_desc_ext..ti_vlan_tag">ti_vlan_tag</dfn>;</td></tr>
<tr><th id="733">733</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_rx_desc_ext::ti_error_flags" title='ti_rx_desc_ext::ti_error_flags' data-ref="ti_rx_desc_ext::ti_error_flags" data-ref-filename="ti_rx_desc_ext..ti_error_flags">ti_error_flags</dfn>;</td></tr>
<tr><th id="734">734</th><td><u>#<span data-ppcond="728">endif</span></u></td></tr>
<tr><th id="735">735</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="ti_rx_desc_ext::ti_rsvd1" title='ti_rx_desc_ext::ti_rsvd1' data-ref="ti_rx_desc_ext::ti_rsvd1" data-ref-filename="ti_rx_desc_ext..ti_rsvd1">ti_rsvd1</dfn>;</td></tr>
<tr><th id="736">736</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="ti_rx_desc_ext::ti_opaque" title='ti_rx_desc_ext::ti_opaque' data-ref="ti_rx_desc_ext::ti_opaque" data-ref-filename="ti_rx_desc_ext..ti_opaque">ti_opaque</dfn>;</td></tr>
<tr><th id="737">737</th><td>};</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td><i>/*</i></td></tr>
<tr><th id="740">740</th><td><i> * Transmit descriptors are, mercifully, very small.</i></td></tr>
<tr><th id="741">741</th><td><i> */</i></td></tr>
<tr><th id="742">742</th><td><b>struct</b> <dfn class="type def" id="ti_tx_desc" title='ti_tx_desc' data-ref="ti_tx_desc" data-ref-filename="ti_tx_desc">ti_tx_desc</dfn> {</td></tr>
<tr><th id="743">743</th><td>	<a class="typedef" href="#ti_hostaddr" title='ti_hostaddr' data-type='struct ti_hostaddr' data-ref="ti_hostaddr" data-ref-filename="ti_hostaddr">ti_hostaddr</a>		<dfn class="decl field" id="ti_tx_desc::ti_addr" title='ti_tx_desc::ti_addr' data-ref="ti_tx_desc::ti_addr" data-ref-filename="ti_tx_desc..ti_addr">ti_addr</dfn>;</td></tr>
<tr><th id="744">744</th><td><u>#<span data-ppcond="744">if</span> <a class="macro" href="../../sys/endian.h.html#103" title="1234" data-ref="_M/BYTE_ORDER">BYTE_ORDER</a> == <a class="macro" href="../../sys/endian.h.html#101" title="4321" data-ref="_M/BIG_ENDIAN">BIG_ENDIAN</a></u></td></tr>
<tr><th id="745">745</th><td>	u_int16_t		ti_len;</td></tr>
<tr><th id="746">746</th><td>	u_int16_t		ti_flags;</td></tr>
<tr><th id="747">747</th><td><u>#<span data-ppcond="744">else</span></u></td></tr>
<tr><th id="748">748</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_tx_desc::ti_flags" title='ti_tx_desc::ti_flags' data-ref="ti_tx_desc::ti_flags" data-ref-filename="ti_tx_desc..ti_flags">ti_flags</dfn>;</td></tr>
<tr><th id="749">749</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_tx_desc::ti_len" title='ti_tx_desc::ti_len' data-ref="ti_tx_desc::ti_len" data-ref-filename="ti_tx_desc..ti_len">ti_len</dfn>;</td></tr>
<tr><th id="750">750</th><td><u>#<span data-ppcond="744">endif</span></u></td></tr>
<tr><th id="751">751</th><td><u>#<span data-ppcond="751">if</span> <a class="macro" href="../../sys/endian.h.html#103" title="1234" data-ref="_M/BYTE_ORDER">BYTE_ORDER</a> == <a class="macro" href="../../sys/endian.h.html#101" title="4321" data-ref="_M/BIG_ENDIAN">BIG_ENDIAN</a></u></td></tr>
<tr><th id="752">752</th><td>	u_int16_t		ti_rsvd;</td></tr>
<tr><th id="753">753</th><td>	u_int16_t		ti_vlan_tag;</td></tr>
<tr><th id="754">754</th><td><u>#<span data-ppcond="751">else</span></u></td></tr>
<tr><th id="755">755</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_tx_desc::ti_vlan_tag" title='ti_tx_desc::ti_vlan_tag' data-ref="ti_tx_desc::ti_vlan_tag" data-ref-filename="ti_tx_desc..ti_vlan_tag">ti_vlan_tag</dfn>;</td></tr>
<tr><th id="756">756</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_tx_desc::ti_rsvd" title='ti_tx_desc::ti_rsvd' data-ref="ti_tx_desc::ti_rsvd" data-ref-filename="ti_tx_desc..ti_rsvd">ti_rsvd</dfn>;</td></tr>
<tr><th id="757">757</th><td><u>#<span data-ppcond="751">endif</span></u></td></tr>
<tr><th id="758">758</th><td>};</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td><i>/*</i></td></tr>
<tr><th id="761">761</th><td><i> * NOTE!  On the Alpha, we have an alignment constraint.</i></td></tr>
<tr><th id="762">762</th><td><i> * The first thing in the packet is a 14-byte Ethernet header.</i></td></tr>
<tr><th id="763">763</th><td><i> * This means that the packet is misaligned.  To compensate,</i></td></tr>
<tr><th id="764">764</th><td><i> * we actually offset the data 2 bytes into the cluster.  This</i></td></tr>
<tr><th id="765">765</th><td><i> * alignes the packet after the Ethernet header at a 32-bit</i></td></tr>
<tr><th id="766">766</th><td><i> * boundary.</i></td></tr>
<tr><th id="767">767</th><td><i> */</i></td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td><u>#define <dfn class="macro" id="_M/TI_PAGE_SIZE" data-ref="_M/TI_PAGE_SIZE">TI_PAGE_SIZE</dfn>		PAGE_SIZE</u></td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td><i>/*</i></td></tr>
<tr><th id="772">772</th><td><i> * Buffer descriptor error flags.</i></td></tr>
<tr><th id="773">773</th><td><i> */</i></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/TI_BDERR_CRC" data-ref="_M/TI_BDERR_CRC">TI_BDERR_CRC</dfn>			0x0001</u></td></tr>
<tr><th id="775">775</th><td><u>#define <dfn class="macro" id="_M/TI_BDERR_COLLDETECT" data-ref="_M/TI_BDERR_COLLDETECT">TI_BDERR_COLLDETECT</dfn>		0x0002</u></td></tr>
<tr><th id="776">776</th><td><u>#define <dfn class="macro" id="_M/TI_BDERR_LINKLOST" data-ref="_M/TI_BDERR_LINKLOST">TI_BDERR_LINKLOST</dfn>		0x0004</u></td></tr>
<tr><th id="777">777</th><td><u>#define <dfn class="macro" id="_M/TI_BDERR_DECODE" data-ref="_M/TI_BDERR_DECODE">TI_BDERR_DECODE</dfn>			0x0008</u></td></tr>
<tr><th id="778">778</th><td><u>#define <dfn class="macro" id="_M/TI_BDERR_ODD_NIBBLES" data-ref="_M/TI_BDERR_ODD_NIBBLES">TI_BDERR_ODD_NIBBLES</dfn>		0x0010</u></td></tr>
<tr><th id="779">779</th><td><u>#define <dfn class="macro" id="_M/TI_BDERR_MAC_ABRT" data-ref="_M/TI_BDERR_MAC_ABRT">TI_BDERR_MAC_ABRT</dfn>		0x0020</u></td></tr>
<tr><th id="780">780</th><td><u>#define <dfn class="macro" id="_M/TI_BDERR_RUNT" data-ref="_M/TI_BDERR_RUNT">TI_BDERR_RUNT</dfn>			0x0040</u></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/TI_BDERR_TRUNC" data-ref="_M/TI_BDERR_TRUNC">TI_BDERR_TRUNC</dfn>			0x0080</u></td></tr>
<tr><th id="782">782</th><td><u>#define <dfn class="macro" id="_M/TI_BDERR_GIANT" data-ref="_M/TI_BDERR_GIANT">TI_BDERR_GIANT</dfn>			0x0100</u></td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td><i>/*</i></td></tr>
<tr><th id="785">785</th><td><i> * Buffer descriptor flags.</i></td></tr>
<tr><th id="786">786</th><td><i> */</i></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/TI_BDFLAG_TCP_UDP_CKSUM" data-ref="_M/TI_BDFLAG_TCP_UDP_CKSUM">TI_BDFLAG_TCP_UDP_CKSUM</dfn>		0x0001</u></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/TI_BDFLAG_IP_CKSUM" data-ref="_M/TI_BDFLAG_IP_CKSUM">TI_BDFLAG_IP_CKSUM</dfn>		0x0002</u></td></tr>
<tr><th id="789">789</th><td><u>#define <dfn class="macro" id="_M/TI_BDFLAG_END" data-ref="_M/TI_BDFLAG_END">TI_BDFLAG_END</dfn>			0x0004</u></td></tr>
<tr><th id="790">790</th><td><u>#define <dfn class="macro" id="_M/TI_BDFLAG_MORE" data-ref="_M/TI_BDFLAG_MORE">TI_BDFLAG_MORE</dfn>			0x0008</u></td></tr>
<tr><th id="791">791</th><td><u>#define <dfn class="macro" id="_M/TI_BDFLAG_JUMBO_RING" data-ref="_M/TI_BDFLAG_JUMBO_RING">TI_BDFLAG_JUMBO_RING</dfn>		0x0010</u></td></tr>
<tr><th id="792">792</th><td><u>#define <dfn class="macro" id="_M/TI_BDFLAG_UCAST_PKT" data-ref="_M/TI_BDFLAG_UCAST_PKT">TI_BDFLAG_UCAST_PKT</dfn>		0x0020</u></td></tr>
<tr><th id="793">793</th><td><u>#define <dfn class="macro" id="_M/TI_BDFLAG_MCAST_PKT" data-ref="_M/TI_BDFLAG_MCAST_PKT">TI_BDFLAG_MCAST_PKT</dfn>		0x0040</u></td></tr>
<tr><th id="794">794</th><td><u>#define <dfn class="macro" id="_M/TI_BDFLAG_BCAST_PKT" data-ref="_M/TI_BDFLAG_BCAST_PKT">TI_BDFLAG_BCAST_PKT</dfn>		0x0060</u></td></tr>
<tr><th id="795">795</th><td><u>#define <dfn class="macro" id="_M/TI_BDFLAG_IP_FRAG" data-ref="_M/TI_BDFLAG_IP_FRAG">TI_BDFLAG_IP_FRAG</dfn>		0x0080</u></td></tr>
<tr><th id="796">796</th><td><u>#define <dfn class="macro" id="_M/TI_BDFLAG_IP_FRAG_END" data-ref="_M/TI_BDFLAG_IP_FRAG_END">TI_BDFLAG_IP_FRAG_END</dfn>		0x0100</u></td></tr>
<tr><th id="797">797</th><td><u>#define <dfn class="macro" id="_M/TI_BDFLAG_VLAN_TAG" data-ref="_M/TI_BDFLAG_VLAN_TAG">TI_BDFLAG_VLAN_TAG</dfn>		0x0200</u></td></tr>
<tr><th id="798">798</th><td><u>#define <dfn class="macro" id="_M/TI_BDFLAG_ERROR" data-ref="_M/TI_BDFLAG_ERROR">TI_BDFLAG_ERROR</dfn>			0x0400</u></td></tr>
<tr><th id="799">799</th><td><u>#define <dfn class="macro" id="_M/TI_BDFLAG_COAL_NOW" data-ref="_M/TI_BDFLAG_COAL_NOW">TI_BDFLAG_COAL_NOW</dfn>		0x0800</u></td></tr>
<tr><th id="800">800</th><td><u>#define	<dfn class="macro" id="_M/TI_BDFLAG_MINI_RING" data-ref="_M/TI_BDFLAG_MINI_RING">TI_BDFLAG_MINI_RING</dfn>		0x1000</u></td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td><i>/*</i></td></tr>
<tr><th id="803">803</th><td><i> * Descriptor type flags. I think these only have meaning for</i></td></tr>
<tr><th id="804">804</th><td><i> * the Tigon 1. I had to extract them from the sample driver source</i></td></tr>
<tr><th id="805">805</th><td><i> * since they aren't in the manual.</i></td></tr>
<tr><th id="806">806</th><td><i> */</i></td></tr>
<tr><th id="807">807</th><td><u>#define <dfn class="macro" id="_M/TI_BDTYPE_TYPE_NULL" data-ref="_M/TI_BDTYPE_TYPE_NULL">TI_BDTYPE_TYPE_NULL</dfn>			0x0000</u></td></tr>
<tr><th id="808">808</th><td><u>#define <dfn class="macro" id="_M/TI_BDTYPE_SEND_BD" data-ref="_M/TI_BDTYPE_SEND_BD">TI_BDTYPE_SEND_BD</dfn>			0x0001</u></td></tr>
<tr><th id="809">809</th><td><u>#define <dfn class="macro" id="_M/TI_BDTYPE_RECV_BD" data-ref="_M/TI_BDTYPE_RECV_BD">TI_BDTYPE_RECV_BD</dfn>			0x0002</u></td></tr>
<tr><th id="810">810</th><td><u>#define <dfn class="macro" id="_M/TI_BDTYPE_RECV_JUMBO_BD" data-ref="_M/TI_BDTYPE_RECV_JUMBO_BD">TI_BDTYPE_RECV_JUMBO_BD</dfn>			0x0003</u></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/TI_BDTYPE_RECV_BD_LAST" data-ref="_M/TI_BDTYPE_RECV_BD_LAST">TI_BDTYPE_RECV_BD_LAST</dfn>			0x0004</u></td></tr>
<tr><th id="812">812</th><td><u>#define <dfn class="macro" id="_M/TI_BDTYPE_SEND_DATA" data-ref="_M/TI_BDTYPE_SEND_DATA">TI_BDTYPE_SEND_DATA</dfn>			0x0005</u></td></tr>
<tr><th id="813">813</th><td><u>#define <dfn class="macro" id="_M/TI_BDTYPE_SEND_DATA_LAST" data-ref="_M/TI_BDTYPE_SEND_DATA_LAST">TI_BDTYPE_SEND_DATA_LAST</dfn>		0x0006</u></td></tr>
<tr><th id="814">814</th><td><u>#define <dfn class="macro" id="_M/TI_BDTYPE_RECV_DATA" data-ref="_M/TI_BDTYPE_RECV_DATA">TI_BDTYPE_RECV_DATA</dfn>			0x0007</u></td></tr>
<tr><th id="815">815</th><td><u>#define <dfn class="macro" id="_M/TI_BDTYPE_RECV_DATA_LAST" data-ref="_M/TI_BDTYPE_RECV_DATA_LAST">TI_BDTYPE_RECV_DATA_LAST</dfn>		0x000b</u></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/TI_BDTYPE_EVENT_RUPT" data-ref="_M/TI_BDTYPE_EVENT_RUPT">TI_BDTYPE_EVENT_RUPT</dfn>			0x000c</u></td></tr>
<tr><th id="817">817</th><td><u>#define <dfn class="macro" id="_M/TI_BDTYPE_EVENT_NO_RUPT" data-ref="_M/TI_BDTYPE_EVENT_NO_RUPT">TI_BDTYPE_EVENT_NO_RUPT</dfn>			0x000d</u></td></tr>
<tr><th id="818">818</th><td><u>#define <dfn class="macro" id="_M/TI_BDTYPE_ODD_START" data-ref="_M/TI_BDTYPE_ODD_START">TI_BDTYPE_ODD_START</dfn>			0x000e</u></td></tr>
<tr><th id="819">819</th><td><u>#define <dfn class="macro" id="_M/TI_BDTYPE_UPDATE_STATS" data-ref="_M/TI_BDTYPE_UPDATE_STATS">TI_BDTYPE_UPDATE_STATS</dfn>			0x000f</u></td></tr>
<tr><th id="820">820</th><td><u>#define <dfn class="macro" id="_M/TI_BDTYPE_SEND_DUMMY_DMA" data-ref="_M/TI_BDTYPE_SEND_DUMMY_DMA">TI_BDTYPE_SEND_DUMMY_DMA</dfn>		0x0010</u></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/TI_BDTYPE_EVENT_PROD" data-ref="_M/TI_BDTYPE_EVENT_PROD">TI_BDTYPE_EVENT_PROD</dfn>			0x0011</u></td></tr>
<tr><th id="822">822</th><td><u>#define <dfn class="macro" id="_M/TI_BDTYPE_TX_CONS" data-ref="_M/TI_BDTYPE_TX_CONS">TI_BDTYPE_TX_CONS</dfn>			0x0012</u></td></tr>
<tr><th id="823">823</th><td><u>#define <dfn class="macro" id="_M/TI_BDTYPE_RX_PROD" data-ref="_M/TI_BDTYPE_RX_PROD">TI_BDTYPE_RX_PROD</dfn>			0x0013</u></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/TI_BDTYPE_REFRESH_STATS" data-ref="_M/TI_BDTYPE_REFRESH_STATS">TI_BDTYPE_REFRESH_STATS</dfn>			0x0014</u></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/TI_BDTYPE_SEND_DATA_LAST_VLAN" data-ref="_M/TI_BDTYPE_SEND_DATA_LAST_VLAN">TI_BDTYPE_SEND_DATA_LAST_VLAN</dfn>		0x0015</u></td></tr>
<tr><th id="826">826</th><td><u>#define <dfn class="macro" id="_M/TI_BDTYPE_SEND_DATA_COAL" data-ref="_M/TI_BDTYPE_SEND_DATA_COAL">TI_BDTYPE_SEND_DATA_COAL</dfn>		0x0016</u></td></tr>
<tr><th id="827">827</th><td><u>#define <dfn class="macro" id="_M/TI_BDTYPE_SEND_DATA_LAST_COAL" data-ref="_M/TI_BDTYPE_SEND_DATA_LAST_COAL">TI_BDTYPE_SEND_DATA_LAST_COAL</dfn>		0x0017</u></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/TI_BDTYPE_SEND_DATA_LAST_VLAN_COAL" data-ref="_M/TI_BDTYPE_SEND_DATA_LAST_VLAN_COAL">TI_BDTYPE_SEND_DATA_LAST_VLAN_COAL</dfn>	0x0018</u></td></tr>
<tr><th id="829">829</th><td><u>#define <dfn class="macro" id="_M/TI_BDTYPE_TX_CONS_NO_INTR" data-ref="_M/TI_BDTYPE_TX_CONS_NO_INTR">TI_BDTYPE_TX_CONS_NO_INTR</dfn>		0x0019</u></td></tr>
<tr><th id="830">830</th><td></td></tr>
<tr><th id="831">831</th><td><i>/*</i></td></tr>
<tr><th id="832">832</th><td><i> * Tigon command structure.</i></td></tr>
<tr><th id="833">833</th><td><i> */</i></td></tr>
<tr><th id="834">834</th><td><b>struct</b> <dfn class="type def" id="ti_cmd_desc" title='ti_cmd_desc' data-ref="ti_cmd_desc" data-ref-filename="ti_cmd_desc">ti_cmd_desc</dfn> {</td></tr>
<tr><th id="835">835</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="ti_cmd_desc::ti_cmdx" title='ti_cmd_desc::ti_cmdx' data-ref="ti_cmd_desc::ti_cmdx" data-ref-filename="ti_cmd_desc..ti_cmdx">ti_cmdx</dfn>;</td></tr>
<tr><th id="836">836</th><td>};</td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_CMD" data-ref="_M/TI_CMD_CMD">TI_CMD_CMD</dfn>(cmd)		(((((cmd)-&gt;ti_cmdx)) &gt;&gt; 24) &amp; 0xff)</u></td></tr>
<tr><th id="839">839</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_CODE" data-ref="_M/TI_CMD_CODE">TI_CMD_CODE</dfn>(cmd)	(((((cmd)-&gt;ti_cmdx)) &gt;&gt; 12) &amp; 0xfff)</u></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_IDX" data-ref="_M/TI_CMD_IDX">TI_CMD_IDX</dfn>(cmd)		((((cmd)-&gt;ti_cmdx)) &amp; 0xfff)</u></td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_HOST_STATE" data-ref="_M/TI_CMD_HOST_STATE">TI_CMD_HOST_STATE</dfn>		0x01</u></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_CODE_STACK_UP" data-ref="_M/TI_CMD_CODE_STACK_UP">TI_CMD_CODE_STACK_UP</dfn>		0x01</u></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_CODE_STACK_DOWN" data-ref="_M/TI_CMD_CODE_STACK_DOWN">TI_CMD_CODE_STACK_DOWN</dfn>		0x02</u></td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td><i>/*</i></td></tr>
<tr><th id="847">847</th><td><i> * This command enables software address filtering. It's a workaround</i></td></tr>
<tr><th id="848">848</th><td><i> * for a bug in the Tigon 1 and not implemented for the Tigon 2.</i></td></tr>
<tr><th id="849">849</th><td><i> */</i></td></tr>
<tr><th id="850">850</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_FDR_FILTERING" data-ref="_M/TI_CMD_FDR_FILTERING">TI_CMD_FDR_FILTERING</dfn>		0x02</u></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_CODE_FILT_ENB" data-ref="_M/TI_CMD_CODE_FILT_ENB">TI_CMD_CODE_FILT_ENB</dfn>		0x01</u></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_CODE_FILT_DIS" data-ref="_M/TI_CMD_CODE_FILT_DIS">TI_CMD_CODE_FILT_DIS</dfn>		0x02</u></td></tr>
<tr><th id="853">853</th><td></td></tr>
<tr><th id="854">854</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_SET_RX_PROD_IDX" data-ref="_M/TI_CMD_SET_RX_PROD_IDX">TI_CMD_SET_RX_PROD_IDX</dfn>		0x03 /* obsolete */</u></td></tr>
<tr><th id="855">855</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_UPDATE_GENCOM" data-ref="_M/TI_CMD_UPDATE_GENCOM">TI_CMD_UPDATE_GENCOM</dfn>		0x04</u></td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_RESET_JUMBO_RING" data-ref="_M/TI_CMD_RESET_JUMBO_RING">TI_CMD_RESET_JUMBO_RING</dfn>		0x05</u></td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_SET_PARTIAL_RX_CNT" data-ref="_M/TI_CMD_SET_PARTIAL_RX_CNT">TI_CMD_SET_PARTIAL_RX_CNT</dfn>	0x06</u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_ADD_MCAST_ADDR" data-ref="_M/TI_CMD_ADD_MCAST_ADDR">TI_CMD_ADD_MCAST_ADDR</dfn>		0x08 /* obsolete */</u></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_DEL_MCAST_ADDR" data-ref="_M/TI_CMD_DEL_MCAST_ADDR">TI_CMD_DEL_MCAST_ADDR</dfn>		0x09 /* obsolete */</u></td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_SET_PROMISC_MODE" data-ref="_M/TI_CMD_SET_PROMISC_MODE">TI_CMD_SET_PROMISC_MODE</dfn>		0x0A</u></td></tr>
<tr><th id="862">862</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_CODE_PROMISC_ENB" data-ref="_M/TI_CMD_CODE_PROMISC_ENB">TI_CMD_CODE_PROMISC_ENB</dfn>		0x01</u></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_CODE_PROMISC_DIS" data-ref="_M/TI_CMD_CODE_PROMISC_DIS">TI_CMD_CODE_PROMISC_DIS</dfn>		0x02</u></td></tr>
<tr><th id="864">864</th><td></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_LINK_NEGOTIATION" data-ref="_M/TI_CMD_LINK_NEGOTIATION">TI_CMD_LINK_NEGOTIATION</dfn>		0x0B</u></td></tr>
<tr><th id="866">866</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_CODE_NEGOTIATE_BOTH" data-ref="_M/TI_CMD_CODE_NEGOTIATE_BOTH">TI_CMD_CODE_NEGOTIATE_BOTH</dfn>	0x00</u></td></tr>
<tr><th id="867">867</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_CODE_NEGOTIATE_GIGABIT" data-ref="_M/TI_CMD_CODE_NEGOTIATE_GIGABIT">TI_CMD_CODE_NEGOTIATE_GIGABIT</dfn>	0x01</u></td></tr>
<tr><th id="868">868</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_CODE_NEGOTIATE_10_100" data-ref="_M/TI_CMD_CODE_NEGOTIATE_10_100">TI_CMD_CODE_NEGOTIATE_10_100</dfn>	0x02</u></td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_SET_MAC_ADDR" data-ref="_M/TI_CMD_SET_MAC_ADDR">TI_CMD_SET_MAC_ADDR</dfn>		0x0C</u></td></tr>
<tr><th id="871">871</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_CLR_PROFILE" data-ref="_M/TI_CMD_CLR_PROFILE">TI_CMD_CLR_PROFILE</dfn>		0x0D</u></td></tr>
<tr><th id="872">872</th><td></td></tr>
<tr><th id="873">873</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_SET_ALLMULTI" data-ref="_M/TI_CMD_SET_ALLMULTI">TI_CMD_SET_ALLMULTI</dfn>		0x0E</u></td></tr>
<tr><th id="874">874</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_CODE_ALLMULTI_ENB" data-ref="_M/TI_CMD_CODE_ALLMULTI_ENB">TI_CMD_CODE_ALLMULTI_ENB</dfn>	0x01</u></td></tr>
<tr><th id="875">875</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_CODE_ALLMULTI_DIS" data-ref="_M/TI_CMD_CODE_ALLMULTI_DIS">TI_CMD_CODE_ALLMULTI_DIS</dfn>	0x02</u></td></tr>
<tr><th id="876">876</th><td></td></tr>
<tr><th id="877">877</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_CLR_STATS" data-ref="_M/TI_CMD_CLR_STATS">TI_CMD_CLR_STATS</dfn>		0x0F</u></td></tr>
<tr><th id="878">878</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_SET_RX_JUMBO_PROD_IDX" data-ref="_M/TI_CMD_SET_RX_JUMBO_PROD_IDX">TI_CMD_SET_RX_JUMBO_PROD_IDX</dfn>	0x10 /* obsolete */</u></td></tr>
<tr><th id="879">879</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_RFRSH_STATS" data-ref="_M/TI_CMD_RFRSH_STATS">TI_CMD_RFRSH_STATS</dfn>		0x11</u></td></tr>
<tr><th id="880">880</th><td></td></tr>
<tr><th id="881">881</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_EXT_ADD_MCAST" data-ref="_M/TI_CMD_EXT_ADD_MCAST">TI_CMD_EXT_ADD_MCAST</dfn>		0x12</u></td></tr>
<tr><th id="882">882</th><td><u>#define <dfn class="macro" id="_M/TI_CMD_EXT_DEL_MCAST" data-ref="_M/TI_CMD_EXT_DEL_MCAST">TI_CMD_EXT_DEL_MCAST</dfn>		0x13</u></td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td><i>/*</i></td></tr>
<tr><th id="885">885</th><td><i> * Utility macros to make issuing commands a little simpler. Assumes</i></td></tr>
<tr><th id="886">886</th><td><i> * that 'sc' and 'cmd' are in local scope.</i></td></tr>
<tr><th id="887">887</th><td><i> */</i></td></tr>
<tr><th id="888">888</th><td><u>#define <dfn class="macro" id="_M/TI_DO_CMD" data-ref="_M/TI_DO_CMD">TI_DO_CMD</dfn>(x, y, z)	do {				\</u></td></tr>
<tr><th id="889">889</th><td><u>	cmd.ti_cmdx = (((x) &lt;&lt; 24) | ((y) &lt;&lt; 12) | ((z)));	\</u></td></tr>
<tr><th id="890">890</th><td><u>	ti_cmd(sc, &amp;cmd);					\</u></td></tr>
<tr><th id="891">891</th><td><u>} while(0)</u></td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td><u>#define <dfn class="macro" id="_M/TI_DO_CMD_EXT" data-ref="_M/TI_DO_CMD_EXT">TI_DO_CMD_EXT</dfn>(x, y, z, v, w)	do {			\</u></td></tr>
<tr><th id="894">894</th><td><u>	cmd.ti_cmdx = (((x) &lt;&lt; 24) | ((y) &lt;&lt; 12) | ((z)));	\</u></td></tr>
<tr><th id="895">895</th><td><u>	ti_cmd_ext(sc, &amp;cmd, (v), (w));				\</u></td></tr>
<tr><th id="896">896</th><td><u>} while(0)</u></td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td><i>/*</i></td></tr>
<tr><th id="899">899</th><td><i> * Other utility macros.</i></td></tr>
<tr><th id="900">900</th><td><i> */</i></td></tr>
<tr><th id="901">901</th><td><u>#define <dfn class="macro" id="_M/TI_INC" data-ref="_M/TI_INC">TI_INC</dfn>(x, y)	do { (x) = ((x) + 1) % (y); } while(0)</u></td></tr>
<tr><th id="902">902</th><td></td></tr>
<tr><th id="903">903</th><td><u>#define <dfn class="macro" id="_M/TI_UPDATE_JUMBOPROD" data-ref="_M/TI_UPDATE_JUMBOPROD">TI_UPDATE_JUMBOPROD</dfn>(x, y)	do {				\</u></td></tr>
<tr><th id="904">904</th><td><u>	if ((x)-&gt;ti_hwrev == TI_HWREV_TIGON)				\</u></td></tr>
<tr><th id="905">905</th><td><u>		TI_DO_CMD(TI_CMD_SET_RX_JUMBO_PROD_IDX, 0, y);	\</u></td></tr>
<tr><th id="906">906</th><td><u>	else								\</u></td></tr>
<tr><th id="907">907</th><td><u>		CSR_WRITE_4(x, TI_MB_JUMBORXPROD_IDX, y);		\</u></td></tr>
<tr><th id="908">908</th><td><u>} while(0)</u></td></tr>
<tr><th id="909">909</th><td></td></tr>
<tr><th id="910">910</th><td><u>#define <dfn class="macro" id="_M/TI_UPDATE_MINIPROD" data-ref="_M/TI_UPDATE_MINIPROD">TI_UPDATE_MINIPROD</dfn>(x, y)					\</u></td></tr>
<tr><th id="911">911</th><td><u>		CSR_WRITE_4(x, TI_MB_MINIRXPROD_IDX, y)</u></td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td><u>#define <dfn class="macro" id="_M/TI_UPDATE_STDPROD" data-ref="_M/TI_UPDATE_STDPROD">TI_UPDATE_STDPROD</dfn>(x, y)		do {				\</u></td></tr>
<tr><th id="914">914</th><td><u>	if ((x)-&gt;ti_hwrev == TI_HWREV_TIGON)				\</u></td></tr>
<tr><th id="915">915</th><td><u>		TI_DO_CMD(TI_CMD_SET_RX_PROD_IDX, 0, y);		\</u></td></tr>
<tr><th id="916">916</th><td><u>	else								\</u></td></tr>
<tr><th id="917">917</th><td><u>		CSR_WRITE_4(x, TI_MB_STDRXPROD_IDX, y);			\</u></td></tr>
<tr><th id="918">918</th><td><u>} while(0)</u></td></tr>
<tr><th id="919">919</th><td></td></tr>
<tr><th id="920">920</th><td></td></tr>
<tr><th id="921">921</th><td><i>/*</i></td></tr>
<tr><th id="922">922</th><td><i> * Tigon event structure.</i></td></tr>
<tr><th id="923">923</th><td><i> */</i></td></tr>
<tr><th id="924">924</th><td><b>struct</b> <dfn class="type def" id="ti_event_desc" title='ti_event_desc' data-ref="ti_event_desc" data-ref-filename="ti_event_desc">ti_event_desc</dfn> {</td></tr>
<tr><th id="925">925</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="ti_event_desc::ti_eventx" title='ti_event_desc::ti_eventx' data-ref="ti_event_desc::ti_eventx" data-ref-filename="ti_event_desc..ti_eventx">ti_eventx</dfn>;</td></tr>
<tr><th id="926">926</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="ti_event_desc::ti_rsvd" title='ti_event_desc::ti_rsvd' data-ref="ti_event_desc::ti_rsvd" data-ref-filename="ti_event_desc..ti_rsvd">ti_rsvd</dfn>;</td></tr>
<tr><th id="927">927</th><td>};</td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td><u>#define <dfn class="macro" id="_M/TI_EVENT_EVENT" data-ref="_M/TI_EVENT_EVENT">TI_EVENT_EVENT</dfn>(e)	(((((e)-&gt;ti_eventx)) &gt;&gt; 24) &amp; 0xff)</u></td></tr>
<tr><th id="930">930</th><td><u>#define <dfn class="macro" id="_M/TI_EVENT_CODE" data-ref="_M/TI_EVENT_CODE">TI_EVENT_CODE</dfn>(e)	(((((e)-&gt;ti_eventx)) &gt;&gt; 12) &amp; 0xfff)</u></td></tr>
<tr><th id="931">931</th><td><u>#define <dfn class="macro" id="_M/TI_EVENT_IDX" data-ref="_M/TI_EVENT_IDX">TI_EVENT_IDX</dfn>(e)		(((((e)-&gt;ti_eventx))) &amp; 0xfff)</u></td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td><i>/*</i></td></tr>
<tr><th id="934">934</th><td><i> * Tigon events.</i></td></tr>
<tr><th id="935">935</th><td><i> */</i></td></tr>
<tr><th id="936">936</th><td><u>#define <dfn class="macro" id="_M/TI_EV_FIRMWARE_UP" data-ref="_M/TI_EV_FIRMWARE_UP">TI_EV_FIRMWARE_UP</dfn>		0x01</u></td></tr>
<tr><th id="937">937</th><td><u>#define <dfn class="macro" id="_M/TI_EV_STATS_UPDATED" data-ref="_M/TI_EV_STATS_UPDATED">TI_EV_STATS_UPDATED</dfn>		0x04</u></td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td><u>#define <dfn class="macro" id="_M/TI_EV_LINKSTAT_CHANGED" data-ref="_M/TI_EV_LINKSTAT_CHANGED">TI_EV_LINKSTAT_CHANGED</dfn>		0x06</u></td></tr>
<tr><th id="940">940</th><td><u>#define <dfn class="macro" id="_M/TI_EV_CODE_GIG_LINK_UP" data-ref="_M/TI_EV_CODE_GIG_LINK_UP">TI_EV_CODE_GIG_LINK_UP</dfn>		0x01</u></td></tr>
<tr><th id="941">941</th><td><u>#define <dfn class="macro" id="_M/TI_EV_CODE_LINK_DOWN" data-ref="_M/TI_EV_CODE_LINK_DOWN">TI_EV_CODE_LINK_DOWN</dfn>		0x02</u></td></tr>
<tr><th id="942">942</th><td><u>#define <dfn class="macro" id="_M/TI_EV_CODE_LINK_UP" data-ref="_M/TI_EV_CODE_LINK_UP">TI_EV_CODE_LINK_UP</dfn>		0x03</u></td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td><u>#define <dfn class="macro" id="_M/TI_EV_ERROR" data-ref="_M/TI_EV_ERROR">TI_EV_ERROR</dfn>			0x07</u></td></tr>
<tr><th id="945">945</th><td><u>#define <dfn class="macro" id="_M/TI_EV_CODE_ERR_INVAL_CMD" data-ref="_M/TI_EV_CODE_ERR_INVAL_CMD">TI_EV_CODE_ERR_INVAL_CMD</dfn>	0x01</u></td></tr>
<tr><th id="946">946</th><td><u>#define <dfn class="macro" id="_M/TI_EV_CODE_ERR_UNIMP_CMD" data-ref="_M/TI_EV_CODE_ERR_UNIMP_CMD">TI_EV_CODE_ERR_UNIMP_CMD</dfn>	0x02</u></td></tr>
<tr><th id="947">947</th><td><u>#define <dfn class="macro" id="_M/TI_EV_CODE_ERR_BADCFG" data-ref="_M/TI_EV_CODE_ERR_BADCFG">TI_EV_CODE_ERR_BADCFG</dfn>		0x03</u></td></tr>
<tr><th id="948">948</th><td></td></tr>
<tr><th id="949">949</th><td><u>#define <dfn class="macro" id="_M/TI_EV_MCAST_UPDATED" data-ref="_M/TI_EV_MCAST_UPDATED">TI_EV_MCAST_UPDATED</dfn>		0x08</u></td></tr>
<tr><th id="950">950</th><td><u>#define <dfn class="macro" id="_M/TI_EV_CODE_MCAST_ADD" data-ref="_M/TI_EV_CODE_MCAST_ADD">TI_EV_CODE_MCAST_ADD</dfn>		0x01</u></td></tr>
<tr><th id="951">951</th><td><u>#define <dfn class="macro" id="_M/TI_EV_CODE_MCAST_DEL" data-ref="_M/TI_EV_CODE_MCAST_DEL">TI_EV_CODE_MCAST_DEL</dfn>		0x02</u></td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td><u>#define <dfn class="macro" id="_M/TI_EV_RESET_JUMBO_RING" data-ref="_M/TI_EV_RESET_JUMBO_RING">TI_EV_RESET_JUMBO_RING</dfn>		0x09</u></td></tr>
<tr><th id="954">954</th><td><i>/*</i></td></tr>
<tr><th id="955">955</th><td><i> * Register access macros. The Tigon always uses memory mapped register</i></td></tr>
<tr><th id="956">956</th><td><i> * accesses and all registers must be accessed with 32 bit operations.</i></td></tr>
<tr><th id="957">957</th><td><i> * The Tigon can operate in big-endian mode, so we always write to the</i></td></tr>
<tr><th id="958">958</th><td><i> * registers in native byte order. We assume that all big-endian hosts</i></td></tr>
<tr><th id="959">959</th><td><i> * with a PCI bus have __BUS_SPACE_HAS_STREAM_METHODS defined.</i></td></tr>
<tr><th id="960">960</th><td><i> */</i></td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td><u>#<span data-ppcond="962">ifdef</span> <a class="macro" href="../../arch/x86/include/busdefs.h.html#73" data-ref="_M/__BUS_SPACE_HAS_STREAM_METHODS">__BUS_SPACE_HAS_STREAM_METHODS</a></u></td></tr>
<tr><th id="963">963</th><td><u>#define <dfn class="macro" id="_M/CSR_WRITE_4" data-ref="_M/CSR_WRITE_4">CSR_WRITE_4</dfn>(sc, reg, val)	\</u></td></tr>
<tr><th id="964">964</th><td><u>	bus_space_write_stream_4((sc)-&gt;ti_btag, (sc)-&gt;ti_bhandle, reg, val)</u></td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td><u>#define <dfn class="macro" id="_M/CSR_READ_4" data-ref="_M/CSR_READ_4">CSR_READ_4</dfn>(sc, reg)		\</u></td></tr>
<tr><th id="967">967</th><td><u>	bus_space_read_stream_4((sc)-&gt;ti_btag, (sc)-&gt;ti_bhandle, reg)</u></td></tr>
<tr><th id="968">968</th><td><u>#<span data-ppcond="962">else</span></u></td></tr>
<tr><th id="969">969</th><td><u>#define CSR_WRITE_4(sc, reg, val)	\</u></td></tr>
<tr><th id="970">970</th><td><u>	bus_space_write_4((sc)-&gt;ti_btag, (sc)-&gt;ti_bhandle, reg, val)</u></td></tr>
<tr><th id="971">971</th><td></td></tr>
<tr><th id="972">972</th><td><u>#define CSR_READ_4(sc, reg)		\</u></td></tr>
<tr><th id="973">973</th><td><u>	bus_space_read_4((sc)-&gt;ti_btag, (sc)-&gt;ti_bhandle, reg)</u></td></tr>
<tr><th id="974">974</th><td><u>#<span data-ppcond="962">endif</span></u></td></tr>
<tr><th id="975">975</th><td></td></tr>
<tr><th id="976">976</th><td><u>#define <dfn class="macro" id="_M/TI_SETBIT" data-ref="_M/TI_SETBIT">TI_SETBIT</dfn>(sc, reg, x)	\</u></td></tr>
<tr><th id="977">977</th><td><u>	CSR_WRITE_4(sc, reg, (CSR_READ_4(sc, reg) | (x)))</u></td></tr>
<tr><th id="978">978</th><td><u>#define <dfn class="macro" id="_M/TI_CLRBIT" data-ref="_M/TI_CLRBIT">TI_CLRBIT</dfn>(sc, reg, x)	\</u></td></tr>
<tr><th id="979">979</th><td><u>	CSR_WRITE_4(sc, reg, (CSR_READ_4(sc, reg) &amp; ~(x)))</u></td></tr>
<tr><th id="980">980</th><td></td></tr>
<tr><th id="981">981</th><td><i>/*</i></td></tr>
<tr><th id="982">982</th><td><i> * Memory management stuff. Note: the SSLOTS, MSLOTS and JSLOTS</i></td></tr>
<tr><th id="983">983</th><td><i> * values are tuneable. They control the actual amount of buffers</i></td></tr>
<tr><th id="984">984</th><td><i> * allocated for the standard, mini and jumbo receive rings.</i></td></tr>
<tr><th id="985">985</th><td><i> */</i></td></tr>
<tr><th id="986">986</th><td></td></tr>
<tr><th id="987">987</th><td><u>#<span data-ppcond="987">ifndef</span> <span class="macro" data-ref="_M/TI_SSLOTS">TI_SSLOTS</span></u></td></tr>
<tr><th id="988">988</th><td><u>#define <dfn class="macro" id="_M/TI_SSLOTS" data-ref="_M/TI_SSLOTS">TI_SSLOTS</dfn>	256</u></td></tr>
<tr><th id="989">989</th><td><u>#<span data-ppcond="987">endif</span></u></td></tr>
<tr><th id="990">990</th><td><u>#<span data-ppcond="990">ifndef</span> <span class="macro" data-ref="_M/TI_MSLOTS">TI_MSLOTS</span></u></td></tr>
<tr><th id="991">991</th><td><u>#define <dfn class="macro" id="_M/TI_MSLOTS" data-ref="_M/TI_MSLOTS">TI_MSLOTS</dfn>	256</u></td></tr>
<tr><th id="992">992</th><td><u>#<span data-ppcond="990">endif</span></u></td></tr>
<tr><th id="993">993</th><td><u>#<span data-ppcond="993">ifndef</span> <span class="macro" data-ref="_M/TI_JSLOTS">TI_JSLOTS</span></u></td></tr>
<tr><th id="994">994</th><td><u>#define <dfn class="macro" id="_M/TI_JSLOTS" data-ref="_M/TI_JSLOTS">TI_JSLOTS</dfn>	384</u></td></tr>
<tr><th id="995">995</th><td><u>#<span data-ppcond="993">endif</span></u></td></tr>
<tr><th id="996">996</th><td><u>#define <dfn class="macro" id="_M/TI_RSLOTS" data-ref="_M/TI_RSLOTS">TI_RSLOTS</dfn>	128</u></td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td><u>#define <dfn class="macro" id="_M/TI_JRAWLEN" data-ref="_M/TI_JRAWLEN">TI_JRAWLEN</dfn> (ETHER_MAX_LEN_JUMBO + ETHER_ALIGN + sizeof(u_int64_t))</u></td></tr>
<tr><th id="999">999</th><td><u>#define <dfn class="macro" id="_M/TI_JLEN" data-ref="_M/TI_JLEN">TI_JLEN</dfn> (TI_JRAWLEN + (sizeof(u_int64_t) - \</u></td></tr>
<tr><th id="1000">1000</th><td><u>	(TI_JRAWLEN % sizeof(u_int64_t))))</u></td></tr>
<tr><th id="1001">1001</th><td><u>#define <dfn class="macro" id="_M/TI_JPAGESZ" data-ref="_M/TI_JPAGESZ">TI_JPAGESZ</dfn> PAGE_SIZE</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define <dfn class="macro" id="_M/TI_RESID" data-ref="_M/TI_RESID">TI_RESID</dfn> (TI_JPAGESZ - (TI_JLEN * TI_JSLOTS) % TI_JPAGESZ)</u></td></tr>
<tr><th id="1003">1003</th><td><u>#define <dfn class="macro" id="_M/TI_JMEM" data-ref="_M/TI_JMEM">TI_JMEM</dfn> ((TI_JLEN * TI_JSLOTS) + TI_RESID)</u></td></tr>
<tr><th id="1004">1004</th><td></td></tr>
<tr><th id="1005">1005</th><td><i>/*</i></td></tr>
<tr><th id="1006">1006</th><td><i> * Ring structures. Most of these reside in host memory and we tell</i></td></tr>
<tr><th id="1007">1007</th><td><i> * the NIC where they are via the ring control blocks. The exceptions</i></td></tr>
<tr><th id="1008">1008</th><td><i> * are the tx and command rings, which live in NIC memory and which</i></td></tr>
<tr><th id="1009">1009</th><td><i> * we access via the shared memory window.</i></td></tr>
<tr><th id="1010">1010</th><td><i> */</i></td></tr>
<tr><th id="1011">1011</th><td><b>struct</b> <dfn class="type def" id="ti_ring_data" title='ti_ring_data' data-ref="ti_ring_data" data-ref-filename="ti_ring_data">ti_ring_data</dfn> {</td></tr>
<tr><th id="1012">1012</th><td>	<b>struct</b> <a class="type" href="#ti_rx_desc" title='ti_rx_desc' data-ref="ti_rx_desc" data-ref-filename="ti_rx_desc">ti_rx_desc</a>	<dfn class="decl field" id="ti_ring_data::ti_rx_std_ring" title='ti_ring_data::ti_rx_std_ring' data-ref="ti_ring_data::ti_rx_std_ring" data-ref-filename="ti_ring_data..ti_rx_std_ring">ti_rx_std_ring</dfn>[<a class="macro" href="#347" title="512" data-ref="_M/TI_STD_RX_RING_CNT">TI_STD_RX_RING_CNT</a>];</td></tr>
<tr><th id="1013">1013</th><td>	<b>struct</b> <a class="type" href="#ti_rx_desc" title='ti_rx_desc' data-ref="ti_rx_desc" data-ref-filename="ti_rx_desc">ti_rx_desc</a>	<dfn class="decl field" id="ti_ring_data::ti_rx_jumbo_ring" title='ti_ring_data::ti_rx_jumbo_ring' data-ref="ti_ring_data::ti_rx_jumbo_ring" data-ref-filename="ti_ring_data..ti_rx_jumbo_ring">ti_rx_jumbo_ring</dfn>[<a class="macro" href="#348" title="256" data-ref="_M/TI_JUMBO_RX_RING_CNT">TI_JUMBO_RX_RING_CNT</a>];</td></tr>
<tr><th id="1014">1014</th><td>	<b>struct</b> <a class="type" href="#ti_rx_desc" title='ti_rx_desc' data-ref="ti_rx_desc" data-ref-filename="ti_rx_desc">ti_rx_desc</a>	<dfn class="decl field" id="ti_ring_data::ti_rx_mini_ring" title='ti_ring_data::ti_rx_mini_ring' data-ref="ti_ring_data::ti_rx_mini_ring" data-ref-filename="ti_ring_data..ti_rx_mini_ring">ti_rx_mini_ring</dfn>[<a class="macro" href="#349" title="1024" data-ref="_M/TI_MINI_RX_RING_CNT">TI_MINI_RX_RING_CNT</a>];</td></tr>
<tr><th id="1015">1015</th><td>	<b>struct</b> <a class="type" href="#ti_rx_desc" title='ti_rx_desc' data-ref="ti_rx_desc" data-ref-filename="ti_rx_desc">ti_rx_desc</a>	<dfn class="decl field" id="ti_ring_data::ti_rx_return_ring" title='ti_ring_data::ti_rx_return_ring' data-ref="ti_ring_data::ti_rx_return_ring" data-ref-filename="ti_ring_data..ti_rx_return_ring">ti_rx_return_ring</dfn>[<a class="macro" href="#350" title="2048" data-ref="_M/TI_RETURN_RING_CNT">TI_RETURN_RING_CNT</a>];</td></tr>
<tr><th id="1016">1016</th><td>	<b>struct</b> <a class="type" href="#ti_event_desc" title='ti_event_desc' data-ref="ti_event_desc" data-ref-filename="ti_event_desc">ti_event_desc</a>	<dfn class="decl field" id="ti_ring_data::ti_event_ring" title='ti_ring_data::ti_event_ring' data-ref="ti_ring_data::ti_event_ring" data-ref-filename="ti_ring_data..ti_event_ring">ti_event_ring</dfn>[<a class="macro" href="#345" title="256" data-ref="_M/TI_EVENT_RING_CNT">TI_EVENT_RING_CNT</a>];</td></tr>
<tr><th id="1017">1017</th><td>	<b>struct</b> <a class="type" href="#ti_tx_desc" title='ti_tx_desc' data-ref="ti_tx_desc" data-ref-filename="ti_tx_desc">ti_tx_desc</a>	<dfn class="decl field" id="ti_ring_data::ti_tx_ring" title='ti_ring_data::ti_tx_ring' data-ref="ti_ring_data::ti_tx_ring" data-ref-filename="ti_ring_data..ti_tx_ring">ti_tx_ring</dfn>[<a class="macro" href="#364" title="512" data-ref="_M/TI_TX_RING_CNT">TI_TX_RING_CNT</a>];</td></tr>
<tr><th id="1018">1018</th><td>	<i>/*</i></td></tr>
<tr><th id="1019">1019</th><td><i>	 * Make sure producer structures are aligned on 32-byte cache</i></td></tr>
<tr><th id="1020">1020</th><td><i>	 * line boundaries.</i></td></tr>
<tr><th id="1021">1021</th><td><i>	 */</i></td></tr>
<tr><th id="1022">1022</th><td>	<b>struct</b> <a class="type" href="#ti_producer" title='ti_producer' data-ref="ti_producer" data-ref-filename="ti_producer">ti_producer</a>	<dfn class="decl field" id="ti_ring_data::ti_ev_prodidx_r" title='ti_ring_data::ti_ev_prodidx_r' data-ref="ti_ring_data::ti_ev_prodidx_r" data-ref-filename="ti_ring_data..ti_ev_prodidx_r">ti_ev_prodidx_r</dfn>;</td></tr>
<tr><th id="1023">1023</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="ti_ring_data::ti_pad0" title='ti_ring_data::ti_pad0' data-ref="ti_ring_data::ti_pad0" data-ref-filename="ti_ring_data..ti_pad0">ti_pad0</dfn>[<var>6</var>];</td></tr>
<tr><th id="1024">1024</th><td>	<b>struct</b> <a class="type" href="#ti_producer" title='ti_producer' data-ref="ti_producer" data-ref-filename="ti_producer">ti_producer</a>	<dfn class="decl field" id="ti_ring_data::ti_return_prodidx_r" title='ti_ring_data::ti_return_prodidx_r' data-ref="ti_ring_data::ti_return_prodidx_r" data-ref-filename="ti_ring_data..ti_return_prodidx_r">ti_return_prodidx_r</dfn>;</td></tr>
<tr><th id="1025">1025</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="ti_ring_data::ti_pad1" title='ti_ring_data::ti_pad1' data-ref="ti_ring_data::ti_pad1" data-ref-filename="ti_ring_data..ti_pad1">ti_pad1</dfn>[<var>6</var>];</td></tr>
<tr><th id="1026">1026</th><td>	<b>struct</b> <a class="type" href="#ti_producer" title='ti_producer' data-ref="ti_producer" data-ref-filename="ti_producer">ti_producer</a>	<dfn class="decl field" id="ti_ring_data::ti_tx_considx_r" title='ti_ring_data::ti_tx_considx_r' data-ref="ti_ring_data::ti_tx_considx_r" data-ref-filename="ti_ring_data..ti_tx_considx_r">ti_tx_considx_r</dfn>;</td></tr>
<tr><th id="1027">1027</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="ti_ring_data::ti_pad2" title='ti_ring_data::ti_pad2' data-ref="ti_ring_data::ti_pad2" data-ref-filename="ti_ring_data..ti_pad2">ti_pad2</dfn>[<var>6</var>];</td></tr>
<tr><th id="1028">1028</th><td>	<b>struct</b> <a class="type" href="#ti_gib" title='ti_gib' data-ref="ti_gib" data-ref-filename="ti_gib">ti_gib</a>		<dfn class="decl field" id="ti_ring_data::ti_info" title='ti_ring_data::ti_info' data-ref="ti_ring_data::ti_info" data-ref-filename="ti_ring_data..ti_info">ti_info</dfn>;</td></tr>
<tr><th id="1029">1029</th><td>};</td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td><u>#define	<dfn class="macro" id="_M/TI_CDOFF" data-ref="_M/TI_CDOFF">TI_CDOFF</dfn>(x)		offsetof(struct ti_ring_data, x)</u></td></tr>
<tr><th id="1032">1032</th><td><u>#define	<dfn class="macro" id="_M/TI_CDRXSTDOFF" data-ref="_M/TI_CDRXSTDOFF">TI_CDRXSTDOFF</dfn>(x)	TI_CDOFF(ti_rx_std_ring[(x)])</u></td></tr>
<tr><th id="1033">1033</th><td><u>#define	<dfn class="macro" id="_M/TI_CDRXJUMBOOFF" data-ref="_M/TI_CDRXJUMBOOFF">TI_CDRXJUMBOOFF</dfn>(x)	TI_CDOFF(ti_rx_jumbo_ring[(x)])</u></td></tr>
<tr><th id="1034">1034</th><td><u>#define	<dfn class="macro" id="_M/TI_CDRXMINIOFF" data-ref="_M/TI_CDRXMINIOFF">TI_CDRXMINIOFF</dfn>(x)	TI_CDOFF(ti_rx_mini_ring[(x)])</u></td></tr>
<tr><th id="1035">1035</th><td><u>#define	<dfn class="macro" id="_M/TI_CDRXRTNOFF" data-ref="_M/TI_CDRXRTNOFF">TI_CDRXRTNOFF</dfn>(x)	TI_CDOFF(ti_rx_return_ring[(x)])</u></td></tr>
<tr><th id="1036">1036</th><td><u>#define	<dfn class="macro" id="_M/TI_CDEVENTOFF" data-ref="_M/TI_CDEVENTOFF">TI_CDEVENTOFF</dfn>(x)	TI_CDOFF(ti_event_ring[(x)])</u></td></tr>
<tr><th id="1037">1037</th><td><u>#define	<dfn class="macro" id="_M/TI_CDTXOFF" data-ref="_M/TI_CDTXOFF">TI_CDTXOFF</dfn>(x)		TI_CDOFF(ti_tx_ring[(x)])</u></td></tr>
<tr><th id="1038">1038</th><td><u>#define	<dfn class="macro" id="_M/TI_CDEVPRODOFF" data-ref="_M/TI_CDEVPRODOFF">TI_CDEVPRODOFF</dfn>		TI_CDOFF(ti_ev_prodidx_r)</u></td></tr>
<tr><th id="1039">1039</th><td><u>#define	<dfn class="macro" id="_M/TI_CDRTNPRODOFF" data-ref="_M/TI_CDRTNPRODOFF">TI_CDRTNPRODOFF</dfn>		TI_CDOFF(ti_return_prodidx_r)</u></td></tr>
<tr><th id="1040">1040</th><td><u>#define	<dfn class="macro" id="_M/TI_CDTXCONSOFF" data-ref="_M/TI_CDTXCONSOFF">TI_CDTXCONSOFF</dfn>		TI_CDOFF(ti_tx_considx_r)</u></td></tr>
<tr><th id="1041">1041</th><td><u>#define	<dfn class="macro" id="_M/TI_CDGIBOFF" data-ref="_M/TI_CDGIBOFF">TI_CDGIBOFF</dfn>		TI_CDOFF(ti_info)</u></td></tr>
<tr><th id="1042">1042</th><td><u>#define	<dfn class="macro" id="_M/TI_CDSTATSOFF" data-ref="_M/TI_CDSTATSOFF">TI_CDSTATSOFF</dfn>		TI_CDOFF(ti_info.ti_stats)</u></td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td><i>/*</i></td></tr>
<tr><th id="1045">1045</th><td><i> * Mbuf pointers. We need these to keep track of the virtual addresses</i></td></tr>
<tr><th id="1046">1046</th><td><i> * of our mbuf chains since we can only convert from physical to virtual,</i></td></tr>
<tr><th id="1047">1047</th><td><i> * not the other way around.</i></td></tr>
<tr><th id="1048">1048</th><td><i> */</i></td></tr>
<tr><th id="1049">1049</th><td><b>struct</b> <dfn class="type def" id="ti_chain_data" title='ti_chain_data' data-ref="ti_chain_data" data-ref-filename="ti_chain_data">ti_chain_data</dfn> {</td></tr>
<tr><th id="1050">1050</th><td>	<b>struct</b> <a class="type" href="../../sys/mbuf.h.html#331" title='mbuf' data-ref="mbuf" data-ref-filename="mbuf">mbuf</a>		*<dfn class="decl field" id="ti_chain_data::ti_tx_chain" title='ti_chain_data::ti_tx_chain' data-ref="ti_chain_data::ti_tx_chain" data-ref-filename="ti_chain_data..ti_tx_chain">ti_tx_chain</dfn>[<a class="macro" href="#364" title="512" data-ref="_M/TI_TX_RING_CNT">TI_TX_RING_CNT</a>];</td></tr>
<tr><th id="1051">1051</th><td>	<b>struct</b> <a class="type" href="../../sys/mbuf.h.html#331" title='mbuf' data-ref="mbuf" data-ref-filename="mbuf">mbuf</a>		*<dfn class="decl field" id="ti_chain_data::ti_rx_std_chain" title='ti_chain_data::ti_rx_std_chain' data-ref="ti_chain_data::ti_rx_std_chain" data-ref-filename="ti_chain_data..ti_rx_std_chain">ti_rx_std_chain</dfn>[<a class="macro" href="#347" title="512" data-ref="_M/TI_STD_RX_RING_CNT">TI_STD_RX_RING_CNT</a>];</td></tr>
<tr><th id="1052">1052</th><td>	<b>struct</b> <a class="type" href="../../sys/mbuf.h.html#331" title='mbuf' data-ref="mbuf" data-ref-filename="mbuf">mbuf</a>		*<dfn class="decl field" id="ti_chain_data::ti_rx_jumbo_chain" title='ti_chain_data::ti_rx_jumbo_chain' data-ref="ti_chain_data::ti_rx_jumbo_chain" data-ref-filename="ti_chain_data..ti_rx_jumbo_chain">ti_rx_jumbo_chain</dfn>[<a class="macro" href="#348" title="256" data-ref="_M/TI_JUMBO_RX_RING_CNT">TI_JUMBO_RX_RING_CNT</a>];</td></tr>
<tr><th id="1053">1053</th><td>	<b>struct</b> <a class="type" href="../../sys/mbuf.h.html#331" title='mbuf' data-ref="mbuf" data-ref-filename="mbuf">mbuf</a>		*<dfn class="decl field" id="ti_chain_data::ti_rx_mini_chain" title='ti_chain_data::ti_rx_mini_chain' data-ref="ti_chain_data::ti_rx_mini_chain" data-ref-filename="ti_chain_data..ti_rx_mini_chain">ti_rx_mini_chain</dfn>[<a class="macro" href="#349" title="1024" data-ref="_M/TI_MINI_RX_RING_CNT">TI_MINI_RX_RING_CNT</a>];</td></tr>
<tr><th id="1054">1054</th><td>	<i>/* Stick the jumbo mem management stuff here too. */</i></td></tr>
<tr><th id="1055">1055</th><td>	<em>void</em> *			<dfn class="decl field" id="ti_chain_data::ti_jslots" title='ti_chain_data::ti_jslots' data-ref="ti_chain_data::ti_jslots" data-ref-filename="ti_chain_data..ti_jslots">ti_jslots</dfn>[<a class="macro" href="#994" title="384" data-ref="_M/TI_JSLOTS">TI_JSLOTS</a>];</td></tr>
<tr><th id="1056">1056</th><td>	<em>void</em>			*<dfn class="decl field" id="ti_chain_data::ti_jumbo_buf" title='ti_chain_data::ti_jumbo_buf' data-ref="ti_chain_data::ti_jumbo_buf" data-ref-filename="ti_chain_data..ti_jumbo_buf">ti_jumbo_buf</dfn>;</td></tr>
<tr><th id="1057">1057</th><td>};</td></tr>
<tr><th id="1058">1058</th><td></td></tr>
<tr><th id="1059">1059</th><td><b>struct</b> <dfn class="type def" id="ti_type" title='ti_type' data-ref="ti_type" data-ref-filename="ti_type">ti_type</dfn> {</td></tr>
<tr><th id="1060">1060</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_type::ti_vid" title='ti_type::ti_vid' data-ref="ti_type::ti_vid" data-ref-filename="ti_type..ti_vid">ti_vid</dfn>;</td></tr>
<tr><th id="1061">1061</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_type::ti_did" title='ti_type::ti_did' data-ref="ti_type::ti_did" data-ref-filename="ti_type..ti_did">ti_did</dfn>;</td></tr>
<tr><th id="1062">1062</th><td>	<em>const</em> <em>char</em>		*<dfn class="decl field" id="ti_type::ti_name" title='ti_type::ti_name' data-ref="ti_type::ti_name" data-ref-filename="ti_type..ti_name">ti_name</dfn>;</td></tr>
<tr><th id="1063">1063</th><td>};</td></tr>
<tr><th id="1064">1064</th><td></td></tr>
<tr><th id="1065">1065</th><td><u>#define <dfn class="macro" id="_M/TI_HWREV_TIGON" data-ref="_M/TI_HWREV_TIGON">TI_HWREV_TIGON</dfn>		0x01</u></td></tr>
<tr><th id="1066">1066</th><td><u>#define <dfn class="macro" id="_M/TI_HWREV_TIGON_II" data-ref="_M/TI_HWREV_TIGON_II">TI_HWREV_TIGON_II</dfn>	0x02</u></td></tr>
<tr><th id="1067">1067</th><td><u>#define <dfn class="macro" id="_M/TI_TIMEOUT" data-ref="_M/TI_TIMEOUT">TI_TIMEOUT</dfn>		1000</u></td></tr>
<tr><th id="1068">1068</th><td><u>#define <dfn class="macro" id="_M/TI_TXCONS_UNSET" data-ref="_M/TI_TXCONS_UNSET">TI_TXCONS_UNSET</dfn>		0xFFFF	/* impossible value */</u></td></tr>
<tr><th id="1069">1069</th><td></td></tr>
<tr><th id="1070">1070</th><td><b>struct</b> <dfn class="type def" id="ti_mc_entry" title='ti_mc_entry' data-ref="ti_mc_entry" data-ref-filename="ti_mc_entry">ti_mc_entry</dfn> {</td></tr>
<tr><th id="1071">1071</th><td>	<b>struct</b> <a class="type" href="../../net/if_ether.h.html#ether_addr" title='ether_addr' data-ref="ether_addr" data-ref-filename="ether_addr">ether_addr</a>		<dfn class="decl field" id="ti_mc_entry::mc_addr" title='ti_mc_entry::mc_addr' data-ref="ti_mc_entry::mc_addr" data-ref-filename="ti_mc_entry..mc_addr">mc_addr</dfn>;</td></tr>
<tr><th id="1072">1072</th><td>	<a class="macro" href="../../sys/queue.h.html#317" title="struct { struct ti_mc_entry *sqe_next; }" data-ref="_M/SIMPLEQ_ENTRY">SIMPLEQ_ENTRY</a>(<a class="type" href="#ti_mc_entry" title='ti_mc_entry' data-ref="ti_mc_entry" data-ref-filename="ti_mc_entry">ti_mc_entry</a>)	<dfn class="decl field" id="ti_mc_entry::mc_entries" title='ti_mc_entry::mc_entries' data-ref="ti_mc_entry::mc_entries" data-ref-filename="ti_mc_entry..mc_entries">mc_entries</dfn>;</td></tr>
<tr><th id="1073">1073</th><td>};</td></tr>
<tr><th id="1074">1074</th><td></td></tr>
<tr><th id="1075">1075</th><td><b>struct</b> <dfn class="type def" id="ti_jpool_entry" title='ti_jpool_entry' data-ref="ti_jpool_entry" data-ref-filename="ti_jpool_entry">ti_jpool_entry</dfn> {</td></tr>
<tr><th id="1076">1076</th><td>	<em>int</em>                             <dfn class="decl field" id="ti_jpool_entry::slot" title='ti_jpool_entry::slot' data-ref="ti_jpool_entry::slot" data-ref-filename="ti_jpool_entry..slot">slot</dfn>;</td></tr>
<tr><th id="1077">1077</th><td>	<a class="macro" href="../../sys/queue.h.html#317" title="struct { struct ti_jpool_entry *sqe_next; }" data-ref="_M/SIMPLEQ_ENTRY">SIMPLEQ_ENTRY</a>(<a class="type" href="#ti_jpool_entry" title='ti_jpool_entry' data-ref="ti_jpool_entry" data-ref-filename="ti_jpool_entry">ti_jpool_entry</a>)	<dfn class="decl field" id="ti_jpool_entry::jpool_entries" title='ti_jpool_entry::jpool_entries' data-ref="ti_jpool_entry::jpool_entries" data-ref-filename="ti_jpool_entry..jpool_entries">jpool_entries</dfn>;</td></tr>
<tr><th id="1078">1078</th><td>};</td></tr>
<tr><th id="1079">1079</th><td></td></tr>
<tr><th id="1080">1080</th><td><b>struct</b> <dfn class="type def" id="txdmamap_pool_entry" title='txdmamap_pool_entry' data-ref="txdmamap_pool_entry" data-ref-filename="txdmamap_pool_entry">txdmamap_pool_entry</dfn> {</td></tr>
<tr><th id="1081">1081</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a> <dfn class="decl field" id="txdmamap_pool_entry::dmamap" title='txdmamap_pool_entry::dmamap' data-ref="txdmamap_pool_entry::dmamap" data-ref-filename="txdmamap_pool_entry..dmamap">dmamap</dfn>;</td></tr>
<tr><th id="1082">1082</th><td>	<a class="macro" href="../../sys/queue.h.html#317" title="struct { struct txdmamap_pool_entry *sqe_next; }" data-ref="_M/SIMPLEQ_ENTRY">SIMPLEQ_ENTRY</a>(<a class="type" href="#txdmamap_pool_entry" title='txdmamap_pool_entry' data-ref="txdmamap_pool_entry" data-ref-filename="txdmamap_pool_entry">txdmamap_pool_entry</a>) <dfn class="decl field" id="txdmamap_pool_entry::link" title='txdmamap_pool_entry::link' data-ref="txdmamap_pool_entry::link" data-ref-filename="txdmamap_pool_entry..link">link</dfn>;</td></tr>
<tr><th id="1083">1083</th><td>};</td></tr>
<tr><th id="1084">1084</th><td></td></tr>
<tr><th id="1085">1085</th><td><b>struct</b> <dfn class="type def" id="ti_softc" title='ti_softc' data-ref="ti_softc" data-ref-filename="ti_softc">ti_softc</dfn> {</td></tr>
<tr><th id="1086">1086</th><td>	<a class="typedef" href="../../sys/device_if.h.html#device_t" title='device_t' data-type='struct device *' data-ref="device_t" data-ref-filename="device_t">device_t</a> <dfn class="decl field" id="ti_softc::sc_dev" title='ti_softc::sc_dev' data-ref="ti_softc::sc_dev" data-ref-filename="ti_softc..sc_dev">sc_dev</dfn>;</td></tr>
<tr><th id="1087">1087</th><td>	<b>struct</b> <a class="type" href="../../net/if_ether.h.html#ethercom" title='ethercom' data-ref="ethercom" data-ref-filename="ethercom">ethercom</a>		<dfn class="decl field" id="ti_softc::ethercom" title='ti_softc::ethercom' data-ref="ti_softc::ethercom" data-ref-filename="ti_softc..ethercom">ethercom</dfn>;	<i>/* interface info */</i></td></tr>
<tr><th id="1088">1088</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_space_handle_t" title='bus_space_handle_t' data-type='vaddr_t' data-ref="bus_space_handle_t" data-ref-filename="bus_space_handle_t">bus_space_handle_t</a>	<dfn class="decl field" id="ti_softc::ti_bhandle" title='ti_softc::ti_bhandle' data-ref="ti_softc::ti_bhandle" data-ref-filename="ti_softc..ti_bhandle">ti_bhandle</dfn>;</td></tr>
<tr><th id="1089">1089</th><td>	<em>char</em>			*<dfn class="decl field" id="ti_softc::ti_vhandle" title='ti_softc::ti_vhandle' data-ref="ti_softc::ti_vhandle" data-ref-filename="ti_softc..ti_vhandle">ti_vhandle</dfn>;</td></tr>
<tr><th id="1090">1090</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_space_tag_t" title='bus_space_tag_t' data-type='struct bus_space_tag *' data-ref="bus_space_tag_t" data-ref-filename="bus_space_tag_t">bus_space_tag_t</a>		<dfn class="decl field" id="ti_softc::ti_btag" title='ti_softc::ti_btag' data-ref="ti_softc::ti_btag" data-ref-filename="ti_softc..ti_btag">ti_btag</dfn>;</td></tr>
<tr><th id="1091">1091</th><td>	<em>void</em>			*<dfn class="decl field" id="ti_softc::ti_intrhand" title='ti_softc::ti_intrhand' data-ref="ti_softc::ti_intrhand" data-ref-filename="ti_softc..ti_intrhand">ti_intrhand</dfn>;</td></tr>
<tr><th id="1092">1092</th><td></td></tr>
<tr><th id="1093">1093</th><td>	<b>struct</b> <a class="type" href="../../net/if_media.h.html#ifmedia" title='ifmedia' data-ref="ifmedia" data-ref-filename="ifmedia">ifmedia</a>		<dfn class="decl field" id="ti_softc::ifmedia" title='ti_softc::ifmedia' data-ref="ti_softc::ifmedia" data-ref-filename="ti_softc..ifmedia">ifmedia</dfn>;	<i>/* media info */</i></td></tr>
<tr><th id="1094">1094</th><td></td></tr>
<tr><th id="1095">1095</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>		<dfn class="decl field" id="ti_softc::ti_hwrev" title='ti_softc::ti_hwrev' data-ref="ti_softc::ti_hwrev" data-ref-filename="ti_softc..ti_hwrev">ti_hwrev</dfn>;	<i>/* Tigon rev (1 or 2) */</i></td></tr>
<tr><th id="1096">1096</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>		<dfn class="decl field" id="ti_softc::ti_copper" title='ti_softc::ti_copper' data-ref="ti_softc::ti_copper" data-ref-filename="ti_softc..ti_copper">ti_copper</dfn>;	<i>/* 1000baseT card */</i></td></tr>
<tr><th id="1097">1097</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>		<dfn class="decl field" id="ti_softc::ti_linkstat" title='ti_softc::ti_linkstat' data-ref="ti_softc::ti_linkstat" data-ref-filename="ti_softc..ti_linkstat">ti_linkstat</dfn>;	<i>/* Link state */</i></td></tr>
<tr><th id="1098">1098</th><td>	<b>struct</b> <a class="type" href="#ti_ring_data" title='ti_ring_data' data-ref="ti_ring_data" data-ref-filename="ti_ring_data">ti_ring_data</a>	*<dfn class="decl field" id="ti_softc::ti_rdata" title='ti_softc::ti_rdata' data-ref="ti_softc::ti_rdata" data-ref-filename="ti_softc..ti_rdata">ti_rdata</dfn>;	<i>/* rings */</i></td></tr>
<tr><th id="1099">1099</th><td><u>#define <dfn class="macro" id="_M/ti_ev_prodidx" data-ref="_M/ti_ev_prodidx">ti_ev_prodidx</dfn>		ti_rdata-&gt;ti_ev_prodidx_r</u></td></tr>
<tr><th id="1100">1100</th><td><u>#define <dfn class="macro" id="_M/ti_return_prodidx" data-ref="_M/ti_return_prodidx">ti_return_prodidx</dfn>	ti_rdata-&gt;ti_return_prodidx_r</u></td></tr>
<tr><th id="1101">1101</th><td><u>#define <dfn class="macro" id="_M/ti_tx_considx" data-ref="_M/ti_tx_considx">ti_tx_considx</dfn>		ti_rdata-&gt;ti_tx_considx_r</u></td></tr>
<tr><th id="1102">1102</th><td></td></tr>
<tr><th id="1103">1103</th><td>	<b>struct</b> <a class="type" href="#ti_tx_desc" title='ti_tx_desc' data-ref="ti_tx_desc" data-ref-filename="ti_tx_desc">ti_tx_desc</a>	*<dfn class="decl field" id="ti_softc::ti_tx_ring_nic" title='ti_softc::ti_tx_ring_nic' data-ref="ti_softc::ti_tx_ring_nic" data-ref-filename="ti_softc..ti_tx_ring_nic">ti_tx_ring_nic</dfn>;<i>/* pointer to shared mem */</i></td></tr>
<tr><th id="1104">1104</th><td></td></tr>
<tr><th id="1105">1105</th><td>	<b>struct</b> <a class="type" href="#ti_chain_data" title='ti_chain_data' data-ref="ti_chain_data" data-ref-filename="ti_chain_data">ti_chain_data</a>	<dfn class="decl field" id="ti_softc::ti_cdata" title='ti_softc::ti_cdata' data-ref="ti_softc::ti_cdata" data-ref-filename="ti_softc..ti_cdata">ti_cdata</dfn>;	<i>/* mbufs */</i></td></tr>
<tr><th id="1106">1106</th><td></td></tr>
<tr><th id="1107">1107</th><td>	<i>/*</i></td></tr>
<tr><th id="1108">1108</th><td><i>	 * Function pointers to deal with Tigon 1 vs. Tigon 2 differences.</i></td></tr>
<tr><th id="1109">1109</th><td><i>	 */</i></td></tr>
<tr><th id="1110">1110</th><td>	<em>int</em>			(*<dfn class="decl field" id="ti_softc::sc_tx_encap" title='ti_softc::sc_tx_encap' data-ref="ti_softc::sc_tx_encap" data-ref-filename="ti_softc..sc_tx_encap">sc_tx_encap</dfn>)(<b>struct</b> <a class="type" href="#ti_softc" title='ti_softc' data-ref="ti_softc" data-ref-filename="ti_softc">ti_softc</a> *,</td></tr>
<tr><th id="1111">1111</th><td>				    <b>struct</b> <a class="type" href="../../sys/mbuf.h.html#331" title='mbuf' data-ref="mbuf" data-ref-filename="mbuf">mbuf</a> *, <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *);</td></tr>
<tr><th id="1112">1112</th><td>	<em>void</em>			(*<dfn class="decl field" id="ti_softc::sc_tx_eof" title='ti_softc::sc_tx_eof' data-ref="ti_softc::sc_tx_eof" data-ref-filename="ti_softc..sc_tx_eof">sc_tx_eof</dfn>)(<b>struct</b> <a class="type" href="#ti_softc" title='ti_softc' data-ref="ti_softc" data-ref-filename="ti_softc">ti_softc</a> *);</td></tr>
<tr><th id="1113">1113</th><td></td></tr>
<tr><th id="1114">1114</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_softc::ti_tx_saved_considx" title='ti_softc::ti_tx_saved_considx' data-ref="ti_softc::ti_tx_saved_considx" data-ref-filename="ti_softc..ti_tx_saved_considx">ti_tx_saved_considx</dfn>;</td></tr>
<tr><th id="1115">1115</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_softc::ti_rx_saved_considx" title='ti_softc::ti_rx_saved_considx' data-ref="ti_softc::ti_rx_saved_considx" data-ref-filename="ti_softc..ti_rx_saved_considx">ti_rx_saved_considx</dfn>;</td></tr>
<tr><th id="1116">1116</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_softc::ti_ev_saved_considx" title='ti_softc::ti_ev_saved_considx' data-ref="ti_softc::ti_ev_saved_considx" data-ref-filename="ti_softc..ti_ev_saved_considx">ti_ev_saved_considx</dfn>;</td></tr>
<tr><th id="1117">1117</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_softc::ti_cmd_saved_prodidx" title='ti_softc::ti_cmd_saved_prodidx' data-ref="ti_softc::ti_cmd_saved_prodidx" data-ref-filename="ti_softc..ti_cmd_saved_prodidx">ti_cmd_saved_prodidx</dfn>;</td></tr>
<tr><th id="1118">1118</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_softc::ti_std" title='ti_softc::ti_std' data-ref="ti_softc::ti_std" data-ref-filename="ti_softc..ti_std">ti_std</dfn>;		<i>/* current std ring head */</i></td></tr>
<tr><th id="1119">1119</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_softc::ti_mini" title='ti_softc::ti_mini' data-ref="ti_softc::ti_mini" data-ref-filename="ti_softc..ti_mini">ti_mini</dfn>;	<i>/* current mini ring head */</i></td></tr>
<tr><th id="1120">1120</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="ti_softc::ti_jumbo" title='ti_softc::ti_jumbo' data-ref="ti_softc::ti_jumbo" data-ref-filename="ti_softc..ti_jumbo">ti_jumbo</dfn>;	<i>/* current jumo ring head */</i></td></tr>
<tr><th id="1121">1121</th><td>	<a class="macro" href="../../sys/queue.h.html#308" title="struct { struct ti_mc_entry *sqh_first; struct ti_mc_entry **sqh_last; }" data-ref="_M/SIMPLEQ_HEAD">SIMPLEQ_HEAD</a>(, <a class="type" href="#ti_mc_entry" title='ti_mc_entry' data-ref="ti_mc_entry" data-ref-filename="ti_mc_entry">ti_mc_entry</a>)	<dfn class="decl field" id="ti_softc::ti_mc_listhead" title='ti_softc::ti_mc_listhead' data-ref="ti_softc::ti_mc_listhead" data-ref-filename="ti_softc..ti_mc_listhead">ti_mc_listhead</dfn>;</td></tr>
<tr><th id="1122">1122</th><td>	<a class="macro" href="../../sys/queue.h.html#308" title="struct { struct ti_jpool_entry *sqh_first; struct ti_jpool_entry **sqh_last; }" data-ref="_M/SIMPLEQ_HEAD">SIMPLEQ_HEAD</a>(, <a class="type" href="#ti_jpool_entry" title='ti_jpool_entry' data-ref="ti_jpool_entry" data-ref-filename="ti_jpool_entry">ti_jpool_entry</a>)	<dfn class="decl field" id="ti_softc::ti_jfree_listhead" title='ti_softc::ti_jfree_listhead' data-ref="ti_softc::ti_jfree_listhead" data-ref-filename="ti_softc..ti_jfree_listhead">ti_jfree_listhead</dfn>;</td></tr>
<tr><th id="1123">1123</th><td>	<a class="macro" href="../../sys/queue.h.html#308" title="struct { struct ti_jpool_entry *sqh_first; struct ti_jpool_entry **sqh_last; }" data-ref="_M/SIMPLEQ_HEAD">SIMPLEQ_HEAD</a>(, <a class="type" href="#ti_jpool_entry" title='ti_jpool_entry' data-ref="ti_jpool_entry" data-ref-filename="ti_jpool_entry">ti_jpool_entry</a>)	<dfn class="decl field" id="ti_softc::ti_jinuse_listhead" title='ti_softc::ti_jinuse_listhead' data-ref="ti_softc::ti_jinuse_listhead" data-ref-filename="ti_softc..ti_jinuse_listhead">ti_jinuse_listhead</dfn>;</td></tr>
<tr><th id="1124">1124</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="ti_softc::ti_stat_ticks" title='ti_softc::ti_stat_ticks' data-ref="ti_softc::ti_stat_ticks" data-ref-filename="ti_softc..ti_stat_ticks">ti_stat_ticks</dfn>;</td></tr>
<tr><th id="1125">1125</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="ti_softc::ti_rx_coal_ticks" title='ti_softc::ti_rx_coal_ticks' data-ref="ti_softc::ti_rx_coal_ticks" data-ref-filename="ti_softc..ti_rx_coal_ticks">ti_rx_coal_ticks</dfn>;</td></tr>
<tr><th id="1126">1126</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="ti_softc::ti_tx_coal_ticks" title='ti_softc::ti_tx_coal_ticks' data-ref="ti_softc::ti_tx_coal_ticks" data-ref-filename="ti_softc..ti_tx_coal_ticks">ti_tx_coal_ticks</dfn>;</td></tr>
<tr><th id="1127">1127</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="ti_softc::ti_rx_max_coal_bds" title='ti_softc::ti_rx_max_coal_bds' data-ref="ti_softc::ti_rx_max_coal_bds" data-ref-filename="ti_softc..ti_rx_max_coal_bds">ti_rx_max_coal_bds</dfn>;</td></tr>
<tr><th id="1128">1128</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="ti_softc::ti_tx_max_coal_bds" title='ti_softc::ti_tx_max_coal_bds' data-ref="ti_softc::ti_tx_max_coal_bds" data-ref-filename="ti_softc..ti_tx_max_coal_bds">ti_tx_max_coal_bds</dfn>;</td></tr>
<tr><th id="1129">1129</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="ti_softc::ti_tx_buf_ratio" title='ti_softc::ti_tx_buf_ratio' data-ref="ti_softc::ti_tx_buf_ratio" data-ref-filename="ti_softc..ti_tx_buf_ratio">ti_tx_buf_ratio</dfn>;</td></tr>
<tr><th id="1130">1130</th><td>	<em>int</em>			<dfn class="decl field" id="ti_softc::ti_if_flags" title='ti_softc::ti_if_flags' data-ref="ti_softc::ti_if_flags" data-ref-filename="ti_softc..ti_if_flags">ti_if_flags</dfn>;</td></tr>
<tr><th id="1131">1131</th><td>	<em>int</em>			<dfn class="decl field" id="ti_softc::ti_txcnt" title='ti_softc::ti_txcnt' data-ref="ti_softc::ti_txcnt" data-ref-filename="ti_softc..ti_txcnt">ti_txcnt</dfn>;</td></tr>
<tr><th id="1132">1132</th><td>	<em>void</em> *<dfn class="decl field" id="ti_softc::sc_ih" title='ti_softc::sc_ih' data-ref="ti_softc::sc_ih" data-ref-filename="ti_softc..sc_ih">sc_ih</dfn>;</td></tr>
<tr><th id="1133">1133</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_tag_t" title='bus_dma_tag_t' data-type='struct x86_bus_dma_tag *' data-ref="bus_dma_tag_t" data-ref-filename="bus_dma_tag_t">bus_dma_tag_t</a> <dfn class="decl field" id="ti_softc::sc_dmat" title='ti_softc::sc_dmat' data-ref="ti_softc::sc_dmat" data-ref-filename="ti_softc..sc_dmat">sc_dmat</dfn>;</td></tr>
<tr><th id="1134">1134</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a> <dfn class="decl field" id="ti_softc::info_dmamap" title='ti_softc::info_dmamap' data-ref="ti_softc::info_dmamap" data-ref-filename="ti_softc..info_dmamap">info_dmamap</dfn>; <i>/* holds ti_rdata */</i></td></tr>
<tr><th id="1135">1135</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_softc::info_dmaaddr" title='ti_softc::info_dmaaddr' data-ref="ti_softc::info_dmaaddr" data-ref-filename="ti_softc..info_dmaaddr">info_dmaaddr</dfn>; <i>/* XXX 64-bit PCI addresses? */</i></td></tr>
<tr><th id="1136">1136</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a> <dfn class="decl field" id="ti_softc::jumbo_dmamap" title='ti_softc::jumbo_dmamap' data-ref="ti_softc::jumbo_dmamap" data-ref-filename="ti_softc..jumbo_dmamap">jumbo_dmamap</dfn>;</td></tr>
<tr><th id="1137">1137</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ti_softc::jumbo_dmaaddr" title='ti_softc::jumbo_dmaaddr' data-ref="ti_softc::jumbo_dmaaddr" data-ref-filename="ti_softc..jumbo_dmaaddr">jumbo_dmaaddr</dfn>; <i>/* XXX 64-bit PCI addresses? */</i></td></tr>
<tr><th id="1138">1138</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a> <dfn class="decl field" id="ti_softc::mini_dmamap" title='ti_softc::mini_dmamap' data-ref="ti_softc::mini_dmamap" data-ref-filename="ti_softc..mini_dmamap">mini_dmamap</dfn>[<a class="macro" href="#349" title="1024" data-ref="_M/TI_MINI_RX_RING_CNT">TI_MINI_RX_RING_CNT</a>];</td></tr>
<tr><th id="1139">1139</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a> <dfn class="decl field" id="ti_softc::std_dmamap" title='ti_softc::std_dmamap' data-ref="ti_softc::std_dmamap" data-ref-filename="ti_softc..std_dmamap">std_dmamap</dfn>[<a class="macro" href="#347" title="512" data-ref="_M/TI_STD_RX_RING_CNT">TI_STD_RX_RING_CNT</a>];</td></tr>
<tr><th id="1140">1140</th><td>	<a class="macro" href="../../sys/queue.h.html#308" title="struct { struct txdmamap_pool_entry *sqh_first; struct txdmamap_pool_entry **sqh_last; }" data-ref="_M/SIMPLEQ_HEAD">SIMPLEQ_HEAD</a>(, <a class="type" href="#txdmamap_pool_entry" title='txdmamap_pool_entry' data-ref="txdmamap_pool_entry" data-ref-filename="txdmamap_pool_entry">txdmamap_pool_entry</a>) <dfn class="decl field" id="ti_softc::txdma_list" title='ti_softc::txdma_list' data-ref="ti_softc::txdma_list" data-ref-filename="ti_softc..txdma_list">txdma_list</dfn>;</td></tr>
<tr><th id="1141">1141</th><td>	<b>struct</b> <a class="type" href="#txdmamap_pool_entry" title='txdmamap_pool_entry' data-ref="txdmamap_pool_entry" data-ref-filename="txdmamap_pool_entry">txdmamap_pool_entry</a> *<dfn class="decl field" id="ti_softc::txdma" title='ti_softc::txdma' data-ref="ti_softc::txdma" data-ref-filename="ti_softc..txdma">txdma</dfn>[<a class="macro" href="#364" title="512" data-ref="_M/TI_TX_RING_CNT">TI_TX_RING_CNT</a>];</td></tr>
<tr><th id="1142">1142</th><td>};</td></tr>
<tr><th id="1143">1143</th><td></td></tr>
<tr><th id="1144">1144</th><td><u>#define	<dfn class="macro" id="_M/TI_CDRXSTDADDR" data-ref="_M/TI_CDRXSTDADDR">TI_CDRXSTDADDR</dfn>(sc, x)	((sc)-&gt;info_dmaaddr + TI_CDRXSTDOFF((x)))</u></td></tr>
<tr><th id="1145">1145</th><td><u>#define	<dfn class="macro" id="_M/TI_CDRXJUMBOADDR" data-ref="_M/TI_CDRXJUMBOADDR">TI_CDRXJUMBOADDR</dfn>(sc, x)	((sc)-&gt;info_dmaaddr + TI_CDRXJUMBOOFF((x)))</u></td></tr>
<tr><th id="1146">1146</th><td><u>#define	<dfn class="macro" id="_M/TI_CDRXMINIADDR" data-ref="_M/TI_CDRXMINIADDR">TI_CDRXMINIADDR</dfn>(sc, x)	((sc)-&gt;info_dmaaddr + TI_CDRXMINIOFF((x)))</u></td></tr>
<tr><th id="1147">1147</th><td><u>#define	<dfn class="macro" id="_M/TI_CDRXRTNADDR" data-ref="_M/TI_CDRXRTNADDR">TI_CDRXRTNADDR</dfn>(sc, x)	((sc)-&gt;info_dmaaddr + TI_CDRXRTNOFF((x)))</u></td></tr>
<tr><th id="1148">1148</th><td><u>#define	<dfn class="macro" id="_M/TI_CDEVENTADDR" data-ref="_M/TI_CDEVENTADDR">TI_CDEVENTADDR</dfn>(sc, x)	((sc)-&gt;info_dmaaddr + TI_CDEVENTOFF((x)))</u></td></tr>
<tr><th id="1149">1149</th><td><u>#define	<dfn class="macro" id="_M/TI_CDTXADDR" data-ref="_M/TI_CDTXADDR">TI_CDTXADDR</dfn>(sc, x)	((sc)-&gt;info_dmaaddr + TI_CDTXOFF((x)))</u></td></tr>
<tr><th id="1150">1150</th><td><u>#define	<dfn class="macro" id="_M/TI_CDEVPRODADDR" data-ref="_M/TI_CDEVPRODADDR">TI_CDEVPRODADDR</dfn>(sc)	((sc)-&gt;info_dmaaddr + TI_CDEVPRODOFF)</u></td></tr>
<tr><th id="1151">1151</th><td><u>#define	<dfn class="macro" id="_M/TI_CDRTNPRODADDR" data-ref="_M/TI_CDRTNPRODADDR">TI_CDRTNPRODADDR</dfn>(sc)	((sc)-&gt;info_dmaaddr + TI_CDRTNPRODOFF)</u></td></tr>
<tr><th id="1152">1152</th><td><u>#define	<dfn class="macro" id="_M/TI_CDTXCONSADDR" data-ref="_M/TI_CDTXCONSADDR">TI_CDTXCONSADDR</dfn>(sc)	((sc)-&gt;info_dmaaddr + TI_CDTXCONSOFF)</u></td></tr>
<tr><th id="1153">1153</th><td><u>#define	<dfn class="macro" id="_M/TI_CDGIBADDR" data-ref="_M/TI_CDGIBADDR">TI_CDGIBADDR</dfn>(sc)	((sc)-&gt;info_dmaaddr + TI_CDGIBOFF)</u></td></tr>
<tr><th id="1154">1154</th><td><u>#define	<dfn class="macro" id="_M/TI_CDSTATSADDR" data-ref="_M/TI_CDSTATSADDR">TI_CDSTATSADDR</dfn>(sc)	((sc)-&gt;info_dmaaddr + TI_CDSTATSOFF)</u></td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td><u>#define	<dfn class="macro" id="_M/TI_CDRXSTDSYNC" data-ref="_M/TI_CDRXSTDSYNC">TI_CDRXSTDSYNC</dfn>(sc, x, ops)					\</u></td></tr>
<tr><th id="1157">1157</th><td><u>	bus_dmamap_sync((sc)-&gt;sc_dmat, (sc)-&gt;info_dmamap,		\</u></td></tr>
<tr><th id="1158">1158</th><td><u>	    TI_CDRXSTDOFF((x)), sizeof(struct ti_rx_desc), (ops))</u></td></tr>
<tr><th id="1159">1159</th><td></td></tr>
<tr><th id="1160">1160</th><td><u>#define	<dfn class="macro" id="_M/TI_CDRXJUMBOSYNC" data-ref="_M/TI_CDRXJUMBOSYNC">TI_CDRXJUMBOSYNC</dfn>(sc, x, ops)					\</u></td></tr>
<tr><th id="1161">1161</th><td><u>	bus_dmamap_sync((sc)-&gt;sc_dmat, (sc)-&gt;info_dmamap,		\</u></td></tr>
<tr><th id="1162">1162</th><td><u>	    TI_CDRXJUMBOOFF((x)), sizeof(struct ti_rx_desc), (ops))</u></td></tr>
<tr><th id="1163">1163</th><td></td></tr>
<tr><th id="1164">1164</th><td><u>#define	<dfn class="macro" id="_M/TI_CDRXMINISYNC" data-ref="_M/TI_CDRXMINISYNC">TI_CDRXMINISYNC</dfn>(sc, x, ops)					\</u></td></tr>
<tr><th id="1165">1165</th><td><u>	bus_dmamap_sync((sc)-&gt;sc_dmat, (sc)-&gt;info_dmamap,		\</u></td></tr>
<tr><th id="1166">1166</th><td><u>	    TI_CDRXMINIOFF((x)), sizeof(struct ti_rx_desc), (ops))</u></td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td><u>#define	<dfn class="macro" id="_M/TI_CDRXRTNSYNC" data-ref="_M/TI_CDRXRTNSYNC">TI_CDRXRTNSYNC</dfn>(sc, x, ops)					\</u></td></tr>
<tr><th id="1169">1169</th><td><u>	bus_dmamap_sync((sc)-&gt;sc_dmat, (sc)-&gt;info_dmamap,		\</u></td></tr>
<tr><th id="1170">1170</th><td><u>	    TI_CDRXRTNOFF((x)), sizeof(struct ti_rx_desc), (ops))</u></td></tr>
<tr><th id="1171">1171</th><td></td></tr>
<tr><th id="1172">1172</th><td><u>#define	<dfn class="macro" id="_M/TI_CDEVENTSYNC" data-ref="_M/TI_CDEVENTSYNC">TI_CDEVENTSYNC</dfn>(sc, x, ops)					\</u></td></tr>
<tr><th id="1173">1173</th><td><u>	bus_dmamap_sync((sc)-&gt;sc_dmat, (sc)-&gt;info_dmamap,		\</u></td></tr>
<tr><th id="1174">1174</th><td><u>	    TI_CDEVENTOFF((x)), sizeof(struct ti_event_desc), (ops))</u></td></tr>
<tr><th id="1175">1175</th><td></td></tr>
<tr><th id="1176">1176</th><td><u>#define	<dfn class="macro" id="_M/TI_CDTXSYNC" data-ref="_M/TI_CDTXSYNC">TI_CDTXSYNC</dfn>(sc, x, n, ops)					\</u></td></tr>
<tr><th id="1177">1177</th><td><u>do {									\</u></td></tr>
<tr><th id="1178">1178</th><td><u>	int __x, __n;							\</u></td></tr>
<tr><th id="1179">1179</th><td><u>									\</u></td></tr>
<tr><th id="1180">1180</th><td><u>	__x = (x);							\</u></td></tr>
<tr><th id="1181">1181</th><td><u>	__n = (n);							\</u></td></tr>
<tr><th id="1182">1182</th><td><u>									\</u></td></tr>
<tr><th id="1183">1183</th><td><u>	/* If it will wrap around, sync to the end of the ring. */	\</u></td></tr>
<tr><th id="1184">1184</th><td><u>	if ((__x + __n) &gt; TI_TX_RING_CNT) {				\</u></td></tr>
<tr><th id="1185">1185</th><td><u>		bus_dmamap_sync((sc)-&gt;sc_dmat, (sc)-&gt;info_dmamap,	\</u></td></tr>
<tr><th id="1186">1186</th><td><u>		    TI_CDTXOFF(__x), sizeof(struct ti_tx_desc) *	\</u></td></tr>
<tr><th id="1187">1187</th><td><u>		    (TI_TX_RING_CNT - __x), (ops));			\</u></td></tr>
<tr><th id="1188">1188</th><td><u>		__n -= (TI_TX_RING_CNT - __x);				\</u></td></tr>
<tr><th id="1189">1189</th><td><u>		__x = 0;						\</u></td></tr>
<tr><th id="1190">1190</th><td><u>	}								\</u></td></tr>
<tr><th id="1191">1191</th><td><u>									\</u></td></tr>
<tr><th id="1192">1192</th><td><u>	/* Now sync whatever is left. */				\</u></td></tr>
<tr><th id="1193">1193</th><td><u>	bus_dmamap_sync((sc)-&gt;sc_dmat, (sc)-&gt;info_dmamap,		\</u></td></tr>
<tr><th id="1194">1194</th><td><u>	    TI_CDTXOFF(__x), sizeof(struct ti_tx_desc) * (__n), (ops));	\</u></td></tr>
<tr><th id="1195">1195</th><td><u>} while (/*CONSTCOND*/0)</u></td></tr>
<tr><th id="1196">1196</th><td></td></tr>
<tr><th id="1197">1197</th><td><u>#define	<dfn class="macro" id="_M/TI_CEVPRODSYNC" data-ref="_M/TI_CEVPRODSYNC">TI_CEVPRODSYNC</dfn>(sc, ops)						\</u></td></tr>
<tr><th id="1198">1198</th><td><u>	bus_dmamap_sync((sc)-&gt;sc_dmat, (sc)-&gt;info_dmamap,		\</u></td></tr>
<tr><th id="1199">1199</th><td><u>	    TI_CDEVPRODOFF, sizeof(struct ti_producer), (ops))</u></td></tr>
<tr><th id="1200">1200</th><td></td></tr>
<tr><th id="1201">1201</th><td><u>#define	<dfn class="macro" id="_M/TI_CDRTNPRODSYNC" data-ref="_M/TI_CDRTNPRODSYNC">TI_CDRTNPRODSYNC</dfn>(sc, ops)					\</u></td></tr>
<tr><th id="1202">1202</th><td><u>	bus_dmamap_sync((sc)-&gt;sc_dmat, (sc)-&gt;info_dmamap,		\</u></td></tr>
<tr><th id="1203">1203</th><td><u>	    TI_CDRTNPRODOFF, sizeof(struct ti_producer), (ops))</u></td></tr>
<tr><th id="1204">1204</th><td></td></tr>
<tr><th id="1205">1205</th><td><u>#define	<dfn class="macro" id="_M/TI_CDTXCONSSYNC" data-ref="_M/TI_CDTXCONSSYNC">TI_CDTXCONSSYNC</dfn>(sc, ops)					\</u></td></tr>
<tr><th id="1206">1206</th><td><u>	bus_dmamap_sync((sc)-&gt;sc_dmat, (sc)-&gt;info_dmamap,		\</u></td></tr>
<tr><th id="1207">1207</th><td><u>	    TI_CDTXCONSOFF, sizeof(struct ti_producer), (ops))</u></td></tr>
<tr><th id="1208">1208</th><td></td></tr>
<tr><th id="1209">1209</th><td><u>#define	<dfn class="macro" id="_M/TI_CDGIBSYNC" data-ref="_M/TI_CDGIBSYNC">TI_CDGIBSYNC</dfn>(sc, ops)						\</u></td></tr>
<tr><th id="1210">1210</th><td><u>	bus_dmamap_sync((sc)-&gt;sc_dmat, (sc)-&gt;info_dmamap,		\</u></td></tr>
<tr><th id="1211">1211</th><td><u>	    TI_CDGIBOFF, sizeof(struct ti_gib), (ops))</u></td></tr>
<tr><th id="1212">1212</th><td></td></tr>
<tr><th id="1213">1213</th><td><u>#define	<dfn class="macro" id="_M/TI_CDSTATSSYNC" data-ref="_M/TI_CDSTATSSYNC">TI_CDSTATSSYNC</dfn>(sc, ops)						\</u></td></tr>
<tr><th id="1214">1214</th><td><u>	bus_dmamap_sync((sc)-&gt;sc_dmat, (sc)-&gt;info_dmamap,		\</u></td></tr>
<tr><th id="1215">1215</th><td><u>	    TI_CDSTATSOFF, sizeof(struct ti_stats), (ops))</u></td></tr>
<tr><th id="1216">1216</th><td></td></tr>
<tr><th id="1217">1217</th><td><i>/*</i></td></tr>
<tr><th id="1218">1218</th><td><i> * Microchip Technology 24Cxx EEPROM control bytes</i></td></tr>
<tr><th id="1219">1219</th><td><i> */</i></td></tr>
<tr><th id="1220">1220</th><td><u>#define <dfn class="macro" id="_M/EEPROM_CTL_READ" data-ref="_M/EEPROM_CTL_READ">EEPROM_CTL_READ</dfn>			0xA1	/* 0101 0001 */</u></td></tr>
<tr><th id="1221">1221</th><td><u>#define <dfn class="macro" id="_M/EEPROM_CTL_WRITE" data-ref="_M/EEPROM_CTL_WRITE">EEPROM_CTL_WRITE</dfn>		0xA0	/* 0101 0000 */</u></td></tr>
<tr><th id="1222">1222</th><td></td></tr>
<tr><th id="1223">1223</th><td><i>/*</i></td></tr>
<tr><th id="1224">1224</th><td><i> * Note that EEPROM_START leaves transmission enabled.</i></td></tr>
<tr><th id="1225">1225</th><td><i> */</i></td></tr>
<tr><th id="1226">1226</th><td><u>#define <dfn class="macro" id="_M/EEPROM_START" data-ref="_M/EEPROM_START">EEPROM_START</dfn>()	do {						\</u></td></tr>
<tr><th id="1227">1227</th><td><u>	TI_SETBIT(sc, TI_MISC_LOCAL_CTL, TI_MLC_EE_CLK); /* Pull clock pin high */\</u></td></tr>
<tr><th id="1228">1228</th><td><u>	TI_SETBIT(sc, TI_MISC_LOCAL_CTL, TI_MLC_EE_DOUT); /* Set DATA bit to 1 */	\</u></td></tr>
<tr><th id="1229">1229</th><td><u>	TI_SETBIT(sc, TI_MISC_LOCAL_CTL, TI_MLC_EE_TXEN); /* Enable xmit to write bit */\</u></td></tr>
<tr><th id="1230">1230</th><td><u>	TI_CLRBIT(sc, TI_MISC_LOCAL_CTL, TI_MLC_EE_DOUT); /* Pull DATA bit to 0 again */\</u></td></tr>
<tr><th id="1231">1231</th><td><u>	TI_CLRBIT(sc, TI_MISC_LOCAL_CTL, TI_MLC_EE_CLK); /* Pull clock low again */	\</u></td></tr>
<tr><th id="1232">1232</th><td><u>} while(0)</u></td></tr>
<tr><th id="1233">1233</th><td></td></tr>
<tr><th id="1234">1234</th><td><i>/*</i></td></tr>
<tr><th id="1235">1235</th><td><i> * EEPROM_STOP ends access to the EEPROM and clears the ETXEN bit so</i></td></tr>
<tr><th id="1236">1236</th><td><i> * that no further data can be written to the EEPROM I/O pin.</i></td></tr>
<tr><th id="1237">1237</th><td><i> */</i></td></tr>
<tr><th id="1238">1238</th><td><u>#define <dfn class="macro" id="_M/EEPROM_STOP" data-ref="_M/EEPROM_STOP">EEPROM_STOP</dfn>()	do {							\</u></td></tr>
<tr><th id="1239">1239</th><td><u>	TI_CLRBIT(sc, TI_MISC_LOCAL_CTL, TI_MLC_EE_TXEN); /* Disable xmit */	\</u></td></tr>
<tr><th id="1240">1240</th><td><u>	TI_CLRBIT(sc, TI_MISC_LOCAL_CTL, TI_MLC_EE_DOUT); /* Pull DATA to 0 */	\</u></td></tr>
<tr><th id="1241">1241</th><td><u>	TI_SETBIT(sc, TI_MISC_LOCAL_CTL, TI_MLC_EE_CLK); /* Pull clock high */	\</u></td></tr>
<tr><th id="1242">1242</th><td><u>	TI_SETBIT(sc, TI_MISC_LOCAL_CTL, TI_MLC_EE_TXEN); /* Enable xmit */	\</u></td></tr>
<tr><th id="1243">1243</th><td><u>	TI_SETBIT(sc, TI_MISC_LOCAL_CTL, TI_MLC_EE_DOUT); /* Toggle DATA to 1 */	\</u></td></tr>
<tr><th id="1244">1244</th><td><u>	TI_CLRBIT(sc, TI_MISC_LOCAL_CTL, TI_MLC_EE_TXEN); /* Disable xmit. */	\</u></td></tr>
<tr><th id="1245">1245</th><td><u>	TI_CLRBIT(sc, TI_MISC_LOCAL_CTL, TI_MLC_EE_CLK); /* Pull clock low again */ \</u></td></tr>
<tr><th id="1246">1246</th><td><u>} while(0)</u></td></tr>
<tr><th id="1247">1247</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_ti.c.html'>netbsd/sys/dev/pci/if_ti.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
