// Seed: 3377991406
module module_0 (
    input wor id_0
    , id_3,
    input supply1 id_1
);
  wire id_4;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    input tri1 id_2,
    input tri id_3,
    input wire id_4,
    input supply1 id_5,
    input tri1 id_6,
    input uwire id_7#(
        .id_32('b0),
        .id_33(-1),
        .id_34(1'b0),
        .id_35(1),
        .id_36(-1)
    ),
    input uwire id_8,
    input wor id_9,
    output uwire id_10,
    input wor id_11,
    input tri id_12,
    output tri id_13,
    input tri id_14,
    input supply0 id_15,
    output uwire id_16,
    input tri0 id_17,
    input tri1 id_18,
    output tri0 id_19,
    input tri0 id_20
    , id_37,
    output supply1 id_21,
    input tri0 id_22,
    output tri0 id_23,
    input wand id_24,
    output wand id_25,
    input tri0 id_26,
    input wire id_27,
    input supply0 id_28,
    output uwire id_29,
    input uwire id_30
    , id_38
);
  assign {1'h0 * -1, (-1)} = id_22;
  module_0 modCall_1 (
      id_6,
      id_9
  );
  wire id_39, id_40;
endmodule
