;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* Pin_Ain */
Pin_Ain__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Pin_Ain__0__MASK EQU 0x01
Pin_Ain__0__PC EQU CYREG_PRT3_PC0
Pin_Ain__0__PORT EQU 3
Pin_Ain__0__SHIFT EQU 0
Pin_Ain__AG EQU CYREG_PRT3_AG
Pin_Ain__AMUX EQU CYREG_PRT3_AMUX
Pin_Ain__BIE EQU CYREG_PRT3_BIE
Pin_Ain__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Ain__BYP EQU CYREG_PRT3_BYP
Pin_Ain__CTL EQU CYREG_PRT3_CTL
Pin_Ain__DM0 EQU CYREG_PRT3_DM0
Pin_Ain__DM1 EQU CYREG_PRT3_DM1
Pin_Ain__DM2 EQU CYREG_PRT3_DM2
Pin_Ain__DR EQU CYREG_PRT3_DR
Pin_Ain__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Ain__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Ain__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Ain__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Ain__MASK EQU 0x01
Pin_Ain__PORT EQU 3
Pin_Ain__PRT EQU CYREG_PRT3_PRT
Pin_Ain__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Ain__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Ain__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Ain__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Ain__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Ain__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Ain__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Ain__PS EQU CYREG_PRT3_PS
Pin_Ain__SHIFT EQU 0
Pin_Ain__SLW EQU CYREG_PRT3_SLW

/* Pin_Bin */
Pin_Bin__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Pin_Bin__0__MASK EQU 0x02
Pin_Bin__0__PC EQU CYREG_PRT3_PC1
Pin_Bin__0__PORT EQU 3
Pin_Bin__0__SHIFT EQU 1
Pin_Bin__AG EQU CYREG_PRT3_AG
Pin_Bin__AMUX EQU CYREG_PRT3_AMUX
Pin_Bin__BIE EQU CYREG_PRT3_BIE
Pin_Bin__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Bin__BYP EQU CYREG_PRT3_BYP
Pin_Bin__CTL EQU CYREG_PRT3_CTL
Pin_Bin__DM0 EQU CYREG_PRT3_DM0
Pin_Bin__DM1 EQU CYREG_PRT3_DM1
Pin_Bin__DM2 EQU CYREG_PRT3_DM2
Pin_Bin__DR EQU CYREG_PRT3_DR
Pin_Bin__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Bin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Bin__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Bin__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Bin__MASK EQU 0x02
Pin_Bin__PORT EQU 3
Pin_Bin__PRT EQU CYREG_PRT3_PRT
Pin_Bin__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Bin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Bin__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Bin__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Bin__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Bin__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Bin__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Bin__PS EQU CYREG_PRT3_PS
Pin_Bin__SHIFT EQU 1
Pin_Bin__SLW EQU CYREG_PRT3_SLW

/* Pin_Dec */
Pin_Dec__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Pin_Dec__0__MASK EQU 0x08
Pin_Dec__0__PC EQU CYREG_PRT3_PC3
Pin_Dec__0__PORT EQU 3
Pin_Dec__0__SHIFT EQU 3
Pin_Dec__AG EQU CYREG_PRT3_AG
Pin_Dec__AMUX EQU CYREG_PRT3_AMUX
Pin_Dec__BIE EQU CYREG_PRT3_BIE
Pin_Dec__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Dec__BYP EQU CYREG_PRT3_BYP
Pin_Dec__CTL EQU CYREG_PRT3_CTL
Pin_Dec__DM0 EQU CYREG_PRT3_DM0
Pin_Dec__DM1 EQU CYREG_PRT3_DM1
Pin_Dec__DM2 EQU CYREG_PRT3_DM2
Pin_Dec__DR EQU CYREG_PRT3_DR
Pin_Dec__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Dec__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Dec__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Dec__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Dec__MASK EQU 0x08
Pin_Dec__PORT EQU 3
Pin_Dec__PRT EQU CYREG_PRT3_PRT
Pin_Dec__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Dec__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Dec__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Dec__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Dec__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Dec__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Dec__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Dec__PS EQU CYREG_PRT3_PS
Pin_Dec__SHIFT EQU 3
Pin_Dec__SLW EQU CYREG_PRT3_SLW

/* Pin_Inc */
Pin_Inc__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Pin_Inc__0__MASK EQU 0x10
Pin_Inc__0__PC EQU CYREG_PRT3_PC4
Pin_Inc__0__PORT EQU 3
Pin_Inc__0__SHIFT EQU 4
Pin_Inc__AG EQU CYREG_PRT3_AG
Pin_Inc__AMUX EQU CYREG_PRT3_AMUX
Pin_Inc__BIE EQU CYREG_PRT3_BIE
Pin_Inc__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Inc__BYP EQU CYREG_PRT3_BYP
Pin_Inc__CTL EQU CYREG_PRT3_CTL
Pin_Inc__DM0 EQU CYREG_PRT3_DM0
Pin_Inc__DM1 EQU CYREG_PRT3_DM1
Pin_Inc__DM2 EQU CYREG_PRT3_DM2
Pin_Inc__DR EQU CYREG_PRT3_DR
Pin_Inc__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Inc__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Inc__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Inc__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Inc__MASK EQU 0x10
Pin_Inc__PORT EQU 3
Pin_Inc__PRT EQU CYREG_PRT3_PRT
Pin_Inc__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Inc__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Inc__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Inc__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Inc__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Inc__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Inc__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Inc__PS EQU CYREG_PRT3_PS
Pin_Inc__SHIFT EQU 4
Pin_Inc__SLW EQU CYREG_PRT3_SLW

/* Pin_Aout */
Pin_Aout__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Pin_Aout__0__MASK EQU 0x40
Pin_Aout__0__PC EQU CYREG_PRT3_PC6
Pin_Aout__0__PORT EQU 3
Pin_Aout__0__SHIFT EQU 6
Pin_Aout__AG EQU CYREG_PRT3_AG
Pin_Aout__AMUX EQU CYREG_PRT3_AMUX
Pin_Aout__BIE EQU CYREG_PRT3_BIE
Pin_Aout__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Aout__BYP EQU CYREG_PRT3_BYP
Pin_Aout__CTL EQU CYREG_PRT3_CTL
Pin_Aout__DM0 EQU CYREG_PRT3_DM0
Pin_Aout__DM1 EQU CYREG_PRT3_DM1
Pin_Aout__DM2 EQU CYREG_PRT3_DM2
Pin_Aout__DR EQU CYREG_PRT3_DR
Pin_Aout__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Aout__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Aout__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Aout__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Aout__MASK EQU 0x40
Pin_Aout__PORT EQU 3
Pin_Aout__PRT EQU CYREG_PRT3_PRT
Pin_Aout__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Aout__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Aout__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Aout__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Aout__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Aout__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Aout__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Aout__PS EQU CYREG_PRT3_PS
Pin_Aout__SHIFT EQU 6
Pin_Aout__SLW EQU CYREG_PRT3_SLW

/* Pin_Bout */
Pin_Bout__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Pin_Bout__0__MASK EQU 0x80
Pin_Bout__0__PC EQU CYREG_PRT3_PC7
Pin_Bout__0__PORT EQU 3
Pin_Bout__0__SHIFT EQU 7
Pin_Bout__AG EQU CYREG_PRT3_AG
Pin_Bout__AMUX EQU CYREG_PRT3_AMUX
Pin_Bout__BIE EQU CYREG_PRT3_BIE
Pin_Bout__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Bout__BYP EQU CYREG_PRT3_BYP
Pin_Bout__CTL EQU CYREG_PRT3_CTL
Pin_Bout__DM0 EQU CYREG_PRT3_DM0
Pin_Bout__DM1 EQU CYREG_PRT3_DM1
Pin_Bout__DM2 EQU CYREG_PRT3_DM2
Pin_Bout__DR EQU CYREG_PRT3_DR
Pin_Bout__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Bout__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Bout__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Bout__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Bout__MASK EQU 0x80
Pin_Bout__PORT EQU 3
Pin_Bout__PRT EQU CYREG_PRT3_PRT
Pin_Bout__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Bout__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Bout__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Bout__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Bout__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Bout__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Bout__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Bout__PS EQU CYREG_PRT3_PS
Pin_Bout__SHIFT EQU 7
Pin_Bout__SLW EQU CYREG_PRT3_SLW

/* isr_Dec1 */
isr_Dec1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Dec1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Dec1__INTC_MASK EQU 0x01
isr_Dec1__INTC_NUMBER EQU 0
isr_Dec1__INTC_PRIOR_NUM EQU 7
isr_Dec1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_Dec1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Dec1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_Inc1 */
isr_Inc1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Inc1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Inc1__INTC_MASK EQU 0x02
isr_Inc1__INTC_NUMBER EQU 1
isr_Inc1__INTC_PRIOR_NUM EQU 7
isr_Inc1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_Inc1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Inc1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Pin_Fault */
Pin_Fault__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Pin_Fault__0__MASK EQU 0x20
Pin_Fault__0__PC EQU CYREG_PRT3_PC5
Pin_Fault__0__PORT EQU 3
Pin_Fault__0__SHIFT EQU 5
Pin_Fault__AG EQU CYREG_PRT3_AG
Pin_Fault__AMUX EQU CYREG_PRT3_AMUX
Pin_Fault__BIE EQU CYREG_PRT3_BIE
Pin_Fault__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Fault__BYP EQU CYREG_PRT3_BYP
Pin_Fault__CTL EQU CYREG_PRT3_CTL
Pin_Fault__DM0 EQU CYREG_PRT3_DM0
Pin_Fault__DM1 EQU CYREG_PRT3_DM1
Pin_Fault__DM2 EQU CYREG_PRT3_DM2
Pin_Fault__DR EQU CYREG_PRT3_DR
Pin_Fault__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Fault__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Fault__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Fault__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Fault__MASK EQU 0x20
Pin_Fault__PORT EQU 3
Pin_Fault__PRT EQU CYREG_PRT3_PRT
Pin_Fault__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Fault__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Fault__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Fault__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Fault__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Fault__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Fault__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Fault__PS EQU CYREG_PRT3_PS
Pin_Fault__SHIFT EQU 5
Pin_Fault__SLW EQU CYREG_PRT3_SLW

/* Control_Reg_1 */
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_1_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x03
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
