#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000261a7a3cef0 .scope module, "processor_tb" "processor_tb" 2 4;
 .timescale -9 -12;
v00000261a7aa3ec0_0 .var "clk", 0 0;
v00000261a7aa3600_0 .var "rst", 0 0;
S_00000261a7a3f320 .scope module, "uut" "DATAPATH" 2 12, 3 24 0, S_00000261a7a3cef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v00000261a7a9a980_0 .net "ALUSrc_D", 0 0, v00000261a7a3aa00_0;  1 drivers
v00000261a7a9a660_0 .net "ALUSrc_E", 0 0, v00000261a7a4de30_0;  1 drivers
v00000261a7a9afc0_0 .net "ALUfunc_D", 5 0, v00000261a7a396a0_0;  1 drivers
v00000261a7a9ad40_0 .net "ALUfunc_E", 5 0, v00000261a7a4d9d0_0;  1 drivers
v00000261a7a9b420_0 .net "ALUout_E", 31 0, v00000261a7a39e20_0;  1 drivers
v00000261a7a9b060_0 .net "ALUout_M", 31 0, v00000261a7a4d7f0_0;  1 drivers
v00000261a7a9b1a0_0 .net "ALUout_W", 31 0, v00000261a7a95e50_0;  1 drivers
v00000261a7a9aa20_0 .net "A_D", 31 0, v00000261a7a9a520_0;  1 drivers
v00000261a7a9b880_0 .net "A_E", 31 0, v00000261a7a4c8f0_0;  1 drivers
v00000261a7a9bc40_0 .net "B_D", 31 0, v00000261a7a9ade0_0;  1 drivers
v00000261a7a9b100_0 .net "B_E", 31 0, v00000261a7a4e6f0_0;  1 drivers
v00000261a7a9b240_0 .net "BranchD", 0 0, v00000261a7a39ba0_0;  1 drivers
v00000261a7a9b4c0_0 .net "BranchPC_D", 31 0, L_00000261a7aa4140;  1 drivers
v00000261a7a9b560_0 .net "BranchTrue", 0 0, L_00000261a7a318d0;  1 drivers
v00000261a7a9eda0_0 .net "DataIn_Reg", 31 0, v00000261a7a9a7a0_0;  1 drivers
v00000261a7a9e940_0 .net "F_AD", 0 0, v00000261a7a3a0a0_0;  1 drivers
v00000261a7a9e9e0_0 .net "F_AE", 1 0, v00000261a7a3a780_0;  1 drivers
v00000261a7a9e300_0 .net "F_BD", 0 0, v00000261a7a397e0_0;  1 drivers
v00000261a7a9d900_0 .net "F_BE", 1 0, v00000261a7a3a460_0;  1 drivers
v00000261a7a9de00_0 .net "FlushE", 0 0, v00000261a7a39880_0;  1 drivers
v00000261a7a9d220_0 .net "MemData_M", 31 0, v00000261a7a39420_0;  1 drivers
v00000261a7a9ebc0_0 .net "MemData_W", 31 0, v00000261a7a95ef0_0;  1 drivers
v00000261a7a9dd60_0 .net "MemRead_D", 0 0, v00000261a7a3a000_0;  1 drivers
v00000261a7a9e580_0 .net "MemRead_E", 0 0, v00000261a7a4e5b0_0;  1 drivers
v00000261a7a9d860_0 .net "MemRead_M", 0 0, v00000261a7a4e0b0_0;  1 drivers
v00000261a7a9dfe0_0 .net "MemToReg_D", 0 0, v00000261a7a3a280_0;  1 drivers
v00000261a7a9ef80_0 .net "MemToReg_E", 0 0, v00000261a7a4dd90_0;  1 drivers
v00000261a7a9dae0_0 .net "MemToReg_M", 0 0, v00000261a7a4d930_0;  1 drivers
v00000261a7a9d9a0_0 .net "MemToReg_W", 0 0, v00000261a7a954f0_0;  1 drivers
v00000261a7a9e760_0 .net "MemWrite_D", 0 0, v00000261a7a3a5a0_0;  1 drivers
v00000261a7a9d5e0_0 .net "MemWrite_E", 0 0, v00000261a7a4d250_0;  1 drivers
v00000261a7a9dea0_0 .net "MemWrite_M", 0 0, v00000261a7a4da70_0;  1 drivers
v00000261a7a9d400_0 .net "NPC_D", 31 0, v00000261a7a4cb70_0;  1 drivers
v00000261a7a9e120_0 .net "NPC_F", 31 0, L_00000261a7aa4780;  1 drivers
v00000261a7a9db80_0 .net "PC_in", 31 0, v00000261a7a960d0_0;  1 drivers
v00000261a7a9e1c0_0 .net "PC_out", 31 0, v00000261a7a9be20_0;  1 drivers
v00000261a7a9df40_0 .net "Ra_E", 4 0, v00000261a7a4d110_0;  1 drivers
v00000261a7a9e620_0 .net "Rb_E", 4 0, v00000261a7a4e150_0;  1 drivers
v00000261a7a9eb20_0 .net "Rd_E", 4 0, v00000261a7a4c990_0;  1 drivers
v00000261a7a9d680_0 .net "RegDst_D", 0 0, v00000261a7a392e0_0;  1 drivers
v00000261a7a9d540_0 .net "RegDst_E", 0 0, v00000261a7a4e290_0;  1 drivers
v00000261a7a9d4a0_0 .net "RegWrite_D", 0 0, v00000261a7a39d80_0;  1 drivers
v00000261a7a9d720_0 .net "RegWrite_E", 0 0, v00000261a7a4d4d0_0;  1 drivers
v00000261a7a9e080_0 .net "RegWrite_M", 0 0, v00000261a7a4dbb0_0;  1 drivers
v00000261a7a9d7c0_0 .net "RegWrite_W", 0 0, v00000261a7a96670_0;  1 drivers
v00000261a7a9dc20_0 .net "Shift_D", 31 0, v00000261a7a9ba60_0;  1 drivers
v00000261a7a9ec60_0 .net "SignIm_D", 31 0, L_00000261a7aa3ce0;  1 drivers
v00000261a7a9ea80_0 .net "SignIm_E", 31 0, v00000261a7a4ca30_0;  1 drivers
v00000261a7a9ee40_0 .net "StallD", 0 0, v00000261a7a3ac80_0;  1 drivers
v00000261a7a9da40_0 .net "StallPC", 0 0, v00000261a7a3ad20_0;  1 drivers
v00000261a7a9dcc0_0 .net "WriteData_E", 31 0, v00000261a7a953b0_0;  1 drivers
v00000261a7a9e260_0 .net "WriteData_M", 31 0, v00000261a7a4dcf0_0;  1 drivers
v00000261a7a9e3a0_0 .net "WriteReg_E", 4 0, L_00000261a7aa39c0;  1 drivers
v00000261a7a9e440_0 .net "WriteReg_M", 4 0, v00000261a7a4e790_0;  1 drivers
v00000261a7a9e4e0_0 .net "WriteReg_W", 4 0, v00000261a7a95130_0;  1 drivers
v00000261a7a9e6c0_0 .net "alu_A", 31 0, v00000261a7a96a30_0;  1 drivers
v00000261a7a9e800_0 .net "alu_B", 31 0, v00000261a7a95810_0;  1 drivers
v00000261a7a9e8a0_0 .net "clk", 0 0, v00000261a7aa3ec0_0;  1 drivers
v00000261a7a9ed00_0 .net "comp_A", 31 0, v00000261a7a95bd0_0;  1 drivers
v00000261a7a9eee0_0 .net "comp_B", 31 0, v00000261a7a959f0_0;  1 drivers
v00000261a7a9f020_0 .net "equal_D", 0 0, L_00000261a7aa3740;  1 drivers
v00000261a7a9d180_0 .net "inst_D", 31 0, v00000261a7a4d070_0;  1 drivers
v00000261a7a9d2c0_0 .net "inst_F", 31 0, L_00000261a7aa4b40;  1 drivers
v00000261a7a9d360_0 .net "rst", 0 0, v00000261a7aa3600_0;  1 drivers
v00000261a7aa4fa0_0 .net "shamt_E", 4 0, v00000261a7a4d1b0_0;  1 drivers
L_00000261a7aa4500 .part v00000261a7a4d070_0, 26, 6;
L_00000261a7aa40a0 .part v00000261a7a4d070_0, 0, 6;
L_00000261a7aa4f00 .part v00000261a7a4d070_0, 21, 5;
L_00000261a7aa3ba0 .part v00000261a7a4d070_0, 16, 5;
L_00000261a7aa3e20 .part v00000261a7a4d070_0, 0, 16;
L_00000261a7aa34c0 .part v00000261a7a4d070_0, 6, 5;
L_00000261a7aa4320 .part v00000261a7a4d070_0, 21, 5;
L_00000261a7aa3f60 .part v00000261a7a4d070_0, 16, 5;
L_00000261a7aa3a60 .part v00000261a7a4d070_0, 11, 5;
L_00000261a7aa3d80 .part v00000261a7a4d070_0, 21, 5;
L_00000261a7aa43c0 .part v00000261a7a4d070_0, 16, 5;
S_00000261a794d680 .scope module, "A1" "adder" 3 72, 4 1 0, S_00000261a7a3f320;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /OUTPUT 32 "sum";
v00000261a7a3a1e0_0 .net "in_a", 31 0, v00000261a7a9be20_0;  alias, 1 drivers
L_00000261a7aa5240 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000261a7a39240_0 .net "in_b", 31 0, L_00000261a7aa5240;  1 drivers
v00000261a7a3a320_0 .net "sum", 31 0, L_00000261a7aa4780;  alias, 1 drivers
L_00000261a7aa4780 .arith/sum 32, v00000261a7a9be20_0, L_00000261a7aa5240;
S_00000261a794d810 .scope module, "A2" "adder" 3 87, 4 1 0, S_00000261a7a3f320;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /OUTPUT 32 "sum";
v00000261a7a399c0_0 .net "in_a", 31 0, v00000261a7a9ba60_0;  alias, 1 drivers
v00000261a7a3aaa0_0 .net "in_b", 31 0, v00000261a7a4cb70_0;  alias, 1 drivers
v00000261a7a3a3c0_0 .net "sum", 31 0, L_00000261a7aa4140;  alias, 1 drivers
L_00000261a7aa4140 .arith/sum 32, v00000261a7a9ba60_0, v00000261a7a4cb70_0;
S_00000261a79b79b0 .scope module, "ALU" "alu" 3 97, 5 1 0, S_00000261a7a3f320;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "RA";
    .port_info 1 /INPUT 32 "RB";
    .port_info 2 /INPUT 6 "alufunc";
    .port_info 3 /INPUT 5 "shamt";
    .port_info 4 /OUTPUT 32 "aluout";
P_00000261a79b7b40 .param/l "ADD" 0 5 8, C4<100000>;
P_00000261a79b7b78 .param/l "AND" 0 5 10, C4<100100>;
P_00000261a79b7bb0 .param/l "NOR" 0 5 13, C4<100111>;
P_00000261a79b7be8 .param/l "OR" 0 5 11, C4<100101>;
P_00000261a79b7c20 .param/l "SLL" 0 5 15, C4<000000>;
P_00000261a79b7c58 .param/l "SLT" 0 5 14, C4<101010>;
P_00000261a79b7c90 .param/l "SRL" 0 5 16, C4<000011>;
P_00000261a79b7cc8 .param/l "SUB" 0 5 9, C4<100010>;
P_00000261a79b7d00 .param/l "XOR" 0 5 12, C4<100110>;
v00000261a7a39920_0 .net "RA", 31 0, v00000261a7a96a30_0;  alias, 1 drivers
v00000261a7a39a60_0 .net "RB", 31 0, v00000261a7a95810_0;  alias, 1 drivers
v00000261a7a39b00_0 .net "alufunc", 5 0, v00000261a7a4d9d0_0;  alias, 1 drivers
v00000261a7a39e20_0 .var "aluout", 31 0;
v00000261a7a391a0_0 .net "shamt", 4 0, v00000261a7a4d1b0_0;  alias, 1 drivers
E_00000261a7a2ad50 .event anyedge, v00000261a7a39b00_0, v00000261a7a39920_0, v00000261a7a39a60_0, v00000261a7a391a0_0;
S_00000261a79bac30 .scope module, "CU" "CONTROL_UNIT" 3 79, 6 1 0, S_00000261a7a3f320;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "func";
    .port_info 2 /OUTPUT 1 "RegWriteD";
    .port_info 3 /OUTPUT 1 "MemToRegD";
    .port_info 4 /OUTPUT 1 "MemWriteD";
    .port_info 5 /OUTPUT 1 "MemReadD";
    .port_info 6 /OUTPUT 6 "ALUfuncD";
    .port_info 7 /OUTPUT 1 "ALUSrcD";
    .port_info 8 /OUTPUT 1 "RegDstD";
    .port_info 9 /OUTPUT 1 "BranchD";
v00000261a7a3aa00_0 .var "ALUSrcD", 0 0;
v00000261a7a396a0_0 .var "ALUfuncD", 5 0;
v00000261a7a39ba0_0 .var "BranchD", 0 0;
v00000261a7a3a000_0 .var "MemReadD", 0 0;
v00000261a7a3a280_0 .var "MemToRegD", 0 0;
v00000261a7a3a5a0_0 .var "MemWriteD", 0 0;
v00000261a7a392e0_0 .var "RegDstD", 0 0;
v00000261a7a39d80_0 .var "RegWriteD", 0 0;
v00000261a7a3a140_0 .net "func", 5 0, L_00000261a7aa40a0;  1 drivers
v00000261a7a3a8c0_0 .net "opcode", 5 0, L_00000261a7aa4500;  1 drivers
E_00000261a7a2a950 .event anyedge, v00000261a7a3a8c0_0, v00000261a7a3a140_0;
S_00000261a79badc0 .scope module, "DM" "DataMem" 3 105, 7 3 0, S_00000261a7a3f320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v00000261a7a39ec0_0 .net "address", 31 0, v00000261a7a4d7f0_0;  alias, 1 drivers
v00000261a7a39740_0 .net "clk", 0 0, v00000261a7aa3ec0_0;  alias, 1 drivers
v00000261a7a39380 .array "mem_array", 0 255, 31 0;
v00000261a7a39c40_0 .net "read", 0 0, v00000261a7a4e0b0_0;  alias, 1 drivers
v00000261a7a39420_0 .var "read_data", 31 0;
v00000261a7a39600_0 .net "write", 0 0, v00000261a7a4da70_0;  alias, 1 drivers
v00000261a7a394c0_0 .net "write_data", 31 0, v00000261a7a4dcf0_0;  alias, 1 drivers
E_00000261a7a2aa50 .event posedge, v00000261a7a39740_0;
S_00000261a799c870 .scope module, "HU" "Hazard_Unit" 3 117, 8 3 0, S_00000261a7a3f320;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Ra_D";
    .port_info 1 /INPUT 5 "Rb_D";
    .port_info 2 /INPUT 5 "Ra_E";
    .port_info 3 /INPUT 5 "Rb_E";
    .port_info 4 /INPUT 1 "RegWrite_E";
    .port_info 5 /INPUT 1 "RegWrite_M";
    .port_info 6 /INPUT 1 "RegWrite_W";
    .port_info 7 /INPUT 5 "WriteReg_E";
    .port_info 8 /INPUT 5 "WriteReg_M";
    .port_info 9 /INPUT 5 "WriteReg_W";
    .port_info 10 /INPUT 1 "MemToReg_E";
    .port_info 11 /INPUT 1 "MemToReg_M";
    .port_info 12 /INPUT 1 "BranchD";
    .port_info 13 /OUTPUT 1 "StallPC";
    .port_info 14 /OUTPUT 1 "StallD";
    .port_info 15 /OUTPUT 1 "FlushE";
    .port_info 16 /OUTPUT 2 "F_AE";
    .port_info 17 /OUTPUT 2 "F_BE";
    .port_info 18 /OUTPUT 1 "F_AD";
    .port_info 19 /OUTPUT 1 "F_BD";
v00000261a7a39f60_0 .net "BranchD", 0 0, v00000261a7a39ba0_0;  alias, 1 drivers
v00000261a7a3a0a0_0 .var "F_AD", 0 0;
v00000261a7a3a780_0 .var "F_AE", 1 0;
v00000261a7a397e0_0 .var "F_BD", 0 0;
v00000261a7a3a460_0 .var "F_BE", 1 0;
v00000261a7a39880_0 .var "FlushE", 0 0;
v00000261a7a3a500_0 .net "MemToReg_E", 0 0, v00000261a7a4dd90_0;  alias, 1 drivers
v00000261a7a3a640_0 .net "MemToReg_M", 0 0, v00000261a7a4d930_0;  alias, 1 drivers
v00000261a7a3a6e0_0 .net "Ra_D", 4 0, L_00000261a7aa3d80;  1 drivers
v00000261a7a3a820_0 .net "Ra_E", 4 0, v00000261a7a4d110_0;  alias, 1 drivers
v00000261a7a39060_0 .net "Rb_D", 4 0, L_00000261a7aa43c0;  1 drivers
v00000261a7a3a960_0 .net "Rb_E", 4 0, v00000261a7a4e150_0;  alias, 1 drivers
v00000261a7a38f20_0 .net "RegWrite_E", 0 0, v00000261a7a4d4d0_0;  alias, 1 drivers
v00000261a7a3ab40_0 .net "RegWrite_M", 0 0, v00000261a7a4dbb0_0;  alias, 1 drivers
v00000261a7a3abe0_0 .net "RegWrite_W", 0 0, v00000261a7a96670_0;  alias, 1 drivers
v00000261a7a3ac80_0 .var "StallD", 0 0;
v00000261a7a3ad20_0 .var "StallPC", 0 0;
v00000261a7a38fc0_0 .net "WriteReg_E", 4 0, L_00000261a7aa39c0;  alias, 1 drivers
v00000261a7a3adc0_0 .net "WriteReg_M", 4 0, v00000261a7a4e790_0;  alias, 1 drivers
v00000261a7a39100_0 .net "WriteReg_W", 4 0, v00000261a7a95130_0;  alias, 1 drivers
v00000261a7a23010_0 .var "branchstall", 0 0;
v00000261a7a238d0_0 .var "lwstall", 0 0;
E_00000261a7a2aed0 .event anyedge, v00000261a7a3adc0_0, v00000261a7a3a6e0_0, v00000261a7a3ab40_0, v00000261a7a39060_0;
E_00000261a7a2af90/0 .event anyedge, v00000261a7a3ab40_0, v00000261a7a3adc0_0, v00000261a7a3a820_0, v00000261a7a3abe0_0;
E_00000261a7a2af90/1 .event anyedge, v00000261a7a39100_0, v00000261a7a3a960_0;
E_00000261a7a2af90 .event/or E_00000261a7a2af90/0, E_00000261a7a2af90/1;
E_00000261a7a2a690/0 .event anyedge, v00000261a7a3a500_0, v00000261a7a3a6e0_0, v00000261a7a3a960_0, v00000261a7a39060_0;
E_00000261a7a2a690/1 .event anyedge, v00000261a7a39ba0_0, v00000261a7a38f20_0, v00000261a7a38fc0_0, v00000261a7a3a640_0;
E_00000261a7a2a690/2 .event anyedge, v00000261a7a3adc0_0, v00000261a7a238d0_0, v00000261a7a23010_0;
E_00000261a7a2a690 .event/or E_00000261a7a2a690/0, E_00000261a7a2a690/1, E_00000261a7a2a690/2;
S_00000261a799ca00 .scope module, "ID_IE" "S2" 3 90, 9 3 0, S_00000261a7a3f320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "RegWrite_D";
    .port_info 3 /INPUT 1 "MemToReg_D";
    .port_info 4 /INPUT 1 "MemWrite_D";
    .port_info 5 /INPUT 1 "MemRead_D";
    .port_info 6 /INPUT 1 "ALUSrc_D";
    .port_info 7 /INPUT 1 "RegDst_D";
    .port_info 8 /INPUT 6 "ALUfunc_D";
    .port_info 9 /INPUT 5 "shamt_D";
    .port_info 10 /INPUT 32 "regA_D";
    .port_info 11 /INPUT 32 "regB_D";
    .port_info 12 /INPUT 5 "Ra_D";
    .port_info 13 /INPUT 5 "Rb_D";
    .port_info 14 /INPUT 5 "Rd_D";
    .port_info 15 /INPUT 32 "SignIm_D";
    .port_info 16 /OUTPUT 1 "RegWrite_E";
    .port_info 17 /OUTPUT 1 "MemToReg_E";
    .port_info 18 /OUTPUT 1 "MemWrite_E";
    .port_info 19 /OUTPUT 1 "MemRead_E";
    .port_info 20 /OUTPUT 1 "ALUSrc_E";
    .port_info 21 /OUTPUT 1 "RegDst_E";
    .port_info 22 /OUTPUT 6 "ALUfunc_E";
    .port_info 23 /OUTPUT 5 "shamt_E";
    .port_info 24 /OUTPUT 32 "regA_E";
    .port_info 25 /OUTPUT 32 "regB_E";
    .port_info 26 /OUTPUT 5 "Ra_E";
    .port_info 27 /OUTPUT 5 "Rb_E";
    .port_info 28 /OUTPUT 5 "Rd_E";
    .port_info 29 /OUTPUT 32 "SignIm_E";
v00000261a7a23970_0 .net "ALUSrc_D", 0 0, v00000261a7a3aa00_0;  alias, 1 drivers
v00000261a7a4de30_0 .var "ALUSrc_E", 0 0;
v00000261a7a4e650_0 .net "ALUfunc_D", 5 0, v00000261a7a396a0_0;  alias, 1 drivers
v00000261a7a4d9d0_0 .var "ALUfunc_E", 5 0;
v00000261a7a4df70_0 .net "MemRead_D", 0 0, v00000261a7a3a000_0;  alias, 1 drivers
v00000261a7a4e5b0_0 .var "MemRead_E", 0 0;
v00000261a7a4d750_0 .net "MemToReg_D", 0 0, v00000261a7a3a280_0;  alias, 1 drivers
v00000261a7a4dd90_0 .var "MemToReg_E", 0 0;
v00000261a7a4cfd0_0 .net "MemWrite_D", 0 0, v00000261a7a3a5a0_0;  alias, 1 drivers
v00000261a7a4d250_0 .var "MemWrite_E", 0 0;
v00000261a7a4e510_0 .net "Ra_D", 4 0, L_00000261a7aa4320;  1 drivers
v00000261a7a4d110_0 .var "Ra_E", 4 0;
v00000261a7a4ded0_0 .net "Rb_D", 4 0, L_00000261a7aa3f60;  1 drivers
v00000261a7a4e150_0 .var "Rb_E", 4 0;
v00000261a7a4e010_0 .net "Rd_D", 4 0, L_00000261a7aa3a60;  1 drivers
v00000261a7a4c990_0 .var "Rd_E", 4 0;
v00000261a7a4d430_0 .net "RegDst_D", 0 0, v00000261a7a392e0_0;  alias, 1 drivers
v00000261a7a4e290_0 .var "RegDst_E", 0 0;
v00000261a7a4d570_0 .net "RegWrite_D", 0 0, v00000261a7a39d80_0;  alias, 1 drivers
v00000261a7a4d4d0_0 .var "RegWrite_E", 0 0;
v00000261a7a4cdf0_0 .net "SignIm_D", 31 0, L_00000261a7aa3ce0;  alias, 1 drivers
v00000261a7a4ca30_0 .var "SignIm_E", 31 0;
v00000261a7a4e1f0_0 .net "clk", 0 0, v00000261a7aa3ec0_0;  alias, 1 drivers
v00000261a7a4e330_0 .net "clr", 0 0, v00000261a7a39880_0;  alias, 1 drivers
v00000261a7a4d610_0 .net "regA_D", 31 0, v00000261a7a9a520_0;  alias, 1 drivers
v00000261a7a4c8f0_0 .var "regA_E", 31 0;
v00000261a7a4d2f0_0 .net "regB_D", 31 0, v00000261a7a9ade0_0;  alias, 1 drivers
v00000261a7a4e6f0_0 .var "regB_E", 31 0;
v00000261a7a4d390_0 .net "shamt_D", 4 0, L_00000261a7aa34c0;  1 drivers
v00000261a7a4d1b0_0 .var "shamt_E", 4 0;
S_00000261a79b5150 .scope module, "IE_IM" "S3" 3 101, 10 3 0, S_00000261a7a3f320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite_E";
    .port_info 2 /INPUT 1 "MemToReg_E";
    .port_info 3 /INPUT 1 "MemWrite_E";
    .port_info 4 /INPUT 1 "MemRead_E";
    .port_info 5 /INPUT 32 "ALUout_E";
    .port_info 6 /INPUT 32 "WriteData_E";
    .port_info 7 /INPUT 5 "WriteReg_E";
    .port_info 8 /OUTPUT 1 "RegWrite_M";
    .port_info 9 /OUTPUT 1 "MemToReg_M";
    .port_info 10 /OUTPUT 1 "MemWrite_M";
    .port_info 11 /OUTPUT 1 "MemRead_M";
    .port_info 12 /OUTPUT 32 "ALUout_M";
    .port_info 13 /OUTPUT 32 "WriteData_M";
    .port_info 14 /OUTPUT 5 "WriteReg_M";
v00000261a7a4d6b0_0 .net "ALUout_E", 31 0, v00000261a7a39e20_0;  alias, 1 drivers
v00000261a7a4d7f0_0 .var "ALUout_M", 31 0;
v00000261a7a4d890_0 .net "MemRead_E", 0 0, v00000261a7a4e5b0_0;  alias, 1 drivers
v00000261a7a4e0b0_0 .var "MemRead_M", 0 0;
v00000261a7a4cf30_0 .net "MemToReg_E", 0 0, v00000261a7a4dd90_0;  alias, 1 drivers
v00000261a7a4d930_0 .var "MemToReg_M", 0 0;
v00000261a7a4e470_0 .net "MemWrite_E", 0 0, v00000261a7a4d250_0;  alias, 1 drivers
v00000261a7a4da70_0 .var "MemWrite_M", 0 0;
v00000261a7a4db10_0 .net "RegWrite_E", 0 0, v00000261a7a4d4d0_0;  alias, 1 drivers
v00000261a7a4dbb0_0 .var "RegWrite_M", 0 0;
v00000261a7a4dc50_0 .net "WriteData_E", 31 0, v00000261a7a953b0_0;  alias, 1 drivers
v00000261a7a4dcf0_0 .var "WriteData_M", 31 0;
v00000261a7a4e3d0_0 .net "WriteReg_E", 4 0, L_00000261a7aa39c0;  alias, 1 drivers
v00000261a7a4e790_0 .var "WriteReg_M", 4 0;
v00000261a7a4cad0_0 .net "clk", 0 0, v00000261a7aa3ec0_0;  alias, 1 drivers
S_00000261a79cbad0 .scope module, "IF_ID" "S1" 3 75, 11 3 0, S_00000261a7a3f320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "StallD";
    .port_info 3 /INPUT 32 "inst_F";
    .port_info 4 /INPUT 32 "NPC_F";
    .port_info 5 /OUTPUT 32 "inst_D";
    .port_info 6 /OUTPUT 32 "NPC_D";
v00000261a7a4cb70_0 .var "NPC_D", 31 0;
v00000261a7a4cc10_0 .net "NPC_F", 31 0, L_00000261a7aa4780;  alias, 1 drivers
v00000261a7a4ccb0_0 .net "StallD", 0 0, v00000261a7a3ac80_0;  alias, 1 drivers
v00000261a7a4cd50_0 .net "clk", 0 0, v00000261a7aa3ec0_0;  alias, 1 drivers
v00000261a7a4ce90_0 .net "clr", 0 0, L_00000261a7a318d0;  alias, 1 drivers
v00000261a7a4d070_0 .var "inst_D", 31 0;
v00000261a7a96850_0 .net "inst_F", 31 0, L_00000261a7aa4b40;  alias, 1 drivers
S_00000261a79cbc60 .scope module, "IM" "InstructionMem" 3 71, 12 1 0, S_00000261a7a3f320;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "inst_F";
P_00000261a7a2ab10 .param/l "size" 0 12 5, +C4<00000000000000000000011111101000>;
v00000261a7a96d50_0 .net *"_ivl_0", 7 0, L_00000261a7aa4280;  1 drivers
L_00000261a7aa51b0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000261a7a95450_0 .net/2u *"_ivl_10", 31 0, L_00000261a7aa51b0;  1 drivers
v00000261a7a96530_0 .net *"_ivl_12", 31 0, L_00000261a7aa4aa0;  1 drivers
v00000261a7a96b70_0 .net *"_ivl_14", 7 0, L_00000261a7aa4000;  1 drivers
L_00000261a7aa51f8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000261a7a958b0_0 .net/2u *"_ivl_16", 31 0, L_00000261a7aa51f8;  1 drivers
v00000261a7a968f0_0 .net *"_ivl_18", 31 0, L_00000261a7aa3920;  1 drivers
v00000261a7a96c10_0 .net *"_ivl_2", 7 0, L_00000261a7aa4640;  1 drivers
L_00000261a7aa5168 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000261a7a963f0_0 .net/2u *"_ivl_4", 31 0, L_00000261a7aa5168;  1 drivers
v00000261a7a95c70_0 .net *"_ivl_6", 31 0, L_00000261a7aa46e0;  1 drivers
v00000261a7a965d0_0 .net *"_ivl_8", 7 0, L_00000261a7aa31a0;  1 drivers
v00000261a7a95d10_0 .net "address", 31 0, v00000261a7a9be20_0;  alias, 1 drivers
v00000261a7a96030_0 .net "inst_F", 31 0, L_00000261a7aa4b40;  alias, 1 drivers
v00000261a7a96e90 .array "mem", 2024 0, 7 0;
L_00000261a7aa4280 .array/port v00000261a7a96e90, v00000261a7a9be20_0;
L_00000261a7aa4640 .array/port v00000261a7a96e90, L_00000261a7aa46e0;
L_00000261a7aa46e0 .arith/sum 32, v00000261a7a9be20_0, L_00000261a7aa5168;
L_00000261a7aa31a0 .array/port v00000261a7a96e90, L_00000261a7aa4aa0;
L_00000261a7aa4aa0 .arith/sum 32, v00000261a7a9be20_0, L_00000261a7aa51b0;
L_00000261a7aa4000 .array/port v00000261a7a96e90, L_00000261a7aa3920;
L_00000261a7aa3920 .arith/sum 32, v00000261a7a9be20_0, L_00000261a7aa51f8;
L_00000261a7aa4b40 .concat [ 8 8 8 8], L_00000261a7aa4000, L_00000261a7aa31a0, L_00000261a7aa4640, L_00000261a7aa4280;
S_00000261a79cadc0 .scope module, "IM_WB" "S4" 3 108, 13 3 0, S_00000261a7a3f320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite_M";
    .port_info 2 /INPUT 1 "MemToReg_M";
    .port_info 3 /INPUT 32 "MemData_M";
    .port_info 4 /INPUT 32 "ALUout_M";
    .port_info 5 /INPUT 5 "WriteReg_M";
    .port_info 6 /OUTPUT 1 "RegWrite_W";
    .port_info 7 /OUTPUT 1 "MemToReg_W";
    .port_info 8 /OUTPUT 32 "MemData_W";
    .port_info 9 /OUTPUT 32 "ALUout_W";
    .port_info 10 /OUTPUT 5 "WriteReg_W";
v00000261a7a95590_0 .net "ALUout_M", 31 0, v00000261a7a4d7f0_0;  alias, 1 drivers
v00000261a7a95e50_0 .var "ALUout_W", 31 0;
v00000261a7a95b30_0 .net "MemData_M", 31 0, v00000261a7a39420_0;  alias, 1 drivers
v00000261a7a95ef0_0 .var "MemData_W", 31 0;
v00000261a7a96ad0_0 .net "MemToReg_M", 0 0, v00000261a7a4d930_0;  alias, 1 drivers
v00000261a7a954f0_0 .var "MemToReg_W", 0 0;
v00000261a7a95270_0 .net "RegWrite_M", 0 0, v00000261a7a4dbb0_0;  alias, 1 drivers
v00000261a7a96670_0 .var "RegWrite_W", 0 0;
v00000261a7a962b0_0 .net "WriteReg_M", 4 0, v00000261a7a4e790_0;  alias, 1 drivers
v00000261a7a95130_0 .var "WriteReg_W", 4 0;
v00000261a7a96cb0_0 .net "clk", 0 0, v00000261a7aa3ec0_0;  alias, 1 drivers
S_00000261a79caf50 .scope module, "M1" "mux32" 3 69, 14 3 0, S_00000261a7a3f320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 32 "inA";
    .port_info 2 /INPUT 32 "inB";
    .port_info 3 /OUTPUT 32 "mux_out";
v00000261a7a96350_0 .net "inA", 31 0, L_00000261a7aa4780;  alias, 1 drivers
v00000261a7a96490_0 .net "inB", 31 0, L_00000261a7aa4140;  alias, 1 drivers
v00000261a7a960d0_0 .var "mux_out", 31 0;
v00000261a7a95950_0 .net "select", 0 0, L_00000261a7a318d0;  alias, 1 drivers
E_00000261a7a2afd0 .event anyedge, v00000261a7a4ce90_0, v00000261a7a3a320_0, v00000261a7a3a3c0_0;
S_00000261a79ab340 .scope module, "M2" "mux32" 3 81, 14 3 0, S_00000261a7a3f320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 32 "inA";
    .port_info 2 /INPUT 32 "inB";
    .port_info 3 /OUTPUT 32 "mux_out";
v00000261a7a96170_0 .net "inA", 31 0, v00000261a7a9a520_0;  alias, 1 drivers
v00000261a7a96210_0 .net "inB", 31 0, v00000261a7a4d7f0_0;  alias, 1 drivers
v00000261a7a95bd0_0 .var "mux_out", 31 0;
v00000261a7a95db0_0 .net "select", 0 0, v00000261a7a3a0a0_0;  alias, 1 drivers
E_00000261a7a2ac10 .event anyedge, v00000261a7a3a0a0_0, v00000261a7a4d610_0, v00000261a7a39ec0_0;
S_00000261a79ab4d0 .scope module, "M3" "mux32" 3 82, 14 3 0, S_00000261a7a3f320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 32 "inA";
    .port_info 2 /INPUT 32 "inB";
    .port_info 3 /OUTPUT 32 "mux_out";
v00000261a7a96df0_0 .net "inA", 31 0, v00000261a7a9ade0_0;  alias, 1 drivers
v00000261a7a95f90_0 .net "inB", 31 0, v00000261a7a4d7f0_0;  alias, 1 drivers
v00000261a7a959f0_0 .var "mux_out", 31 0;
v00000261a7a96710_0 .net "select", 0 0, v00000261a7a397e0_0;  alias, 1 drivers
E_00000261a7a2a590 .event anyedge, v00000261a7a397e0_0, v00000261a7a4d2f0_0, v00000261a7a39ec0_0;
S_00000261a79b64a0 .scope module, "M4" "mux_3to1" 3 94, 15 3 0, S_00000261a7a3f320;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /OUTPUT 32 "out";
v00000261a7a967b0_0 .net "in1", 31 0, v00000261a7a4c8f0_0;  alias, 1 drivers
v00000261a7a95a90_0 .net "in2", 31 0, v00000261a7a9a7a0_0;  alias, 1 drivers
v00000261a7a96990_0 .net "in3", 31 0, v00000261a7a4d7f0_0;  alias, 1 drivers
v00000261a7a96a30_0 .var "out", 31 0;
v00000261a7a96f30_0 .net "sel", 1 0, v00000261a7a3a780_0;  alias, 1 drivers
E_00000261a7a2a990 .event anyedge, v00000261a7a3a780_0, v00000261a7a4c8f0_0, v00000261a7a95a90_0, v00000261a7a39ec0_0;
S_00000261a7a99dd0 .scope module, "M5" "mux_3to1" 3 95, 15 3 0, S_00000261a7a3f320;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /OUTPUT 32 "out";
v00000261a7a96fd0_0 .net "in1", 31 0, v00000261a7a4e6f0_0;  alias, 1 drivers
v00000261a7a951d0_0 .net "in2", 31 0, v00000261a7a9a7a0_0;  alias, 1 drivers
v00000261a7a95310_0 .net "in3", 31 0, v00000261a7a4d7f0_0;  alias, 1 drivers
v00000261a7a953b0_0 .var "out", 31 0;
v00000261a7a95630_0 .net "sel", 1 0, v00000261a7a3a460_0;  alias, 1 drivers
E_00000261a7a2ab50 .event anyedge, v00000261a7a3a460_0, v00000261a7a4e6f0_0, v00000261a7a95a90_0, v00000261a7a39ec0_0;
S_00000261a7a99150 .scope module, "M6" "mux32" 3 96, 14 3 0, S_00000261a7a3f320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 32 "inA";
    .port_info 2 /INPUT 32 "inB";
    .port_info 3 /OUTPUT 32 "mux_out";
v00000261a7a956d0_0 .net "inA", 31 0, v00000261a7a953b0_0;  alias, 1 drivers
v00000261a7a95770_0 .net "inB", 31 0, v00000261a7a4ca30_0;  alias, 1 drivers
v00000261a7a95810_0 .var "mux_out", 31 0;
v00000261a7a9bf60_0 .net "select", 0 0, v00000261a7a4de30_0;  alias, 1 drivers
E_00000261a7a2ab90 .event anyedge, v00000261a7a4de30_0, v00000261a7a4dc50_0, v00000261a7a4ca30_0;
S_00000261a7a99920 .scope module, "M7" "mux5" 3 98, 16 1 0, S_00000261a7a3f320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 5 "inA";
    .port_info 2 /INPUT 5 "inB";
    .port_info 3 /OUTPUT 5 "mux_out";
v00000261a7a9b920_0 .net "inA", 4 0, v00000261a7a4e150_0;  alias, 1 drivers
v00000261a7a9bce0_0 .net "inB", 4 0, v00000261a7a4c990_0;  alias, 1 drivers
v00000261a7a9b2e0_0 .net "mux_out", 4 0, L_00000261a7aa39c0;  alias, 1 drivers
v00000261a7a9c000_0 .net "select", 0 0, v00000261a7a4e290_0;  alias, 1 drivers
L_00000261a7aa39c0 .functor MUXZ 5, v00000261a7a4e150_0, v00000261a7a4c990_0, v00000261a7a4e290_0, C4<>;
S_00000261a7a99470 .scope module, "M8" "mux32" 3 113, 14 3 0, S_00000261a7a3f320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 32 "inA";
    .port_info 2 /INPUT 32 "inB";
    .port_info 3 /OUTPUT 32 "mux_out";
v00000261a7a9ac00_0 .net "inA", 31 0, v00000261a7a95e50_0;  alias, 1 drivers
v00000261a7a9b9c0_0 .net "inB", 31 0, v00000261a7a95ef0_0;  alias, 1 drivers
v00000261a7a9a7a0_0 .var "mux_out", 31 0;
v00000261a7a9aac0_0 .net "select", 0 0, v00000261a7a954f0_0;  alias, 1 drivers
E_00000261a7a2b050 .event anyedge, v00000261a7a954f0_0, v00000261a7a95e50_0, v00000261a7a95ef0_0;
S_00000261a7a99ab0 .scope module, "ProgC" "PC" 3 70, 17 3 0, S_00000261a7a3f320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "StallPC";
    .port_info 3 /INPUT 32 "count_in";
    .port_info 4 /OUTPUT 32 "count_out";
v00000261a7a9b6a0_0 .net "StallPC", 0 0, v00000261a7a3ad20_0;  alias, 1 drivers
v00000261a7a9bec0_0 .net "clk", 0 0, v00000261a7aa3ec0_0;  alias, 1 drivers
v00000261a7a9bd80_0 .net "count_in", 31 0, v00000261a7a960d0_0;  alias, 1 drivers
v00000261a7a9be20_0 .var "count_out", 31 0;
v00000261a7a9bba0_0 .net "rst", 0 0, v00000261a7aa3600_0;  alias, 1 drivers
S_00000261a7a99f60 .scope module, "R2" "RShift2" 3 86, 18 1 0, S_00000261a7a3f320;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "D_in";
    .port_info 1 /OUTPUT 32 "D_out";
v00000261a7a9a160_0 .net "D_in", 31 0, L_00000261a7aa3ce0;  alias, 1 drivers
v00000261a7a9ba60_0 .var "D_out", 31 0;
E_00000261a7a2a850 .event anyedge, v00000261a7a4cdf0_0;
S_00000261a7a992e0 .scope module, "RB" "RegBank" 3 80, 19 3 0, S_00000261a7a3f320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 5 "Ra";
    .port_info 3 /INPUT 5 "Rb";
    .port_info 4 /INPUT 5 "Rd";
    .port_info 5 /INPUT 32 "Data";
    .port_info 6 /OUTPUT 32 "A";
    .port_info 7 /OUTPUT 32 "B";
v00000261a7a9a520_0 .var "A", 31 0;
v00000261a7a9ade0_0 .var "B", 31 0;
v00000261a7a9a2a0_0 .net "Data", 31 0, v00000261a7a9a7a0_0;  alias, 1 drivers
v00000261a7a9bb00_0 .net "Ra", 4 0, L_00000261a7aa4f00;  1 drivers
v00000261a7a9a340_0 .net "Rb", 4 0, L_00000261a7aa3ba0;  1 drivers
v00000261a7a9a200_0 .net "Rd", 4 0, v00000261a7a95130_0;  alias, 1 drivers
v00000261a7a9ab60 .array "Registers", 0 31, 31 0;
v00000261a7a9ae80_0 .net "clk", 0 0, v00000261a7aa3ec0_0;  alias, 1 drivers
v00000261a7a9a3e0_0 .var/i "i", 31 0;
v00000261a7a9a840_0 .net "write", 0 0, v00000261a7a96670_0;  alias, 1 drivers
E_00000261a7a2ad90 .event negedge, v00000261a7a39740_0;
S_00000261a7a99600 .scope module, "SE" "SignExtend" 3 85, 20 1 0, S_00000261a7a3f320;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ImmIn";
    .port_info 1 /OUTPUT 32 "ImmOut";
v00000261a7a9b380_0 .net "ImmIn", 15 0, L_00000261a7aa3e20;  1 drivers
v00000261a7a9a480_0 .net "ImmOut", 31 0, L_00000261a7aa3ce0;  alias, 1 drivers
v00000261a7a9b740_0 .net *"_ivl_1", 0 0, L_00000261a7aa3c40;  1 drivers
v00000261a7a9a700_0 .net *"_ivl_2", 15 0, L_00000261a7aa41e0;  1 drivers
L_00000261a7aa3c40 .part L_00000261a7aa3e20, 15, 1;
LS_00000261a7aa41e0_0_0 .concat [ 1 1 1 1], L_00000261a7aa3c40, L_00000261a7aa3c40, L_00000261a7aa3c40, L_00000261a7aa3c40;
LS_00000261a7aa41e0_0_4 .concat [ 1 1 1 1], L_00000261a7aa3c40, L_00000261a7aa3c40, L_00000261a7aa3c40, L_00000261a7aa3c40;
LS_00000261a7aa41e0_0_8 .concat [ 1 1 1 1], L_00000261a7aa3c40, L_00000261a7aa3c40, L_00000261a7aa3c40, L_00000261a7aa3c40;
LS_00000261a7aa41e0_0_12 .concat [ 1 1 1 1], L_00000261a7aa3c40, L_00000261a7aa3c40, L_00000261a7aa3c40, L_00000261a7aa3c40;
L_00000261a7aa41e0 .concat [ 4 4 4 4], LS_00000261a7aa41e0_0_0, LS_00000261a7aa41e0_0_4, LS_00000261a7aa41e0_0_8, LS_00000261a7aa41e0_0_12;
L_00000261a7aa3ce0 .concat [ 16 16 0 0], L_00000261a7aa3e20, L_00000261a7aa41e0;
S_00000261a7a99790 .scope module, "a1" "AND" 3 84, 21 1 0, S_00000261a7a3f320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_00000261a7a318d0 .functor AND 1, v00000261a7a39ba0_0, L_00000261a7aa3740, C4<1>, C4<1>;
v00000261a7a9af20_0 .net "in1", 0 0, v00000261a7a39ba0_0;  alias, 1 drivers
v00000261a7a9aca0_0 .net "in2", 0 0, L_00000261a7aa3740;  alias, 1 drivers
v00000261a7a9a5c0_0 .net "out", 0 0, L_00000261a7a318d0;  alias, 1 drivers
S_00000261a7a99c40 .scope module, "c1" "comparator" 3 83, 22 1 0, S_00000261a7a3f320;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /OUTPUT 1 "equal";
v00000261a7a9a8e0_0 .net "equal", 0 0, L_00000261a7aa3740;  alias, 1 drivers
v00000261a7a9b600_0 .net "in1", 31 0, v00000261a7a95bd0_0;  alias, 1 drivers
v00000261a7a9b7e0_0 .net "in2", 31 0, v00000261a7a959f0_0;  alias, 1 drivers
L_00000261a7aa3740 .cmp/eq 32, v00000261a7a95bd0_0, v00000261a7a959f0_0;
    .scope S_00000261a79caf50;
T_0 ;
    %wait E_00000261a7a2afd0;
    %load/vec4 v00000261a7a95950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v00000261a7a96350_0;
    %assign/vec4 v00000261a7a960d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000261a7a95950_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v00000261a7a96490_0;
    %assign/vec4 v00000261a7a960d0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000261a7a96350_0;
    %assign/vec4 v00000261a7a960d0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000261a7a99ab0;
T_1 ;
    %wait E_00000261a7a2aa50;
    %load/vec4 v00000261a7a9bba0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000261a7a9be20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000261a7a9b6a0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.2, 6;
    %load/vec4 v00000261a7a9bd80_0;
    %assign/vec4 v00000261a7a9be20_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000261a79cbc60;
T_2 ;
    %vpi_call 12 11 "$readmemh", "instructions.mem", v00000261a7a96e90, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000110111 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000261a79cbad0;
T_3 ;
    %wait E_00000261a7a2aa50;
    %load/vec4 v00000261a7a4ce90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000261a7a4d070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000261a7a4cb70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000261a7a4ccb0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_3.2, 6;
    %load/vec4 v00000261a7a96850_0;
    %assign/vec4 v00000261a7a4d070_0, 0;
    %load/vec4 v00000261a7a4cc10_0;
    %assign/vec4 v00000261a7a4cb70_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000261a79bac30;
T_4 ;
    %wait E_00000261a7a2a950;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v00000261a7a396a0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a39d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3aa00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a392e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a39ba0_0, 0, 1;
    %load/vec4 v00000261a7a3a8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v00000261a7a3a140_0;
    %store/vec4 v00000261a7a396a0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261a7a39d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3aa00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261a7a392e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a39ba0_0, 0, 1;
    %jmp T_4.9;
T_4.1 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v00000261a7a396a0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261a7a39d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261a7a3aa00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a392e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a39ba0_0, 0, 1;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v00000261a7a396a0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261a7a39d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261a7a3aa00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a392e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a39ba0_0, 0, 1;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v00000261a7a396a0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261a7a39d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261a7a3aa00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a392e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a39ba0_0, 0, 1;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v00000261a7a396a0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261a7a39d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261a7a3aa00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a392e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a39ba0_0, 0, 1;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v00000261a7a396a0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261a7a39d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261a7a3aa00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a392e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a39ba0_0, 0, 1;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v00000261a7a396a0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261a7a39d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261a7a3a280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261a7a3a000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261a7a3aa00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a392e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a39ba0_0, 0, 1;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v00000261a7a396a0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a39d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261a7a3a5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261a7a3aa00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a392e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a39ba0_0, 0, 1;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 63, 6;
    %store/vec4 v00000261a7a396a0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a39d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3aa00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a392e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261a7a39ba0_0, 0, 1;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000261a7a992e0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000261a7a9a3e0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000261a7a9a3e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000261a7a9a3e0_0;
    %store/vec4a v00000261a7a9ab60, 4, 0;
    %load/vec4 v00000261a7a9a3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000261a7a9a3e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000261a7a992e0;
T_6 ;
    %wait E_00000261a7a2aa50;
    %load/vec4 v00000261a7a9a840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.2, 4;
    %load/vec4 v00000261a7a9a200_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000261a7a9a2a0_0;
    %load/vec4 v00000261a7a9a200_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000261a7a9ab60, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000261a7a992e0;
T_7 ;
    %wait E_00000261a7a2ad90;
    %load/vec4 v00000261a7a9bb00_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000261a7a9a520_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000261a7a9bb00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000261a7a9ab60, 4;
    %assign/vec4 v00000261a7a9a520_0, 0;
T_7.1 ;
    %load/vec4 v00000261a7a9a340_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000261a7a9ade0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v00000261a7a9a340_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000261a7a9ab60, 4;
    %assign/vec4 v00000261a7a9ade0_0, 0;
T_7.3 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000261a79ab340;
T_8 ;
    %wait E_00000261a7a2ac10;
    %load/vec4 v00000261a7a95db0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v00000261a7a96170_0;
    %assign/vec4 v00000261a7a95bd0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000261a7a95db0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000261a7a96210_0;
    %assign/vec4 v00000261a7a95bd0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v00000261a7a96170_0;
    %assign/vec4 v00000261a7a95bd0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000261a79ab4d0;
T_9 ;
    %wait E_00000261a7a2a590;
    %load/vec4 v00000261a7a96710_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v00000261a7a96df0_0;
    %assign/vec4 v00000261a7a959f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000261a7a96710_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v00000261a7a95f90_0;
    %assign/vec4 v00000261a7a959f0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v00000261a7a96df0_0;
    %assign/vec4 v00000261a7a959f0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000261a7a99f60;
T_10 ;
    %wait E_00000261a7a2a850;
    %load/vec4 v00000261a7a9a160_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000261a7a9ba60_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000261a799ca00;
T_11 ;
    %wait E_00000261a7a2aa50;
    %load/vec4 v00000261a7a4e330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000261a7a4d4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000261a7a4dd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000261a7a4d250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000261a7a4e5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000261a7a4de30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000261a7a4e290_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000261a7a4d9d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000261a7a4d110_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000261a7a4e150_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000261a7a4c990_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000261a7a4d1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000261a7a4c8f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000261a7a4e6f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000261a7a4ca30_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000261a7a4d570_0;
    %assign/vec4 v00000261a7a4d4d0_0, 0;
    %load/vec4 v00000261a7a4d750_0;
    %assign/vec4 v00000261a7a4dd90_0, 0;
    %load/vec4 v00000261a7a4cfd0_0;
    %assign/vec4 v00000261a7a4d250_0, 0;
    %load/vec4 v00000261a7a4df70_0;
    %assign/vec4 v00000261a7a4e5b0_0, 0;
    %load/vec4 v00000261a7a23970_0;
    %assign/vec4 v00000261a7a4de30_0, 0;
    %load/vec4 v00000261a7a4d430_0;
    %assign/vec4 v00000261a7a4e290_0, 0;
    %load/vec4 v00000261a7a4e650_0;
    %assign/vec4 v00000261a7a4d9d0_0, 0;
    %load/vec4 v00000261a7a4e510_0;
    %assign/vec4 v00000261a7a4d110_0, 0;
    %load/vec4 v00000261a7a4ded0_0;
    %assign/vec4 v00000261a7a4e150_0, 0;
    %load/vec4 v00000261a7a4e010_0;
    %assign/vec4 v00000261a7a4c990_0, 0;
    %load/vec4 v00000261a7a4d390_0;
    %assign/vec4 v00000261a7a4d1b0_0, 0;
    %load/vec4 v00000261a7a4d610_0;
    %assign/vec4 v00000261a7a4c8f0_0, 0;
    %load/vec4 v00000261a7a4d2f0_0;
    %assign/vec4 v00000261a7a4e6f0_0, 0;
    %load/vec4 v00000261a7a4cdf0_0;
    %assign/vec4 v00000261a7a4ca30_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000261a79b64a0;
T_12 ;
    %wait E_00000261a7a2a990;
    %load/vec4 v00000261a7a96f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %load/vec4 v00000261a7a967b0_0;
    %assign/vec4 v00000261a7a96a30_0, 0;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v00000261a7a967b0_0;
    %assign/vec4 v00000261a7a96a30_0, 0;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v00000261a7a95a90_0;
    %assign/vec4 v00000261a7a96a30_0, 0;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v00000261a7a96990_0;
    %assign/vec4 v00000261a7a96a30_0, 0;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000261a7a99dd0;
T_13 ;
    %wait E_00000261a7a2ab50;
    %load/vec4 v00000261a7a95630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %load/vec4 v00000261a7a96fd0_0;
    %assign/vec4 v00000261a7a953b0_0, 0;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v00000261a7a96fd0_0;
    %assign/vec4 v00000261a7a953b0_0, 0;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v00000261a7a951d0_0;
    %assign/vec4 v00000261a7a953b0_0, 0;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v00000261a7a95310_0;
    %assign/vec4 v00000261a7a953b0_0, 0;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000261a7a99150;
T_14 ;
    %wait E_00000261a7a2ab90;
    %load/vec4 v00000261a7a9bf60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v00000261a7a956d0_0;
    %assign/vec4 v00000261a7a95810_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000261a7a9bf60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v00000261a7a95770_0;
    %assign/vec4 v00000261a7a95810_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v00000261a7a956d0_0;
    %assign/vec4 v00000261a7a95810_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000261a79b79b0;
T_15 ;
    %wait E_00000261a7a2ad50;
    %load/vec4 v00000261a7a39b00_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v00000261a7a39e20_0, 0, 32;
    %jmp T_15.10;
T_15.0 ;
    %load/vec4 v00000261a7a39920_0;
    %load/vec4 v00000261a7a39a60_0;
    %add;
    %store/vec4 v00000261a7a39e20_0, 0, 32;
    %jmp T_15.10;
T_15.1 ;
    %load/vec4 v00000261a7a39920_0;
    %load/vec4 v00000261a7a39a60_0;
    %sub;
    %store/vec4 v00000261a7a39e20_0, 0, 32;
    %jmp T_15.10;
T_15.2 ;
    %load/vec4 v00000261a7a39920_0;
    %load/vec4 v00000261a7a39920_0;
    %and;
    %store/vec4 v00000261a7a39e20_0, 0, 32;
    %jmp T_15.10;
T_15.3 ;
    %load/vec4 v00000261a7a39920_0;
    %load/vec4 v00000261a7a39920_0;
    %or;
    %store/vec4 v00000261a7a39e20_0, 0, 32;
    %jmp T_15.10;
T_15.4 ;
    %load/vec4 v00000261a7a39920_0;
    %load/vec4 v00000261a7a39920_0;
    %xor;
    %store/vec4 v00000261a7a39e20_0, 0, 32;
    %jmp T_15.10;
T_15.5 ;
    %load/vec4 v00000261a7a39920_0;
    %load/vec4 v00000261a7a39920_0;
    %or;
    %inv;
    %store/vec4 v00000261a7a39e20_0, 0, 32;
    %jmp T_15.10;
T_15.6 ;
    %load/vec4 v00000261a7a39920_0;
    %ix/getv 4, v00000261a7a391a0_0;
    %shiftr 4;
    %store/vec4 v00000261a7a39e20_0, 0, 32;
    %jmp T_15.10;
T_15.7 ;
    %load/vec4 v00000261a7a39920_0;
    %ix/getv 4, v00000261a7a391a0_0;
    %shiftl 4;
    %store/vec4 v00000261a7a39e20_0, 0, 32;
    %jmp T_15.10;
T_15.8 ;
    %load/vec4 v00000261a7a39920_0;
    %load/vec4 v00000261a7a39a60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_15.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.12, 8;
T_15.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.12, 8;
 ; End of false expr.
    %blend;
T_15.12;
    %store/vec4 v00000261a7a39e20_0, 0, 32;
    %jmp T_15.10;
T_15.10 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000261a79b5150;
T_16 ;
    %wait E_00000261a7a2aa50;
    %load/vec4 v00000261a7a4db10_0;
    %assign/vec4 v00000261a7a4dbb0_0, 0;
    %load/vec4 v00000261a7a4cf30_0;
    %assign/vec4 v00000261a7a4d930_0, 0;
    %load/vec4 v00000261a7a4e470_0;
    %assign/vec4 v00000261a7a4da70_0, 0;
    %load/vec4 v00000261a7a4d890_0;
    %assign/vec4 v00000261a7a4e0b0_0, 0;
    %load/vec4 v00000261a7a4d6b0_0;
    %assign/vec4 v00000261a7a4d7f0_0, 0;
    %load/vec4 v00000261a7a4dc50_0;
    %assign/vec4 v00000261a7a4dcf0_0, 0;
    %load/vec4 v00000261a7a4e3d0_0;
    %assign/vec4 v00000261a7a4e790_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_00000261a79badc0;
T_17 ;
    %wait E_00000261a7a2aa50;
    %load/vec4 v00000261a7a39c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %ix/getv 4, v00000261a7a39ec0_0;
    %load/vec4a v00000261a7a39380, 4;
    %assign/vec4 v00000261a7a39420_0, 0;
T_17.0 ;
    %load/vec4 v00000261a7a39600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v00000261a7a394c0_0;
    %ix/getv 3, v00000261a7a39ec0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000261a7a39380, 0, 4;
T_17.2 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000261a79cadc0;
T_18 ;
    %wait E_00000261a7a2aa50;
    %load/vec4 v00000261a7a95270_0;
    %assign/vec4 v00000261a7a96670_0, 0;
    %load/vec4 v00000261a7a96ad0_0;
    %assign/vec4 v00000261a7a954f0_0, 0;
    %load/vec4 v00000261a7a95b30_0;
    %assign/vec4 v00000261a7a95ef0_0, 0;
    %load/vec4 v00000261a7a95590_0;
    %assign/vec4 v00000261a7a95e50_0, 0;
    %load/vec4 v00000261a7a962b0_0;
    %assign/vec4 v00000261a7a95130_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_00000261a7a99470;
T_19 ;
    %wait E_00000261a7a2b050;
    %load/vec4 v00000261a7a9aac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v00000261a7a9ac00_0;
    %assign/vec4 v00000261a7a9a7a0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000261a7a9aac0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.2, 4;
    %load/vec4 v00000261a7a9b9c0_0;
    %assign/vec4 v00000261a7a9a7a0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v00000261a7a9ac00_0;
    %assign/vec4 v00000261a7a9a7a0_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000261a799c870;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3ad20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3ac80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a39880_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000261a7a3a780_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000261a7a3a460_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a3a0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7a397e0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_00000261a799c870;
T_21 ;
    %wait E_00000261a7a2a690;
    %load/vec4 v00000261a7a3a500_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_21.0, 8;
    %load/vec4 v00000261a7a3a6e0_0;
    %load/vec4 v00000261a7a3a960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_21.1, 4;
    %load/vec4 v00000261a7a39060_0;
    %load/vec4 v00000261a7a3a960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_21.1;
    %and;
T_21.0;
    %store/vec4 v00000261a7a238d0_0, 0, 1;
    %load/vec4 v00000261a7a39f60_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_21.2, 8;
    %load/vec4 v00000261a7a38f20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.4, 9;
    %load/vec4 v00000261a7a38fc0_0;
    %load/vec4 v00000261a7a3a6e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_21.5, 4;
    %load/vec4 v00000261a7a38fc0_0;
    %load/vec4 v00000261a7a39060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_21.5;
    %and;
T_21.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_21.3, 8;
    %load/vec4 v00000261a7a3a640_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_21.6, 8;
    %load/vec4 v00000261a7a3adc0_0;
    %load/vec4 v00000261a7a3a6e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_21.7, 4;
    %load/vec4 v00000261a7a3adc0_0;
    %load/vec4 v00000261a7a39060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_21.7;
    %and;
T_21.6;
    %or;
T_21.3;
    %and;
T_21.2;
    %store/vec4 v00000261a7a23010_0, 0, 1;
    %load/vec4 v00000261a7a238d0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_21.8, 8;
    %load/vec4 v00000261a7a23010_0;
    %or;
T_21.8;
    %store/vec4 v00000261a7a3ad20_0, 0, 1;
    %load/vec4 v00000261a7a238d0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_21.9, 8;
    %load/vec4 v00000261a7a23010_0;
    %or;
T_21.9;
    %store/vec4 v00000261a7a3ac80_0, 0, 1;
    %load/vec4 v00000261a7a238d0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_21.10, 8;
    %load/vec4 v00000261a7a23010_0;
    %or;
T_21.10;
    %store/vec4 v00000261a7a39880_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000261a799c870;
T_22 ;
    %wait E_00000261a7a2af90;
    %load/vec4 v00000261a7a3ab40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_22.3, 10;
    %load/vec4 v00000261a7a3adc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_22.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.2, 9;
    %load/vec4 v00000261a7a3adc0_0;
    %load/vec4 v00000261a7a3a820_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000261a7a3a780_0, 0, 2;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v00000261a7a3abe0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_22.7, 10;
    %load/vec4 v00000261a7a39100_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_22.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.6, 9;
    %load/vec4 v00000261a7a39100_0;
    %load/vec4 v00000261a7a3a820_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000261a7a3a780_0, 0, 2;
    %jmp T_22.5;
T_22.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000261a7a3a780_0, 0, 2;
T_22.5 ;
T_22.1 ;
    %load/vec4 v00000261a7a3ab40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_22.11, 10;
    %load/vec4 v00000261a7a3adc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_22.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.10, 9;
    %load/vec4 v00000261a7a3adc0_0;
    %load/vec4 v00000261a7a3a960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000261a7a3a460_0, 0, 2;
    %jmp T_22.9;
T_22.8 ;
    %load/vec4 v00000261a7a3abe0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_22.15, 10;
    %load/vec4 v00000261a7a39100_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_22.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.14, 9;
    %load/vec4 v00000261a7a39100_0;
    %load/vec4 v00000261a7a3a960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000261a7a3a460_0, 0, 2;
    %jmp T_22.13;
T_22.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000261a7a3a460_0, 0, 2;
T_22.13 ;
T_22.9 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000261a799c870;
T_23 ;
    %wait E_00000261a7a2aed0;
    %load/vec4 v00000261a7a3adc0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.1, 4;
    %load/vec4 v00000261a7a3a6e0_0;
    %load/vec4 v00000261a7a3adc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_23.0, 8;
    %load/vec4 v00000261a7a3ab40_0;
    %and;
T_23.0;
    %store/vec4 v00000261a7a3a0a0_0, 0, 1;
    %load/vec4 v00000261a7a3adc0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.3, 4;
    %load/vec4 v00000261a7a39060_0;
    %load/vec4 v00000261a7a3adc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_23.2, 8;
    %load/vec4 v00000261a7a3ab40_0;
    %and;
T_23.2;
    %store/vec4 v00000261a7a397e0_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00000261a7a3cef0;
T_24 ;
    %delay 5000, 0;
    %load/vec4 v00000261a7aa3ec0_0;
    %inv;
    %store/vec4 v00000261a7aa3ec0_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_00000261a7a3cef0;
T_25 ;
    %vpi_call 2 22 "$dumpfile", "processor_tb.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000261a7a3cef0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7aa3ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261a7aa3600_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261a7aa3600_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 2 37 "$display", "Simulation finished." {0 0 0};
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./DATAPATH.v";
    "./adder.v";
    "./4alu.v";
    "./CONTROL_UNIT.v";
    "./5data_mem.v";
    "./Hazard_Unit.v";
    "./S2.v";
    "./S3.v";
    "./S1.v";
    "./2instruction_memory.v";
    "./S4.v";
    "./mux32.v";
    "./mux_3to1.v";
    "./mux5.v";
    "./1program_counter.v";
    "./RShift2.v";
    "./3register_bank.v";
    "./SignExtend.v";
    "./AND.v";
    "./comparator.v";
