
*** Running vivado
    with args -log XTEA.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source XTEA.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source XTEA.tcl -notrace
Command: synth_design -top XTEA -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 888 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 564.090 ; gain = 183.168
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'XTEA' [C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.srcs/sources_1/imports/xtea_rtl_synthesis/xtea.vhdl:44]
WARNING: [Synth 8-614] signal 'mode' is read in the process but is not in the sensitivity list [C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.srcs/sources_1/imports/xtea_rtl_synthesis/xtea.vhdl:64]
WARNING: [Synth 8-614] signal 'COUNTER' is read in the process but is not in the sensitivity list [C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.srcs/sources_1/imports/xtea_rtl_synthesis/xtea.vhdl:64]
WARNING: [Synth 8-614] signal 'NEXT_STATUS' is read in the process but is not in the sensitivity list [C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.srcs/sources_1/imports/xtea_rtl_synthesis/xtea.vhdl:130]
WARNING: [Synth 8-614] signal 'word0' is read in the process but is not in the sensitivity list [C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.srcs/sources_1/imports/xtea_rtl_synthesis/xtea.vhdl:130]
WARNING: [Synth 8-614] signal 'word1' is read in the process but is not in the sensitivity list [C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.srcs/sources_1/imports/xtea_rtl_synthesis/xtea.vhdl:130]
WARNING: [Synth 8-614] signal 'SUM' is read in the process but is not in the sensitivity list [C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.srcs/sources_1/imports/xtea_rtl_synthesis/xtea.vhdl:130]
WARNING: [Synth 8-614] signal 'KEY0' is read in the process but is not in the sensitivity list [C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.srcs/sources_1/imports/xtea_rtl_synthesis/xtea.vhdl:130]
WARNING: [Synth 8-614] signal 'KEY1' is read in the process but is not in the sensitivity list [C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.srcs/sources_1/imports/xtea_rtl_synthesis/xtea.vhdl:130]
WARNING: [Synth 8-614] signal 'KEY2' is read in the process but is not in the sensitivity list [C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.srcs/sources_1/imports/xtea_rtl_synthesis/xtea.vhdl:130]
WARNING: [Synth 8-614] signal 'KEY3' is read in the process but is not in the sensitivity list [C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.srcs/sources_1/imports/xtea_rtl_synthesis/xtea.vhdl:130]
WARNING: [Synth 8-614] signal 'DELTA' is read in the process but is not in the sensitivity list [C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.srcs/sources_1/imports/xtea_rtl_synthesis/xtea.vhdl:130]
WARNING: [Synth 8-614] signal 'V0' is read in the process but is not in the sensitivity list [C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.srcs/sources_1/imports/xtea_rtl_synthesis/xtea.vhdl:130]
WARNING: [Synth 8-614] signal 'V1' is read in the process but is not in the sensitivity list [C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.srcs/sources_1/imports/xtea_rtl_synthesis/xtea.vhdl:130]
WARNING: [Synth 8-614] signal 'TEMP0' is read in the process but is not in the sensitivity list [C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.srcs/sources_1/imports/xtea_rtl_synthesis/xtea.vhdl:130]
WARNING: [Synth 8-614] signal 'COUNTER' is read in the process but is not in the sensitivity list [C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.srcs/sources_1/imports/xtea_rtl_synthesis/xtea.vhdl:130]
INFO: [Synth 8-256] done synthesizing module 'XTEA' (1#1) [C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.srcs/sources_1/imports/xtea_rtl_synthesis/xtea.vhdl:44]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 629.008 ; gain = 248.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 629.008 ; gain = 248.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 629.008 ; gain = 248.086
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [Synth 8-327] inferring latch for variable 'result0_reg' [C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.srcs/sources_1/imports/xtea_rtl_synthesis/xtea.vhdl:139]
WARNING: [Synth 8-327] inferring latch for variable 'result1_reg' [C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.srcs/sources_1/imports/xtea_rtl_synthesis/xtea.vhdl:140]
WARNING: [Synth 8-327] inferring latch for variable 'output_ready_reg' [C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.srcs/sources_1/imports/xtea_rtl_synthesis/xtea.vhdl:141]
WARNING: [Synth 8-327] inferring latch for variable 'COUNTER_reg' [C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.srcs/sources_1/imports/xtea_rtl_synthesis/xtea.vhdl:144]
WARNING: [Synth 8-327] inferring latch for variable 'STATUS_reg' [C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.srcs/sources_1/imports/xtea_rtl_synthesis/xtea.vhdl:133]
WARNING: [Synth 8-327] inferring latch for variable 'V0_reg' [C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.srcs/sources_1/imports/xtea_rtl_synthesis/xtea.vhdl:145]
WARNING: [Synth 8-327] inferring latch for variable 'V1_reg' [C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.srcs/sources_1/imports/xtea_rtl_synthesis/xtea.vhdl:146]
WARNING: [Synth 8-327] inferring latch for variable 'TEMP0_reg' [C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.srcs/sources_1/imports/xtea_rtl_synthesis/xtea.vhdl:148]
WARNING: [Synth 8-327] inferring latch for variable 'SUM_reg' [C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.srcs/sources_1/imports/xtea_rtl_synthesis/xtea.vhdl:147]
WARNING: [Synth 8-327] inferring latch for variable 'DELTA_reg' [C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.srcs/sources_1/imports/xtea_rtl_synthesis/xtea.vhdl:149]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 629.008 ; gain = 248.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 2     
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	  14 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	  14 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module XTEA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 2     
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	  14 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	  14 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'DELTA_reg[27]' (LD) to 'DELTA_reg[31]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[28]' (LD) to 'DELTA_reg[31]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[29]' (LD) to 'DELTA_reg[30]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[30]' (LD) to 'DELTA_reg[24]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[31]' (LD) to 'DELTA_reg[26]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[25]' (LD) to 'DELTA_reg[26]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[23]' (LD) to 'DELTA_reg[24]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[26]' (LD) to 'DELTA_reg[21]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[24]' (LD) to 'DELTA_reg[22]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[0]' (LD) to 'DELTA_reg[21]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[1]' (LD) to 'DELTA_reg[22]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[2]' (LD) to 'DELTA_reg[22]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[3]' (LD) to 'DELTA_reg[21]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[4]' (LD) to 'DELTA_reg[21]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[5]' (LD) to 'DELTA_reg[21]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[6]' (LD) to 'DELTA_reg[22]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[7]' (LD) to 'DELTA_reg[21]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[8]' (LD) to 'DELTA_reg[21]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[9]' (LD) to 'DELTA_reg[22]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[10]' (LD) to 'DELTA_reg[22]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[11]' (LD) to 'DELTA_reg[21]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[12]' (LD) to 'DELTA_reg[21]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[13]' (LD) to 'DELTA_reg[21]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[14]' (LD) to 'DELTA_reg[21]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[15]' (LD) to 'DELTA_reg[22]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[16]' (LD) to 'DELTA_reg[21]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[17]' (LD) to 'DELTA_reg[21]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[18]' (LD) to 'DELTA_reg[21]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[19]' (LD) to 'DELTA_reg[22]'
INFO: [Synth 8-3886] merging instance 'DELTA_reg[21]' (LD) to 'DELTA_reg[20]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DELTA_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DELTA_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\COUNTER_reg[5] )
WARNING: [Synth 8-3332] Sequential element (COUNTER_reg[5]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[63]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[62]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[61]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[60]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[59]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[58]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[57]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[56]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[55]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[54]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[53]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[52]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[51]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[50]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[49]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[48]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[47]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[46]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[45]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[44]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[43]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[42]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[41]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[40]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[39]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[38]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[37]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[36]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[35]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[34]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[33]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (SUM_reg[32]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (DELTA_reg[22]) is unused and will be removed from module XTEA.
WARNING: [Synth 8-3332] Sequential element (DELTA_reg[20]) is unused and will be removed from module XTEA.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 822.707 ; gain = 441.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 823.039 ; gain = 442.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 823.039 ; gain = 442.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 823.039 ; gain = 442.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 823.039 ; gain = 442.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 823.039 ; gain = 442.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 823.039 ; gain = 442.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 823.039 ; gain = 442.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 823.039 ; gain = 442.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     5|
|2     |CARRY4 |    56|
|3     |LUT1   |    32|
|4     |LUT2   |    87|
|5     |LUT3   |     9|
|6     |LUT4   |   219|
|7     |LUT5   |    40|
|8     |LUT6   |    79|
|9     |LD     |   198|
|10    |LDC    |     4|
|11    |IBUF   |   196|
|12    |OBUF   |    65|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   990|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 823.039 ; gain = 442.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 60 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 823.039 ; gain = 442.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 823.039 ; gain = 442.117
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 258 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 920.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 202 instances were transformed.
  LD => LDCE: 198 instances
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 920.102 ; gain = 563.023
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 920.102 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/fabio.fiorio/Downloads/xtea_rtl_synthesis/xtea_rtl_synthesis.runs/synth_1/XTEA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file XTEA_utilization_synth.rpt -pb XTEA_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct  6 12:45:56 2019...
