onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /CPU_single_tb/clk
add wave -noupdate /CPU_single_tb/rst
add wave -noupdate -radix unsigned -childformat {{{/CPU_single_tb/dut/instruction[31]} -radix unsigned} {{/CPU_single_tb/dut/instruction[30]} -radix unsigned} {{/CPU_single_tb/dut/instruction[29]} -radix unsigned} {{/CPU_single_tb/dut/instruction[28]} -radix unsigned} {{/CPU_single_tb/dut/instruction[27]} -radix unsigned} {{/CPU_single_tb/dut/instruction[26]} -radix unsigned} {{/CPU_single_tb/dut/instruction[25]} -radix unsigned} {{/CPU_single_tb/dut/instruction[24]} -radix unsigned} {{/CPU_single_tb/dut/instruction[23]} -radix unsigned} {{/CPU_single_tb/dut/instruction[22]} -radix unsigned} {{/CPU_single_tb/dut/instruction[21]} -radix unsigned} {{/CPU_single_tb/dut/instruction[20]} -radix unsigned} {{/CPU_single_tb/dut/instruction[19]} -radix unsigned} {{/CPU_single_tb/dut/instruction[18]} -radix unsigned} {{/CPU_single_tb/dut/instruction[17]} -radix unsigned} {{/CPU_single_tb/dut/instruction[16]} -radix unsigned} {{/CPU_single_tb/dut/instruction[15]} -radix unsigned} {{/CPU_single_tb/dut/instruction[14]} -radix unsigned} {{/CPU_single_tb/dut/instruction[13]} -radix unsigned} {{/CPU_single_tb/dut/instruction[12]} -radix unsigned} {{/CPU_single_tb/dut/instruction[11]} -radix unsigned} {{/CPU_single_tb/dut/instruction[10]} -radix unsigned} {{/CPU_single_tb/dut/instruction[9]} -radix unsigned} {{/CPU_single_tb/dut/instruction[8]} -radix unsigned} {{/CPU_single_tb/dut/instruction[7]} -radix unsigned} {{/CPU_single_tb/dut/instruction[6]} -radix unsigned} {{/CPU_single_tb/dut/instruction[5]} -radix unsigned} {{/CPU_single_tb/dut/instruction[4]} -radix unsigned} {{/CPU_single_tb/dut/instruction[3]} -radix unsigned} {{/CPU_single_tb/dut/instruction[2]} -radix unsigned} {{/CPU_single_tb/dut/instruction[1]} -radix unsigned} {{/CPU_single_tb/dut/instruction[0]} -radix unsigned}} -radixshowbase 0 -subitemconfig {{/CPU_single_tb/dut/instruction[31]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[30]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[29]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[28]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[27]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[26]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[25]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[24]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[23]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[22]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[21]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[20]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[19]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[18]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[17]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[16]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[15]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[14]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[13]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[12]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[11]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[10]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[9]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[8]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[7]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[6]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[5]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[4]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[3]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[2]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[1]} {-height 15 -radix unsigned -radixshowbase 0} {/CPU_single_tb/dut/instruction[0]} {-height 15 -radix unsigned -radixshowbase 0}} /CPU_single_tb/dut/instruction
add wave -noupdate -radix unsigned -childformat {{{/CPU_single_tb/dut/insts/address[63]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[62]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[61]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[60]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[59]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[58]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[57]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[56]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[55]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[54]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[53]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[52]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[51]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[50]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[49]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[48]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[47]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[46]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[45]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[44]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[43]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[42]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[41]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[40]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[39]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[38]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[37]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[36]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[35]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[34]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[33]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[32]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[31]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[30]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[29]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[28]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[27]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[26]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[25]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[24]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[23]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[22]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[21]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[20]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[19]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[18]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[17]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[16]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[15]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[14]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[13]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[12]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[11]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[10]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[9]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[8]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[7]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[6]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[5]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[4]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[3]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[2]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[1]} -radix unsigned} {{/CPU_single_tb/dut/insts/address[0]} -radix unsigned}} -subitemconfig {{/CPU_single_tb/dut/insts/address[63]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[62]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[61]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[60]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[59]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[58]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[57]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[56]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[55]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[54]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[53]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[52]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[51]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[50]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[49]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[48]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[47]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[46]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[45]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[44]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[43]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[42]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[41]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[40]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[39]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[38]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[37]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[36]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[35]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[34]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[33]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[32]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[31]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[30]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[29]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[28]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[27]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[26]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[25]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[24]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[23]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[22]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[21]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[20]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[19]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[18]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[17]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[16]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[15]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[14]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[13]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[12]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[11]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[10]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[9]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[8]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[7]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[6]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[5]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[4]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[3]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[2]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[1]} {-height 15 -radix unsigned} {/CPU_single_tb/dut/insts/address[0]} {-height 15 -radix unsigned}} /CPU_single_tb/dut/insts/address
add wave -noupdate -radix unsigned -radixshowbase 0 /CPU_single_tb/dut/nextPC
add wave -noupdate /CPU_single_tb/dut/ALU_cntrl
add wave -noupdate /CPU_single_tb/dut/compZero
add wave -noupdate /CPU_single_tb/dut/branchLink
add wave -noupdate /CPU_single_tb/dut/branchReg
add wave -noupdate /CPU_single_tb/dut/set_flags
add wave -noupdate /CPU_single_tb/dut/ALU_on
add wave -noupdate /CPU_single_tb/dut/shiftDirn
add wave -noupdate /CPU_single_tb/dut/memWrite
add wave -noupdate /CPU_single_tb/dut/memToReg
add wave -noupdate /CPU_single_tb/dut/Imm
add wave -noupdate /CPU_single_tb/dut/ALU_SH
add wave -noupdate /CPU_single_tb/dut/RegWrite
add wave -noupdate /CPU_single_tb/dut/ALU_Src
add wave -noupdate /CPU_single_tb/dut/Reg2Loc
add wave -noupdate /CPU_single_tb/dut/brTaken
add wave -noupdate /CPU_single_tb/dut/uncondBr
add wave -noupdate /CPU_single_tb/dut/Rd
add wave -noupdate /CPU_single_tb/dut/Rm
add wave -noupdate /CPU_single_tb/dut/Rn
add wave -noupdate /CPU_single_tb/dut/ALU_Imm
add wave -noupdate /CPU_single_tb/dut/opcode
add wave -noupdate /CPU_single_tb/dut/reggy/WriteRegister
add wave -noupdate /CPU_single_tb/dut/reggy/write_en
add wave -noupdate /CPU_single_tb/dut/reggy/WriteData
add wave -noupdate /CPU_single_tb/dut/reggy/clk
add wave -noupdate /CPU_single_tb/dut/reggy/RegWrite
add wave -noupdate /CPU_single_tb/dut/flagNeg
add wave -noupdate /CPU_single_tb/dut/flagOF
add wave -noupdate /CPU_single_tb/dut/flagCarry
add wave -noupdate /CPU_single_tb/dut/flagZero
add wave -noupdate -radix unsigned /CPU_single_tb/dut/rd1
add wave -noupdate /CPU_single_tb/dut/rd2
add wave -noupdate -expand /CPU_single_tb/dut/reggy/regOut
add wave -noupdate -radix unsigned /CPU_single_tb/dut/wd
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {500 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 150
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 50
configure wave -gridperiod 100
configure wave -griddelta 2
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {0 ps} {2237516 ps}
