ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.ITM_SendChar,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	ITM_SendChar:
  25              	.LVL0:
  26              	.LFB69:
  27              		.file 2 "Drivers/CMSIS/Include/core_cm3.h"
   1:Drivers/CMSIS/Include/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm3.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm3.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm3.h **** /*
   8:Drivers/CMSIS/Include/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm3.h ****  *
  10:Drivers/CMSIS/Include/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm3.h ****  *
  12:Drivers/CMSIS/Include/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm3.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm3.h ****  *
  16:Drivers/CMSIS/Include/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm3.h ****  *
  18:Drivers/CMSIS/Include/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm3.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm3.h ****  */
  24:Drivers/CMSIS/Include/core_cm3.h **** 
  25:Drivers/CMSIS/Include/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm3.h **** #endif
  30:Drivers/CMSIS/Include/core_cm3.h **** 
  31:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 2


  32:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm3.h **** 
  34:Drivers/CMSIS/Include/core_cm3.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm3.h **** 
  36:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm3.h **** #endif
  39:Drivers/CMSIS/Include/core_cm3.h **** 
  40:Drivers/CMSIS/Include/core_cm3.h **** /**
  41:Drivers/CMSIS/Include/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm3.h **** 
  44:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm3.h **** 
  47:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm3.h **** 
  50:Drivers/CMSIS/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm3.h ****  */
  53:Drivers/CMSIS/Include/core_cm3.h **** 
  54:Drivers/CMSIS/Include/core_cm3.h **** 
  55:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm3.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm3.h **** /**
  59:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup Cortex_M3
  60:Drivers/CMSIS/Include/core_cm3.h ****   @{
  61:Drivers/CMSIS/Include/core_cm3.h ****  */
  62:Drivers/CMSIS/Include/core_cm3.h **** 
  63:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm3.h **** 
  65:Drivers/CMSIS/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
  66:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm3.h **** 
  71:Drivers/CMSIS/Include/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm3.h **** 
  73:Drivers/CMSIS/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm3.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm3.h **** */
  76:Drivers/CMSIS/Include/core_cm3.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm3.h **** 
  78:Drivers/CMSIS/Include/core_cm3.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm3.h **** 
  83:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm3.h **** 
  88:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 3


  89:Drivers/CMSIS/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm3.h **** 
  93:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm3.h **** 
  98:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm3.h **** 
 103:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm3.h **** 
 108:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm3.h **** 
 113:Drivers/CMSIS/Include/core_cm3.h **** #endif
 114:Drivers/CMSIS/Include/core_cm3.h **** 
 115:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm3.h **** 
 117:Drivers/CMSIS/Include/core_cm3.h **** 
 118:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm3.h **** }
 120:Drivers/CMSIS/Include/core_cm3.h **** #endif
 121:Drivers/CMSIS/Include/core_cm3.h **** 
 122:Drivers/CMSIS/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm3.h **** 
 124:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm3.h **** 
 126:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm3.h **** 
 129:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm3.h **** #endif
 132:Drivers/CMSIS/Include/core_cm3.h **** 
 133:Drivers/CMSIS/Include/core_cm3.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __CM3_REV
 136:Drivers/CMSIS/Include/core_cm3.h ****     #define __CM3_REV               0x0200U
 137:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm3.h **** 
 140:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm3.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm3.h **** 
 145:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 4


 146:Drivers/CMSIS/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 147:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm3.h **** 
 150:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 151:Drivers/CMSIS/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 152:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm3.h **** #endif
 155:Drivers/CMSIS/Include/core_cm3.h **** 
 156:Drivers/CMSIS/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 157:Drivers/CMSIS/Include/core_cm3.h **** /**
 158:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 159:Drivers/CMSIS/Include/core_cm3.h **** 
 160:Drivers/CMSIS/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 161:Drivers/CMSIS/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 162:Drivers/CMSIS/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 163:Drivers/CMSIS/Include/core_cm3.h **** */
 164:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 165:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 166:Drivers/CMSIS/Include/core_cm3.h **** #else
 167:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 168:Drivers/CMSIS/Include/core_cm3.h **** #endif
 169:Drivers/CMSIS/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 170:Drivers/CMSIS/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 171:Drivers/CMSIS/Include/core_cm3.h **** 
 172:Drivers/CMSIS/Include/core_cm3.h **** /* following defines should be used for structure members */
 173:Drivers/CMSIS/Include/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 174:Drivers/CMSIS/Include/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 175:Drivers/CMSIS/Include/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 176:Drivers/CMSIS/Include/core_cm3.h **** 
 177:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
 178:Drivers/CMSIS/Include/core_cm3.h **** 
 179:Drivers/CMSIS/Include/core_cm3.h **** 
 180:Drivers/CMSIS/Include/core_cm3.h **** 
 181:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
 182:Drivers/CMSIS/Include/core_cm3.h ****  *                 Register Abstraction
 183:Drivers/CMSIS/Include/core_cm3.h ****   Core Register contain:
 184:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register
 185:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Register
 186:Drivers/CMSIS/Include/core_cm3.h ****   - Core SCB Register
 187:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Register
 188:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Register
 189:Drivers/CMSIS/Include/core_cm3.h ****   - Core MPU Register
 190:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
 191:Drivers/CMSIS/Include/core_cm3.h **** /**
 192:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 193:Drivers/CMSIS/Include/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 194:Drivers/CMSIS/Include/core_cm3.h **** */
 195:Drivers/CMSIS/Include/core_cm3.h **** 
 196:Drivers/CMSIS/Include/core_cm3.h **** /**
 197:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 198:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 199:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Core Register type definitions.
 200:Drivers/CMSIS/Include/core_cm3.h ****   @{
 201:Drivers/CMSIS/Include/core_cm3.h ****  */
 202:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 5


 203:Drivers/CMSIS/Include/core_cm3.h **** /**
 204:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 205:Drivers/CMSIS/Include/core_cm3.h ****  */
 206:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 207:Drivers/CMSIS/Include/core_cm3.h **** {
 208:Drivers/CMSIS/Include/core_cm3.h ****   struct
 209:Drivers/CMSIS/Include/core_cm3.h ****   {
 210:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 211:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 212:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 213:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 214:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 215:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 216:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 217:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 218:Drivers/CMSIS/Include/core_cm3.h **** } APSR_Type;
 219:Drivers/CMSIS/Include/core_cm3.h **** 
 220:Drivers/CMSIS/Include/core_cm3.h **** /* APSR Register Definitions */
 221:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 222:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 223:Drivers/CMSIS/Include/core_cm3.h **** 
 224:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm3.h **** 
 227:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm3.h **** 
 230:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm3.h **** 
 233:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm3.h **** 
 236:Drivers/CMSIS/Include/core_cm3.h **** 
 237:Drivers/CMSIS/Include/core_cm3.h **** /**
 238:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm3.h ****  */
 240:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm3.h **** {
 242:Drivers/CMSIS/Include/core_cm3.h ****   struct
 243:Drivers/CMSIS/Include/core_cm3.h ****   {
 244:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm3.h **** } IPSR_Type;
 249:Drivers/CMSIS/Include/core_cm3.h **** 
 250:Drivers/CMSIS/Include/core_cm3.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm3.h **** 
 254:Drivers/CMSIS/Include/core_cm3.h **** 
 255:Drivers/CMSIS/Include/core_cm3.h **** /**
 256:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Include/core_cm3.h ****  */
 258:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm3.h **** {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 6


 260:Drivers/CMSIS/Include/core_cm3.h ****   struct
 261:Drivers/CMSIS/Include/core_cm3.h ****   {
 262:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 264:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 265:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 266:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 267:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 268:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 269:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 270:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 271:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 272:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 273:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 274:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 275:Drivers/CMSIS/Include/core_cm3.h **** } xPSR_Type;
 276:Drivers/CMSIS/Include/core_cm3.h **** 
 277:Drivers/CMSIS/Include/core_cm3.h **** /* xPSR Register Definitions */
 278:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 279:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm3.h **** 
 281:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm3.h **** 
 284:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm3.h **** 
 287:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm3.h **** 
 290:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm3.h **** 
 293:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 294:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 295:Drivers/CMSIS/Include/core_cm3.h **** 
 296:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 297:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 298:Drivers/CMSIS/Include/core_cm3.h **** 
 299:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 300:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 301:Drivers/CMSIS/Include/core_cm3.h **** 
 302:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 303:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 304:Drivers/CMSIS/Include/core_cm3.h **** 
 305:Drivers/CMSIS/Include/core_cm3.h **** 
 306:Drivers/CMSIS/Include/core_cm3.h **** /**
 307:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 308:Drivers/CMSIS/Include/core_cm3.h ****  */
 309:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 310:Drivers/CMSIS/Include/core_cm3.h **** {
 311:Drivers/CMSIS/Include/core_cm3.h ****   struct
 312:Drivers/CMSIS/Include/core_cm3.h ****   {
 313:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 314:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 315:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 316:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 7


 317:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 318:Drivers/CMSIS/Include/core_cm3.h **** } CONTROL_Type;
 319:Drivers/CMSIS/Include/core_cm3.h **** 
 320:Drivers/CMSIS/Include/core_cm3.h **** /* CONTROL Register Definitions */
 321:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 322:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 323:Drivers/CMSIS/Include/core_cm3.h **** 
 324:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 325:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 326:Drivers/CMSIS/Include/core_cm3.h **** 
 327:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 328:Drivers/CMSIS/Include/core_cm3.h **** 
 329:Drivers/CMSIS/Include/core_cm3.h **** 
 330:Drivers/CMSIS/Include/core_cm3.h **** /**
 331:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 332:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 333:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 334:Drivers/CMSIS/Include/core_cm3.h ****   @{
 335:Drivers/CMSIS/Include/core_cm3.h ****  */
 336:Drivers/CMSIS/Include/core_cm3.h **** 
 337:Drivers/CMSIS/Include/core_cm3.h **** /**
 338:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 339:Drivers/CMSIS/Include/core_cm3.h ****  */
 340:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 341:Drivers/CMSIS/Include/core_cm3.h **** {
 342:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 343:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[24U];
 344:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 345:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RSERVED1[24U];
 346:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 347:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[24U];
 348:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 349:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[24U];
 350:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 351:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[56U];
 352:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 353:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[644U];
 354:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 355:Drivers/CMSIS/Include/core_cm3.h **** }  NVIC_Type;
 356:Drivers/CMSIS/Include/core_cm3.h **** 
 357:Drivers/CMSIS/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 358:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 359:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 360:Drivers/CMSIS/Include/core_cm3.h **** 
 361:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 362:Drivers/CMSIS/Include/core_cm3.h **** 
 363:Drivers/CMSIS/Include/core_cm3.h **** 
 364:Drivers/CMSIS/Include/core_cm3.h **** /**
 365:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 366:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 367:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 368:Drivers/CMSIS/Include/core_cm3.h ****   @{
 369:Drivers/CMSIS/Include/core_cm3.h ****  */
 370:Drivers/CMSIS/Include/core_cm3.h **** 
 371:Drivers/CMSIS/Include/core_cm3.h **** /**
 372:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 373:Drivers/CMSIS/Include/core_cm3.h ****  */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 8


 374:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 375:Drivers/CMSIS/Include/core_cm3.h **** {
 376:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 377:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 378:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 379:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 380:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 381:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 382:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 383:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 384:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 385:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 386:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 387:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 388:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 389:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 390:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 391:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 392:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 393:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 394:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 395:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[5U];
 396:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 397:Drivers/CMSIS/Include/core_cm3.h **** } SCB_Type;
 398:Drivers/CMSIS/Include/core_cm3.h **** 
 399:Drivers/CMSIS/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 400:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 401:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm3.h **** 
 403:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 404:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm3.h **** 
 406:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 407:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm3.h **** 
 409:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 410:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm3.h **** 
 412:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 413:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 414:Drivers/CMSIS/Include/core_cm3.h **** 
 415:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 416:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 417:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 418:Drivers/CMSIS/Include/core_cm3.h **** 
 419:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 421:Drivers/CMSIS/Include/core_cm3.h **** 
 422:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 423:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm3.h **** 
 425:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 426:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm3.h **** 
 428:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 429:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 9


 431:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 432:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm3.h **** 
 434:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 435:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm3.h **** 
 437:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 438:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 439:Drivers/CMSIS/Include/core_cm3.h **** 
 440:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 442:Drivers/CMSIS/Include/core_cm3.h **** 
 443:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:Drivers/CMSIS/Include/core_cm3.h **** 
 446:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 447:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 448:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 449:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm3.h **** 
 451:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 452:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm3.h **** #else
 454:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 455:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 456:Drivers/CMSIS/Include/core_cm3.h **** #endif
 457:Drivers/CMSIS/Include/core_cm3.h **** 
 458:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 459:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 460:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 461:Drivers/CMSIS/Include/core_cm3.h **** 
 462:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 463:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 464:Drivers/CMSIS/Include/core_cm3.h **** 
 465:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 466:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm3.h **** 
 468:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 469:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm3.h **** 
 471:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 472:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm3.h **** 
 474:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm3.h **** 
 477:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm3.h **** 
 480:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 481:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm3.h **** 
 484:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm3.h **** 
 487:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 10


 488:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm3.h **** 
 490:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 491:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm3.h **** 
 494:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm3.h **** 
 497:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm3.h **** 
 500:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm3.h **** 
 503:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm3.h **** 
 506:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm3.h **** 
 509:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 510:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm3.h **** 
 513:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm3.h **** 
 516:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 517:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm3.h **** 
 519:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 520:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm3.h **** 
 522:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm3.h **** 
 525:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm3.h **** 
 528:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm3.h **** 
 531:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm3.h **** 
 534:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm3.h **** 
 537:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm3.h **** 
 540:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm3.h **** 
 543:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 11


 545:Drivers/CMSIS/Include/core_cm3.h **** 
 546:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm3.h **** 
 549:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm3.h **** 
 552:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 553:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm3.h **** 
 556:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm3.h **** 
 559:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm3.h **** 
 562:Drivers/CMSIS/Include/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 563:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm3.h **** 
 566:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm3.h **** 
 569:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm3.h **** 
 572:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm3.h **** 
 575:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm3.h **** 
 578:Drivers/CMSIS/Include/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 579:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm3.h **** 
 582:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm3.h **** 
 585:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm3.h **** 
 588:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm3.h **** 
 591:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm3.h **** 
 594:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm3.h **** 
 597:Drivers/CMSIS/Include/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 598:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm3.h **** 
 601:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 12


 602:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm3.h **** 
 604:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm3.h **** 
 607:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm3.h **** 
 610:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm3.h **** 
 613:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm3.h **** 
 616:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 617:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm3.h **** 
 620:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm3.h **** 
 623:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm3.h **** 
 626:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 627:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm3.h **** 
 630:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm3.h **** 
 633:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm3.h **** 
 636:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm3.h **** 
 639:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm3.h **** 
 642:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 643:Drivers/CMSIS/Include/core_cm3.h **** 
 644:Drivers/CMSIS/Include/core_cm3.h **** 
 645:Drivers/CMSIS/Include/core_cm3.h **** /**
 646:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 647:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 648:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 649:Drivers/CMSIS/Include/core_cm3.h ****   @{
 650:Drivers/CMSIS/Include/core_cm3.h ****  */
 651:Drivers/CMSIS/Include/core_cm3.h **** 
 652:Drivers/CMSIS/Include/core_cm3.h **** /**
 653:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 654:Drivers/CMSIS/Include/core_cm3.h ****  */
 655:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 656:Drivers/CMSIS/Include/core_cm3.h **** {
 657:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 658:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 13


 659:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 660:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 661:Drivers/CMSIS/Include/core_cm3.h **** #else
 662:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 663:Drivers/CMSIS/Include/core_cm3.h **** #endif
 664:Drivers/CMSIS/Include/core_cm3.h **** } SCnSCB_Type;
 665:Drivers/CMSIS/Include/core_cm3.h **** 
 666:Drivers/CMSIS/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 667:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 668:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 669:Drivers/CMSIS/Include/core_cm3.h **** 
 670:Drivers/CMSIS/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
 671:Drivers/CMSIS/Include/core_cm3.h **** 
 672:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 673:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 674:Drivers/CMSIS/Include/core_cm3.h **** 
 675:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 676:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 677:Drivers/CMSIS/Include/core_cm3.h **** 
 678:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 679:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 680:Drivers/CMSIS/Include/core_cm3.h **** 
 681:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 682:Drivers/CMSIS/Include/core_cm3.h **** 
 683:Drivers/CMSIS/Include/core_cm3.h **** 
 684:Drivers/CMSIS/Include/core_cm3.h **** /**
 685:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 686:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 687:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 688:Drivers/CMSIS/Include/core_cm3.h ****   @{
 689:Drivers/CMSIS/Include/core_cm3.h ****  */
 690:Drivers/CMSIS/Include/core_cm3.h **** 
 691:Drivers/CMSIS/Include/core_cm3.h **** /**
 692:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 693:Drivers/CMSIS/Include/core_cm3.h ****  */
 694:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 695:Drivers/CMSIS/Include/core_cm3.h **** {
 696:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 697:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 698:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 699:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 700:Drivers/CMSIS/Include/core_cm3.h **** } SysTick_Type;
 701:Drivers/CMSIS/Include/core_cm3.h **** 
 702:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 703:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 704:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 705:Drivers/CMSIS/Include/core_cm3.h **** 
 706:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 707:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 708:Drivers/CMSIS/Include/core_cm3.h **** 
 709:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 710:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 711:Drivers/CMSIS/Include/core_cm3.h **** 
 712:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 713:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 714:Drivers/CMSIS/Include/core_cm3.h **** 
 715:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 14


 716:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 717:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 718:Drivers/CMSIS/Include/core_cm3.h **** 
 719:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 720:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 721:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 722:Drivers/CMSIS/Include/core_cm3.h **** 
 723:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 724:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 725:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 726:Drivers/CMSIS/Include/core_cm3.h **** 
 727:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 728:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 729:Drivers/CMSIS/Include/core_cm3.h **** 
 730:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 731:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 732:Drivers/CMSIS/Include/core_cm3.h **** 
 733:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 734:Drivers/CMSIS/Include/core_cm3.h **** 
 735:Drivers/CMSIS/Include/core_cm3.h **** 
 736:Drivers/CMSIS/Include/core_cm3.h **** /**
 737:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 738:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 739:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 740:Drivers/CMSIS/Include/core_cm3.h ****   @{
 741:Drivers/CMSIS/Include/core_cm3.h ****  */
 742:Drivers/CMSIS/Include/core_cm3.h **** 
 743:Drivers/CMSIS/Include/core_cm3.h **** /**
 744:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 745:Drivers/CMSIS/Include/core_cm3.h ****  */
 746:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 747:Drivers/CMSIS/Include/core_cm3.h **** {
 748:Drivers/CMSIS/Include/core_cm3.h ****   __OM  union
 749:Drivers/CMSIS/Include/core_cm3.h ****   {
 750:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 751:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 752:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 753:Drivers/CMSIS/Include/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 754:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[864U];
 755:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 756:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[15U];
 757:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 758:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[15U];
 759:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 760:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[29U];
 761:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 762:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 763:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 764:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[43U];
 765:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 766:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 767:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[6U];
 768:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 769:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 770:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 771:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 772:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 15


 773:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 774:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 775:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 776:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 777:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 778:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 779:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 780:Drivers/CMSIS/Include/core_cm3.h **** } ITM_Type;
 781:Drivers/CMSIS/Include/core_cm3.h **** 
 782:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 783:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 784:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 785:Drivers/CMSIS/Include/core_cm3.h **** 
 786:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 787:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 788:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 789:Drivers/CMSIS/Include/core_cm3.h **** 
 790:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 791:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 792:Drivers/CMSIS/Include/core_cm3.h **** 
 793:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 794:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 795:Drivers/CMSIS/Include/core_cm3.h **** 
 796:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 797:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 798:Drivers/CMSIS/Include/core_cm3.h **** 
 799:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 800:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 801:Drivers/CMSIS/Include/core_cm3.h **** 
 802:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 803:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 804:Drivers/CMSIS/Include/core_cm3.h **** 
 805:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 806:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 807:Drivers/CMSIS/Include/core_cm3.h **** 
 808:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 809:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 810:Drivers/CMSIS/Include/core_cm3.h **** 
 811:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 812:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 813:Drivers/CMSIS/Include/core_cm3.h **** 
 814:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 815:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 816:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 817:Drivers/CMSIS/Include/core_cm3.h **** 
 818:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
 819:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 820:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 821:Drivers/CMSIS/Include/core_cm3.h **** 
 822:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 823:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 824:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 825:Drivers/CMSIS/Include/core_cm3.h **** 
 826:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 827:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 828:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 829:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 16


 830:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 831:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 832:Drivers/CMSIS/Include/core_cm3.h **** 
 833:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 834:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 835:Drivers/CMSIS/Include/core_cm3.h **** 
 836:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 837:Drivers/CMSIS/Include/core_cm3.h **** 
 838:Drivers/CMSIS/Include/core_cm3.h **** 
 839:Drivers/CMSIS/Include/core_cm3.h **** /**
 840:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 841:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 842:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 843:Drivers/CMSIS/Include/core_cm3.h ****   @{
 844:Drivers/CMSIS/Include/core_cm3.h ****  */
 845:Drivers/CMSIS/Include/core_cm3.h **** 
 846:Drivers/CMSIS/Include/core_cm3.h **** /**
 847:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 848:Drivers/CMSIS/Include/core_cm3.h ****  */
 849:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 850:Drivers/CMSIS/Include/core_cm3.h **** {
 851:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 852:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 853:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 854:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 855:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 856:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 857:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 858:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 859:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 860:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 861:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 862:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 863:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 864:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 865:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 866:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 867:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 868:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 869:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 870:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[1U];
 871:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 872:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 873:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 874:Drivers/CMSIS/Include/core_cm3.h **** } DWT_Type;
 875:Drivers/CMSIS/Include/core_cm3.h **** 
 876:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Control Register Definitions */
 877:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 878:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 879:Drivers/CMSIS/Include/core_cm3.h **** 
 880:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 881:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 882:Drivers/CMSIS/Include/core_cm3.h **** 
 883:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 884:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 885:Drivers/CMSIS/Include/core_cm3.h **** 
 886:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 17


 887:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 888:Drivers/CMSIS/Include/core_cm3.h **** 
 889:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 890:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 891:Drivers/CMSIS/Include/core_cm3.h **** 
 892:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 893:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 894:Drivers/CMSIS/Include/core_cm3.h **** 
 895:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 896:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 897:Drivers/CMSIS/Include/core_cm3.h **** 
 898:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 899:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 900:Drivers/CMSIS/Include/core_cm3.h **** 
 901:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 902:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 903:Drivers/CMSIS/Include/core_cm3.h **** 
 904:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 905:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 906:Drivers/CMSIS/Include/core_cm3.h **** 
 907:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 908:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 909:Drivers/CMSIS/Include/core_cm3.h **** 
 910:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 911:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 912:Drivers/CMSIS/Include/core_cm3.h **** 
 913:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 914:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 915:Drivers/CMSIS/Include/core_cm3.h **** 
 916:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 917:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 918:Drivers/CMSIS/Include/core_cm3.h **** 
 919:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 920:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 921:Drivers/CMSIS/Include/core_cm3.h **** 
 922:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 923:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 924:Drivers/CMSIS/Include/core_cm3.h **** 
 925:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 926:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 927:Drivers/CMSIS/Include/core_cm3.h **** 
 928:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 929:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 930:Drivers/CMSIS/Include/core_cm3.h **** 
 931:Drivers/CMSIS/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
 932:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 933:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 934:Drivers/CMSIS/Include/core_cm3.h **** 
 935:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 936:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 937:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 938:Drivers/CMSIS/Include/core_cm3.h **** 
 939:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 940:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 941:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 942:Drivers/CMSIS/Include/core_cm3.h **** 
 943:Drivers/CMSIS/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 18


 944:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 945:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 946:Drivers/CMSIS/Include/core_cm3.h **** 
 947:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 948:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 949:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 950:Drivers/CMSIS/Include/core_cm3.h **** 
 951:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 952:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 953:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 954:Drivers/CMSIS/Include/core_cm3.h **** 
 955:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 956:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 957:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 958:Drivers/CMSIS/Include/core_cm3.h **** 
 959:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 960:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 961:Drivers/CMSIS/Include/core_cm3.h **** 
 962:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 963:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 964:Drivers/CMSIS/Include/core_cm3.h **** 
 965:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 966:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 967:Drivers/CMSIS/Include/core_cm3.h **** 
 968:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 969:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 970:Drivers/CMSIS/Include/core_cm3.h **** 
 971:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 972:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 973:Drivers/CMSIS/Include/core_cm3.h **** 
 974:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 975:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 976:Drivers/CMSIS/Include/core_cm3.h **** 
 977:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 978:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 979:Drivers/CMSIS/Include/core_cm3.h **** 
 980:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 981:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 982:Drivers/CMSIS/Include/core_cm3.h **** 
 983:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 984:Drivers/CMSIS/Include/core_cm3.h **** 
 985:Drivers/CMSIS/Include/core_cm3.h **** 
 986:Drivers/CMSIS/Include/core_cm3.h **** /**
 987:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 988:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 989:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 990:Drivers/CMSIS/Include/core_cm3.h ****   @{
 991:Drivers/CMSIS/Include/core_cm3.h ****  */
 992:Drivers/CMSIS/Include/core_cm3.h **** 
 993:Drivers/CMSIS/Include/core_cm3.h **** /**
 994:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 995:Drivers/CMSIS/Include/core_cm3.h ****  */
 996:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 997:Drivers/CMSIS/Include/core_cm3.h **** {
 998:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 999:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1000:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[2U];
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 19


1001:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1002:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[55U];
1003:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1004:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[131U];
1005:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1006:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1007:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1008:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[759U];
1009:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1010:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1011:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1012:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[1U];
1013:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1014:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1015:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1016:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[39U];
1017:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1018:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1019:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED7[8U];
1020:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1021:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1022:Drivers/CMSIS/Include/core_cm3.h **** } TPI_Type;
1023:Drivers/CMSIS/Include/core_cm3.h **** 
1024:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1025:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1026:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1027:Drivers/CMSIS/Include/core_cm3.h **** 
1028:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1029:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1030:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1031:Drivers/CMSIS/Include/core_cm3.h **** 
1032:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1033:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1034:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1035:Drivers/CMSIS/Include/core_cm3.h **** 
1036:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1037:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1038:Drivers/CMSIS/Include/core_cm3.h **** 
1039:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1040:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1041:Drivers/CMSIS/Include/core_cm3.h **** 
1042:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1043:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1044:Drivers/CMSIS/Include/core_cm3.h **** 
1045:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1046:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1047:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1048:Drivers/CMSIS/Include/core_cm3.h **** 
1049:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1050:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1051:Drivers/CMSIS/Include/core_cm3.h **** 
1052:Drivers/CMSIS/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1053:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1054:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1055:Drivers/CMSIS/Include/core_cm3.h **** 
1056:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1057:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 20


1058:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1059:Drivers/CMSIS/Include/core_cm3.h **** 
1060:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1061:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1062:Drivers/CMSIS/Include/core_cm3.h **** 
1063:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1064:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1065:Drivers/CMSIS/Include/core_cm3.h **** 
1066:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1067:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1068:Drivers/CMSIS/Include/core_cm3.h **** 
1069:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1070:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1071:Drivers/CMSIS/Include/core_cm3.h **** 
1072:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1073:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1074:Drivers/CMSIS/Include/core_cm3.h **** 
1075:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1076:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1077:Drivers/CMSIS/Include/core_cm3.h **** 
1078:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1079:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1080:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1081:Drivers/CMSIS/Include/core_cm3.h **** 
1082:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1083:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1084:Drivers/CMSIS/Include/core_cm3.h **** 
1085:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1087:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:Drivers/CMSIS/Include/core_cm3.h **** 
1089:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1090:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:Drivers/CMSIS/Include/core_cm3.h **** 
1092:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1093:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:Drivers/CMSIS/Include/core_cm3.h **** 
1095:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1096:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:Drivers/CMSIS/Include/core_cm3.h **** 
1098:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1099:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:Drivers/CMSIS/Include/core_cm3.h **** 
1101:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1102:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:Drivers/CMSIS/Include/core_cm3.h **** 
1104:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1105:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:Drivers/CMSIS/Include/core_cm3.h **** 
1107:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1108:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1109:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1110:Drivers/CMSIS/Include/core_cm3.h **** 
1111:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1112:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1113:Drivers/CMSIS/Include/core_cm3.h **** 
1114:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 21


1115:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1116:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1117:Drivers/CMSIS/Include/core_cm3.h **** 
1118:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
1119:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1120:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1121:Drivers/CMSIS/Include/core_cm3.h **** 
1122:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1123:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1124:Drivers/CMSIS/Include/core_cm3.h **** 
1125:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1126:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1127:Drivers/CMSIS/Include/core_cm3.h **** 
1128:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1129:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1130:Drivers/CMSIS/Include/core_cm3.h **** 
1131:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1132:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1133:Drivers/CMSIS/Include/core_cm3.h **** 
1134:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1135:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1136:Drivers/CMSIS/Include/core_cm3.h **** 
1137:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1138:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1139:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:Drivers/CMSIS/Include/core_cm3.h **** 
1141:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1142:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1143:Drivers/CMSIS/Include/core_cm3.h **** 
1144:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1145:Drivers/CMSIS/Include/core_cm3.h **** 
1146:Drivers/CMSIS/Include/core_cm3.h **** 
1147:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1148:Drivers/CMSIS/Include/core_cm3.h **** /**
1149:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1150:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1151:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1152:Drivers/CMSIS/Include/core_cm3.h ****   @{
1153:Drivers/CMSIS/Include/core_cm3.h ****  */
1154:Drivers/CMSIS/Include/core_cm3.h **** 
1155:Drivers/CMSIS/Include/core_cm3.h **** /**
1156:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1157:Drivers/CMSIS/Include/core_cm3.h ****  */
1158:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1159:Drivers/CMSIS/Include/core_cm3.h **** {
1160:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1161:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1162:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1163:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1164:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1165:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1166:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1167:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1168:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1169:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1170:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1171:Drivers/CMSIS/Include/core_cm3.h **** } MPU_Type;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 22


1172:Drivers/CMSIS/Include/core_cm3.h **** 
1173:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
1174:Drivers/CMSIS/Include/core_cm3.h **** 
1175:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Type Register Definitions */
1176:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1177:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1178:Drivers/CMSIS/Include/core_cm3.h **** 
1179:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1180:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1181:Drivers/CMSIS/Include/core_cm3.h **** 
1182:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1183:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1184:Drivers/CMSIS/Include/core_cm3.h **** 
1185:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Control Register Definitions */
1186:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1187:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1188:Drivers/CMSIS/Include/core_cm3.h **** 
1189:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1190:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1191:Drivers/CMSIS/Include/core_cm3.h **** 
1192:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1193:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1194:Drivers/CMSIS/Include/core_cm3.h **** 
1195:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Number Register Definitions */
1196:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1197:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1198:Drivers/CMSIS/Include/core_cm3.h **** 
1199:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1200:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1201:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1202:Drivers/CMSIS/Include/core_cm3.h **** 
1203:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1204:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1205:Drivers/CMSIS/Include/core_cm3.h **** 
1206:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1207:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1208:Drivers/CMSIS/Include/core_cm3.h **** 
1209:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1210:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1211:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1212:Drivers/CMSIS/Include/core_cm3.h **** 
1213:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1214:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1215:Drivers/CMSIS/Include/core_cm3.h **** 
1216:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1217:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1218:Drivers/CMSIS/Include/core_cm3.h **** 
1219:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1220:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1221:Drivers/CMSIS/Include/core_cm3.h **** 
1222:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1223:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1224:Drivers/CMSIS/Include/core_cm3.h **** 
1225:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1226:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1227:Drivers/CMSIS/Include/core_cm3.h **** 
1228:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 23


1229:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1230:Drivers/CMSIS/Include/core_cm3.h **** 
1231:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm3.h **** 
1234:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1235:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1236:Drivers/CMSIS/Include/core_cm3.h **** 
1237:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1238:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1239:Drivers/CMSIS/Include/core_cm3.h **** 
1240:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
1241:Drivers/CMSIS/Include/core_cm3.h **** #endif
1242:Drivers/CMSIS/Include/core_cm3.h **** 
1243:Drivers/CMSIS/Include/core_cm3.h **** 
1244:Drivers/CMSIS/Include/core_cm3.h **** /**
1245:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1246:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1247:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1248:Drivers/CMSIS/Include/core_cm3.h ****   @{
1249:Drivers/CMSIS/Include/core_cm3.h ****  */
1250:Drivers/CMSIS/Include/core_cm3.h **** 
1251:Drivers/CMSIS/Include/core_cm3.h **** /**
1252:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1253:Drivers/CMSIS/Include/core_cm3.h ****  */
1254:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1255:Drivers/CMSIS/Include/core_cm3.h **** {
1256:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1257:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1258:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1259:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1260:Drivers/CMSIS/Include/core_cm3.h **** } CoreDebug_Type;
1261:Drivers/CMSIS/Include/core_cm3.h **** 
1262:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1263:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1264:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1265:Drivers/CMSIS/Include/core_cm3.h **** 
1266:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1267:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1268:Drivers/CMSIS/Include/core_cm3.h **** 
1269:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1270:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1271:Drivers/CMSIS/Include/core_cm3.h **** 
1272:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1273:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1274:Drivers/CMSIS/Include/core_cm3.h **** 
1275:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1276:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1277:Drivers/CMSIS/Include/core_cm3.h **** 
1278:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1279:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1280:Drivers/CMSIS/Include/core_cm3.h **** 
1281:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1282:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1283:Drivers/CMSIS/Include/core_cm3.h **** 
1284:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1285:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 24


1286:Drivers/CMSIS/Include/core_cm3.h **** 
1287:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1288:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1289:Drivers/CMSIS/Include/core_cm3.h **** 
1290:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1291:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1292:Drivers/CMSIS/Include/core_cm3.h **** 
1293:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1294:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1295:Drivers/CMSIS/Include/core_cm3.h **** 
1296:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1297:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1298:Drivers/CMSIS/Include/core_cm3.h **** 
1299:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1300:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1301:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1302:Drivers/CMSIS/Include/core_cm3.h **** 
1303:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1304:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1305:Drivers/CMSIS/Include/core_cm3.h **** 
1306:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1307:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1308:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1309:Drivers/CMSIS/Include/core_cm3.h **** 
1310:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1311:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1312:Drivers/CMSIS/Include/core_cm3.h **** 
1313:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1314:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1315:Drivers/CMSIS/Include/core_cm3.h **** 
1316:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1317:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1318:Drivers/CMSIS/Include/core_cm3.h **** 
1319:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1320:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1321:Drivers/CMSIS/Include/core_cm3.h **** 
1322:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1323:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1324:Drivers/CMSIS/Include/core_cm3.h **** 
1325:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1326:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1327:Drivers/CMSIS/Include/core_cm3.h **** 
1328:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1329:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1330:Drivers/CMSIS/Include/core_cm3.h **** 
1331:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1332:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1333:Drivers/CMSIS/Include/core_cm3.h **** 
1334:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1335:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1336:Drivers/CMSIS/Include/core_cm3.h **** 
1337:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1338:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1339:Drivers/CMSIS/Include/core_cm3.h **** 
1340:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1341:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1342:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 25


1343:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1344:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1345:Drivers/CMSIS/Include/core_cm3.h **** 
1346:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1347:Drivers/CMSIS/Include/core_cm3.h **** 
1348:Drivers/CMSIS/Include/core_cm3.h **** 
1349:Drivers/CMSIS/Include/core_cm3.h **** /**
1350:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1351:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1352:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1353:Drivers/CMSIS/Include/core_cm3.h ****   @{
1354:Drivers/CMSIS/Include/core_cm3.h ****  */
1355:Drivers/CMSIS/Include/core_cm3.h **** 
1356:Drivers/CMSIS/Include/core_cm3.h **** /**
1357:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1358:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1359:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1360:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted value.
1361:Drivers/CMSIS/Include/core_cm3.h **** */
1362:Drivers/CMSIS/Include/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1363:Drivers/CMSIS/Include/core_cm3.h **** 
1364:Drivers/CMSIS/Include/core_cm3.h **** /**
1365:Drivers/CMSIS/Include/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1366:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1367:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1368:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted bit field value.
1369:Drivers/CMSIS/Include/core_cm3.h **** */
1370:Drivers/CMSIS/Include/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1371:Drivers/CMSIS/Include/core_cm3.h **** 
1372:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1373:Drivers/CMSIS/Include/core_cm3.h **** 
1374:Drivers/CMSIS/Include/core_cm3.h **** 
1375:Drivers/CMSIS/Include/core_cm3.h **** /**
1376:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1377:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1378:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1379:Drivers/CMSIS/Include/core_cm3.h ****   @{
1380:Drivers/CMSIS/Include/core_cm3.h ****  */
1381:Drivers/CMSIS/Include/core_cm3.h **** 
1382:Drivers/CMSIS/Include/core_cm3.h **** /* Memory mapping of Core Hardware */
1383:Drivers/CMSIS/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1384:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1385:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1386:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1387:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1388:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1389:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1390:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1391:Drivers/CMSIS/Include/core_cm3.h **** 
1392:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1393:Drivers/CMSIS/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1394:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1395:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1396:Drivers/CMSIS/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1397:Drivers/CMSIS/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1398:Drivers/CMSIS/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1399:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 26


1400:Drivers/CMSIS/Include/core_cm3.h **** 
1401:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1402:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1403:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1404:Drivers/CMSIS/Include/core_cm3.h **** #endif
1405:Drivers/CMSIS/Include/core_cm3.h **** 
1406:Drivers/CMSIS/Include/core_cm3.h **** /*@} */
1407:Drivers/CMSIS/Include/core_cm3.h **** 
1408:Drivers/CMSIS/Include/core_cm3.h **** 
1409:Drivers/CMSIS/Include/core_cm3.h **** 
1410:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
1411:Drivers/CMSIS/Include/core_cm3.h ****  *                Hardware Abstraction Layer
1412:Drivers/CMSIS/Include/core_cm3.h ****   Core Function Interface contains:
1413:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Functions
1414:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Functions
1415:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Functions
1416:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register Access Functions
1417:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
1418:Drivers/CMSIS/Include/core_cm3.h **** /**
1419:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1420:Drivers/CMSIS/Include/core_cm3.h **** */
1421:Drivers/CMSIS/Include/core_cm3.h **** 
1422:Drivers/CMSIS/Include/core_cm3.h **** 
1423:Drivers/CMSIS/Include/core_cm3.h **** 
1424:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1425:Drivers/CMSIS/Include/core_cm3.h **** /**
1426:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1427:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1428:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1429:Drivers/CMSIS/Include/core_cm3.h ****   @{
1430:Drivers/CMSIS/Include/core_cm3.h ****  */
1431:Drivers/CMSIS/Include/core_cm3.h **** 
1432:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1433:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1434:Drivers/CMSIS/Include/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1435:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1436:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1437:Drivers/CMSIS/Include/core_cm3.h **** #else
1438:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1439:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1440:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1441:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1442:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1443:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1444:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1445:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1446:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1447:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1448:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1449:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1450:Drivers/CMSIS/Include/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1451:Drivers/CMSIS/Include/core_cm3.h **** 
1452:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1453:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1454:Drivers/CMSIS/Include/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1455:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1456:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 27


1457:Drivers/CMSIS/Include/core_cm3.h **** #else
1458:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
1459:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
1460:Drivers/CMSIS/Include/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1461:Drivers/CMSIS/Include/core_cm3.h **** 
1462:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1463:Drivers/CMSIS/Include/core_cm3.h **** 
1464:Drivers/CMSIS/Include/core_cm3.h **** 
1465:Drivers/CMSIS/Include/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1466:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1467:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1468:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1469:Drivers/CMSIS/Include/core_cm3.h **** 
1470:Drivers/CMSIS/Include/core_cm3.h **** 
1471:Drivers/CMSIS/Include/core_cm3.h **** /**
1472:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Priority Grouping
1473:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1474:Drivers/CMSIS/Include/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1475:Drivers/CMSIS/Include/core_cm3.h ****            Only values from 0..7 are used.
1476:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1477:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1478:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1479:Drivers/CMSIS/Include/core_cm3.h ****  */
1480:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1481:Drivers/CMSIS/Include/core_cm3.h **** {
1482:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t reg_value;
1483:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1484:Drivers/CMSIS/Include/core_cm3.h **** 
1485:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1486:Drivers/CMSIS/Include/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1487:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
1488:Drivers/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1489:Drivers/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
1490:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
1491:Drivers/CMSIS/Include/core_cm3.h **** }
1492:Drivers/CMSIS/Include/core_cm3.h **** 
1493:Drivers/CMSIS/Include/core_cm3.h **** 
1494:Drivers/CMSIS/Include/core_cm3.h **** /**
1495:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Priority Grouping
1496:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1497:Drivers/CMSIS/Include/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1498:Drivers/CMSIS/Include/core_cm3.h ****  */
1499:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1500:Drivers/CMSIS/Include/core_cm3.h **** {
1501:Drivers/CMSIS/Include/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1502:Drivers/CMSIS/Include/core_cm3.h **** }
1503:Drivers/CMSIS/Include/core_cm3.h **** 
1504:Drivers/CMSIS/Include/core_cm3.h **** 
1505:Drivers/CMSIS/Include/core_cm3.h **** /**
1506:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Enable Interrupt
1507:Drivers/CMSIS/Include/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1508:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1509:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1510:Drivers/CMSIS/Include/core_cm3.h ****  */
1511:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1512:Drivers/CMSIS/Include/core_cm3.h **** {
1513:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 28


1514:Drivers/CMSIS/Include/core_cm3.h ****   {
1515:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1516:Drivers/CMSIS/Include/core_cm3.h ****   }
1517:Drivers/CMSIS/Include/core_cm3.h **** }
1518:Drivers/CMSIS/Include/core_cm3.h **** 
1519:Drivers/CMSIS/Include/core_cm3.h **** 
1520:Drivers/CMSIS/Include/core_cm3.h **** /**
1521:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Enable status
1522:Drivers/CMSIS/Include/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1523:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1524:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt is not enabled.
1525:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt is enabled.
1526:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1527:Drivers/CMSIS/Include/core_cm3.h ****  */
1528:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1529:Drivers/CMSIS/Include/core_cm3.h **** {
1530:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1531:Drivers/CMSIS/Include/core_cm3.h ****   {
1532:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1533:Drivers/CMSIS/Include/core_cm3.h ****   }
1534:Drivers/CMSIS/Include/core_cm3.h ****   else
1535:Drivers/CMSIS/Include/core_cm3.h ****   {
1536:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1537:Drivers/CMSIS/Include/core_cm3.h ****   }
1538:Drivers/CMSIS/Include/core_cm3.h **** }
1539:Drivers/CMSIS/Include/core_cm3.h **** 
1540:Drivers/CMSIS/Include/core_cm3.h **** 
1541:Drivers/CMSIS/Include/core_cm3.h **** /**
1542:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Disable Interrupt
1543:Drivers/CMSIS/Include/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1544:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1545:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1546:Drivers/CMSIS/Include/core_cm3.h ****  */
1547:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1548:Drivers/CMSIS/Include/core_cm3.h **** {
1549:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1550:Drivers/CMSIS/Include/core_cm3.h ****   {
1551:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1552:Drivers/CMSIS/Include/core_cm3.h ****     __DSB();
1553:Drivers/CMSIS/Include/core_cm3.h ****     __ISB();
1554:Drivers/CMSIS/Include/core_cm3.h ****   }
1555:Drivers/CMSIS/Include/core_cm3.h **** }
1556:Drivers/CMSIS/Include/core_cm3.h **** 
1557:Drivers/CMSIS/Include/core_cm3.h **** 
1558:Drivers/CMSIS/Include/core_cm3.h **** /**
1559:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Pending Interrupt
1560:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1561:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1562:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not pending.
1563:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is pending.
1564:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1565:Drivers/CMSIS/Include/core_cm3.h ****  */
1566:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1567:Drivers/CMSIS/Include/core_cm3.h **** {
1568:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1569:Drivers/CMSIS/Include/core_cm3.h ****   {
1570:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 29


1571:Drivers/CMSIS/Include/core_cm3.h ****   }
1572:Drivers/CMSIS/Include/core_cm3.h ****   else
1573:Drivers/CMSIS/Include/core_cm3.h ****   {
1574:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1575:Drivers/CMSIS/Include/core_cm3.h ****   }
1576:Drivers/CMSIS/Include/core_cm3.h **** }
1577:Drivers/CMSIS/Include/core_cm3.h **** 
1578:Drivers/CMSIS/Include/core_cm3.h **** 
1579:Drivers/CMSIS/Include/core_cm3.h **** /**
1580:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Pending Interrupt
1581:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1582:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1583:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1584:Drivers/CMSIS/Include/core_cm3.h ****  */
1585:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1586:Drivers/CMSIS/Include/core_cm3.h **** {
1587:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1588:Drivers/CMSIS/Include/core_cm3.h ****   {
1589:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1590:Drivers/CMSIS/Include/core_cm3.h ****   }
1591:Drivers/CMSIS/Include/core_cm3.h **** }
1592:Drivers/CMSIS/Include/core_cm3.h **** 
1593:Drivers/CMSIS/Include/core_cm3.h **** 
1594:Drivers/CMSIS/Include/core_cm3.h **** /**
1595:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Clear Pending Interrupt
1596:Drivers/CMSIS/Include/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1597:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1598:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1599:Drivers/CMSIS/Include/core_cm3.h ****  */
1600:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1601:Drivers/CMSIS/Include/core_cm3.h **** {
1602:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1603:Drivers/CMSIS/Include/core_cm3.h ****   {
1604:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1605:Drivers/CMSIS/Include/core_cm3.h ****   }
1606:Drivers/CMSIS/Include/core_cm3.h **** }
1607:Drivers/CMSIS/Include/core_cm3.h **** 
1608:Drivers/CMSIS/Include/core_cm3.h **** 
1609:Drivers/CMSIS/Include/core_cm3.h **** /**
1610:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Active Interrupt
1611:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1612:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1613:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not active.
1614:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is active.
1615:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1616:Drivers/CMSIS/Include/core_cm3.h ****  */
1617:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1618:Drivers/CMSIS/Include/core_cm3.h **** {
1619:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1620:Drivers/CMSIS/Include/core_cm3.h ****   {
1621:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1622:Drivers/CMSIS/Include/core_cm3.h ****   }
1623:Drivers/CMSIS/Include/core_cm3.h ****   else
1624:Drivers/CMSIS/Include/core_cm3.h ****   {
1625:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1626:Drivers/CMSIS/Include/core_cm3.h ****   }
1627:Drivers/CMSIS/Include/core_cm3.h **** }
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 30


1628:Drivers/CMSIS/Include/core_cm3.h **** 
1629:Drivers/CMSIS/Include/core_cm3.h **** 
1630:Drivers/CMSIS/Include/core_cm3.h **** /**
1631:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Priority
1632:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1633:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1634:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1635:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1636:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  priority  Priority to set.
1637:Drivers/CMSIS/Include/core_cm3.h ****   \note    The priority cannot be set for every processor exception.
1638:Drivers/CMSIS/Include/core_cm3.h ****  */
1639:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1640:Drivers/CMSIS/Include/core_cm3.h **** {
1641:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1642:Drivers/CMSIS/Include/core_cm3.h ****   {
1643:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1644:Drivers/CMSIS/Include/core_cm3.h ****   }
1645:Drivers/CMSIS/Include/core_cm3.h ****   else
1646:Drivers/CMSIS/Include/core_cm3.h ****   {
1647:Drivers/CMSIS/Include/core_cm3.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1648:Drivers/CMSIS/Include/core_cm3.h ****   }
1649:Drivers/CMSIS/Include/core_cm3.h **** }
1650:Drivers/CMSIS/Include/core_cm3.h **** 
1651:Drivers/CMSIS/Include/core_cm3.h **** 
1652:Drivers/CMSIS/Include/core_cm3.h **** /**
1653:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Priority
1654:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1655:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1656:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1657:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn  Interrupt number.
1658:Drivers/CMSIS/Include/core_cm3.h ****   \return             Interrupt Priority.
1659:Drivers/CMSIS/Include/core_cm3.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1660:Drivers/CMSIS/Include/core_cm3.h ****  */
1661:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1662:Drivers/CMSIS/Include/core_cm3.h **** {
1663:Drivers/CMSIS/Include/core_cm3.h **** 
1664:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1665:Drivers/CMSIS/Include/core_cm3.h ****   {
1666:Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1667:Drivers/CMSIS/Include/core_cm3.h ****   }
1668:Drivers/CMSIS/Include/core_cm3.h ****   else
1669:Drivers/CMSIS/Include/core_cm3.h ****   {
1670:Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1671:Drivers/CMSIS/Include/core_cm3.h ****   }
1672:Drivers/CMSIS/Include/core_cm3.h **** }
1673:Drivers/CMSIS/Include/core_cm3.h **** 
1674:Drivers/CMSIS/Include/core_cm3.h **** 
1675:Drivers/CMSIS/Include/core_cm3.h **** /**
1676:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Encode Priority
1677:Drivers/CMSIS/Include/core_cm3.h ****   \details Encodes the priority for an interrupt with the given priority group,
1678:Drivers/CMSIS/Include/core_cm3.h ****            preemptive priority value, and subpriority value.
1679:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1680:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1681:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1682:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1683:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1684:Drivers/CMSIS/Include/core_cm3.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 31


1685:Drivers/CMSIS/Include/core_cm3.h ****  */
1686:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1687:Drivers/CMSIS/Include/core_cm3.h **** {
1688:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1689:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1690:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1691:Drivers/CMSIS/Include/core_cm3.h **** 
1692:Drivers/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1693:Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1694:Drivers/CMSIS/Include/core_cm3.h **** 
1695:Drivers/CMSIS/Include/core_cm3.h ****   return (
1696:Drivers/CMSIS/Include/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1697:Drivers/CMSIS/Include/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1698:Drivers/CMSIS/Include/core_cm3.h ****          );
1699:Drivers/CMSIS/Include/core_cm3.h **** }
1700:Drivers/CMSIS/Include/core_cm3.h **** 
1701:Drivers/CMSIS/Include/core_cm3.h **** 
1702:Drivers/CMSIS/Include/core_cm3.h **** /**
1703:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Decode Priority
1704:Drivers/CMSIS/Include/core_cm3.h ****   \details Decodes an interrupt priority value with a given priority group to
1705:Drivers/CMSIS/Include/core_cm3.h ****            preemptive priority value and subpriority value.
1706:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1707:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1708:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1709:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1710:Drivers/CMSIS/Include/core_cm3.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1711:Drivers/CMSIS/Include/core_cm3.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1712:Drivers/CMSIS/Include/core_cm3.h ****  */
1713:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1714:Drivers/CMSIS/Include/core_cm3.h **** {
1715:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1716:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1717:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1718:Drivers/CMSIS/Include/core_cm3.h **** 
1719:Drivers/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1720:Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1721:Drivers/CMSIS/Include/core_cm3.h **** 
1722:Drivers/CMSIS/Include/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1723:Drivers/CMSIS/Include/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1724:Drivers/CMSIS/Include/core_cm3.h **** }
1725:Drivers/CMSIS/Include/core_cm3.h **** 
1726:Drivers/CMSIS/Include/core_cm3.h **** 
1727:Drivers/CMSIS/Include/core_cm3.h **** /**
1728:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Vector
1729:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1730:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1731:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1732:Drivers/CMSIS/Include/core_cm3.h ****            VTOR must been relocated to SRAM before.
1733:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn      Interrupt number
1734:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   vector    Address of interrupt handler function
1735:Drivers/CMSIS/Include/core_cm3.h ****  */
1736:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1737:Drivers/CMSIS/Include/core_cm3.h **** {
1738:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1739:Drivers/CMSIS/Include/core_cm3.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1740:Drivers/CMSIS/Include/core_cm3.h **** }
1741:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 32


1742:Drivers/CMSIS/Include/core_cm3.h **** 
1743:Drivers/CMSIS/Include/core_cm3.h **** /**
1744:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Vector
1745:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads an interrupt vector from interrupt vector table.
1746:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1747:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1748:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn      Interrupt number.
1749:Drivers/CMSIS/Include/core_cm3.h ****   \return                 Address of interrupt handler function
1750:Drivers/CMSIS/Include/core_cm3.h ****  */
1751:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1752:Drivers/CMSIS/Include/core_cm3.h **** {
1753:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1754:Drivers/CMSIS/Include/core_cm3.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1755:Drivers/CMSIS/Include/core_cm3.h **** }
1756:Drivers/CMSIS/Include/core_cm3.h **** 
1757:Drivers/CMSIS/Include/core_cm3.h **** 
1758:Drivers/CMSIS/Include/core_cm3.h **** /**
1759:Drivers/CMSIS/Include/core_cm3.h ****   \brief   System Reset
1760:Drivers/CMSIS/Include/core_cm3.h ****   \details Initiates a system reset request to reset the MCU.
1761:Drivers/CMSIS/Include/core_cm3.h ****  */
1762:Drivers/CMSIS/Include/core_cm3.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1763:Drivers/CMSIS/Include/core_cm3.h **** {
1764:Drivers/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure all outstanding memor
1765:Drivers/CMSIS/Include/core_cm3.h ****                                                                        buffered write are completed
1766:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1767:Drivers/CMSIS/Include/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1768:Drivers/CMSIS/Include/core_cm3.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1769:Drivers/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure completion of memory 
1770:Drivers/CMSIS/Include/core_cm3.h **** 
1771:Drivers/CMSIS/Include/core_cm3.h ****   for(;;)                                                           /* wait until reset */
1772:Drivers/CMSIS/Include/core_cm3.h ****   {
1773:Drivers/CMSIS/Include/core_cm3.h ****     __NOP();
1774:Drivers/CMSIS/Include/core_cm3.h ****   }
1775:Drivers/CMSIS/Include/core_cm3.h **** }
1776:Drivers/CMSIS/Include/core_cm3.h **** 
1777:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_NVICFunctions */
1778:Drivers/CMSIS/Include/core_cm3.h **** 
1779:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################  MPU functions  #################################### */
1780:Drivers/CMSIS/Include/core_cm3.h **** 
1781:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1782:Drivers/CMSIS/Include/core_cm3.h **** 
1783:Drivers/CMSIS/Include/core_cm3.h **** #include "mpu_armv7.h"
1784:Drivers/CMSIS/Include/core_cm3.h **** 
1785:Drivers/CMSIS/Include/core_cm3.h **** #endif
1786:Drivers/CMSIS/Include/core_cm3.h **** 
1787:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################  FPU functions  #################################### */
1788:Drivers/CMSIS/Include/core_cm3.h **** /**
1789:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1790:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1791:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Function that provides FPU type.
1792:Drivers/CMSIS/Include/core_cm3.h ****   @{
1793:Drivers/CMSIS/Include/core_cm3.h ****  */
1794:Drivers/CMSIS/Include/core_cm3.h **** 
1795:Drivers/CMSIS/Include/core_cm3.h **** /**
1796:Drivers/CMSIS/Include/core_cm3.h ****   \brief   get FPU type
1797:Drivers/CMSIS/Include/core_cm3.h ****   \details returns the FPU type
1798:Drivers/CMSIS/Include/core_cm3.h ****   \returns
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 33


1799:Drivers/CMSIS/Include/core_cm3.h ****    - \b  0: No FPU
1800:Drivers/CMSIS/Include/core_cm3.h ****    - \b  1: Single precision FPU
1801:Drivers/CMSIS/Include/core_cm3.h ****    - \b  2: Double + Single precision FPU
1802:Drivers/CMSIS/Include/core_cm3.h ****  */
1803:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1804:Drivers/CMSIS/Include/core_cm3.h **** {
1805:Drivers/CMSIS/Include/core_cm3.h ****     return 0U;           /* No FPU */
1806:Drivers/CMSIS/Include/core_cm3.h **** }
1807:Drivers/CMSIS/Include/core_cm3.h **** 
1808:Drivers/CMSIS/Include/core_cm3.h **** 
1809:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_FpuFunctions */
1810:Drivers/CMSIS/Include/core_cm3.h **** 
1811:Drivers/CMSIS/Include/core_cm3.h **** 
1812:Drivers/CMSIS/Include/core_cm3.h **** 
1813:Drivers/CMSIS/Include/core_cm3.h **** /* ##################################    SysTick function  ########################################
1814:Drivers/CMSIS/Include/core_cm3.h **** /**
1815:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1816:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1817:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that configure the System.
1818:Drivers/CMSIS/Include/core_cm3.h ****   @{
1819:Drivers/CMSIS/Include/core_cm3.h ****  */
1820:Drivers/CMSIS/Include/core_cm3.h **** 
1821:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
1822:Drivers/CMSIS/Include/core_cm3.h **** 
1823:Drivers/CMSIS/Include/core_cm3.h **** /**
1824:Drivers/CMSIS/Include/core_cm3.h ****   \brief   System Tick Configuration
1825:Drivers/CMSIS/Include/core_cm3.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1826:Drivers/CMSIS/Include/core_cm3.h ****            Counter is in free running mode to generate periodic interrupts.
1827:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1828:Drivers/CMSIS/Include/core_cm3.h ****   \return          0  Function succeeded.
1829:Drivers/CMSIS/Include/core_cm3.h ****   \return          1  Function failed.
1830:Drivers/CMSIS/Include/core_cm3.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1831:Drivers/CMSIS/Include/core_cm3.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1832:Drivers/CMSIS/Include/core_cm3.h ****            must contain a vendor-specific implementation of this function.
1833:Drivers/CMSIS/Include/core_cm3.h ****  */
1834:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1835:Drivers/CMSIS/Include/core_cm3.h **** {
1836:Drivers/CMSIS/Include/core_cm3.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1837:Drivers/CMSIS/Include/core_cm3.h ****   {
1838:Drivers/CMSIS/Include/core_cm3.h ****     return (1UL);                                                   /* Reload value impossible */
1839:Drivers/CMSIS/Include/core_cm3.h ****   }
1840:Drivers/CMSIS/Include/core_cm3.h **** 
1841:Drivers/CMSIS/Include/core_cm3.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1842:Drivers/CMSIS/Include/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
1843:Drivers/CMSIS/Include/core_cm3.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
1844:Drivers/CMSIS/Include/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1845:Drivers/CMSIS/Include/core_cm3.h ****                    SysTick_CTRL_TICKINT_Msk   |
1846:Drivers/CMSIS/Include/core_cm3.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
1847:Drivers/CMSIS/Include/core_cm3.h ****   return (0UL);                                                     /* Function successful */
1848:Drivers/CMSIS/Include/core_cm3.h **** }
1849:Drivers/CMSIS/Include/core_cm3.h **** 
1850:Drivers/CMSIS/Include/core_cm3.h **** #endif
1851:Drivers/CMSIS/Include/core_cm3.h **** 
1852:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_SysTickFunctions */
1853:Drivers/CMSIS/Include/core_cm3.h **** 
1854:Drivers/CMSIS/Include/core_cm3.h **** 
1855:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 34


1856:Drivers/CMSIS/Include/core_cm3.h **** /* ##################################### Debug In/Output function #################################
1857:Drivers/CMSIS/Include/core_cm3.h **** /**
1858:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1859:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_DebugFunctions ITM Functions
1860:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that access the ITM debug interface.
1861:Drivers/CMSIS/Include/core_cm3.h ****   @{
1862:Drivers/CMSIS/Include/core_cm3.h ****  */
1863:Drivers/CMSIS/Include/core_cm3.h **** 
1864:Drivers/CMSIS/Include/core_cm3.h **** extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receiv
1865:Drivers/CMSIS/Include/core_cm3.h **** #define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_
1866:Drivers/CMSIS/Include/core_cm3.h **** 
1867:Drivers/CMSIS/Include/core_cm3.h **** 
1868:Drivers/CMSIS/Include/core_cm3.h **** /**
1869:Drivers/CMSIS/Include/core_cm3.h ****   \brief   ITM Send Character
1870:Drivers/CMSIS/Include/core_cm3.h ****   \details Transmits a character via the ITM channel 0, and
1871:Drivers/CMSIS/Include/core_cm3.h ****            \li Just returns when no debugger is connected that has booked the output.
1872:Drivers/CMSIS/Include/core_cm3.h ****            \li Is blocking when a debugger is connected, but the previous character sent has not be
1873:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     ch  Character to transmit.
1874:Drivers/CMSIS/Include/core_cm3.h ****   \returns            Character to transmit.
1875:Drivers/CMSIS/Include/core_cm3.h ****  */
1876:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
1877:Drivers/CMSIS/Include/core_cm3.h **** {
  28              		.loc 2 1877 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
1878:Drivers/CMSIS/Include/core_cm3.h ****   if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
  33              		.loc 2 1878 3 view .LVU1
  34              		.loc 2 1878 12 is_stmt 0 view .LVU2
  35 0000 4FF06043 		mov	r3, #-536870912
  36 0004 D3F8803E 		ldr	r3, [r3, #3712]
  37              		.loc 2 1878 6 view .LVU3
  38 0008 13F0010F 		tst	r3, #1
  39 000c 11D0     		beq	.L2
1879:Drivers/CMSIS/Include/core_cm3.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
  40              		.loc 2 1879 12 view .LVU4
  41 000e 4FF06043 		mov	r3, #-536870912
  42 0012 D3F8003E 		ldr	r3, [r3, #3584]
1878:Drivers/CMSIS/Include/core_cm3.h ****   if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
  43              		.loc 2 1878 48 discriminator 1 view .LVU5
  44 0016 13F0010F 		tst	r3, #1
  45 001a 01D1     		bne	.L3
  46 001c 7047     		bx	lr
  47              	.L4:
1880:Drivers/CMSIS/Include/core_cm3.h ****   {
1881:Drivers/CMSIS/Include/core_cm3.h ****     while (ITM->PORT[0U].u32 == 0UL)
1882:Drivers/CMSIS/Include/core_cm3.h ****     {
1883:Drivers/CMSIS/Include/core_cm3.h ****       __NOP();
  48              		.loc 2 1883 7 is_stmt 1 view .LVU6
  49              		.syntax unified
  50              	@ 1883 "Drivers/CMSIS/Include/core_cm3.h" 1
  51 001e 00BF     		nop
  52              	@ 0 "" 2
  53              		.thumb
  54              		.syntax unified
  55              	.L3:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 35


1881:Drivers/CMSIS/Include/core_cm3.h ****     {
  56              		.loc 2 1881 30 view .LVU7
1881:Drivers/CMSIS/Include/core_cm3.h ****     {
  57              		.loc 2 1881 25 is_stmt 0 view .LVU8
  58 0020 4FF06043 		mov	r3, #-536870912
  59 0024 1B68     		ldr	r3, [r3]
1881:Drivers/CMSIS/Include/core_cm3.h ****     {
  60              		.loc 2 1881 30 view .LVU9
  61 0026 002B     		cmp	r3, #0
  62 0028 F9D0     		beq	.L4
1884:Drivers/CMSIS/Include/core_cm3.h ****     }
1885:Drivers/CMSIS/Include/core_cm3.h ****     ITM->PORT[0U].u8 = (uint8_t)ch;
  63              		.loc 2 1885 5 is_stmt 1 view .LVU10
  64              		.loc 2 1885 24 is_stmt 0 view .LVU11
  65 002a C3B2     		uxtb	r3, r0
  66              		.loc 2 1885 22 view .LVU12
  67 002c 4FF06042 		mov	r2, #-536870912
  68 0030 1370     		strb	r3, [r2]
  69              	.L2:
1886:Drivers/CMSIS/Include/core_cm3.h ****   }
1887:Drivers/CMSIS/Include/core_cm3.h ****   return (ch);
  70              		.loc 2 1887 3 is_stmt 1 view .LVU13
1888:Drivers/CMSIS/Include/core_cm3.h **** }
  71              		.loc 2 1888 1 is_stmt 0 view .LVU14
  72 0032 7047     		bx	lr
  73              		.cfi_endproc
  74              	.LFE69:
  76              		.section	.text.MX_GPIO_Init,"ax",%progbits
  77              		.align	1
  78              		.syntax unified
  79              		.thumb
  80              		.thumb_func
  82              	MX_GPIO_Init:
  83              	.LFB87:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 36


  24:Core/Src/main.c **** #include <stdio.h>
  25:Core/Src/main.c **** #include <stdbool.h>
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** #define SPI_TIMEOUT 1000
  36:Core/Src/main.c **** #define TIME_GAME 20
  37:Core/Src/main.c **** #define BUFFER_SIZE 10
  38:Core/Src/main.c **** #define PI 3
  39:Core/Src/main.c **** #define DELAY_DEBOUNCE 300
  40:Core/Src/main.c **** #define SEED 1234
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** // Define pour le MP3 - a utilise avec la fonction void play_track(uint8_t track_nb);
  43:Core/Src/main.c **** // Corresponds  la position de la bande sons dans la mmoire de l'interface haut parleur
  44:Core/Src/main.c **** #define BIP 1
  45:Core/Src/main.c **** #define SOUND_START_BOMB 2
  46:Core/Src/main.c **** #define BOMB_DEFUSED 3
  47:Core/Src/main.c **** #define BOMB_EXPLODED 4
  48:Core/Src/main.c **** #define SOUND_PUSH_BUTTON 5
  49:Core/Src/main.c **** #define BOMB_HAS_BEEN_PLANTED 6
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE END PD */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  54:Core/Src/main.c **** /* USER CODE BEGIN PM */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE END PM */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  59:Core/Src/main.c **** ADC_HandleTypeDef hadc;
  60:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc;
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  65:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  66:Core/Src/main.c **** TIM_HandleTypeDef htim9;
  67:Core/Src/main.c **** TIM_HandleTypeDef htim10;
  68:Core/Src/main.c **** TIM_HandleTypeDef htim11;
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** UART_HandleTypeDef huart4;
  71:Core/Src/main.c **** UART_HandleTypeDef huart2;
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** /* USER CODE BEGIN PV */
  74:Core/Src/main.c **** uint16_t adcData[2];
  75:Core/Src/main.c **** uint32_t buttonElapsed[4] = {0, 0, 0, 0};
  76:Core/Src/main.c **** uint32_t seed;
  77:Core/Src/main.c **** bool seedInitialized = false;
  78:Core/Src/main.c **** uint8_t second;
  79:Core/Src/main.c **** uint8_t time_in_second = 20;
  80:Core/Src/main.c **** uint8_t flag_bipbip = 0;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 37


  81:Core/Src/main.c **** uint8_t freqence_bipbip = 0;
  82:Core/Src/main.c **** uint8_t buttonOrderPlant[4] = {0, 0, 0, 0};
  83:Core/Src/main.c **** uint8_t buttonNotAllPushed = 1;
  84:Core/Src/main.c **** uint8_t buttonOrderDefuse[4] = {1, 2, 2, 3};
  85:Core/Src/main.c **** uint8_t flagButtonOk = 0;
  86:Core/Src/main.c **** bool win = false;
  87:Core/Src/main.c **** bool adcOk = false;
  88:Core/Src/main.c **** bool buttonOk = false;
  89:Core/Src/main.c **** 
  90:Core/Src/main.c **** /* USER CODE END PV */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  93:Core/Src/main.c **** void SystemClock_Config(void);
  94:Core/Src/main.c **** static void MX_GPIO_Init(void);
  95:Core/Src/main.c **** static void MX_DMA_Init(void);
  96:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  97:Core/Src/main.c **** static void MX_ADC_Init(void);
  98:Core/Src/main.c **** static void MX_SPI1_Init(void);
  99:Core/Src/main.c **** static void MX_TIM10_Init(void);
 100:Core/Src/main.c **** static void MX_UART4_Init(void);
 101:Core/Src/main.c **** static void MX_TIM2_Init(void);
 102:Core/Src/main.c **** static void MX_TIM9_Init(void);
 103:Core/Src/main.c **** static void MX_TIM11_Init(void);
 104:Core/Src/main.c **** static void MX_TIM3_Init(void);
 105:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 106:Core/Src/main.c **** void ledUpdate(uint16_t adcValue, TIM_HandleTypeDef *htim, uint32_t Channel);
 107:Core/Src/main.c **** void BCD_SendCommand(uint8_t addr, uint8_t data);
 108:Core/Src/main.c **** void BCD_Init(uint16_t time_in_second);
 109:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim);
 110:Core/Src/main.c **** int BCD_updateClock(uint16_t time_in_second);
 111:Core/Src/main.c **** void secondToClockDisplay(uint16_t time_in_second);
 112:Core/Src/main.c **** void play();
 113:Core/Src/main.c **** void play_track(uint8_t track_nb);
 114:Core/Src/main.c **** void organise_Button_Order(uint8_t button_number);
 115:Core/Src/main.c **** /* USER CODE END PFP */
 116:Core/Src/main.c **** 
 117:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 118:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c **** /* USER CODE END 0 */
 121:Core/Src/main.c **** 
 122:Core/Src/main.c **** /**
 123:Core/Src/main.c ****   * @brief  The application entry point.
 124:Core/Src/main.c ****   * @retval int
 125:Core/Src/main.c ****   */
 126:Core/Src/main.c **** int main(void)
 127:Core/Src/main.c **** {
 128:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   /* USER CODE END 1 */
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 135:Core/Src/main.c ****   HAL_Init();
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   /* USER CODE BEGIN Init */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 38


 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   /* USER CODE END Init */
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /* Configure the system clock */
 142:Core/Src/main.c ****   SystemClock_Config();
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 145:Core/Src/main.c **** 
 146:Core/Src/main.c ****   /* USER CODE END SysInit */
 147:Core/Src/main.c **** 
 148:Core/Src/main.c ****   /* Initialize all configured peripherals */
 149:Core/Src/main.c ****   MX_GPIO_Init();
 150:Core/Src/main.c ****   MX_DMA_Init();
 151:Core/Src/main.c ****   MX_USART2_UART_Init();
 152:Core/Src/main.c ****   MX_ADC_Init();
 153:Core/Src/main.c ****   MX_SPI1_Init();
 154:Core/Src/main.c ****   MX_TIM10_Init();
 155:Core/Src/main.c ****   MX_UART4_Init();
 156:Core/Src/main.c ****   MX_TIM2_Init();
 157:Core/Src/main.c ****   MX_TIM9_Init();
 158:Core/Src/main.c ****   MX_TIM11_Init();
 159:Core/Src/main.c ****   MX_TIM3_Init();
 160:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****   printf("Starting\r\n");
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   play_track(SOUND_START_BOMB);
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   HAL_Delay(1500); // Dlai pour jouer SOUND_START_BOMB en entier
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   BCD_Init(0); // Clignotement de l'afficheur et prparation a l'affichage
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   while (buttonNotAllPushed)
 171:Core/Src/main.c ****   {
 172:Core/Src/main.c ****     for (uint8_t i = 0; i <= 3; i++)
 173:Core/Src/main.c ****     {
 174:Core/Src/main.c ****       BCD_SendCommand(i + 1, buttonOrderPlant[i]);
 175:Core/Src/main.c ****       if (buttonOrderPlant[3] != 0)
 176:Core/Src/main.c ****       {
 177:Core/Src/main.c ****         buttonNotAllPushed = 0;
 178:Core/Src/main.c ****       }
 179:Core/Src/main.c ****     }
 180:Core/Src/main.c ****   }
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   for (uint8_t i = 0; i <= 3; i++)
 183:Core/Src/main.c ****   {
 184:Core/Src/main.c ****     buttonOrderPlant[i] = 0;
 185:Core/Src/main.c ****   }
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****   play_track(BOMB_HAS_BEEN_PLANTED);
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****   HAL_Delay(1500); // Dlai pour jouer BOMB_HAS_BEEN_PLANTED en entier
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim10); // Timer dcompteur
 192:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim2);
 193:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 194:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 39


 195:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim3); // Timer bipbip
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   BCD_Init(time_in_second);
 198:Core/Src/main.c ****   /* USER CODE END 2 */
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   /* Infinite loop */
 201:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 202:Core/Src/main.c ****   while (time_in_second > 0)
 203:Core/Src/main.c ****   {
 204:Core/Src/main.c ****     if (win)
 205:Core/Src/main.c ****     {
 206:Core/Src/main.c ****       break;
 207:Core/Src/main.c ****     }
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****     if (adcOk && buttonOk)
 210:Core/Src/main.c ****     { // conditions de victoires
 211:Core/Src/main.c ****       win = true;
 212:Core/Src/main.c ****     }
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****     // J'ai l'impression qu'il ne rentre pas dans l'expresison
 215:Core/Src/main.c ****     if (adcData[0] > 0xFF00 && adcData[1] > 0xFF00)
 216:Core/Src/main.c ****     { // condition pour ADC
 217:Core/Src/main.c ****       adcOk = true;
 218:Core/Src/main.c ****       printf("adcOk\r\n");
 219:Core/Src/main.c ****     }
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****     for (uint8_t i = 0; i <= 3; i++)
 222:Core/Src/main.c ****     {
 223:Core/Src/main.c ****       if (buttonOrderPlant[i] == buttonOrderDefuse[i])
 224:Core/Src/main.c ****       {
 225:Core/Src/main.c ****         flagButtonOk++;
 226:Core/Src/main.c ****         if (flagButtonOk == 4)
 227:Core/Src/main.c ****         {
 228:Core/Src/main.c ****           buttonOk = true;
 229:Core/Src/main.c ****           printf("buttonOk\r\n");
 230:Core/Src/main.c ****           break;
 231:Core/Src/main.c ****         }
 232:Core/Src/main.c ****       }
 233:Core/Src/main.c ****       else
 234:Core/Src/main.c ****       {
 235:Core/Src/main.c ****         flagButtonOk = 0;
 236:Core/Src/main.c ****         break;
 237:Core/Src/main.c ****       }
 238:Core/Src/main.c ****     }
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****     // Gestion de la frquence du bipbip
 241:Core/Src/main.c ****     if (time_in_second > 15)
 242:Core/Src/main.c ****     {
 243:Core/Src/main.c ****       freqence_bipbip = 200;
 244:Core/Src/main.c ****     }
 245:Core/Src/main.c ****     if (15 >= time_in_second)
 246:Core/Src/main.c ****     {
 247:Core/Src/main.c ****       freqence_bipbip = 100;
 248:Core/Src/main.c ****     }
 249:Core/Src/main.c ****     if (10 >= time_in_second)
 250:Core/Src/main.c ****     {
 251:Core/Src/main.c ****       freqence_bipbip = 50;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 40


 252:Core/Src/main.c ****     }
 253:Core/Src/main.c ****     if (5 > time_in_second)
 254:Core/Src/main.c ****     {
 255:Core/Src/main.c ****       freqence_bipbip = 30;
 256:Core/Src/main.c ****     }
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****     if (flag_bipbip > freqence_bipbip)
 259:Core/Src/main.c ****     {
 260:Core/Src/main.c ****       play_track(BIP);
 261:Core/Src/main.c ****       flag_bipbip = 0;
 262:Core/Src/main.c ****     }
 263:Core/Src/main.c ****     /* USER CODE END WHILE */
 264:Core/Src/main.c **** 
 265:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 266:Core/Src/main.c ****   }
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****   if (win)
 269:Core/Src/main.c ****   {
 270:Core/Src/main.c ****     HAL_TIM_Base_Stop_IT(&htim10);
 271:Core/Src/main.c ****     play_track(BOMB_DEFUSED);
 272:Core/Src/main.c ****   }
 273:Core/Src/main.c ****   else
 274:Core/Src/main.c ****   {
 275:Core/Src/main.c ****     play_track(BOMB_EXPLODED);
 276:Core/Src/main.c ****   }
 277:Core/Src/main.c ****   /* USER CODE END 3 */
 278:Core/Src/main.c **** }
 279:Core/Src/main.c **** 
 280:Core/Src/main.c **** /**
 281:Core/Src/main.c ****   * @brief System Clock Configuration
 282:Core/Src/main.c ****   * @retval None
 283:Core/Src/main.c ****   */
 284:Core/Src/main.c **** void SystemClock_Config(void)
 285:Core/Src/main.c **** {
 286:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 287:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 288:Core/Src/main.c **** 
 289:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 290:Core/Src/main.c ****   */
 291:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 292:Core/Src/main.c **** 
 293:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 294:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 295:Core/Src/main.c ****   */
 296:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 297:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 298:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 299:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 300:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 301:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 302:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 303:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 304:Core/Src/main.c ****   {
 305:Core/Src/main.c ****     Error_Handler();
 306:Core/Src/main.c ****   }
 307:Core/Src/main.c **** 
 308:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 41


 309:Core/Src/main.c ****   */
 310:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 311:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 312:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 313:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 314:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 315:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 316:Core/Src/main.c **** 
 317:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 318:Core/Src/main.c ****   {
 319:Core/Src/main.c ****     Error_Handler();
 320:Core/Src/main.c ****   }
 321:Core/Src/main.c **** }
 322:Core/Src/main.c **** 
 323:Core/Src/main.c **** /**
 324:Core/Src/main.c ****   * @brief ADC Initialization Function
 325:Core/Src/main.c ****   * @param None
 326:Core/Src/main.c ****   * @retval None
 327:Core/Src/main.c ****   */
 328:Core/Src/main.c **** static void MX_ADC_Init(void)
 329:Core/Src/main.c **** {
 330:Core/Src/main.c **** 
 331:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 0 */
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   /* USER CODE END ADC_Init 0 */
 334:Core/Src/main.c **** 
 335:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 336:Core/Src/main.c **** 
 337:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 1 */
 338:Core/Src/main.c **** 
 339:Core/Src/main.c ****   /* USER CODE END ADC_Init 1 */
 340:Core/Src/main.c **** 
 341:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 342:Core/Src/main.c ****   */
 343:Core/Src/main.c ****   hadc.Instance = ADC1;
 344:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 345:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 346:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 347:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 348:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 349:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 350:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 351:Core/Src/main.c ****   hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 352:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 353:Core/Src/main.c ****   hadc.Init.NbrOfConversion = 2;
 354:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 355:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 356:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 357:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = ENABLE;
 358:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 359:Core/Src/main.c ****   {
 360:Core/Src/main.c ****     Error_Handler();
 361:Core/Src/main.c ****   }
 362:Core/Src/main.c **** 
 363:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 364:Core/Src/main.c ****   */
 365:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_0;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 42


 366:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 367:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 368:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 369:Core/Src/main.c ****   {
 370:Core/Src/main.c ****     Error_Handler();
 371:Core/Src/main.c ****   }
 372:Core/Src/main.c **** 
 373:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 374:Core/Src/main.c ****   */
 375:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 376:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 377:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 378:Core/Src/main.c ****   {
 379:Core/Src/main.c ****     Error_Handler();
 380:Core/Src/main.c ****   }
 381:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 2 */
 382:Core/Src/main.c **** 
 383:Core/Src/main.c ****   /* USER CODE END ADC_Init 2 */
 384:Core/Src/main.c **** 
 385:Core/Src/main.c **** }
 386:Core/Src/main.c **** 
 387:Core/Src/main.c **** /**
 388:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 389:Core/Src/main.c ****   * @param None
 390:Core/Src/main.c ****   * @retval None
 391:Core/Src/main.c ****   */
 392:Core/Src/main.c **** static void MX_SPI1_Init(void)
 393:Core/Src/main.c **** {
 394:Core/Src/main.c **** 
 395:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 396:Core/Src/main.c **** 
 397:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 398:Core/Src/main.c **** 
 399:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 400:Core/Src/main.c **** 
 401:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 402:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 403:Core/Src/main.c ****   hspi1.Instance = SPI1;
 404:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 405:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 406:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 407:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 408:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 409:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 410:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 411:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 412:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 413:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 414:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 415:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 416:Core/Src/main.c ****   {
 417:Core/Src/main.c ****     Error_Handler();
 418:Core/Src/main.c ****   }
 419:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 420:Core/Src/main.c **** 
 421:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 422:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 43


 423:Core/Src/main.c **** }
 424:Core/Src/main.c **** 
 425:Core/Src/main.c **** /**
 426:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 427:Core/Src/main.c ****   * @param None
 428:Core/Src/main.c ****   * @retval None
 429:Core/Src/main.c ****   */
 430:Core/Src/main.c **** static void MX_TIM2_Init(void)
 431:Core/Src/main.c **** {
 432:Core/Src/main.c **** 
 433:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 434:Core/Src/main.c **** 
 435:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 436:Core/Src/main.c **** 
 437:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 438:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 439:Core/Src/main.c **** 
 440:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 441:Core/Src/main.c **** 
 442:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 443:Core/Src/main.c ****   htim2.Instance = TIM2;
 444:Core/Src/main.c ****   htim2.Init.Prescaler = 3199;
 445:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 446:Core/Src/main.c ****   htim2.Init.Period = 49;
 447:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 448:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 449:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 450:Core/Src/main.c ****   {
 451:Core/Src/main.c ****     Error_Handler();
 452:Core/Src/main.c ****   }
 453:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 454:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 455:Core/Src/main.c ****   {
 456:Core/Src/main.c ****     Error_Handler();
 457:Core/Src/main.c ****   }
 458:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 459:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 460:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 461:Core/Src/main.c ****   {
 462:Core/Src/main.c ****     Error_Handler();
 463:Core/Src/main.c ****   }
 464:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 465:Core/Src/main.c **** 
 466:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 467:Core/Src/main.c **** 
 468:Core/Src/main.c **** }
 469:Core/Src/main.c **** 
 470:Core/Src/main.c **** /**
 471:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 472:Core/Src/main.c ****   * @param None
 473:Core/Src/main.c ****   * @retval None
 474:Core/Src/main.c ****   */
 475:Core/Src/main.c **** static void MX_TIM3_Init(void)
 476:Core/Src/main.c **** {
 477:Core/Src/main.c **** 
 478:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 479:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 44


 480:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 481:Core/Src/main.c **** 
 482:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 483:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 484:Core/Src/main.c **** 
 485:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 486:Core/Src/main.c **** 
 487:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 488:Core/Src/main.c ****   htim3.Instance = TIM3;
 489:Core/Src/main.c ****   htim3.Init.Prescaler = 499;
 490:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 491:Core/Src/main.c ****   htim3.Init.Period = 15999;
 492:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 493:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 494:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 495:Core/Src/main.c ****   {
 496:Core/Src/main.c ****     Error_Handler();
 497:Core/Src/main.c ****   }
 498:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 499:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 500:Core/Src/main.c ****   {
 501:Core/Src/main.c ****     Error_Handler();
 502:Core/Src/main.c ****   }
 503:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 504:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 505:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 506:Core/Src/main.c ****   {
 507:Core/Src/main.c ****     Error_Handler();
 508:Core/Src/main.c ****   }
 509:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 510:Core/Src/main.c **** 
 511:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 512:Core/Src/main.c **** 
 513:Core/Src/main.c **** }
 514:Core/Src/main.c **** 
 515:Core/Src/main.c **** /**
 516:Core/Src/main.c ****   * @brief TIM9 Initialization Function
 517:Core/Src/main.c ****   * @param None
 518:Core/Src/main.c ****   * @retval None
 519:Core/Src/main.c ****   */
 520:Core/Src/main.c **** static void MX_TIM9_Init(void)
 521:Core/Src/main.c **** {
 522:Core/Src/main.c **** 
 523:Core/Src/main.c ****   /* USER CODE BEGIN TIM9_Init 0 */
 524:Core/Src/main.c **** 
 525:Core/Src/main.c ****   /* USER CODE END TIM9_Init 0 */
 526:Core/Src/main.c **** 
 527:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 528:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 529:Core/Src/main.c **** 
 530:Core/Src/main.c ****   /* USER CODE BEGIN TIM9_Init 1 */
 531:Core/Src/main.c **** 
 532:Core/Src/main.c ****   /* USER CODE END TIM9_Init 1 */
 533:Core/Src/main.c ****   htim9.Instance = TIM9;
 534:Core/Src/main.c ****   htim9.Init.Prescaler = 0;
 535:Core/Src/main.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 536:Core/Src/main.c ****   htim9.Init.Period = 65535;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 45


 537:Core/Src/main.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 538:Core/Src/main.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 539:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 540:Core/Src/main.c ****   {
 541:Core/Src/main.c ****     Error_Handler();
 542:Core/Src/main.c ****   }
 543:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 544:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 545:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 546:Core/Src/main.c ****   {
 547:Core/Src/main.c ****     Error_Handler();
 548:Core/Src/main.c ****   }
 549:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 550:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 551:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 552:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 553:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 554:Core/Src/main.c ****   {
 555:Core/Src/main.c ****     Error_Handler();
 556:Core/Src/main.c ****   }
 557:Core/Src/main.c ****   /* USER CODE BEGIN TIM9_Init 2 */
 558:Core/Src/main.c **** 
 559:Core/Src/main.c ****   /* USER CODE END TIM9_Init 2 */
 560:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim9);
 561:Core/Src/main.c **** 
 562:Core/Src/main.c **** }
 563:Core/Src/main.c **** 
 564:Core/Src/main.c **** /**
 565:Core/Src/main.c ****   * @brief TIM10 Initialization Function
 566:Core/Src/main.c ****   * @param None
 567:Core/Src/main.c ****   * @retval None
 568:Core/Src/main.c ****   */
 569:Core/Src/main.c **** static void MX_TIM10_Init(void)
 570:Core/Src/main.c **** {
 571:Core/Src/main.c **** 
 572:Core/Src/main.c ****   /* USER CODE BEGIN TIM10_Init 0 */
 573:Core/Src/main.c **** 
 574:Core/Src/main.c ****   /* USER CODE END TIM10_Init 0 */
 575:Core/Src/main.c **** 
 576:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 577:Core/Src/main.c **** 
 578:Core/Src/main.c ****   /* USER CODE BEGIN TIM10_Init 1 */
 579:Core/Src/main.c **** 
 580:Core/Src/main.c ****   /* USER CODE END TIM10_Init 1 */
 581:Core/Src/main.c ****   htim10.Instance = TIM10;
 582:Core/Src/main.c ****   htim10.Init.Prescaler = 999;
 583:Core/Src/main.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 584:Core/Src/main.c ****   htim10.Init.Period = 31999;
 585:Core/Src/main.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 586:Core/Src/main.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 587:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 588:Core/Src/main.c ****   {
 589:Core/Src/main.c ****     Error_Handler();
 590:Core/Src/main.c ****   }
 591:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 592:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim10, &sClockSourceConfig) != HAL_OK)
 593:Core/Src/main.c ****   {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 46


 594:Core/Src/main.c ****     Error_Handler();
 595:Core/Src/main.c ****   }
 596:Core/Src/main.c ****   /* USER CODE BEGIN TIM10_Init 2 */
 597:Core/Src/main.c **** 
 598:Core/Src/main.c ****   /* USER CODE END TIM10_Init 2 */
 599:Core/Src/main.c **** 
 600:Core/Src/main.c **** }
 601:Core/Src/main.c **** 
 602:Core/Src/main.c **** /**
 603:Core/Src/main.c ****   * @brief TIM11 Initialization Function
 604:Core/Src/main.c ****   * @param None
 605:Core/Src/main.c ****   * @retval None
 606:Core/Src/main.c ****   */
 607:Core/Src/main.c **** static void MX_TIM11_Init(void)
 608:Core/Src/main.c **** {
 609:Core/Src/main.c **** 
 610:Core/Src/main.c ****   /* USER CODE BEGIN TIM11_Init 0 */
 611:Core/Src/main.c **** 
 612:Core/Src/main.c ****   /* USER CODE END TIM11_Init 0 */
 613:Core/Src/main.c **** 
 614:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 615:Core/Src/main.c **** 
 616:Core/Src/main.c ****   /* USER CODE BEGIN TIM11_Init 1 */
 617:Core/Src/main.c **** 
 618:Core/Src/main.c ****   /* USER CODE END TIM11_Init 1 */
 619:Core/Src/main.c ****   htim11.Instance = TIM11;
 620:Core/Src/main.c ****   htim11.Init.Prescaler = 0;
 621:Core/Src/main.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 622:Core/Src/main.c ****   htim11.Init.Period = 65535;
 623:Core/Src/main.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 624:Core/Src/main.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 625:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 626:Core/Src/main.c ****   {
 627:Core/Src/main.c ****     Error_Handler();
 628:Core/Src/main.c ****   }
 629:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 630:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 631:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 632:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 633:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 634:Core/Src/main.c ****   {
 635:Core/Src/main.c ****     Error_Handler();
 636:Core/Src/main.c ****   }
 637:Core/Src/main.c ****   /* USER CODE BEGIN TIM11_Init 2 */
 638:Core/Src/main.c **** 
 639:Core/Src/main.c ****   /* USER CODE END TIM11_Init 2 */
 640:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim11);
 641:Core/Src/main.c **** 
 642:Core/Src/main.c **** }
 643:Core/Src/main.c **** 
 644:Core/Src/main.c **** /**
 645:Core/Src/main.c ****   * @brief UART4 Initialization Function
 646:Core/Src/main.c ****   * @param None
 647:Core/Src/main.c ****   * @retval None
 648:Core/Src/main.c ****   */
 649:Core/Src/main.c **** static void MX_UART4_Init(void)
 650:Core/Src/main.c **** {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 47


 651:Core/Src/main.c **** 
 652:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 0 */
 653:Core/Src/main.c **** 
 654:Core/Src/main.c ****   /* USER CODE END UART4_Init 0 */
 655:Core/Src/main.c **** 
 656:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 1 */
 657:Core/Src/main.c **** 
 658:Core/Src/main.c ****   /* USER CODE END UART4_Init 1 */
 659:Core/Src/main.c ****   huart4.Instance = UART4;
 660:Core/Src/main.c ****   huart4.Init.BaudRate = 9600;
 661:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 662:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 663:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 664:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 665:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 666:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 667:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 668:Core/Src/main.c ****   {
 669:Core/Src/main.c ****     Error_Handler();
 670:Core/Src/main.c ****   }
 671:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 2 */
 672:Core/Src/main.c **** 
 673:Core/Src/main.c ****   /* USER CODE END UART4_Init 2 */
 674:Core/Src/main.c **** 
 675:Core/Src/main.c **** }
 676:Core/Src/main.c **** 
 677:Core/Src/main.c **** /**
 678:Core/Src/main.c ****   * @brief USART2 Initialization Function
 679:Core/Src/main.c ****   * @param None
 680:Core/Src/main.c ****   * @retval None
 681:Core/Src/main.c ****   */
 682:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 683:Core/Src/main.c **** {
 684:Core/Src/main.c **** 
 685:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 686:Core/Src/main.c **** 
 687:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 688:Core/Src/main.c **** 
 689:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 690:Core/Src/main.c **** 
 691:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 692:Core/Src/main.c ****   huart2.Instance = USART2;
 693:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 694:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 695:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 696:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 697:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 698:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 699:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 700:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 701:Core/Src/main.c ****   {
 702:Core/Src/main.c ****     Error_Handler();
 703:Core/Src/main.c ****   }
 704:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 705:Core/Src/main.c **** 
 706:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 707:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 48


 708:Core/Src/main.c **** }
 709:Core/Src/main.c **** 
 710:Core/Src/main.c **** /**
 711:Core/Src/main.c ****   * Enable DMA controller clock
 712:Core/Src/main.c ****   */
 713:Core/Src/main.c **** static void MX_DMA_Init(void)
 714:Core/Src/main.c **** {
 715:Core/Src/main.c **** 
 716:Core/Src/main.c ****   /* DMA controller clock enable */
 717:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 718:Core/Src/main.c **** 
 719:Core/Src/main.c ****   /* DMA interrupt init */
 720:Core/Src/main.c ****   /* DMA1_Channel1_IRQn interrupt configuration */
 721:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 722:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 723:Core/Src/main.c **** 
 724:Core/Src/main.c **** }
 725:Core/Src/main.c **** 
 726:Core/Src/main.c **** /**
 727:Core/Src/main.c ****   * @brief GPIO Initialization Function
 728:Core/Src/main.c ****   * @param None
 729:Core/Src/main.c ****   * @retval None
 730:Core/Src/main.c ****   */
 731:Core/Src/main.c **** static void MX_GPIO_Init(void)
 732:Core/Src/main.c **** {
  84              		.loc 1 732 1 is_stmt 1 view -0
  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 40
  87              		@ frame_needed = 0, uses_anonymous_args = 0
  88 0000 70B5     		push	{r4, r5, r6, lr}
  89              	.LCFI0:
  90              		.cfi_def_cfa_offset 16
  91              		.cfi_offset 4, -16
  92              		.cfi_offset 5, -12
  93              		.cfi_offset 6, -8
  94              		.cfi_offset 14, -4
  95 0002 8AB0     		sub	sp, sp, #40
  96              	.LCFI1:
  97              		.cfi_def_cfa_offset 56
 733:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  98              		.loc 1 733 3 view .LVU16
  99              		.loc 1 733 20 is_stmt 0 view .LVU17
 100 0004 0024     		movs	r4, #0
 101 0006 0594     		str	r4, [sp, #20]
 102 0008 0694     		str	r4, [sp, #24]
 103 000a 0794     		str	r4, [sp, #28]
 104 000c 0894     		str	r4, [sp, #32]
 105 000e 0994     		str	r4, [sp, #36]
 734:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 735:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 736:Core/Src/main.c **** 
 737:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 738:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 106              		.loc 1 738 3 is_stmt 1 view .LVU18
 107              	.LBB4:
 108              		.loc 1 738 3 view .LVU19
 109              		.loc 1 738 3 view .LVU20
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 49


 110 0010 2E4B     		ldr	r3, .L7
 111 0012 DA69     		ldr	r2, [r3, #28]
 112 0014 42F00402 		orr	r2, r2, #4
 113 0018 DA61     		str	r2, [r3, #28]
 114              		.loc 1 738 3 view .LVU21
 115 001a DA69     		ldr	r2, [r3, #28]
 116 001c 02F00402 		and	r2, r2, #4
 117 0020 0192     		str	r2, [sp, #4]
 118              		.loc 1 738 3 view .LVU22
 119 0022 019A     		ldr	r2, [sp, #4]
 120              	.LBE4:
 121              		.loc 1 738 3 view .LVU23
 739:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 122              		.loc 1 739 3 view .LVU24
 123              	.LBB5:
 124              		.loc 1 739 3 view .LVU25
 125              		.loc 1 739 3 view .LVU26
 126 0024 DA69     		ldr	r2, [r3, #28]
 127 0026 42F02002 		orr	r2, r2, #32
 128 002a DA61     		str	r2, [r3, #28]
 129              		.loc 1 739 3 view .LVU27
 130 002c DA69     		ldr	r2, [r3, #28]
 131 002e 02F02002 		and	r2, r2, #32
 132 0032 0292     		str	r2, [sp, #8]
 133              		.loc 1 739 3 view .LVU28
 134 0034 029A     		ldr	r2, [sp, #8]
 135              	.LBE5:
 136              		.loc 1 739 3 view .LVU29
 740:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 137              		.loc 1 740 3 view .LVU30
 138              	.LBB6:
 139              		.loc 1 740 3 view .LVU31
 140              		.loc 1 740 3 view .LVU32
 141 0036 DA69     		ldr	r2, [r3, #28]
 142 0038 42F00102 		orr	r2, r2, #1
 143 003c DA61     		str	r2, [r3, #28]
 144              		.loc 1 740 3 view .LVU33
 145 003e DA69     		ldr	r2, [r3, #28]
 146 0040 02F00102 		and	r2, r2, #1
 147 0044 0392     		str	r2, [sp, #12]
 148              		.loc 1 740 3 view .LVU34
 149 0046 039A     		ldr	r2, [sp, #12]
 150              	.LBE6:
 151              		.loc 1 740 3 view .LVU35
 741:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 152              		.loc 1 741 3 view .LVU36
 153              	.LBB7:
 154              		.loc 1 741 3 view .LVU37
 155              		.loc 1 741 3 view .LVU38
 156 0048 DA69     		ldr	r2, [r3, #28]
 157 004a 42F00202 		orr	r2, r2, #2
 158 004e DA61     		str	r2, [r3, #28]
 159              		.loc 1 741 3 view .LVU39
 160 0050 DB69     		ldr	r3, [r3, #28]
 161 0052 03F00203 		and	r3, r3, #2
 162 0056 0493     		str	r3, [sp, #16]
 163              		.loc 1 741 3 view .LVU40
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 50


 164 0058 049B     		ldr	r3, [sp, #16]
 165              	.LBE7:
 166              		.loc 1 741 3 view .LVU41
 742:Core/Src/main.c **** 
 743:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 744:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 167              		.loc 1 744 3 view .LVU42
 168 005a 1D4D     		ldr	r5, .L7+4
 169 005c 2246     		mov	r2, r4
 170 005e 4FF48071 		mov	r1, #256
 171 0062 2846     		mov	r0, r5
 172 0064 FFF7FEFF 		bl	HAL_GPIO_WritePin
 173              	.LVL1:
 745:Core/Src/main.c **** 
 746:Core/Src/main.c ****   /*Configure GPIO pins : B1_Pin BTN_4_Pin BTN_3_Pin */
 747:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin|BTN_4_Pin|BTN_3_Pin;
 174              		.loc 1 747 3 view .LVU43
 175              		.loc 1 747 23 is_stmt 0 view .LVU44
 176 0068 42F26003 		movw	r3, #8288
 177 006c 0593     		str	r3, [sp, #20]
 748:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 178              		.loc 1 748 3 is_stmt 1 view .LVU45
 179              		.loc 1 748 24 is_stmt 0 view .LVU46
 180 006e 4FF48816 		mov	r6, #1114112
 181 0072 0696     		str	r6, [sp, #24]
 749:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 182              		.loc 1 749 3 is_stmt 1 view .LVU47
 183              		.loc 1 749 24 is_stmt 0 view .LVU48
 184 0074 0794     		str	r4, [sp, #28]
 750:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 185              		.loc 1 750 3 is_stmt 1 view .LVU49
 186 0076 05A9     		add	r1, sp, #20
 187 0078 1648     		ldr	r0, .L7+8
 188 007a FFF7FEFF 		bl	HAL_GPIO_Init
 189              	.LVL2:
 751:Core/Src/main.c **** 
 752:Core/Src/main.c ****   /*Configure GPIO pin : SPI1_NSS_Pin */
 753:Core/Src/main.c ****   GPIO_InitStruct.Pin = SPI1_NSS_Pin;
 190              		.loc 1 753 3 view .LVU50
 191              		.loc 1 753 23 is_stmt 0 view .LVU51
 192 007e 4FF48073 		mov	r3, #256
 193 0082 0593     		str	r3, [sp, #20]
 754:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 194              		.loc 1 754 3 is_stmt 1 view .LVU52
 195              		.loc 1 754 24 is_stmt 0 view .LVU53
 196 0084 0123     		movs	r3, #1
 197 0086 0693     		str	r3, [sp, #24]
 755:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 198              		.loc 1 755 3 is_stmt 1 view .LVU54
 199              		.loc 1 755 24 is_stmt 0 view .LVU55
 200 0088 0794     		str	r4, [sp, #28]
 756:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 201              		.loc 1 756 3 is_stmt 1 view .LVU56
 202              		.loc 1 756 25 is_stmt 0 view .LVU57
 203 008a 0894     		str	r4, [sp, #32]
 757:Core/Src/main.c ****   HAL_GPIO_Init(SPI1_NSS_GPIO_Port, &GPIO_InitStruct);
 204              		.loc 1 757 3 is_stmt 1 view .LVU58
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 51


 205 008c 05A9     		add	r1, sp, #20
 206 008e 2846     		mov	r0, r5
 207 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 208              	.LVL3:
 758:Core/Src/main.c **** 
 759:Core/Src/main.c ****   /*Configure GPIO pins : BTN_1_Pin BTN_2_Pin */
 760:Core/Src/main.c ****   GPIO_InitStruct.Pin = BTN_1_Pin|BTN_2_Pin;
 209              		.loc 1 760 3 view .LVU59
 210              		.loc 1 760 23 is_stmt 0 view .LVU60
 211 0094 4FF4C053 		mov	r3, #6144
 212 0098 0593     		str	r3, [sp, #20]
 761:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 213              		.loc 1 761 3 is_stmt 1 view .LVU61
 214              		.loc 1 761 24 is_stmt 0 view .LVU62
 215 009a 0696     		str	r6, [sp, #24]
 762:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 216              		.loc 1 762 3 is_stmt 1 view .LVU63
 217              		.loc 1 762 24 is_stmt 0 view .LVU64
 218 009c 0794     		str	r4, [sp, #28]
 763:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 219              		.loc 1 763 3 is_stmt 1 view .LVU65
 220 009e 05A9     		add	r1, sp, #20
 221 00a0 2846     		mov	r0, r5
 222 00a2 FFF7FEFF 		bl	HAL_GPIO_Init
 223              	.LVL4:
 764:Core/Src/main.c **** 
 765:Core/Src/main.c ****   /* EXTI interrupt init*/
 766:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 224              		.loc 1 766 3 view .LVU66
 225 00a6 2246     		mov	r2, r4
 226 00a8 2146     		mov	r1, r4
 227 00aa 1720     		movs	r0, #23
 228 00ac FFF7FEFF 		bl	HAL_NVIC_SetPriority
 229              	.LVL5:
 767:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 230              		.loc 1 767 3 view .LVU67
 231 00b0 1720     		movs	r0, #23
 232 00b2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 233              	.LVL6:
 768:Core/Src/main.c **** 
 769:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 234              		.loc 1 769 3 view .LVU68
 235 00b6 2246     		mov	r2, r4
 236 00b8 2146     		mov	r1, r4
 237 00ba 2820     		movs	r0, #40
 238 00bc FFF7FEFF 		bl	HAL_NVIC_SetPriority
 239              	.LVL7:
 770:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 240              		.loc 1 770 3 view .LVU69
 241 00c0 2820     		movs	r0, #40
 242 00c2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 243              	.LVL8:
 771:Core/Src/main.c **** 
 772:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 773:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 774:Core/Src/main.c **** }
 244              		.loc 1 774 1 is_stmt 0 view .LVU70
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 52


 245 00c6 0AB0     		add	sp, sp, #40
 246              	.LCFI2:
 247              		.cfi_def_cfa_offset 16
 248              		@ sp needed
 249 00c8 70BD     		pop	{r4, r5, r6, pc}
 250              	.L8:
 251 00ca 00BF     		.align	2
 252              	.L7:
 253 00cc 00380240 		.word	1073887232
 254 00d0 00000240 		.word	1073872896
 255 00d4 00080240 		.word	1073874944
 256              		.cfi_endproc
 257              	.LFE87:
 259              		.section	.text.MX_DMA_Init,"ax",%progbits
 260              		.align	1
 261              		.syntax unified
 262              		.thumb
 263              		.thumb_func
 265              	MX_DMA_Init:
 266              	.LFB86:
 714:Core/Src/main.c **** 
 267              		.loc 1 714 1 is_stmt 1 view -0
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 8
 270              		@ frame_needed = 0, uses_anonymous_args = 0
 271 0000 00B5     		push	{lr}
 272              	.LCFI3:
 273              		.cfi_def_cfa_offset 4
 274              		.cfi_offset 14, -4
 275 0002 83B0     		sub	sp, sp, #12
 276              	.LCFI4:
 277              		.cfi_def_cfa_offset 16
 717:Core/Src/main.c **** 
 278              		.loc 1 717 3 view .LVU72
 279              	.LBB8:
 717:Core/Src/main.c **** 
 280              		.loc 1 717 3 view .LVU73
 717:Core/Src/main.c **** 
 281              		.loc 1 717 3 view .LVU74
 282 0004 0A4B     		ldr	r3, .L11
 283 0006 DA69     		ldr	r2, [r3, #28]
 284 0008 42F08072 		orr	r2, r2, #16777216
 285 000c DA61     		str	r2, [r3, #28]
 717:Core/Src/main.c **** 
 286              		.loc 1 717 3 view .LVU75
 287 000e DB69     		ldr	r3, [r3, #28]
 288 0010 03F08073 		and	r3, r3, #16777216
 289 0014 0193     		str	r3, [sp, #4]
 717:Core/Src/main.c **** 
 290              		.loc 1 717 3 view .LVU76
 291 0016 019B     		ldr	r3, [sp, #4]
 292              	.LBE8:
 717:Core/Src/main.c **** 
 293              		.loc 1 717 3 view .LVU77
 721:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 294              		.loc 1 721 3 view .LVU78
 295 0018 0022     		movs	r2, #0
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 53


 296 001a 1146     		mov	r1, r2
 297 001c 0B20     		movs	r0, #11
 298 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 299              	.LVL9:
 722:Core/Src/main.c **** 
 300              		.loc 1 722 3 view .LVU79
 301 0022 0B20     		movs	r0, #11
 302 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 303              	.LVL10:
 724:Core/Src/main.c **** 
 304              		.loc 1 724 1 is_stmt 0 view .LVU80
 305 0028 03B0     		add	sp, sp, #12
 306              	.LCFI5:
 307              		.cfi_def_cfa_offset 4
 308              		@ sp needed
 309 002a 5DF804FB 		ldr	pc, [sp], #4
 310              	.L12:
 311 002e 00BF     		.align	2
 312              	.L11:
 313 0030 00380240 		.word	1073887232
 314              		.cfi_endproc
 315              	.LFE86:
 317              		.section	.text.__io_putchar,"ax",%progbits
 318              		.align	1
 319              		.global	__io_putchar
 320              		.syntax unified
 321              		.thumb
 322              		.thumb_func
 324              	__io_putchar:
 325              	.LVL11:
 326              	.LFB88:
 775:Core/Src/main.c **** 
 776:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 777:Core/Src/main.c **** int __io_putchar(int ch)
 778:Core/Src/main.c **** {
 327              		.loc 1 778 1 is_stmt 1 view -0
 328              		.cfi_startproc
 329              		@ args = 0, pretend = 0, frame = 0
 330              		@ frame_needed = 0, uses_anonymous_args = 0
 331              		.loc 1 778 1 is_stmt 0 view .LVU82
 332 0000 10B5     		push	{r4, lr}
 333              	.LCFI6:
 334              		.cfi_def_cfa_offset 8
 335              		.cfi_offset 4, -8
 336              		.cfi_offset 14, -4
 337 0002 0446     		mov	r4, r0
 779:Core/Src/main.c ****   ITM_SendChar(ch);
 338              		.loc 1 779 3 is_stmt 1 view .LVU83
 339 0004 FFF7FEFF 		bl	ITM_SendChar
 340              	.LVL12:
 780:Core/Src/main.c ****   return ch;
 341              		.loc 1 780 3 view .LVU84
 781:Core/Src/main.c **** }
 342              		.loc 1 781 1 is_stmt 0 view .LVU85
 343 0008 2046     		mov	r0, r4
 344 000a 10BD     		pop	{r4, pc}
 345              		.loc 1 781 1 view .LVU86
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 54


 346              		.cfi_endproc
 347              	.LFE88:
 349              		.section	.text.randomGLC,"ax",%progbits
 350              		.align	1
 351              		.global	randomGLC
 352              		.syntax unified
 353              		.thumb
 354              		.thumb_func
 356              	randomGLC:
 357              	.LFB89:
 782:Core/Src/main.c **** // Fonction random
 783:Core/Src/main.c **** // region[rgba(49, 120, 80, 0.2)]
 784:Core/Src/main.c **** void randomGLC()
 785:Core/Src/main.c **** {
 358              		.loc 1 785 1 is_stmt 1 view -0
 359              		.cfi_startproc
 360              		@ args = 0, pretend = 0, frame = 0
 361              		@ frame_needed = 0, uses_anonymous_args = 0
 362              		@ link register save eliminated.
 786:Core/Src/main.c ****   const uint32_t a = 1664525;
 363              		.loc 1 786 3 view .LVU88
 364              	.LVL13:
 787:Core/Src/main.c ****   const uint32_t c = 1013904223;
 365              		.loc 1 787 3 view .LVU89
 788:Core/Src/main.c ****   const uint32_t m = 2 ^ 32; // 2^32
 366              		.loc 1 788 3 view .LVU90
 789:Core/Src/main.c **** 
 790:Core/Src/main.c ****   seed = (a * (seed) + c) % m;
 367              		.loc 1 790 3 view .LVU91
 368              		.loc 1 790 13 is_stmt 0 view .LVU92
 369 0000 0749     		ldr	r1, .L16
 370 0002 0B68     		ldr	r3, [r1]
 371              		.loc 1 790 22 view .LVU93
 372 0004 0748     		ldr	r0, .L16+4
 373 0006 084A     		ldr	r2, .L16+8
 374 0008 00FB0322 		mla	r2, r0, r3, r2
 375              		.loc 1 790 27 view .LVU94
 376 000c 074B     		ldr	r3, .L16+12
 377 000e A3FB0203 		umull	r0, r3, r3, r2
 378 0012 5B09     		lsrs	r3, r3, #5
 379 0014 03EB0313 		add	r3, r3, r3, lsl #4
 380 0018 5800     		lsls	r0, r3, #1
 381 001a 131A     		subs	r3, r2, r0
 382              		.loc 1 790 8 view .LVU95
 383 001c 0B60     		str	r3, [r1]
 791:Core/Src/main.c **** }
 384              		.loc 1 791 1 view .LVU96
 385 001e 7047     		bx	lr
 386              	.L17:
 387              		.align	2
 388              	.L16:
 389 0020 00000000 		.word	seed
 390 0024 0D661900 		.word	1664525
 391 0028 5FF36E3C 		.word	1013904223
 392 002c F1F0F0F0 		.word	-252645135
 393              		.cfi_endproc
 394              	.LFE89:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 55


 396              		.section	.text.ledUpdate,"ax",%progbits
 397              		.align	1
 398              		.global	ledUpdate
 399              		.syntax unified
 400              		.thumb
 401              		.thumb_func
 403              	ledUpdate:
 404              	.LVL14:
 405              	.LFB90:
 792:Core/Src/main.c **** 
 793:Core/Src/main.c **** // endregion
 794:Core/Src/main.c **** 
 795:Core/Src/main.c **** void ledUpdate(uint16_t Data, TIM_HandleTypeDef *Timer, uint32_t Channel)
 796:Core/Src/main.c **** {
 406              		.loc 1 796 1 is_stmt 1 view -0
 407              		.cfi_startproc
 408              		@ args = 0, pretend = 0, frame = 0
 409              		@ frame_needed = 0, uses_anonymous_args = 0
 410              		@ link register save eliminated.
 797:Core/Src/main.c ****   uint16_t pwmValue = Data * 0xFFFF / 0xFFF;
 411              		.loc 1 797 3 view .LVU98
 412              		.loc 1 797 28 is_stmt 0 view .LVU99
 413 0000 C0EB0040 		rsb	r0, r0, r0, lsl #16
 414              	.LVL15:
 415              		.loc 1 797 37 view .LVU100
 416 0004 0D4B     		ldr	r3, .L25
 417 0006 83FB00C3 		smull	ip, r3, r3, r0
 418 000a 0344     		add	r3, r3, r0
 419 000c C017     		asrs	r0, r0, #31
 420 000e C0EBE320 		rsb	r0, r0, r3, asr #11
 421              	.LVL16:
 798:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(Timer, Channel, pwmValue);
 422              		.loc 1 798 3 is_stmt 1 view .LVU101
 423 0012 1AB9     		cbnz	r2, .L19
 424              		.loc 1 798 3 is_stmt 0 discriminator 1 view .LVU102
 425 0014 0B68     		ldr	r3, [r1]
 426 0016 80B2     		uxth	r0, r0
 427              		.loc 1 798 3 discriminator 1 view .LVU103
 428 0018 5863     		str	r0, [r3, #52]
 429 001a 7047     		bx	lr
 430              	.L19:
 431              		.loc 1 798 3 discriminator 2 view .LVU104
 432 001c 042A     		cmp	r2, #4
 433 001e 05D0     		beq	.L23
 434              		.loc 1 798 3 discriminator 4 view .LVU105
 435 0020 082A     		cmp	r2, #8
 436 0022 07D0     		beq	.L24
 437              		.loc 1 798 3 discriminator 7 view .LVU106
 438 0024 0B68     		ldr	r3, [r1]
 439 0026 80B2     		uxth	r0, r0
 440              		.loc 1 798 3 discriminator 7 view .LVU107
 441 0028 1864     		str	r0, [r3, #64]
 799:Core/Src/main.c **** }
 442              		.loc 1 799 1 view .LVU108
 443 002a 7047     		bx	lr
 444              	.L23:
 798:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(Timer, Channel, pwmValue);
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 56


 445              		.loc 1 798 3 discriminator 3 view .LVU109
 446 002c 0B68     		ldr	r3, [r1]
 447 002e 80B2     		uxth	r0, r0
 798:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(Timer, Channel, pwmValue);
 448              		.loc 1 798 3 discriminator 3 view .LVU110
 449 0030 9863     		str	r0, [r3, #56]
 450 0032 7047     		bx	lr
 451              	.L24:
 798:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(Timer, Channel, pwmValue);
 452              		.loc 1 798 3 discriminator 6 view .LVU111
 453 0034 0B68     		ldr	r3, [r1]
 454 0036 80B2     		uxth	r0, r0
 798:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(Timer, Channel, pwmValue);
 455              		.loc 1 798 3 discriminator 6 view .LVU112
 456 0038 D863     		str	r0, [r3, #60]
 457 003a 7047     		bx	lr
 458              	.L26:
 459              		.align	2
 460              	.L25:
 461 003c 81000880 		.word	-2146959231
 462              		.cfi_endproc
 463              	.LFE90:
 465              		.section	.text.organise_Button_Order,"ax",%progbits
 466              		.align	1
 467              		.global	organise_Button_Order
 468              		.syntax unified
 469              		.thumb
 470              		.thumb_func
 472              	organise_Button_Order:
 473              	.LVL17:
 474              	.LFB91:
 800:Core/Src/main.c **** 
 801:Core/Src/main.c **** // Gestion des boutons
 802:Core/Src/main.c **** // region[rgba(0, 0, 255, 0.1)]
 803:Core/Src/main.c **** 
 804:Core/Src/main.c **** void organise_Button_Order(uint8_t button_number)
 805:Core/Src/main.c **** {
 475              		.loc 1 805 1 is_stmt 1 view -0
 476              		.cfi_startproc
 477              		@ args = 0, pretend = 0, frame = 0
 478              		@ frame_needed = 0, uses_anonymous_args = 0
 479              		@ link register save eliminated.
 806:Core/Src/main.c ****   for (int i = 0; i <= 3; i++)
 480              		.loc 1 806 3 view .LVU114
 481              	.LBB9:
 482              		.loc 1 806 8 view .LVU115
 483              		.loc 1 806 12 is_stmt 0 view .LVU116
 484 0000 0023     		movs	r3, #0
 485              	.LVL18:
 486              	.L28:
 487              		.loc 1 806 21 is_stmt 1 discriminator 1 view .LVU117
 488 0002 032B     		cmp	r3, #3
 489 0004 07DC     		bgt	.L32
 807:Core/Src/main.c ****   {
 808:Core/Src/main.c ****     if (buttonOrderPlant[i] == 0)
 490              		.loc 1 808 5 view .LVU118
 491              		.loc 1 808 25 is_stmt 0 view .LVU119
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 57


 492 0006 044A     		ldr	r2, .L34
 493 0008 D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 494              		.loc 1 808 8 view .LVU120
 495 000a 0AB1     		cbz	r2, .L33
 806:Core/Src/main.c ****   for (int i = 0; i <= 3; i++)
 496              		.loc 1 806 28 is_stmt 1 discriminator 2 view .LVU121
 497 000c 0133     		adds	r3, r3, #1
 498              	.LVL19:
 806:Core/Src/main.c ****   for (int i = 0; i <= 3; i++)
 499              		.loc 1 806 28 is_stmt 0 discriminator 2 view .LVU122
 500 000e F8E7     		b	.L28
 501              	.L33:
 809:Core/Src/main.c ****     {
 810:Core/Src/main.c ****       buttonOrderPlant[i] = button_number;
 502              		.loc 1 810 7 is_stmt 1 view .LVU123
 503              		.loc 1 810 27 is_stmt 0 view .LVU124
 504 0010 014A     		ldr	r2, .L34
 505 0012 D054     		strb	r0, [r2, r3]
 811:Core/Src/main.c ****       break;
 506              		.loc 1 811 7 is_stmt 1 view .LVU125
 507 0014 7047     		bx	lr
 508              	.L32:
 509              		.loc 1 811 7 is_stmt 0 view .LVU126
 510              	.LBE9:
 812:Core/Src/main.c ****     }
 813:Core/Src/main.c ****   }
 814:Core/Src/main.c **** }
 511              		.loc 1 814 1 view .LVU127
 512 0016 7047     		bx	lr
 513              	.L35:
 514              		.align	2
 515              	.L34:
 516 0018 00000000 		.word	buttonOrderPlant
 517              		.cfi_endproc
 518              	.LFE91:
 520              		.section	.text.BCD_SendCommand,"ax",%progbits
 521              		.align	1
 522              		.global	BCD_SendCommand
 523              		.syntax unified
 524              		.thumb
 525              		.thumb_func
 527              	BCD_SendCommand:
 528              	.LVL20:
 529              	.LFB93:
 815:Core/Src/main.c **** 
 816:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
 817:Core/Src/main.c **** {
 818:Core/Src/main.c ****   switch (GPIO_Pin)
 819:Core/Src/main.c ****   {
 820:Core/Src/main.c ****   case BTN_1_Pin:
 821:Core/Src/main.c ****     if (HAL_GetTick() > (buttonElapsed[0] + DELAY_DEBOUNCE))
 822:Core/Src/main.c ****     {
 823:Core/Src/main.c ****       printf("btn 1\r\n");
 824:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 825:Core/Src/main.c ****       organise_Button_Order(1);
 826:Core/Src/main.c ****       buttonElapsed[0] = HAL_GetTick();
 827:Core/Src/main.c ****     }
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 58


 828:Core/Src/main.c ****     break;
 829:Core/Src/main.c ****   case BTN_2_Pin:
 830:Core/Src/main.c ****     if (HAL_GetTick() > (buttonElapsed[1] + DELAY_DEBOUNCE))
 831:Core/Src/main.c ****     {
 832:Core/Src/main.c ****       printf("btn 2\r\n");
 833:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 834:Core/Src/main.c ****       organise_Button_Order(2);
 835:Core/Src/main.c ****       buttonElapsed[1] = HAL_GetTick();
 836:Core/Src/main.c ****     }
 837:Core/Src/main.c ****     break;
 838:Core/Src/main.c ****   case BTN_3_Pin:
 839:Core/Src/main.c ****     if (HAL_GetTick() > (buttonElapsed[2] + DELAY_DEBOUNCE))
 840:Core/Src/main.c ****     {
 841:Core/Src/main.c ****       printf("btn 3\r\n");
 842:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 843:Core/Src/main.c ****       organise_Button_Order(3);
 844:Core/Src/main.c ****       buttonElapsed[2] = HAL_GetTick();
 845:Core/Src/main.c ****     }
 846:Core/Src/main.c ****     break;
 847:Core/Src/main.c ****   case BTN_4_Pin:
 848:Core/Src/main.c ****     if (HAL_GetTick() > (buttonElapsed[3] + DELAY_DEBOUNCE))
 849:Core/Src/main.c ****     {
 850:Core/Src/main.c ****       printf("btn 4\r\n");
 851:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 852:Core/Src/main.c ****       organise_Button_Order(4);
 853:Core/Src/main.c ****       buttonElapsed[3] = HAL_GetTick();
 854:Core/Src/main.c ****     }
 855:Core/Src/main.c ****     break;
 856:Core/Src/main.c ****   default:
 857:Core/Src/main.c ****     break;
 858:Core/Src/main.c ****   }
 859:Core/Src/main.c **** }
 860:Core/Src/main.c **** // endregion
 861:Core/Src/main.c **** 
 862:Core/Src/main.c **** // Fonction BCD
 863:Core/Src/main.c **** // region[rgba(255, 0, 0, 0.1)]
 864:Core/Src/main.c **** void BCD_SendCommand(uint8_t addr, uint8_t data)
 865:Core/Src/main.c **** {
 530              		.loc 1 865 1 is_stmt 1 view -0
 531              		.cfi_startproc
 532              		@ args = 0, pretend = 0, frame = 8
 533              		@ frame_needed = 0, uses_anonymous_args = 0
 534              		.loc 1 865 1 is_stmt 0 view .LVU129
 535 0000 10B5     		push	{r4, lr}
 536              	.LCFI7:
 537              		.cfi_def_cfa_offset 8
 538              		.cfi_offset 4, -8
 539              		.cfi_offset 14, -4
 540 0002 82B0     		sub	sp, sp, #8
 541              	.LCFI8:
 542              		.cfi_def_cfa_offset 16
 866:Core/Src/main.c ****   uint8_t mot[2];
 543              		.loc 1 866 3 is_stmt 1 view .LVU130
 867:Core/Src/main.c ****   mot[0] = addr;
 544              		.loc 1 867 3 view .LVU131
 545              		.loc 1 867 10 is_stmt 0 view .LVU132
 546 0004 8DF80400 		strb	r0, [sp, #4]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 59


 868:Core/Src/main.c ****   mot[1] = data;
 547              		.loc 1 868 3 is_stmt 1 view .LVU133
 548              		.loc 1 868 10 is_stmt 0 view .LVU134
 549 0008 8DF80510 		strb	r1, [sp, #5]
 869:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 550              		.loc 1 869 3 is_stmt 1 view .LVU135
 551 000c 0A4C     		ldr	r4, .L38
 552 000e 0022     		movs	r2, #0
 553 0010 4FF48071 		mov	r1, #256
 554              	.LVL21:
 555              		.loc 1 869 3 is_stmt 0 view .LVU136
 556 0014 2046     		mov	r0, r4
 557              	.LVL22:
 558              		.loc 1 869 3 view .LVU137
 559 0016 FFF7FEFF 		bl	HAL_GPIO_WritePin
 560              	.LVL23:
 870:Core/Src/main.c ****   HAL_SPI_Transmit(&hspi1, mot, 2, SPI_TIMEOUT);
 561              		.loc 1 870 3 is_stmt 1 view .LVU138
 562 001a 4FF47A73 		mov	r3, #1000
 563 001e 0222     		movs	r2, #2
 564 0020 01A9     		add	r1, sp, #4
 565 0022 0648     		ldr	r0, .L38+4
 566 0024 FFF7FEFF 		bl	HAL_SPI_Transmit
 567              	.LVL24:
 871:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 568              		.loc 1 871 3 view .LVU139
 569 0028 0122     		movs	r2, #1
 570 002a 4FF48071 		mov	r1, #256
 571 002e 2046     		mov	r0, r4
 572 0030 FFF7FEFF 		bl	HAL_GPIO_WritePin
 573              	.LVL25:
 872:Core/Src/main.c **** }
 574              		.loc 1 872 1 is_stmt 0 view .LVU140
 575 0034 02B0     		add	sp, sp, #8
 576              	.LCFI9:
 577              		.cfi_def_cfa_offset 8
 578              		@ sp needed
 579 0036 10BD     		pop	{r4, pc}
 580              	.L39:
 581              		.align	2
 582              	.L38:
 583 0038 00000240 		.word	1073872896
 584 003c 00000000 		.word	hspi1
 585              		.cfi_endproc
 586              	.LFE93:
 588              		.section	.text.BCD_Init,"ax",%progbits
 589              		.align	1
 590              		.global	BCD_Init
 591              		.syntax unified
 592              		.thumb
 593              		.thumb_func
 595              	BCD_Init:
 596              	.LVL26:
 597              	.LFB94:
 873:Core/Src/main.c **** 
 874:Core/Src/main.c **** void BCD_Init(uint16_t time_in_second)
 875:Core/Src/main.c **** {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 60


 598              		.loc 1 875 1 is_stmt 1 view -0
 599              		.cfi_startproc
 600              		@ args = 0, pretend = 0, frame = 0
 601              		@ frame_needed = 0, uses_anonymous_args = 0
 602              		.loc 1 875 1 is_stmt 0 view .LVU142
 603 0000 70B5     		push	{r4, r5, r6, lr}
 604              	.LCFI10:
 605              		.cfi_def_cfa_offset 16
 606              		.cfi_offset 4, -16
 607              		.cfi_offset 5, -12
 608              		.cfi_offset 6, -8
 609              		.cfi_offset 14, -4
 610 0002 0546     		mov	r5, r0
 876:Core/Src/main.c **** 
 877:Core/Src/main.c ****   BCD_SendCommand(0x0C, 0x01); // shutdown pour reset/economie energie
 611              		.loc 1 877 3 is_stmt 1 view .LVU143
 612 0004 0121     		movs	r1, #1
 613 0006 0C20     		movs	r0, #12
 614              	.LVL27:
 615              		.loc 1 877 3 is_stmt 0 view .LVU144
 616 0008 FFF7FEFF 		bl	BCD_SendCommand
 617              	.LVL28:
 878:Core/Src/main.c ****   BCD_SendCommand(0x09, 0x0F); // decode permet utiliser tab predefinie au lieu seg/seg
 618              		.loc 1 878 3 is_stmt 1 view .LVU145
 619 000c 0F21     		movs	r1, #15
 620 000e 0920     		movs	r0, #9
 621 0010 FFF7FEFF 		bl	BCD_SendCommand
 622              	.LVL29:
 879:Core/Src/main.c ****   BCD_SendCommand(0x0B, 0x03); // scanlimit
 623              		.loc 1 879 3 view .LVU146
 624 0014 0321     		movs	r1, #3
 625 0016 0B20     		movs	r0, #11
 626 0018 FFF7FEFF 		bl	BCD_SendCommand
 627              	.LVL30:
 880:Core/Src/main.c ****   BCD_SendCommand(0x0A, 0x01); // intensity regle intensite
 628              		.loc 1 880 3 view .LVU147
 629 001c 0121     		movs	r1, #1
 630 001e 0A20     		movs	r0, #10
 631 0020 FFF7FEFF 		bl	BCD_SendCommand
 632              	.LVL31:
 881:Core/Src/main.c **** 
 882:Core/Src/main.c ****   for (int i = 0; i < 3; i++)
 633              		.loc 1 882 3 view .LVU148
 634              	.LBB10:
 635              		.loc 1 882 8 view .LVU149
 636              		.loc 1 882 12 is_stmt 0 view .LVU150
 637 0024 0024     		movs	r4, #0
 638              		.loc 1 882 3 view .LVU151
 639 0026 0EE0     		b	.L41
 640              	.LVL32:
 641              	.L42:
 883:Core/Src/main.c ****   {
 884:Core/Src/main.c ****     BCD_SendCommand(0xFF, 0xFF);
 642              		.loc 1 884 5 is_stmt 1 view .LVU152
 643 0028 FF21     		movs	r1, #255
 644 002a 0846     		mov	r0, r1
 645 002c FFF7FEFF 		bl	BCD_SendCommand
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 61


 646              	.LVL33:
 885:Core/Src/main.c ****     HAL_Delay(50);
 647              		.loc 1 885 5 view .LVU153
 648 0030 3220     		movs	r0, #50
 649 0032 FFF7FEFF 		bl	HAL_Delay
 650              	.LVL34:
 886:Core/Src/main.c ****     BCD_SendCommand(0xFF, 0x00);
 651              		.loc 1 886 5 view .LVU154
 652 0036 0021     		movs	r1, #0
 653 0038 FF20     		movs	r0, #255
 654 003a FFF7FEFF 		bl	BCD_SendCommand
 655              	.LVL35:
 887:Core/Src/main.c ****     HAL_Delay(50);
 656              		.loc 1 887 5 view .LVU155
 657 003e 3220     		movs	r0, #50
 658 0040 FFF7FEFF 		bl	HAL_Delay
 659              	.LVL36:
 882:Core/Src/main.c ****   {
 660              		.loc 1 882 27 discriminator 3 view .LVU156
 661 0044 0134     		adds	r4, r4, #1
 662              	.LVL37:
 663              	.L41:
 882:Core/Src/main.c ****   {
 664              		.loc 1 882 21 discriminator 1 view .LVU157
 665 0046 022C     		cmp	r4, #2
 666 0048 EEDD     		ble	.L42
 667              	.LBE10:
 888:Core/Src/main.c ****   }
 889:Core/Src/main.c **** 
 890:Core/Src/main.c ****   // Modif
 891:Core/Src/main.c **** 
 892:Core/Src/main.c ****   uint8_t seconds = 0;
 668              		.loc 1 892 3 view .LVU158
 669              	.LVL38:
 893:Core/Src/main.c ****   uint8_t diz_seconds = 0;
 670              		.loc 1 893 3 view .LVU159
 894:Core/Src/main.c ****   uint8_t minutes = 0;
 671              		.loc 1 894 3 view .LVU160
 895:Core/Src/main.c ****   uint8_t diz_minutes = 0;
 672              		.loc 1 895 3 view .LVU161
 896:Core/Src/main.c **** 
 897:Core/Src/main.c ****   minutes = time_in_second / 60;
 673              		.loc 1 897 3 view .LVU162
 674              		.loc 1 897 11 is_stmt 0 view .LVU163
 675 004a 1B4E     		ldr	r6, .L48
 676 004c A6FB0536 		umull	r3, r6, r6, r5
 677 0050 7309     		lsrs	r3, r6, #5
 678 0052 C6F34716 		ubfx	r6, r6, #5, #8
 679              	.LVL39:
 898:Core/Src/main.c ****   seconds = time_in_second % 60;
 680              		.loc 1 898 3 is_stmt 1 view .LVU164
 681              		.loc 1 898 11 is_stmt 0 view .LVU165
 682 0056 C3EB0313 		rsb	r3, r3, r3, lsl #4
 683 005a A5EB8304 		sub	r4, r5, r3, lsl #2
 684              	.LVL40:
 685              		.loc 1 898 11 view .LVU166
 686 005e E4B2     		uxtb	r4, r4
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 62


 687              	.LVL41:
 899:Core/Src/main.c **** 
 900:Core/Src/main.c ****   if (minutes >= 10)
 688              		.loc 1 900 3 is_stmt 1 view .LVU167
 689              		.loc 1 900 6 is_stmt 0 view .LVU168
 690 0060 092E     		cmp	r6, #9
 691 0062 25D9     		bls	.L45
 901:Core/Src/main.c ****   {
 902:Core/Src/main.c ****     diz_minutes = minutes / 10;
 692              		.loc 1 902 5 is_stmt 1 view .LVU169
 693              		.loc 1 902 17 is_stmt 0 view .LVU170
 694 0064 1549     		ldr	r1, .L48+4
 695 0066 A1FB0631 		umull	r3, r1, r1, r6
 696 006a CB08     		lsrs	r3, r1, #3
 697 006c 1946     		mov	r1, r3
 698              	.LVL42:
 903:Core/Src/main.c ****     minutes = minutes % 10;
 699              		.loc 1 903 5 is_stmt 1 view .LVU171
 700              		.loc 1 903 13 is_stmt 0 view .LVU172
 701 006e 03EB8303 		add	r3, r3, r3, lsl #2
 702              	.LVL43:
 703              		.loc 1 903 13 view .LVU173
 704 0072 A6EB4303 		sub	r3, r6, r3, lsl #1
 705 0076 DEB2     		uxtb	r6, r3
 706              	.LVL44:
 707              	.L43:
 904:Core/Src/main.c ****   }
 905:Core/Src/main.c ****   if (seconds >= 10)
 708              		.loc 1 905 3 is_stmt 1 view .LVU174
 709              		.loc 1 905 6 is_stmt 0 view .LVU175
 710 0078 092C     		cmp	r4, #9
 711 007a 1BD9     		bls	.L46
 906:Core/Src/main.c ****   {
 907:Core/Src/main.c ****     diz_seconds = seconds / 10;
 712              		.loc 1 907 5 is_stmt 1 view .LVU176
 713              		.loc 1 907 17 is_stmt 0 view .LVU177
 714 007c 0F4D     		ldr	r5, .L48+4
 715              	.LVL45:
 716              		.loc 1 907 17 view .LVU178
 717 007e A5FB0435 		umull	r3, r5, r5, r4
 718 0082 EB08     		lsrs	r3, r5, #3
 719 0084 1D46     		mov	r5, r3
 720              	.LVL46:
 908:Core/Src/main.c ****     seconds = seconds % 10;
 721              		.loc 1 908 5 is_stmt 1 view .LVU179
 722              		.loc 1 908 13 is_stmt 0 view .LVU180
 723 0086 03EB8303 		add	r3, r3, r3, lsl #2
 724              	.LVL47:
 725              		.loc 1 908 13 view .LVU181
 726 008a A4EB4303 		sub	r3, r4, r3, lsl #1
 727 008e DCB2     		uxtb	r4, r3
 728              	.LVL48:
 729              	.L44:
 909:Core/Src/main.c ****   }
 910:Core/Src/main.c **** 
 911:Core/Src/main.c ****   BCD_SendCommand(0x01, diz_minutes);
 730              		.loc 1 911 3 is_stmt 1 view .LVU182
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 63


 731 0090 0120     		movs	r0, #1
 732 0092 FFF7FEFF 		bl	BCD_SendCommand
 733              	.LVL49:
 912:Core/Src/main.c ****   BCD_SendCommand(0x02, minutes);
 734              		.loc 1 912 3 view .LVU183
 735 0096 3146     		mov	r1, r6
 736 0098 0220     		movs	r0, #2
 737 009a FFF7FEFF 		bl	BCD_SendCommand
 738              	.LVL50:
 913:Core/Src/main.c ****   BCD_SendCommand(0x03, diz_seconds);
 739              		.loc 1 913 3 view .LVU184
 740 009e 2946     		mov	r1, r5
 741 00a0 0320     		movs	r0, #3
 742 00a2 FFF7FEFF 		bl	BCD_SendCommand
 743              	.LVL51:
 914:Core/Src/main.c ****   BCD_SendCommand(0x04, seconds);
 744              		.loc 1 914 3 view .LVU185
 745 00a6 2146     		mov	r1, r4
 746 00a8 0420     		movs	r0, #4
 747 00aa FFF7FEFF 		bl	BCD_SendCommand
 748              	.LVL52:
 915:Core/Src/main.c **** }
 749              		.loc 1 915 1 is_stmt 0 view .LVU186
 750 00ae 70BD     		pop	{r4, r5, r6, pc}
 751              	.LVL53:
 752              	.L45:
 895:Core/Src/main.c **** 
 753              		.loc 1 895 11 view .LVU187
 754 00b0 0021     		movs	r1, #0
 755 00b2 E1E7     		b	.L43
 756              	.LVL54:
 757              	.L46:
 893:Core/Src/main.c ****   uint8_t minutes = 0;
 758              		.loc 1 893 11 view .LVU188
 759 00b4 0025     		movs	r5, #0
 760 00b6 EBE7     		b	.L44
 761              	.L49:
 762              		.align	2
 763              	.L48:
 764 00b8 89888888 		.word	-2004318071
 765 00bc CDCCCCCC 		.word	-858993459
 766              		.cfi_endproc
 767              	.LFE94:
 769              		.section	.text.BCD_updateClock,"ax",%progbits
 770              		.align	1
 771              		.global	BCD_updateClock
 772              		.syntax unified
 773              		.thumb
 774              		.thumb_func
 776              	BCD_updateClock:
 777              	.LVL55:
 778              	.LFB95:
 916:Core/Src/main.c **** 
 917:Core/Src/main.c **** int BCD_updateClock(uint16_t time_in_second)
 918:Core/Src/main.c **** {
 779              		.loc 1 918 1 is_stmt 1 view -0
 780              		.cfi_startproc
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 64


 781              		@ args = 0, pretend = 0, frame = 0
 782              		@ frame_needed = 0, uses_anonymous_args = 0
 919:Core/Src/main.c **** 
 920:Core/Src/main.c ****   if (time_in_second == 0)
 783              		.loc 1 920 3 view .LVU190
 784              		.loc 1 920 6 is_stmt 0 view .LVU191
 785 0000 0028     		cmp	r0, #0
 786 0002 3AD0     		beq	.L54
 918:Core/Src/main.c **** 
 787              		.loc 1 918 1 view .LVU192
 788 0004 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 789              	.LCFI11:
 790              		.cfi_def_cfa_offset 24
 791              		.cfi_offset 3, -24
 792              		.cfi_offset 4, -20
 793              		.cfi_offset 5, -16
 794              		.cfi_offset 6, -12
 795              		.cfi_offset 7, -8
 796              		.cfi_offset 14, -4
 921:Core/Src/main.c ****   {
 922:Core/Src/main.c ****     return 0;
 923:Core/Src/main.c ****   }
 924:Core/Src/main.c **** 
 925:Core/Src/main.c ****   time_in_second--;
 797              		.loc 1 925 3 is_stmt 1 view .LVU193
 798              		.loc 1 925 17 is_stmt 0 view .LVU194
 799 0006 441E     		subs	r4, r0, #1
 800 0008 A4B2     		uxth	r4, r4
 801              	.LVL56:
 926:Core/Src/main.c **** 
 927:Core/Src/main.c ****   uint8_t seconds = 0;
 802              		.loc 1 927 3 is_stmt 1 view .LVU195
 928:Core/Src/main.c ****   uint8_t diz_seconds = 0;
 803              		.loc 1 928 3 view .LVU196
 929:Core/Src/main.c ****   uint8_t minutes = 0;
 804              		.loc 1 929 3 view .LVU197
 930:Core/Src/main.c ****   uint8_t diz_minutes = 0;
 805              		.loc 1 930 3 view .LVU198
 931:Core/Src/main.c **** 
 932:Core/Src/main.c ****   minutes = time_in_second / 60;
 806              		.loc 1 932 3 view .LVU199
 807              		.loc 1 932 11 is_stmt 0 view .LVU200
 808 000a 1D4E     		ldr	r6, .L61
 809 000c A6FB0436 		umull	r3, r6, r6, r4
 810 0010 7509     		lsrs	r5, r6, #5
 811 0012 C6F34716 		ubfx	r6, r6, #5, #8
 812              	.LVL57:
 933:Core/Src/main.c ****   seconds = time_in_second % 60;
 813              		.loc 1 933 3 is_stmt 1 view .LVU201
 814              		.loc 1 933 11 is_stmt 0 view .LVU202
 815 0016 C5EB0515 		rsb	r5, r5, r5, lsl #4
 816 001a A4EB8505 		sub	r5, r4, r5, lsl #2
 817 001e EDB2     		uxtb	r5, r5
 818              	.LVL58:
 934:Core/Src/main.c **** 
 935:Core/Src/main.c ****   if (seconds >= 10)
 819              		.loc 1 935 3 is_stmt 1 view .LVU203
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 65


 820              		.loc 1 935 6 is_stmt 0 view .LVU204
 821 0020 092D     		cmp	r5, #9
 822 0022 0AD9     		bls	.L55
 936:Core/Src/main.c ****   {
 937:Core/Src/main.c ****     diz_seconds = seconds / 10;
 823              		.loc 1 937 5 is_stmt 1 view .LVU205
 824              		.loc 1 937 17 is_stmt 0 view .LVU206
 825 0024 174F     		ldr	r7, .L61+4
 826 0026 A7FB0537 		umull	r3, r7, r7, r5
 827 002a FB08     		lsrs	r3, r7, #3
 828 002c 1F46     		mov	r7, r3
 829              	.LVL59:
 938:Core/Src/main.c ****     seconds = seconds % 10;
 830              		.loc 1 938 5 is_stmt 1 view .LVU207
 831              		.loc 1 938 13 is_stmt 0 view .LVU208
 832 002e 03EB8303 		add	r3, r3, r3, lsl #2
 833              	.LVL60:
 834              		.loc 1 938 13 view .LVU209
 835 0032 A5EB4303 		sub	r3, r5, r3, lsl #1
 836 0036 DDB2     		uxtb	r5, r3
 837              	.LVL61:
 838              		.loc 1 938 13 view .LVU210
 839 0038 00E0     		b	.L52
 840              	.LVL62:
 841              	.L55:
 928:Core/Src/main.c ****   uint8_t minutes = 0;
 842              		.loc 1 928 11 view .LVU211
 843 003a 0027     		movs	r7, #0
 844              	.LVL63:
 845              	.L52:
 939:Core/Src/main.c ****   }
 940:Core/Src/main.c ****   if (minutes >= 10)
 846              		.loc 1 940 3 is_stmt 1 view .LVU212
 847              		.loc 1 940 6 is_stmt 0 view .LVU213
 848 003c 092E     		cmp	r6, #9
 849 003e 0AD9     		bls	.L56
 941:Core/Src/main.c ****   {
 942:Core/Src/main.c ****     diz_minutes = minutes / 10;
 850              		.loc 1 942 5 is_stmt 1 view .LVU214
 851              		.loc 1 942 17 is_stmt 0 view .LVU215
 852 0040 1049     		ldr	r1, .L61+4
 853 0042 A1FB0631 		umull	r3, r1, r1, r6
 854 0046 CB08     		lsrs	r3, r1, #3
 855 0048 1946     		mov	r1, r3
 856              	.LVL64:
 943:Core/Src/main.c ****     minutes = minutes % 10;
 857              		.loc 1 943 5 is_stmt 1 view .LVU216
 858              		.loc 1 943 13 is_stmt 0 view .LVU217
 859 004a 03EB8303 		add	r3, r3, r3, lsl #2
 860              	.LVL65:
 861              		.loc 1 943 13 view .LVU218
 862 004e A6EB4303 		sub	r3, r6, r3, lsl #1
 863 0052 DEB2     		uxtb	r6, r3
 864              	.LVL66:
 865              		.loc 1 943 13 view .LVU219
 866 0054 00E0     		b	.L53
 867              	.LVL67:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 66


 868              	.L56:
 930:Core/Src/main.c **** 
 869              		.loc 1 930 11 view .LVU220
 870 0056 0021     		movs	r1, #0
 871              	.LVL68:
 872              	.L53:
 944:Core/Src/main.c ****   }
 945:Core/Src/main.c **** 
 946:Core/Src/main.c ****   BCD_SendCommand(0x01, diz_minutes);
 873              		.loc 1 946 3 is_stmt 1 view .LVU221
 874 0058 0120     		movs	r0, #1
 875 005a FFF7FEFF 		bl	BCD_SendCommand
 876              	.LVL69:
 947:Core/Src/main.c ****   BCD_SendCommand(0x02, minutes);
 877              		.loc 1 947 3 view .LVU222
 878 005e 3146     		mov	r1, r6
 879 0060 0220     		movs	r0, #2
 880 0062 FFF7FEFF 		bl	BCD_SendCommand
 881              	.LVL70:
 948:Core/Src/main.c ****   BCD_SendCommand(0x03, diz_seconds);
 882              		.loc 1 948 3 view .LVU223
 883 0066 3946     		mov	r1, r7
 884 0068 0320     		movs	r0, #3
 885 006a FFF7FEFF 		bl	BCD_SendCommand
 886              	.LVL71:
 949:Core/Src/main.c ****   BCD_SendCommand(0x04, seconds);
 887              		.loc 1 949 3 view .LVU224
 888 006e 2946     		mov	r1, r5
 889 0070 0420     		movs	r0, #4
 890 0072 FFF7FEFF 		bl	BCD_SendCommand
 891              	.LVL72:
 950:Core/Src/main.c **** 
 951:Core/Src/main.c ****   return time_in_second;
 892              		.loc 1 951 3 view .LVU225
 893              		.loc 1 951 10 is_stmt 0 view .LVU226
 894 0076 2046     		mov	r0, r4
 952:Core/Src/main.c **** }
 895              		.loc 1 952 1 view .LVU227
 896 0078 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 897              	.LVL73:
 898              	.L54:
 899              	.LCFI12:
 900              		.cfi_def_cfa_offset 0
 901              		.cfi_restore 3
 902              		.cfi_restore 4
 903              		.cfi_restore 5
 904              		.cfi_restore 6
 905              		.cfi_restore 7
 906              		.cfi_restore 14
 922:Core/Src/main.c ****   }
 907              		.loc 1 922 12 view .LVU228
 908 007a 0020     		movs	r0, #0
 909              	.LVL74:
 910              		.loc 1 952 1 view .LVU229
 911 007c 7047     		bx	lr
 912              	.L62:
 913 007e 00BF     		.align	2
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 67


 914              	.L61:
 915 0080 89888888 		.word	-2004318071
 916 0084 CDCCCCCC 		.word	-858993459
 917              		.cfi_endproc
 918              	.LFE95:
 920              		.section	.text.play,"ax",%progbits
 921              		.align	1
 922              		.global	play
 923              		.syntax unified
 924              		.thumb
 925              		.thumb_func
 927              	play:
 928              	.LFB96:
 953:Core/Src/main.c **** // endregion
 954:Core/Src/main.c **** 
 955:Core/Src/main.c **** void play(void)
 956:Core/Src/main.c **** {
 929              		.loc 1 956 1 is_stmt 1 view -0
 930              		.cfi_startproc
 931              		@ args = 0, pretend = 0, frame = 8
 932              		@ frame_needed = 0, uses_anonymous_args = 0
 933 0000 00B5     		push	{lr}
 934              	.LCFI13:
 935              		.cfi_def_cfa_offset 4
 936              		.cfi_offset 14, -4
 937 0002 83B0     		sub	sp, sp, #12
 938              	.LCFI14:
 939              		.cfi_def_cfa_offset 16
 957:Core/Src/main.c ****   uint8_t array[4] = {0xAA, 0x02, 0x00, 0xAC};
 940              		.loc 1 957 3 view .LVU231
 941              		.loc 1 957 11 is_stmt 0 view .LVU232
 942 0004 064B     		ldr	r3, .L65
 943 0006 0193     		str	r3, [sp, #4]
 958:Core/Src/main.c ****   HAL_UART_Transmit(&huart4, array, sizeof(array), 1000);
 944              		.loc 1 958 3 is_stmt 1 view .LVU233
 945 0008 4FF47A73 		mov	r3, #1000
 946 000c 0422     		movs	r2, #4
 947 000e 0DEB0201 		add	r1, sp, r2
 948 0012 0448     		ldr	r0, .L65+4
 949 0014 FFF7FEFF 		bl	HAL_UART_Transmit
 950              	.LVL75:
 959:Core/Src/main.c **** }
 951              		.loc 1 959 1 is_stmt 0 view .LVU234
 952 0018 03B0     		add	sp, sp, #12
 953              	.LCFI15:
 954              		.cfi_def_cfa_offset 4
 955              		@ sp needed
 956 001a 5DF804FB 		ldr	pc, [sp], #4
 957              	.L66:
 958 001e 00BF     		.align	2
 959              	.L65:
 960 0020 AA0200AC 		.word	-1409285462
 961 0024 00000000 		.word	huart4
 962              		.cfi_endproc
 963              	.LFE96:
 965              		.section	.text.play_track,"ax",%progbits
 966              		.align	1
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 68


 967              		.global	play_track
 968              		.syntax unified
 969              		.thumb
 970              		.thumb_func
 972              	play_track:
 973              	.LVL76:
 974              	.LFB97:
 960:Core/Src/main.c **** 
 961:Core/Src/main.c **** void play_track(uint8_t track_nb)
 962:Core/Src/main.c **** {
 975              		.loc 1 962 1 is_stmt 1 view -0
 976              		.cfi_startproc
 977              		@ args = 0, pretend = 0, frame = 8
 978              		@ frame_needed = 0, uses_anonymous_args = 0
 979              		.loc 1 962 1 is_stmt 0 view .LVU236
 980 0000 00B5     		push	{lr}
 981              	.LCFI16:
 982              		.cfi_def_cfa_offset 4
 983              		.cfi_offset 14, -4
 984 0002 83B0     		sub	sp, sp, #12
 985              	.LCFI17:
 986              		.cfi_def_cfa_offset 16
 963:Core/Src/main.c ****   uint8_t array[6] = {0xAA, 0x07, 0x02, 0x00, track_nb, 0xB3 + track_nb};
 987              		.loc 1 963 3 is_stmt 1 view .LVU237
 988              		.loc 1 963 11 is_stmt 0 view .LVU238
 989 0004 AA23     		movs	r3, #170
 990 0006 8DF80030 		strb	r3, [sp]
 991 000a 0723     		movs	r3, #7
 992 000c 8DF80130 		strb	r3, [sp, #1]
 993 0010 0223     		movs	r3, #2
 994 0012 8DF80230 		strb	r3, [sp, #2]
 995 0016 0023     		movs	r3, #0
 996 0018 8DF80330 		strb	r3, [sp, #3]
 997 001c 8DF80400 		strb	r0, [sp, #4]
 998              		.loc 1 963 62 view .LVU239
 999 0020 4D38     		subs	r0, r0, #77
 1000              	.LVL77:
 1001              		.loc 1 963 11 view .LVU240
 1002 0022 8DF80500 		strb	r0, [sp, #5]
 964:Core/Src/main.c ****   HAL_UART_Transmit(&huart4, array, sizeof(array), 1000);
 1003              		.loc 1 964 3 is_stmt 1 view .LVU241
 1004 0026 4FF47A73 		mov	r3, #1000
 1005 002a 0622     		movs	r2, #6
 1006 002c 6946     		mov	r1, sp
 1007 002e 0348     		ldr	r0, .L69
 1008 0030 FFF7FEFF 		bl	HAL_UART_Transmit
 1009              	.LVL78:
 965:Core/Src/main.c **** }
 1010              		.loc 1 965 1 is_stmt 0 view .LVU242
 1011 0034 03B0     		add	sp, sp, #12
 1012              	.LCFI18:
 1013              		.cfi_def_cfa_offset 4
 1014              		@ sp needed
 1015 0036 5DF804FB 		ldr	pc, [sp], #4
 1016              	.L70:
 1017 003a 00BF     		.align	2
 1018              	.L69:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 69


 1019 003c 00000000 		.word	huart4
 1020              		.cfi_endproc
 1021              	.LFE97:
 1023              		.section	.rodata.HAL_GPIO_EXTI_Callback.str1.4,"aMS",%progbits,1
 1024              		.align	2
 1025              	.LC0:
 1026 0000 62746E20 		.ascii	"btn 1\015\000"
 1026      310D00
 1027 0007 00       		.align	2
 1028              	.LC1:
 1029 0008 62746E20 		.ascii	"btn 2\015\000"
 1029      320D00
 1030 000f 00       		.align	2
 1031              	.LC2:
 1032 0010 62746E20 		.ascii	"btn 3\015\000"
 1032      330D00
 1033 0017 00       		.align	2
 1034              	.LC3:
 1035 0018 62746E20 		.ascii	"btn 4\015\000"
 1035      340D00
 1036              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 1037              		.align	1
 1038              		.global	HAL_GPIO_EXTI_Callback
 1039              		.syntax unified
 1040              		.thumb
 1041              		.thumb_func
 1043              	HAL_GPIO_EXTI_Callback:
 1044              	.LVL79:
 1045              	.LFB92:
 817:Core/Src/main.c ****   switch (GPIO_Pin)
 1046              		.loc 1 817 1 is_stmt 1 view -0
 1047              		.cfi_startproc
 1048              		@ args = 0, pretend = 0, frame = 0
 1049              		@ frame_needed = 0, uses_anonymous_args = 0
 817:Core/Src/main.c ****   switch (GPIO_Pin)
 1050              		.loc 1 817 1 is_stmt 0 view .LVU244
 1051 0000 08B5     		push	{r3, lr}
 1052              	.LCFI19:
 1053              		.cfi_def_cfa_offset 8
 1054              		.cfi_offset 3, -8
 1055              		.cfi_offset 14, -4
 818:Core/Src/main.c ****   {
 1056              		.loc 1 818 3 is_stmt 1 view .LVU245
 1057 0002 B0F5006F 		cmp	r0, #2048
 1058 0006 33D0     		beq	.L72
 1059 0008 19D8     		bhi	.L73
 1060 000a 2028     		cmp	r0, #32
 1061 000c 47D0     		beq	.L74
 1062 000e 4028     		cmp	r0, #64
 1063 0010 36D1     		bne	.L71
 839:Core/Src/main.c ****     {
 1064              		.loc 1 839 5 view .LVU246
 839:Core/Src/main.c ****     {
 1065              		.loc 1 839 9 is_stmt 0 view .LVU247
 1066 0012 FFF7FEFF 		bl	HAL_GetTick
 1067              	.LVL80:
 839:Core/Src/main.c ****     {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 70


 1068              		.loc 1 839 39 discriminator 1 view .LVU248
 1069 0016 2D4B     		ldr	r3, .L80
 1070 0018 9B68     		ldr	r3, [r3, #8]
 839:Core/Src/main.c ****     {
 1071              		.loc 1 839 43 discriminator 1 view .LVU249
 1072 001a 03F59673 		add	r3, r3, #300
 839:Core/Src/main.c ****     {
 1073              		.loc 1 839 8 discriminator 1 view .LVU250
 1074 001e 9842     		cmp	r0, r3
 1075 0020 2ED9     		bls	.L71
 841:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1076              		.loc 1 841 7 is_stmt 1 view .LVU251
 1077 0022 2B48     		ldr	r0, .L80+4
 1078 0024 FFF7FEFF 		bl	puts
 1079              	.LVL81:
 842:Core/Src/main.c ****       organise_Button_Order(3);
 1080              		.loc 1 842 7 view .LVU252
 1081 0028 0520     		movs	r0, #5
 1082 002a FFF7FEFF 		bl	play_track
 1083              	.LVL82:
 843:Core/Src/main.c ****       buttonElapsed[2] = HAL_GetTick();
 1084              		.loc 1 843 7 view .LVU253
 1085 002e 0320     		movs	r0, #3
 1086 0030 FFF7FEFF 		bl	organise_Button_Order
 1087              	.LVL83:
 844:Core/Src/main.c ****     }
 1088              		.loc 1 844 7 view .LVU254
 844:Core/Src/main.c ****     }
 1089              		.loc 1 844 26 is_stmt 0 view .LVU255
 1090 0034 FFF7FEFF 		bl	HAL_GetTick
 1091              	.LVL84:
 844:Core/Src/main.c ****     }
 1092              		.loc 1 844 24 discriminator 1 view .LVU256
 1093 0038 244B     		ldr	r3, .L80
 1094 003a 9860     		str	r0, [r3, #8]
 1095 003c 20E0     		b	.L71
 1096              	.LVL85:
 1097              	.L73:
 818:Core/Src/main.c ****   {
 1098              		.loc 1 818 3 view .LVU257
 1099 003e B0F5805F 		cmp	r0, #4096
 1100 0042 1DD1     		bne	.L71
 830:Core/Src/main.c ****     {
 1101              		.loc 1 830 5 is_stmt 1 view .LVU258
 830:Core/Src/main.c ****     {
 1102              		.loc 1 830 9 is_stmt 0 view .LVU259
 1103 0044 FFF7FEFF 		bl	HAL_GetTick
 1104              	.LVL86:
 830:Core/Src/main.c ****     {
 1105              		.loc 1 830 39 discriminator 1 view .LVU260
 1106 0048 204B     		ldr	r3, .L80
 1107 004a 5B68     		ldr	r3, [r3, #4]
 830:Core/Src/main.c ****     {
 1108              		.loc 1 830 43 discriminator 1 view .LVU261
 1109 004c 03F59673 		add	r3, r3, #300
 830:Core/Src/main.c ****     {
 1110              		.loc 1 830 8 discriminator 1 view .LVU262
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 71


 1111 0050 9842     		cmp	r0, r3
 1112 0052 15D9     		bls	.L71
 832:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1113              		.loc 1 832 7 is_stmt 1 view .LVU263
 1114 0054 1F48     		ldr	r0, .L80+8
 1115 0056 FFF7FEFF 		bl	puts
 1116              	.LVL87:
 833:Core/Src/main.c ****       organise_Button_Order(2);
 1117              		.loc 1 833 7 view .LVU264
 1118 005a 0520     		movs	r0, #5
 1119 005c FFF7FEFF 		bl	play_track
 1120              	.LVL88:
 834:Core/Src/main.c ****       buttonElapsed[1] = HAL_GetTick();
 1121              		.loc 1 834 7 view .LVU265
 1122 0060 0220     		movs	r0, #2
 1123 0062 FFF7FEFF 		bl	organise_Button_Order
 1124              	.LVL89:
 835:Core/Src/main.c ****     }
 1125              		.loc 1 835 7 view .LVU266
 835:Core/Src/main.c ****     }
 1126              		.loc 1 835 26 is_stmt 0 view .LVU267
 1127 0066 FFF7FEFF 		bl	HAL_GetTick
 1128              	.LVL90:
 835:Core/Src/main.c ****     }
 1129              		.loc 1 835 24 discriminator 1 view .LVU268
 1130 006a 184B     		ldr	r3, .L80
 1131 006c 5860     		str	r0, [r3, #4]
 1132 006e 07E0     		b	.L71
 1133              	.LVL91:
 1134              	.L72:
 821:Core/Src/main.c ****     {
 1135              		.loc 1 821 5 is_stmt 1 view .LVU269
 821:Core/Src/main.c ****     {
 1136              		.loc 1 821 9 is_stmt 0 view .LVU270
 1137 0070 FFF7FEFF 		bl	HAL_GetTick
 1138              	.LVL92:
 821:Core/Src/main.c ****     {
 1139              		.loc 1 821 39 discriminator 1 view .LVU271
 1140 0074 154B     		ldr	r3, .L80
 1141 0076 1B68     		ldr	r3, [r3]
 821:Core/Src/main.c ****     {
 1142              		.loc 1 821 43 discriminator 1 view .LVU272
 1143 0078 03F59673 		add	r3, r3, #300
 821:Core/Src/main.c ****     {
 1144              		.loc 1 821 8 discriminator 1 view .LVU273
 1145 007c 9842     		cmp	r0, r3
 1146 007e 00D8     		bhi	.L79
 1147              	.L71:
 859:Core/Src/main.c **** // endregion
 1148              		.loc 1 859 1 view .LVU274
 1149 0080 08BD     		pop	{r3, pc}
 1150              	.L79:
 823:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1151              		.loc 1 823 7 is_stmt 1 view .LVU275
 1152 0082 1548     		ldr	r0, .L80+12
 1153 0084 FFF7FEFF 		bl	puts
 1154              	.LVL93:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 72


 824:Core/Src/main.c ****       organise_Button_Order(1);
 1155              		.loc 1 824 7 view .LVU276
 1156 0088 0520     		movs	r0, #5
 1157 008a FFF7FEFF 		bl	play_track
 1158              	.LVL94:
 825:Core/Src/main.c ****       buttonElapsed[0] = HAL_GetTick();
 1159              		.loc 1 825 7 view .LVU277
 1160 008e 0120     		movs	r0, #1
 1161 0090 FFF7FEFF 		bl	organise_Button_Order
 1162              	.LVL95:
 826:Core/Src/main.c ****     }
 1163              		.loc 1 826 7 view .LVU278
 826:Core/Src/main.c ****     }
 1164              		.loc 1 826 26 is_stmt 0 view .LVU279
 1165 0094 FFF7FEFF 		bl	HAL_GetTick
 1166              	.LVL96:
 826:Core/Src/main.c ****     }
 1167              		.loc 1 826 24 discriminator 1 view .LVU280
 1168 0098 0C4B     		ldr	r3, .L80
 1169 009a 1860     		str	r0, [r3]
 1170 009c F0E7     		b	.L71
 1171              	.LVL97:
 1172              	.L74:
 848:Core/Src/main.c ****     {
 1173              		.loc 1 848 5 is_stmt 1 view .LVU281
 848:Core/Src/main.c ****     {
 1174              		.loc 1 848 9 is_stmt 0 view .LVU282
 1175 009e FFF7FEFF 		bl	HAL_GetTick
 1176              	.LVL98:
 848:Core/Src/main.c ****     {
 1177              		.loc 1 848 39 discriminator 1 view .LVU283
 1178 00a2 0A4B     		ldr	r3, .L80
 1179 00a4 DB68     		ldr	r3, [r3, #12]
 848:Core/Src/main.c ****     {
 1180              		.loc 1 848 43 discriminator 1 view .LVU284
 1181 00a6 03F59673 		add	r3, r3, #300
 848:Core/Src/main.c ****     {
 1182              		.loc 1 848 8 discriminator 1 view .LVU285
 1183 00aa 9842     		cmp	r0, r3
 1184 00ac E8D9     		bls	.L71
 850:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1185              		.loc 1 850 7 is_stmt 1 view .LVU286
 1186 00ae 0B48     		ldr	r0, .L80+16
 1187 00b0 FFF7FEFF 		bl	puts
 1188              	.LVL99:
 851:Core/Src/main.c ****       organise_Button_Order(4);
 1189              		.loc 1 851 7 view .LVU287
 1190 00b4 0520     		movs	r0, #5
 1191 00b6 FFF7FEFF 		bl	play_track
 1192              	.LVL100:
 852:Core/Src/main.c ****       buttonElapsed[3] = HAL_GetTick();
 1193              		.loc 1 852 7 view .LVU288
 1194 00ba 0420     		movs	r0, #4
 1195 00bc FFF7FEFF 		bl	organise_Button_Order
 1196              	.LVL101:
 853:Core/Src/main.c ****     }
 1197              		.loc 1 853 7 view .LVU289
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 73


 853:Core/Src/main.c ****     }
 1198              		.loc 1 853 26 is_stmt 0 view .LVU290
 1199 00c0 FFF7FEFF 		bl	HAL_GetTick
 1200              	.LVL102:
 853:Core/Src/main.c ****     }
 1201              		.loc 1 853 24 discriminator 1 view .LVU291
 1202 00c4 014B     		ldr	r3, .L80
 1203 00c6 D860     		str	r0, [r3, #12]
 859:Core/Src/main.c **** // endregion
 1204              		.loc 1 859 1 view .LVU292
 1205 00c8 DAE7     		b	.L71
 1206              	.L81:
 1207 00ca 00BF     		.align	2
 1208              	.L80:
 1209 00cc 00000000 		.word	buttonElapsed
 1210 00d0 10000000 		.word	.LC2
 1211 00d4 08000000 		.word	.LC1
 1212 00d8 00000000 		.word	.LC0
 1213 00dc 18000000 		.word	.LC3
 1214              		.cfi_endproc
 1215              	.LFE92:
 1217              		.section	.text.secondToClockDisplay,"ax",%progbits
 1218              		.align	1
 1219              		.global	secondToClockDisplay
 1220              		.syntax unified
 1221              		.thumb
 1222              		.thumb_func
 1224              	secondToClockDisplay:
 1225              	.LVL103:
 1226              	.LFB98:
 966:Core/Src/main.c **** 
 967:Core/Src/main.c **** // Gestion du temps
 968:Core/Src/main.c **** //  region[rgba(180, 100, 0, 0.1)]
 969:Core/Src/main.c **** void secondToClockDisplay(uint16_t time_in_second)
 970:Core/Src/main.c **** {
 1227              		.loc 1 970 1 is_stmt 1 view -0
 1228              		.cfi_startproc
 1229              		@ args = 0, pretend = 0, frame = 0
 1230              		@ frame_needed = 0, uses_anonymous_args = 0
 1231              		@ link register save eliminated.
 971:Core/Src/main.c **** }
 1232              		.loc 1 971 1 view .LVU294
 1233 0000 7047     		bx	lr
 1234              		.cfi_endproc
 1235              	.LFE98:
 1237              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 1238              		.align	1
 1239              		.global	HAL_TIM_PeriodElapsedCallback
 1240              		.syntax unified
 1241              		.thumb
 1242              		.thumb_func
 1244              	HAL_TIM_PeriodElapsedCallback:
 1245              	.LVL104:
 1246              	.LFB99:
 972:Core/Src/main.c **** 
 973:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 974:Core/Src/main.c **** {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 74


 1247              		.loc 1 974 1 view -0
 1248              		.cfi_startproc
 1249              		@ args = 0, pretend = 0, frame = 0
 1250              		@ frame_needed = 0, uses_anonymous_args = 0
 1251              		.loc 1 974 1 is_stmt 0 view .LVU296
 1252 0000 38B5     		push	{r3, r4, r5, lr}
 1253              	.LCFI20:
 1254              		.cfi_def_cfa_offset 16
 1255              		.cfi_offset 3, -16
 1256              		.cfi_offset 4, -12
 1257              		.cfi_offset 5, -8
 1258              		.cfi_offset 14, -4
 1259 0002 0446     		mov	r4, r0
 975:Core/Src/main.c ****   if (htim->Instance == TIM2)
 1260              		.loc 1 975 3 is_stmt 1 view .LVU297
 1261              		.loc 1 975 11 is_stmt 0 view .LVU298
 1262 0004 0368     		ldr	r3, [r0]
 1263              		.loc 1 975 6 view .LVU299
 1264 0006 B3F1804F 		cmp	r3, #1073741824
 1265 000a 04D0     		beq	.L87
 1266              	.LVL105:
 1267              	.L84:
 976:Core/Src/main.c ****   { // Timer de 5ms
 977:Core/Src/main.c ****     HAL_ADC_Start_DMA(&hadc, (uint32_t *)adcData, 2);
 978:Core/Src/main.c ****     // printf("la data est : [%03x;%03x]\r\n",(unsigned int) adcData[1],(unsigned int)adcData[0]);
 979:Core/Src/main.c **** 
 980:Core/Src/main.c ****     ledUpdate(adcData[0], &htim9, TIM_CHANNEL_2);
 981:Core/Src/main.c ****     ledUpdate(adcData[1], &htim11, TIM_CHANNEL_1);
 982:Core/Src/main.c **** 
 983:Core/Src/main.c ****     randomGLC();
 984:Core/Src/main.c ****     flag_bipbip++;
 985:Core/Src/main.c ****   }
 986:Core/Src/main.c **** 
 987:Core/Src/main.c ****   if (htim->Instance == TIM10)
 1268              		.loc 1 987 3 is_stmt 1 view .LVU300
 1269              		.loc 1 987 11 is_stmt 0 view .LVU301
 1270 000c 2268     		ldr	r2, [r4]
 1271              		.loc 1 987 6 view .LVU302
 1272 000e 104B     		ldr	r3, .L89
 1273 0010 9A42     		cmp	r2, r3
 1274 0012 17D0     		beq	.L88
 1275              	.LVL106:
 1276              	.L83:
 988:Core/Src/main.c ****   { // Timer d'1s
 989:Core/Src/main.c ****     time_in_second = BCD_updateClock(time_in_second);
 990:Core/Src/main.c ****   }
 991:Core/Src/main.c **** 
 992:Core/Src/main.c ****   if (htim->Instance == TIM3)
 993:Core/Src/main.c ****   {
 994:Core/Src/main.c ****   }
 995:Core/Src/main.c **** }
 1277              		.loc 1 995 1 view .LVU303
 1278 0014 38BD     		pop	{r3, r4, r5, pc}
 1279              	.LVL107:
 1280              	.L87:
 977:Core/Src/main.c ****     // printf("la data est : [%03x;%03x]\r\n",(unsigned int) adcData[1],(unsigned int)adcData[0]);
 1281              		.loc 1 977 5 is_stmt 1 view .LVU304
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 75


 1282 0016 0F4D     		ldr	r5, .L89+4
 1283 0018 0222     		movs	r2, #2
 1284 001a 2946     		mov	r1, r5
 1285 001c 0E48     		ldr	r0, .L89+8
 1286              	.LVL108:
 977:Core/Src/main.c ****     // printf("la data est : [%03x;%03x]\r\n",(unsigned int) adcData[1],(unsigned int)adcData[0]);
 1287              		.loc 1 977 5 is_stmt 0 view .LVU305
 1288 001e FFF7FEFF 		bl	HAL_ADC_Start_DMA
 1289              	.LVL109:
 980:Core/Src/main.c ****     ledUpdate(adcData[1], &htim11, TIM_CHANNEL_1);
 1290              		.loc 1 980 5 is_stmt 1 view .LVU306
 1291 0022 0422     		movs	r2, #4
 1292 0024 0D49     		ldr	r1, .L89+12
 1293 0026 2888     		ldrh	r0, [r5]
 1294 0028 FFF7FEFF 		bl	ledUpdate
 1295              	.LVL110:
 981:Core/Src/main.c **** 
 1296              		.loc 1 981 5 view .LVU307
 1297 002c 0022     		movs	r2, #0
 1298 002e 0C49     		ldr	r1, .L89+16
 1299 0030 6888     		ldrh	r0, [r5, #2]
 1300 0032 FFF7FEFF 		bl	ledUpdate
 1301              	.LVL111:
 983:Core/Src/main.c ****     flag_bipbip++;
 1302              		.loc 1 983 5 view .LVU308
 1303 0036 FFF7FEFF 		bl	randomGLC
 1304              	.LVL112:
 984:Core/Src/main.c ****   }
 1305              		.loc 1 984 5 view .LVU309
 984:Core/Src/main.c ****   }
 1306              		.loc 1 984 16 is_stmt 0 view .LVU310
 1307 003a 0A4A     		ldr	r2, .L89+20
 1308 003c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1309 003e 0133     		adds	r3, r3, #1
 1310 0040 1370     		strb	r3, [r2]
 1311 0042 E3E7     		b	.L84
 1312              	.L88:
 989:Core/Src/main.c ****   }
 1313              		.loc 1 989 5 is_stmt 1 view .LVU311
 989:Core/Src/main.c ****   }
 1314              		.loc 1 989 22 is_stmt 0 view .LVU312
 1315 0044 084C     		ldr	r4, .L89+24
 1316              	.LVL113:
 989:Core/Src/main.c ****   }
 1317              		.loc 1 989 22 view .LVU313
 1318 0046 2078     		ldrb	r0, [r4]	@ zero_extendqisi2
 1319 0048 FFF7FEFF 		bl	BCD_updateClock
 1320              	.LVL114:
 989:Core/Src/main.c ****   }
 1321              		.loc 1 989 20 discriminator 1 view .LVU314
 1322 004c 2070     		strb	r0, [r4]
 992:Core/Src/main.c ****   {
 1323              		.loc 1 992 3 is_stmt 1 view .LVU315
 994:Core/Src/main.c **** }
 1324              		.loc 1 994 3 view .LVU316
 1325              		.loc 1 995 1 is_stmt 0 view .LVU317
 1326 004e E1E7     		b	.L83
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 76


 1327              	.L90:
 1328              		.align	2
 1329              	.L89:
 1330 0050 000C0140 		.word	1073810432
 1331 0054 00000000 		.word	adcData
 1332 0058 00000000 		.word	hadc
 1333 005c 00000000 		.word	htim9
 1334 0060 00000000 		.word	htim11
 1335 0064 00000000 		.word	flag_bipbip
 1336 0068 00000000 		.word	time_in_second
 1337              		.cfi_endproc
 1338              	.LFE99:
 1340              		.section	.text.Error_Handler,"ax",%progbits
 1341              		.align	1
 1342              		.global	Error_Handler
 1343              		.syntax unified
 1344              		.thumb
 1345              		.thumb_func
 1347              	Error_Handler:
 1348              	.LFB100:
 996:Core/Src/main.c **** 
 997:Core/Src/main.c **** // endregion
 998:Core/Src/main.c **** /* USER CODE END 4 */
 999:Core/Src/main.c **** 
1000:Core/Src/main.c **** /**
1001:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
1002:Core/Src/main.c ****   * @retval None
1003:Core/Src/main.c ****   */
1004:Core/Src/main.c **** void Error_Handler(void)
1005:Core/Src/main.c **** {
 1349              		.loc 1 1005 1 is_stmt 1 view -0
 1350              		.cfi_startproc
 1351              		@ Volatile: function does not return.
 1352              		@ args = 0, pretend = 0, frame = 0
 1353              		@ frame_needed = 0, uses_anonymous_args = 0
 1354              		@ link register save eliminated.
1006:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
1007:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
1008:Core/Src/main.c ****   __disable_irq();
 1355              		.loc 1 1008 3 view .LVU319
 1356              	.LBB11:
 1357              	.LBI11:
 1358              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 77


  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 78


  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 79


 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1359              		.loc 3 140 27 view .LVU320
 1360              	.LBB12:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1361              		.loc 3 142 3 view .LVU321
 1362              		.syntax unified
 1363              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1364 0000 72B6     		cpsid i
 1365              	@ 0 "" 2
 1366              		.thumb
 1367              		.syntax unified
 1368              	.L92:
 1369              	.LBE12:
 1370              	.LBE11:
1009:Core/Src/main.c ****   while (1)
 1371              		.loc 1 1009 3 view .LVU322
1010:Core/Src/main.c ****   {
1011:Core/Src/main.c ****   }
 1372              		.loc 1 1011 3 view .LVU323
1009:Core/Src/main.c ****   while (1)
 1373              		.loc 1 1009 9 view .LVU324
 1374 0002 FEE7     		b	.L92
 1375              		.cfi_endproc
 1376              	.LFE100:
 1378              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 1379              		.align	1
 1380              		.syntax unified
 1381              		.thumb
 1382              		.thumb_func
 1384              	MX_USART2_UART_Init:
 1385              	.LFB85:
 683:Core/Src/main.c **** 
 1386              		.loc 1 683 1 view -0
 1387              		.cfi_startproc
 1388              		@ args = 0, pretend = 0, frame = 0
 1389              		@ frame_needed = 0, uses_anonymous_args = 0
 1390 0000 08B5     		push	{r3, lr}
 1391              	.LCFI21:
 1392              		.cfi_def_cfa_offset 8
 1393              		.cfi_offset 3, -8
 1394              		.cfi_offset 14, -4
 692:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1395              		.loc 1 692 3 view .LVU326
 692:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1396              		.loc 1 692 19 is_stmt 0 view .LVU327
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 80


 1397 0002 0A48     		ldr	r0, .L97
 1398 0004 0A4B     		ldr	r3, .L97+4
 1399 0006 0360     		str	r3, [r0]
 693:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1400              		.loc 1 693 3 is_stmt 1 view .LVU328
 693:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1401              		.loc 1 693 24 is_stmt 0 view .LVU329
 1402 0008 4FF4E133 		mov	r3, #115200
 1403 000c 4360     		str	r3, [r0, #4]
 694:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1404              		.loc 1 694 3 is_stmt 1 view .LVU330
 694:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1405              		.loc 1 694 26 is_stmt 0 view .LVU331
 1406 000e 0023     		movs	r3, #0
 1407 0010 8360     		str	r3, [r0, #8]
 695:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1408              		.loc 1 695 3 is_stmt 1 view .LVU332
 695:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1409              		.loc 1 695 24 is_stmt 0 view .LVU333
 1410 0012 C360     		str	r3, [r0, #12]
 696:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1411              		.loc 1 696 3 is_stmt 1 view .LVU334
 696:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1412              		.loc 1 696 22 is_stmt 0 view .LVU335
 1413 0014 0361     		str	r3, [r0, #16]
 697:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1414              		.loc 1 697 3 is_stmt 1 view .LVU336
 697:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1415              		.loc 1 697 20 is_stmt 0 view .LVU337
 1416 0016 0C22     		movs	r2, #12
 1417 0018 4261     		str	r2, [r0, #20]
 698:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1418              		.loc 1 698 3 is_stmt 1 view .LVU338
 698:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1419              		.loc 1 698 25 is_stmt 0 view .LVU339
 1420 001a 8361     		str	r3, [r0, #24]
 699:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1421              		.loc 1 699 3 is_stmt 1 view .LVU340
 699:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1422              		.loc 1 699 28 is_stmt 0 view .LVU341
 1423 001c C361     		str	r3, [r0, #28]
 700:Core/Src/main.c ****   {
 1424              		.loc 1 700 3 is_stmt 1 view .LVU342
 700:Core/Src/main.c ****   {
 1425              		.loc 1 700 7 is_stmt 0 view .LVU343
 1426 001e FFF7FEFF 		bl	HAL_UART_Init
 1427              	.LVL115:
 700:Core/Src/main.c ****   {
 1428              		.loc 1 700 6 discriminator 1 view .LVU344
 1429 0022 00B9     		cbnz	r0, .L96
 708:Core/Src/main.c **** 
 1430              		.loc 1 708 1 view .LVU345
 1431 0024 08BD     		pop	{r3, pc}
 1432              	.L96:
 702:Core/Src/main.c ****   }
 1433              		.loc 1 702 5 is_stmt 1 view .LVU346
 1434 0026 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 81


 1435              	.LVL116:
 1436              	.L98:
 1437 002a 00BF     		.align	2
 1438              	.L97:
 1439 002c 00000000 		.word	huart2
 1440 0030 00440040 		.word	1073759232
 1441              		.cfi_endproc
 1442              	.LFE85:
 1444              		.section	.text.MX_ADC_Init,"ax",%progbits
 1445              		.align	1
 1446              		.syntax unified
 1447              		.thumb
 1448              		.thumb_func
 1450              	MX_ADC_Init:
 1451              	.LFB77:
 329:Core/Src/main.c **** 
 1452              		.loc 1 329 1 view -0
 1453              		.cfi_startproc
 1454              		@ args = 0, pretend = 0, frame = 16
 1455              		@ frame_needed = 0, uses_anonymous_args = 0
 1456 0000 00B5     		push	{lr}
 1457              	.LCFI22:
 1458              		.cfi_def_cfa_offset 4
 1459              		.cfi_offset 14, -4
 1460 0002 85B0     		sub	sp, sp, #20
 1461              	.LCFI23:
 1462              		.cfi_def_cfa_offset 24
 335:Core/Src/main.c **** 
 1463              		.loc 1 335 3 view .LVU348
 335:Core/Src/main.c **** 
 1464              		.loc 1 335 26 is_stmt 0 view .LVU349
 1465 0004 0023     		movs	r3, #0
 1466 0006 0193     		str	r3, [sp, #4]
 1467 0008 0293     		str	r3, [sp, #8]
 1468 000a 0393     		str	r3, [sp, #12]
 343:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1469              		.loc 1 343 3 is_stmt 1 view .LVU350
 343:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1470              		.loc 1 343 17 is_stmt 0 view .LVU351
 1471 000c 1B48     		ldr	r0, .L107
 1472 000e 1C4A     		ldr	r2, .L107+4
 1473 0010 0260     		str	r2, [r0]
 344:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 1474              		.loc 1 344 3 is_stmt 1 view .LVU352
 344:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 1475              		.loc 1 344 28 is_stmt 0 view .LVU353
 1476 0012 4360     		str	r3, [r0, #4]
 345:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1477              		.loc 1 345 3 is_stmt 1 view .LVU354
 345:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1478              		.loc 1 345 24 is_stmt 0 view .LVU355
 1479 0014 8360     		str	r3, [r0, #8]
 346:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1480              		.loc 1 346 3 is_stmt 1 view .LVU356
 346:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1481              		.loc 1 346 23 is_stmt 0 view .LVU357
 1482 0016 C360     		str	r3, [r0, #12]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 82


 347:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 1483              		.loc 1 347 3 is_stmt 1 view .LVU358
 347:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 1484              		.loc 1 347 26 is_stmt 0 view .LVU359
 1485 0018 4FF48072 		mov	r2, #256
 1486 001c 0261     		str	r2, [r0, #16]
 348:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 1487              		.loc 1 348 3 is_stmt 1 view .LVU360
 348:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 1488              		.loc 1 348 26 is_stmt 0 view .LVU361
 1489 001e 4361     		str	r3, [r0, #20]
 349:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 1490              		.loc 1 349 3 is_stmt 1 view .LVU362
 349:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 1491              		.loc 1 349 30 is_stmt 0 view .LVU363
 1492 0020 8361     		str	r3, [r0, #24]
 350:Core/Src/main.c ****   hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 1493              		.loc 1 350 3 is_stmt 1 view .LVU364
 350:Core/Src/main.c ****   hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 1494              		.loc 1 350 34 is_stmt 0 view .LVU365
 1495 0022 C361     		str	r3, [r0, #28]
 351:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 1496              		.loc 1 351 3 is_stmt 1 view .LVU366
 351:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 1497              		.loc 1 351 26 is_stmt 0 view .LVU367
 1498 0024 0362     		str	r3, [r0, #32]
 352:Core/Src/main.c ****   hadc.Init.NbrOfConversion = 2;
 1499              		.loc 1 352 3 is_stmt 1 view .LVU368
 352:Core/Src/main.c ****   hadc.Init.NbrOfConversion = 2;
 1500              		.loc 1 352 32 is_stmt 0 view .LVU369
 1501 0026 80F82430 		strb	r3, [r0, #36]
 353:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 1502              		.loc 1 353 3 is_stmt 1 view .LVU370
 353:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 1503              		.loc 1 353 29 is_stmt 0 view .LVU371
 1504 002a 0222     		movs	r2, #2
 1505 002c 8262     		str	r2, [r0, #40]
 354:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1506              		.loc 1 354 3 is_stmt 1 view .LVU372
 354:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1507              		.loc 1 354 35 is_stmt 0 view .LVU373
 1508 002e 80F82C30 		strb	r3, [r0, #44]
 355:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1509              		.loc 1 355 3 is_stmt 1 view .LVU374
 355:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1510              		.loc 1 355 30 is_stmt 0 view .LVU375
 1511 0032 1022     		movs	r2, #16
 1512 0034 4263     		str	r2, [r0, #52]
 356:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = ENABLE;
 1513              		.loc 1 356 3 is_stmt 1 view .LVU376
 356:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = ENABLE;
 1514              		.loc 1 356 34 is_stmt 0 view .LVU377
 1515 0036 8363     		str	r3, [r0, #56]
 357:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 1516              		.loc 1 357 3 is_stmt 1 view .LVU378
 357:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 1517              		.loc 1 357 35 is_stmt 0 view .LVU379
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 83


 1518 0038 0123     		movs	r3, #1
 1519 003a 80F83C30 		strb	r3, [r0, #60]
 358:Core/Src/main.c ****   {
 1520              		.loc 1 358 3 is_stmt 1 view .LVU380
 358:Core/Src/main.c ****   {
 1521              		.loc 1 358 7 is_stmt 0 view .LVU381
 1522 003e FFF7FEFF 		bl	HAL_ADC_Init
 1523              	.LVL117:
 358:Core/Src/main.c ****   {
 1524              		.loc 1 358 6 discriminator 1 view .LVU382
 1525 0042 A8B9     		cbnz	r0, .L104
 365:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1526              		.loc 1 365 3 is_stmt 1 view .LVU383
 365:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1527              		.loc 1 365 19 is_stmt 0 view .LVU384
 1528 0044 0023     		movs	r3, #0
 1529 0046 0193     		str	r3, [sp, #4]
 366:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 1530              		.loc 1 366 3 is_stmt 1 view .LVU385
 366:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 1531              		.loc 1 366 16 is_stmt 0 view .LVU386
 1532 0048 0122     		movs	r2, #1
 1533 004a 0292     		str	r2, [sp, #8]
 367:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 1534              		.loc 1 367 3 is_stmt 1 view .LVU387
 367:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 1535              		.loc 1 367 24 is_stmt 0 view .LVU388
 1536 004c 0393     		str	r3, [sp, #12]
 368:Core/Src/main.c ****   {
 1537              		.loc 1 368 3 is_stmt 1 view .LVU389
 368:Core/Src/main.c ****   {
 1538              		.loc 1 368 7 is_stmt 0 view .LVU390
 1539 004e 01A9     		add	r1, sp, #4
 1540 0050 0A48     		ldr	r0, .L107
 1541 0052 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1542              	.LVL118:
 368:Core/Src/main.c ****   {
 1543              		.loc 1 368 6 discriminator 1 view .LVU391
 1544 0056 68B9     		cbnz	r0, .L105
 375:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1545              		.loc 1 375 3 is_stmt 1 view .LVU392
 375:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1546              		.loc 1 375 19 is_stmt 0 view .LVU393
 1547 0058 0123     		movs	r3, #1
 1548 005a 0193     		str	r3, [sp, #4]
 376:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 1549              		.loc 1 376 3 is_stmt 1 view .LVU394
 376:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 1550              		.loc 1 376 16 is_stmt 0 view .LVU395
 1551 005c 0223     		movs	r3, #2
 1552 005e 0293     		str	r3, [sp, #8]
 377:Core/Src/main.c ****   {
 1553              		.loc 1 377 3 is_stmt 1 view .LVU396
 377:Core/Src/main.c ****   {
 1554              		.loc 1 377 7 is_stmt 0 view .LVU397
 1555 0060 01A9     		add	r1, sp, #4
 1556 0062 0648     		ldr	r0, .L107
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 84


 1557 0064 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1558              	.LVL119:
 377:Core/Src/main.c ****   {
 1559              		.loc 1 377 6 discriminator 1 view .LVU398
 1560 0068 30B9     		cbnz	r0, .L106
 385:Core/Src/main.c **** 
 1561              		.loc 1 385 1 view .LVU399
 1562 006a 05B0     		add	sp, sp, #20
 1563              	.LCFI24:
 1564              		.cfi_remember_state
 1565              		.cfi_def_cfa_offset 4
 1566              		@ sp needed
 1567 006c 5DF804FB 		ldr	pc, [sp], #4
 1568              	.L104:
 1569              	.LCFI25:
 1570              		.cfi_restore_state
 360:Core/Src/main.c ****   }
 1571              		.loc 1 360 5 is_stmt 1 view .LVU400
 1572 0070 FFF7FEFF 		bl	Error_Handler
 1573              	.LVL120:
 1574              	.L105:
 370:Core/Src/main.c ****   }
 1575              		.loc 1 370 5 view .LVU401
 1576 0074 FFF7FEFF 		bl	Error_Handler
 1577              	.LVL121:
 1578              	.L106:
 379:Core/Src/main.c ****   }
 1579              		.loc 1 379 5 view .LVU402
 1580 0078 FFF7FEFF 		bl	Error_Handler
 1581              	.LVL122:
 1582              	.L108:
 1583              		.align	2
 1584              	.L107:
 1585 007c 00000000 		.word	hadc
 1586 0080 00240140 		.word	1073816576
 1587              		.cfi_endproc
 1588              	.LFE77:
 1590              		.section	.text.MX_SPI1_Init,"ax",%progbits
 1591              		.align	1
 1592              		.syntax unified
 1593              		.thumb
 1594              		.thumb_func
 1596              	MX_SPI1_Init:
 1597              	.LFB78:
 393:Core/Src/main.c **** 
 1598              		.loc 1 393 1 view -0
 1599              		.cfi_startproc
 1600              		@ args = 0, pretend = 0, frame = 0
 1601              		@ frame_needed = 0, uses_anonymous_args = 0
 1602 0000 08B5     		push	{r3, lr}
 1603              	.LCFI26:
 1604              		.cfi_def_cfa_offset 8
 1605              		.cfi_offset 3, -8
 1606              		.cfi_offset 14, -4
 403:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1607              		.loc 1 403 3 view .LVU404
 403:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 85


 1608              		.loc 1 403 18 is_stmt 0 view .LVU405
 1609 0002 0E48     		ldr	r0, .L113
 1610 0004 0E4B     		ldr	r3, .L113+4
 1611 0006 0360     		str	r3, [r0]
 404:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 1612              		.loc 1 404 3 is_stmt 1 view .LVU406
 404:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 1613              		.loc 1 404 19 is_stmt 0 view .LVU407
 1614 0008 4FF48273 		mov	r3, #260
 1615 000c 4360     		str	r3, [r0, #4]
 405:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1616              		.loc 1 405 3 is_stmt 1 view .LVU408
 405:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1617              		.loc 1 405 24 is_stmt 0 view .LVU409
 1618 000e 4FF40043 		mov	r3, #32768
 1619 0012 8360     		str	r3, [r0, #8]
 406:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1620              		.loc 1 406 3 is_stmt 1 view .LVU410
 406:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1621              		.loc 1 406 23 is_stmt 0 view .LVU411
 1622 0014 0023     		movs	r3, #0
 1623 0016 C360     		str	r3, [r0, #12]
 407:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1624              		.loc 1 407 3 is_stmt 1 view .LVU412
 407:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1625              		.loc 1 407 26 is_stmt 0 view .LVU413
 1626 0018 0361     		str	r3, [r0, #16]
 408:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1627              		.loc 1 408 3 is_stmt 1 view .LVU414
 408:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1628              		.loc 1 408 23 is_stmt 0 view .LVU415
 1629 001a 4361     		str	r3, [r0, #20]
 409:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1630              		.loc 1 409 3 is_stmt 1 view .LVU416
 409:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1631              		.loc 1 409 18 is_stmt 0 view .LVU417
 1632 001c 4FF40072 		mov	r2, #512
 1633 0020 8261     		str	r2, [r0, #24]
 410:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1634              		.loc 1 410 3 is_stmt 1 view .LVU418
 410:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1635              		.loc 1 410 32 is_stmt 0 view .LVU419
 1636 0022 C361     		str	r3, [r0, #28]
 411:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1637              		.loc 1 411 3 is_stmt 1 view .LVU420
 411:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1638              		.loc 1 411 23 is_stmt 0 view .LVU421
 1639 0024 0362     		str	r3, [r0, #32]
 412:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1640              		.loc 1 412 3 is_stmt 1 view .LVU422
 412:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1641              		.loc 1 412 21 is_stmt 0 view .LVU423
 1642 0026 4362     		str	r3, [r0, #36]
 413:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1643              		.loc 1 413 3 is_stmt 1 view .LVU424
 413:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1644              		.loc 1 413 29 is_stmt 0 view .LVU425
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 86


 1645 0028 8362     		str	r3, [r0, #40]
 414:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1646              		.loc 1 414 3 is_stmt 1 view .LVU426
 414:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1647              		.loc 1 414 28 is_stmt 0 view .LVU427
 1648 002a 0A23     		movs	r3, #10
 1649 002c C362     		str	r3, [r0, #44]
 415:Core/Src/main.c ****   {
 1650              		.loc 1 415 3 is_stmt 1 view .LVU428
 415:Core/Src/main.c ****   {
 1651              		.loc 1 415 7 is_stmt 0 view .LVU429
 1652 002e FFF7FEFF 		bl	HAL_SPI_Init
 1653              	.LVL123:
 415:Core/Src/main.c ****   {
 1654              		.loc 1 415 6 discriminator 1 view .LVU430
 1655 0032 00B9     		cbnz	r0, .L112
 423:Core/Src/main.c **** 
 1656              		.loc 1 423 1 view .LVU431
 1657 0034 08BD     		pop	{r3, pc}
 1658              	.L112:
 417:Core/Src/main.c ****   }
 1659              		.loc 1 417 5 is_stmt 1 view .LVU432
 1660 0036 FFF7FEFF 		bl	Error_Handler
 1661              	.LVL124:
 1662              	.L114:
 1663 003a 00BF     		.align	2
 1664              	.L113:
 1665 003c 00000000 		.word	hspi1
 1666 0040 00300140 		.word	1073819648
 1667              		.cfi_endproc
 1668              	.LFE78:
 1670              		.section	.text.MX_TIM10_Init,"ax",%progbits
 1671              		.align	1
 1672              		.syntax unified
 1673              		.thumb
 1674              		.thumb_func
 1676              	MX_TIM10_Init:
 1677              	.LFB82:
 570:Core/Src/main.c **** 
 1678              		.loc 1 570 1 view -0
 1679              		.cfi_startproc
 1680              		@ args = 0, pretend = 0, frame = 16
 1681              		@ frame_needed = 0, uses_anonymous_args = 0
 1682 0000 00B5     		push	{lr}
 1683              	.LCFI27:
 1684              		.cfi_def_cfa_offset 4
 1685              		.cfi_offset 14, -4
 1686 0002 85B0     		sub	sp, sp, #20
 1687              	.LCFI28:
 1688              		.cfi_def_cfa_offset 24
 576:Core/Src/main.c **** 
 1689              		.loc 1 576 3 view .LVU434
 576:Core/Src/main.c **** 
 1690              		.loc 1 576 26 is_stmt 0 view .LVU435
 1691 0004 0023     		movs	r3, #0
 1692 0006 0093     		str	r3, [sp]
 1693 0008 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 87


 1694 000a 0293     		str	r3, [sp, #8]
 1695 000c 0393     		str	r3, [sp, #12]
 581:Core/Src/main.c ****   htim10.Init.Prescaler = 999;
 1696              		.loc 1 581 3 is_stmt 1 view .LVU436
 581:Core/Src/main.c ****   htim10.Init.Prescaler = 999;
 1697              		.loc 1 581 19 is_stmt 0 view .LVU437
 1698 000e 0F48     		ldr	r0, .L121
 1699 0010 0F4A     		ldr	r2, .L121+4
 1700 0012 0260     		str	r2, [r0]
 582:Core/Src/main.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1701              		.loc 1 582 3 is_stmt 1 view .LVU438
 582:Core/Src/main.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1702              		.loc 1 582 25 is_stmt 0 view .LVU439
 1703 0014 40F2E732 		movw	r2, #999
 1704 0018 4260     		str	r2, [r0, #4]
 583:Core/Src/main.c ****   htim10.Init.Period = 31999;
 1705              		.loc 1 583 3 is_stmt 1 view .LVU440
 583:Core/Src/main.c ****   htim10.Init.Period = 31999;
 1706              		.loc 1 583 27 is_stmt 0 view .LVU441
 1707 001a 8360     		str	r3, [r0, #8]
 584:Core/Src/main.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1708              		.loc 1 584 3 is_stmt 1 view .LVU442
 584:Core/Src/main.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1709              		.loc 1 584 22 is_stmt 0 view .LVU443
 1710 001c 47F6FF42 		movw	r2, #31999
 1711 0020 C260     		str	r2, [r0, #12]
 585:Core/Src/main.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1712              		.loc 1 585 3 is_stmt 1 view .LVU444
 585:Core/Src/main.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1713              		.loc 1 585 29 is_stmt 0 view .LVU445
 1714 0022 0361     		str	r3, [r0, #16]
 586:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1715              		.loc 1 586 3 is_stmt 1 view .LVU446
 586:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1716              		.loc 1 586 33 is_stmt 0 view .LVU447
 1717 0024 4361     		str	r3, [r0, #20]
 587:Core/Src/main.c ****   {
 1718              		.loc 1 587 3 is_stmt 1 view .LVU448
 587:Core/Src/main.c ****   {
 1719              		.loc 1 587 7 is_stmt 0 view .LVU449
 1720 0026 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1721              	.LVL125:
 587:Core/Src/main.c ****   {
 1722              		.loc 1 587 6 discriminator 1 view .LVU450
 1723 002a 50B9     		cbnz	r0, .L119
 591:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim10, &sClockSourceConfig) != HAL_OK)
 1724              		.loc 1 591 3 is_stmt 1 view .LVU451
 591:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim10, &sClockSourceConfig) != HAL_OK)
 1725              		.loc 1 591 34 is_stmt 0 view .LVU452
 1726 002c 4FF48053 		mov	r3, #4096
 1727 0030 0093     		str	r3, [sp]
 592:Core/Src/main.c ****   {
 1728              		.loc 1 592 3 is_stmt 1 view .LVU453
 592:Core/Src/main.c ****   {
 1729              		.loc 1 592 7 is_stmt 0 view .LVU454
 1730 0032 6946     		mov	r1, sp
 1731 0034 0548     		ldr	r0, .L121
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 88


 1732 0036 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1733              	.LVL126:
 592:Core/Src/main.c ****   {
 1734              		.loc 1 592 6 discriminator 1 view .LVU455
 1735 003a 20B9     		cbnz	r0, .L120
 600:Core/Src/main.c **** 
 1736              		.loc 1 600 1 view .LVU456
 1737 003c 05B0     		add	sp, sp, #20
 1738              	.LCFI29:
 1739              		.cfi_remember_state
 1740              		.cfi_def_cfa_offset 4
 1741              		@ sp needed
 1742 003e 5DF804FB 		ldr	pc, [sp], #4
 1743              	.L119:
 1744              	.LCFI30:
 1745              		.cfi_restore_state
 589:Core/Src/main.c ****   }
 1746              		.loc 1 589 5 is_stmt 1 view .LVU457
 1747 0042 FFF7FEFF 		bl	Error_Handler
 1748              	.LVL127:
 1749              	.L120:
 594:Core/Src/main.c ****   }
 1750              		.loc 1 594 5 view .LVU458
 1751 0046 FFF7FEFF 		bl	Error_Handler
 1752              	.LVL128:
 1753              	.L122:
 1754 004a 00BF     		.align	2
 1755              	.L121:
 1756 004c 00000000 		.word	htim10
 1757 0050 000C0140 		.word	1073810432
 1758              		.cfi_endproc
 1759              	.LFE82:
 1761              		.section	.text.MX_UART4_Init,"ax",%progbits
 1762              		.align	1
 1763              		.syntax unified
 1764              		.thumb
 1765              		.thumb_func
 1767              	MX_UART4_Init:
 1768              	.LFB84:
 650:Core/Src/main.c **** 
 1769              		.loc 1 650 1 view -0
 1770              		.cfi_startproc
 1771              		@ args = 0, pretend = 0, frame = 0
 1772              		@ frame_needed = 0, uses_anonymous_args = 0
 1773 0000 08B5     		push	{r3, lr}
 1774              	.LCFI31:
 1775              		.cfi_def_cfa_offset 8
 1776              		.cfi_offset 3, -8
 1777              		.cfi_offset 14, -4
 659:Core/Src/main.c ****   huart4.Init.BaudRate = 9600;
 1778              		.loc 1 659 3 view .LVU460
 659:Core/Src/main.c ****   huart4.Init.BaudRate = 9600;
 1779              		.loc 1 659 19 is_stmt 0 view .LVU461
 1780 0002 0A48     		ldr	r0, .L127
 1781 0004 0A4B     		ldr	r3, .L127+4
 1782 0006 0360     		str	r3, [r0]
 660:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 89


 1783              		.loc 1 660 3 is_stmt 1 view .LVU462
 660:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 1784              		.loc 1 660 24 is_stmt 0 view .LVU463
 1785 0008 4FF41653 		mov	r3, #9600
 1786 000c 4360     		str	r3, [r0, #4]
 661:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 1787              		.loc 1 661 3 is_stmt 1 view .LVU464
 661:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 1788              		.loc 1 661 26 is_stmt 0 view .LVU465
 1789 000e 0023     		movs	r3, #0
 1790 0010 8360     		str	r3, [r0, #8]
 662:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 1791              		.loc 1 662 3 is_stmt 1 view .LVU466
 662:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 1792              		.loc 1 662 24 is_stmt 0 view .LVU467
 1793 0012 C360     		str	r3, [r0, #12]
 663:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 1794              		.loc 1 663 3 is_stmt 1 view .LVU468
 663:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 1795              		.loc 1 663 22 is_stmt 0 view .LVU469
 1796 0014 0361     		str	r3, [r0, #16]
 664:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1797              		.loc 1 664 3 is_stmt 1 view .LVU470
 664:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1798              		.loc 1 664 20 is_stmt 0 view .LVU471
 1799 0016 0C22     		movs	r2, #12
 1800 0018 4261     		str	r2, [r0, #20]
 665:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 1801              		.loc 1 665 3 is_stmt 1 view .LVU472
 665:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 1802              		.loc 1 665 25 is_stmt 0 view .LVU473
 1803 001a 8361     		str	r3, [r0, #24]
 666:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 1804              		.loc 1 666 3 is_stmt 1 view .LVU474
 666:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 1805              		.loc 1 666 28 is_stmt 0 view .LVU475
 1806 001c C361     		str	r3, [r0, #28]
 667:Core/Src/main.c ****   {
 1807              		.loc 1 667 3 is_stmt 1 view .LVU476
 667:Core/Src/main.c ****   {
 1808              		.loc 1 667 7 is_stmt 0 view .LVU477
 1809 001e FFF7FEFF 		bl	HAL_UART_Init
 1810              	.LVL129:
 667:Core/Src/main.c ****   {
 1811              		.loc 1 667 6 discriminator 1 view .LVU478
 1812 0022 00B9     		cbnz	r0, .L126
 675:Core/Src/main.c **** 
 1813              		.loc 1 675 1 view .LVU479
 1814 0024 08BD     		pop	{r3, pc}
 1815              	.L126:
 669:Core/Src/main.c ****   }
 1816              		.loc 1 669 5 is_stmt 1 view .LVU480
 1817 0026 FFF7FEFF 		bl	Error_Handler
 1818              	.LVL130:
 1819              	.L128:
 1820 002a 00BF     		.align	2
 1821              	.L127:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 90


 1822 002c 00000000 		.word	huart4
 1823 0030 004C0040 		.word	1073761280
 1824              		.cfi_endproc
 1825              	.LFE84:
 1827              		.section	.text.MX_TIM2_Init,"ax",%progbits
 1828              		.align	1
 1829              		.syntax unified
 1830              		.thumb
 1831              		.thumb_func
 1833              	MX_TIM2_Init:
 1834              	.LFB79:
 431:Core/Src/main.c **** 
 1835              		.loc 1 431 1 view -0
 1836              		.cfi_startproc
 1837              		@ args = 0, pretend = 0, frame = 24
 1838              		@ frame_needed = 0, uses_anonymous_args = 0
 1839 0000 00B5     		push	{lr}
 1840              	.LCFI32:
 1841              		.cfi_def_cfa_offset 4
 1842              		.cfi_offset 14, -4
 1843 0002 87B0     		sub	sp, sp, #28
 1844              	.LCFI33:
 1845              		.cfi_def_cfa_offset 32
 437:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1846              		.loc 1 437 3 view .LVU482
 437:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1847              		.loc 1 437 26 is_stmt 0 view .LVU483
 1848 0004 0023     		movs	r3, #0
 1849 0006 0293     		str	r3, [sp, #8]
 1850 0008 0393     		str	r3, [sp, #12]
 1851 000a 0493     		str	r3, [sp, #16]
 1852 000c 0593     		str	r3, [sp, #20]
 438:Core/Src/main.c **** 
 1853              		.loc 1 438 3 is_stmt 1 view .LVU484
 438:Core/Src/main.c **** 
 1854              		.loc 1 438 27 is_stmt 0 view .LVU485
 1855 000e 0093     		str	r3, [sp]
 1856 0010 0193     		str	r3, [sp, #4]
 443:Core/Src/main.c ****   htim2.Init.Prescaler = 3199;
 1857              		.loc 1 443 3 is_stmt 1 view .LVU486
 443:Core/Src/main.c ****   htim2.Init.Prescaler = 3199;
 1858              		.loc 1 443 18 is_stmt 0 view .LVU487
 1859 0012 1448     		ldr	r0, .L137
 1860 0014 4FF08042 		mov	r2, #1073741824
 1861 0018 0260     		str	r2, [r0]
 444:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 1862              		.loc 1 444 3 is_stmt 1 view .LVU488
 444:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 1863              		.loc 1 444 24 is_stmt 0 view .LVU489
 1864 001a 40F67F42 		movw	r2, #3199
 1865 001e 4260     		str	r2, [r0, #4]
 445:Core/Src/main.c ****   htim2.Init.Period = 49;
 1866              		.loc 1 445 3 is_stmt 1 view .LVU490
 445:Core/Src/main.c ****   htim2.Init.Period = 49;
 1867              		.loc 1 445 26 is_stmt 0 view .LVU491
 1868 0020 8360     		str	r3, [r0, #8]
 446:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 91


 1869              		.loc 1 446 3 is_stmt 1 view .LVU492
 446:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1870              		.loc 1 446 21 is_stmt 0 view .LVU493
 1871 0022 3122     		movs	r2, #49
 1872 0024 C260     		str	r2, [r0, #12]
 447:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1873              		.loc 1 447 3 is_stmt 1 view .LVU494
 447:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1874              		.loc 1 447 28 is_stmt 0 view .LVU495
 1875 0026 0361     		str	r3, [r0, #16]
 448:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 1876              		.loc 1 448 3 is_stmt 1 view .LVU496
 448:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 1877              		.loc 1 448 32 is_stmt 0 view .LVU497
 1878 0028 4361     		str	r3, [r0, #20]
 449:Core/Src/main.c ****   {
 1879              		.loc 1 449 3 is_stmt 1 view .LVU498
 449:Core/Src/main.c ****   {
 1880              		.loc 1 449 7 is_stmt 0 view .LVU499
 1881 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1882              	.LVL131:
 449:Core/Src/main.c ****   {
 1883              		.loc 1 449 6 discriminator 1 view .LVU500
 1884 002e 90B9     		cbnz	r0, .L134
 453:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 1885              		.loc 1 453 3 is_stmt 1 view .LVU501
 453:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 1886              		.loc 1 453 34 is_stmt 0 view .LVU502
 1887 0030 4FF48053 		mov	r3, #4096
 1888 0034 0293     		str	r3, [sp, #8]
 454:Core/Src/main.c ****   {
 1889              		.loc 1 454 3 is_stmt 1 view .LVU503
 454:Core/Src/main.c ****   {
 1890              		.loc 1 454 7 is_stmt 0 view .LVU504
 1891 0036 02A9     		add	r1, sp, #8
 1892 0038 0A48     		ldr	r0, .L137
 1893 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1894              	.LVL132:
 454:Core/Src/main.c ****   {
 1895              		.loc 1 454 6 discriminator 1 view .LVU505
 1896 003e 60B9     		cbnz	r0, .L135
 458:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1897              		.loc 1 458 3 is_stmt 1 view .LVU506
 458:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1898              		.loc 1 458 37 is_stmt 0 view .LVU507
 1899 0040 0023     		movs	r3, #0
 1900 0042 0093     		str	r3, [sp]
 459:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1901              		.loc 1 459 3 is_stmt 1 view .LVU508
 459:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1902              		.loc 1 459 33 is_stmt 0 view .LVU509
 1903 0044 0193     		str	r3, [sp, #4]
 460:Core/Src/main.c ****   {
 1904              		.loc 1 460 3 is_stmt 1 view .LVU510
 460:Core/Src/main.c ****   {
 1905              		.loc 1 460 7 is_stmt 0 view .LVU511
 1906 0046 6946     		mov	r1, sp
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 92


 1907 0048 0648     		ldr	r0, .L137
 1908 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1909              	.LVL133:
 460:Core/Src/main.c ****   {
 1910              		.loc 1 460 6 discriminator 1 view .LVU512
 1911 004e 30B9     		cbnz	r0, .L136
 468:Core/Src/main.c **** 
 1912              		.loc 1 468 1 view .LVU513
 1913 0050 07B0     		add	sp, sp, #28
 1914              	.LCFI34:
 1915              		.cfi_remember_state
 1916              		.cfi_def_cfa_offset 4
 1917              		@ sp needed
 1918 0052 5DF804FB 		ldr	pc, [sp], #4
 1919              	.L134:
 1920              	.LCFI35:
 1921              		.cfi_restore_state
 451:Core/Src/main.c ****   }
 1922              		.loc 1 451 5 is_stmt 1 view .LVU514
 1923 0056 FFF7FEFF 		bl	Error_Handler
 1924              	.LVL134:
 1925              	.L135:
 456:Core/Src/main.c ****   }
 1926              		.loc 1 456 5 view .LVU515
 1927 005a FFF7FEFF 		bl	Error_Handler
 1928              	.LVL135:
 1929              	.L136:
 462:Core/Src/main.c ****   }
 1930              		.loc 1 462 5 view .LVU516
 1931 005e FFF7FEFF 		bl	Error_Handler
 1932              	.LVL136:
 1933              	.L138:
 1934 0062 00BF     		.align	2
 1935              	.L137:
 1936 0064 00000000 		.word	htim2
 1937              		.cfi_endproc
 1938              	.LFE79:
 1940              		.section	.text.MX_TIM9_Init,"ax",%progbits
 1941              		.align	1
 1942              		.syntax unified
 1943              		.thumb
 1944              		.thumb_func
 1946              	MX_TIM9_Init:
 1947              	.LFB81:
 521:Core/Src/main.c **** 
 1948              		.loc 1 521 1 view -0
 1949              		.cfi_startproc
 1950              		@ args = 0, pretend = 0, frame = 24
 1951              		@ frame_needed = 0, uses_anonymous_args = 0
 1952 0000 00B5     		push	{lr}
 1953              	.LCFI36:
 1954              		.cfi_def_cfa_offset 4
 1955              		.cfi_offset 14, -4
 1956 0002 87B0     		sub	sp, sp, #28
 1957              	.LCFI37:
 1958              		.cfi_def_cfa_offset 32
 527:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 93


 1959              		.loc 1 527 3 view .LVU518
 527:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1960              		.loc 1 527 27 is_stmt 0 view .LVU519
 1961 0004 0023     		movs	r3, #0
 1962 0006 0493     		str	r3, [sp, #16]
 1963 0008 0593     		str	r3, [sp, #20]
 528:Core/Src/main.c **** 
 1964              		.loc 1 528 3 is_stmt 1 view .LVU520
 528:Core/Src/main.c **** 
 1965              		.loc 1 528 22 is_stmt 0 view .LVU521
 1966 000a 0093     		str	r3, [sp]
 1967 000c 0193     		str	r3, [sp, #4]
 1968 000e 0293     		str	r3, [sp, #8]
 1969 0010 0393     		str	r3, [sp, #12]
 533:Core/Src/main.c ****   htim9.Init.Prescaler = 0;
 1970              		.loc 1 533 3 is_stmt 1 view .LVU522
 533:Core/Src/main.c ****   htim9.Init.Prescaler = 0;
 1971              		.loc 1 533 18 is_stmt 0 view .LVU523
 1972 0012 1648     		ldr	r0, .L147
 1973 0014 164A     		ldr	r2, .L147+4
 1974 0016 0260     		str	r2, [r0]
 534:Core/Src/main.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1975              		.loc 1 534 3 is_stmt 1 view .LVU524
 534:Core/Src/main.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1976              		.loc 1 534 24 is_stmt 0 view .LVU525
 1977 0018 4360     		str	r3, [r0, #4]
 535:Core/Src/main.c ****   htim9.Init.Period = 65535;
 1978              		.loc 1 535 3 is_stmt 1 view .LVU526
 535:Core/Src/main.c ****   htim9.Init.Period = 65535;
 1979              		.loc 1 535 26 is_stmt 0 view .LVU527
 1980 001a 8360     		str	r3, [r0, #8]
 536:Core/Src/main.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1981              		.loc 1 536 3 is_stmt 1 view .LVU528
 536:Core/Src/main.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1982              		.loc 1 536 21 is_stmt 0 view .LVU529
 1983 001c 4FF6FF72 		movw	r2, #65535
 1984 0020 C260     		str	r2, [r0, #12]
 537:Core/Src/main.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1985              		.loc 1 537 3 is_stmt 1 view .LVU530
 537:Core/Src/main.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1986              		.loc 1 537 28 is_stmt 0 view .LVU531
 1987 0022 0361     		str	r3, [r0, #16]
 538:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 1988              		.loc 1 538 3 is_stmt 1 view .LVU532
 538:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 1989              		.loc 1 538 32 is_stmt 0 view .LVU533
 1990 0024 4361     		str	r3, [r0, #20]
 539:Core/Src/main.c ****   {
 1991              		.loc 1 539 3 is_stmt 1 view .LVU534
 539:Core/Src/main.c ****   {
 1992              		.loc 1 539 7 is_stmt 0 view .LVU535
 1993 0026 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1994              	.LVL137:
 539:Core/Src/main.c ****   {
 1995              		.loc 1 539 6 discriminator 1 view .LVU536
 1996 002a C8B9     		cbnz	r0, .L144
 543:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 94


 1997              		.loc 1 543 3 is_stmt 1 view .LVU537
 543:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1998              		.loc 1 543 37 is_stmt 0 view .LVU538
 1999 002c 0023     		movs	r3, #0
 2000 002e 0493     		str	r3, [sp, #16]
 544:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 2001              		.loc 1 544 3 is_stmt 1 view .LVU539
 544:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 2002              		.loc 1 544 33 is_stmt 0 view .LVU540
 2003 0030 0593     		str	r3, [sp, #20]
 545:Core/Src/main.c ****   {
 2004              		.loc 1 545 3 is_stmt 1 view .LVU541
 545:Core/Src/main.c ****   {
 2005              		.loc 1 545 7 is_stmt 0 view .LVU542
 2006 0032 04A9     		add	r1, sp, #16
 2007 0034 0D48     		ldr	r0, .L147
 2008 0036 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 2009              	.LVL138:
 545:Core/Src/main.c ****   {
 2010              		.loc 1 545 6 discriminator 1 view .LVU543
 2011 003a 98B9     		cbnz	r0, .L145
 549:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2012              		.loc 1 549 3 is_stmt 1 view .LVU544
 549:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2013              		.loc 1 549 20 is_stmt 0 view .LVU545
 2014 003c 6023     		movs	r3, #96
 2015 003e 0093     		str	r3, [sp]
 550:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2016              		.loc 1 550 3 is_stmt 1 view .LVU546
 550:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2017              		.loc 1 550 19 is_stmt 0 view .LVU547
 2018 0040 0023     		movs	r3, #0
 2019 0042 0193     		str	r3, [sp, #4]
 551:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2020              		.loc 1 551 3 is_stmt 1 view .LVU548
 551:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2021              		.loc 1 551 24 is_stmt 0 view .LVU549
 2022 0044 0293     		str	r3, [sp, #8]
 552:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 2023              		.loc 1 552 3 is_stmt 1 view .LVU550
 552:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 2024              		.loc 1 552 24 is_stmt 0 view .LVU551
 2025 0046 0393     		str	r3, [sp, #12]
 553:Core/Src/main.c ****   {
 2026              		.loc 1 553 3 is_stmt 1 view .LVU552
 553:Core/Src/main.c ****   {
 2027              		.loc 1 553 7 is_stmt 0 view .LVU553
 2028 0048 0422     		movs	r2, #4
 2029 004a 6946     		mov	r1, sp
 2030 004c 0748     		ldr	r0, .L147
 2031 004e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2032              	.LVL139:
 553:Core/Src/main.c ****   {
 2033              		.loc 1 553 6 discriminator 1 view .LVU554
 2034 0052 48B9     		cbnz	r0, .L146
 560:Core/Src/main.c **** 
 2035              		.loc 1 560 3 is_stmt 1 view .LVU555
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 95


 2036 0054 0548     		ldr	r0, .L147
 2037 0056 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 2038              	.LVL140:
 562:Core/Src/main.c **** 
 2039              		.loc 1 562 1 is_stmt 0 view .LVU556
 2040 005a 07B0     		add	sp, sp, #28
 2041              	.LCFI38:
 2042              		.cfi_remember_state
 2043              		.cfi_def_cfa_offset 4
 2044              		@ sp needed
 2045 005c 5DF804FB 		ldr	pc, [sp], #4
 2046              	.L144:
 2047              	.LCFI39:
 2048              		.cfi_restore_state
 541:Core/Src/main.c ****   }
 2049              		.loc 1 541 5 is_stmt 1 view .LVU557
 2050 0060 FFF7FEFF 		bl	Error_Handler
 2051              	.LVL141:
 2052              	.L145:
 547:Core/Src/main.c ****   }
 2053              		.loc 1 547 5 view .LVU558
 2054 0064 FFF7FEFF 		bl	Error_Handler
 2055              	.LVL142:
 2056              	.L146:
 555:Core/Src/main.c ****   }
 2057              		.loc 1 555 5 view .LVU559
 2058 0068 FFF7FEFF 		bl	Error_Handler
 2059              	.LVL143:
 2060              	.L148:
 2061              		.align	2
 2062              	.L147:
 2063 006c 00000000 		.word	htim9
 2064 0070 00080140 		.word	1073809408
 2065              		.cfi_endproc
 2066              	.LFE81:
 2068              		.section	.text.MX_TIM11_Init,"ax",%progbits
 2069              		.align	1
 2070              		.syntax unified
 2071              		.thumb
 2072              		.thumb_func
 2074              	MX_TIM11_Init:
 2075              	.LFB83:
 608:Core/Src/main.c **** 
 2076              		.loc 1 608 1 view -0
 2077              		.cfi_startproc
 2078              		@ args = 0, pretend = 0, frame = 16
 2079              		@ frame_needed = 0, uses_anonymous_args = 0
 2080 0000 00B5     		push	{lr}
 2081              	.LCFI40:
 2082              		.cfi_def_cfa_offset 4
 2083              		.cfi_offset 14, -4
 2084 0002 85B0     		sub	sp, sp, #20
 2085              	.LCFI41:
 2086              		.cfi_def_cfa_offset 24
 614:Core/Src/main.c **** 
 2087              		.loc 1 614 3 view .LVU561
 614:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 96


 2088              		.loc 1 614 22 is_stmt 0 view .LVU562
 2089 0004 0023     		movs	r3, #0
 2090 0006 0093     		str	r3, [sp]
 2091 0008 0193     		str	r3, [sp, #4]
 2092 000a 0293     		str	r3, [sp, #8]
 2093 000c 0393     		str	r3, [sp, #12]
 619:Core/Src/main.c ****   htim11.Init.Prescaler = 0;
 2094              		.loc 1 619 3 is_stmt 1 view .LVU563
 619:Core/Src/main.c ****   htim11.Init.Prescaler = 0;
 2095              		.loc 1 619 19 is_stmt 0 view .LVU564
 2096 000e 1148     		ldr	r0, .L155
 2097 0010 114A     		ldr	r2, .L155+4
 2098 0012 0260     		str	r2, [r0]
 620:Core/Src/main.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 2099              		.loc 1 620 3 is_stmt 1 view .LVU565
 620:Core/Src/main.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 2100              		.loc 1 620 25 is_stmt 0 view .LVU566
 2101 0014 4360     		str	r3, [r0, #4]
 621:Core/Src/main.c ****   htim11.Init.Period = 65535;
 2102              		.loc 1 621 3 is_stmt 1 view .LVU567
 621:Core/Src/main.c ****   htim11.Init.Period = 65535;
 2103              		.loc 1 621 27 is_stmt 0 view .LVU568
 2104 0016 8360     		str	r3, [r0, #8]
 622:Core/Src/main.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2105              		.loc 1 622 3 is_stmt 1 view .LVU569
 622:Core/Src/main.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2106              		.loc 1 622 22 is_stmt 0 view .LVU570
 2107 0018 4FF6FF72 		movw	r2, #65535
 2108 001c C260     		str	r2, [r0, #12]
 623:Core/Src/main.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2109              		.loc 1 623 3 is_stmt 1 view .LVU571
 623:Core/Src/main.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2110              		.loc 1 623 29 is_stmt 0 view .LVU572
 2111 001e 0361     		str	r3, [r0, #16]
 624:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 2112              		.loc 1 624 3 is_stmt 1 view .LVU573
 624:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 2113              		.loc 1 624 33 is_stmt 0 view .LVU574
 2114 0020 4361     		str	r3, [r0, #20]
 625:Core/Src/main.c ****   {
 2115              		.loc 1 625 3 is_stmt 1 view .LVU575
 625:Core/Src/main.c ****   {
 2116              		.loc 1 625 7 is_stmt 0 view .LVU576
 2117 0022 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 2118              	.LVL144:
 625:Core/Src/main.c ****   {
 2119              		.loc 1 625 6 discriminator 1 view .LVU577
 2120 0026 80B9     		cbnz	r0, .L153
 629:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2121              		.loc 1 629 3 is_stmt 1 view .LVU578
 629:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2122              		.loc 1 629 20 is_stmt 0 view .LVU579
 2123 0028 6023     		movs	r3, #96
 2124 002a 0093     		str	r3, [sp]
 630:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2125              		.loc 1 630 3 is_stmt 1 view .LVU580
 630:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 97


 2126              		.loc 1 630 19 is_stmt 0 view .LVU581
 2127 002c 0022     		movs	r2, #0
 2128 002e 0192     		str	r2, [sp, #4]
 631:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2129              		.loc 1 631 3 is_stmt 1 view .LVU582
 631:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2130              		.loc 1 631 24 is_stmt 0 view .LVU583
 2131 0030 0292     		str	r2, [sp, #8]
 632:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2132              		.loc 1 632 3 is_stmt 1 view .LVU584
 632:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2133              		.loc 1 632 24 is_stmt 0 view .LVU585
 2134 0032 0392     		str	r2, [sp, #12]
 633:Core/Src/main.c ****   {
 2135              		.loc 1 633 3 is_stmt 1 view .LVU586
 633:Core/Src/main.c ****   {
 2136              		.loc 1 633 7 is_stmt 0 view .LVU587
 2137 0034 6946     		mov	r1, sp
 2138 0036 0748     		ldr	r0, .L155
 2139 0038 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2140              	.LVL145:
 633:Core/Src/main.c ****   {
 2141              		.loc 1 633 6 discriminator 1 view .LVU588
 2142 003c 38B9     		cbnz	r0, .L154
 640:Core/Src/main.c **** 
 2143              		.loc 1 640 3 is_stmt 1 view .LVU589
 2144 003e 0548     		ldr	r0, .L155
 2145 0040 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 2146              	.LVL146:
 642:Core/Src/main.c **** 
 2147              		.loc 1 642 1 is_stmt 0 view .LVU590
 2148 0044 05B0     		add	sp, sp, #20
 2149              	.LCFI42:
 2150              		.cfi_remember_state
 2151              		.cfi_def_cfa_offset 4
 2152              		@ sp needed
 2153 0046 5DF804FB 		ldr	pc, [sp], #4
 2154              	.L153:
 2155              	.LCFI43:
 2156              		.cfi_restore_state
 627:Core/Src/main.c ****   }
 2157              		.loc 1 627 5 is_stmt 1 view .LVU591
 2158 004a FFF7FEFF 		bl	Error_Handler
 2159              	.LVL147:
 2160              	.L154:
 635:Core/Src/main.c ****   }
 2161              		.loc 1 635 5 view .LVU592
 2162 004e FFF7FEFF 		bl	Error_Handler
 2163              	.LVL148:
 2164              	.L156:
 2165 0052 00BF     		.align	2
 2166              	.L155:
 2167 0054 00000000 		.word	htim11
 2168 0058 00100140 		.word	1073811456
 2169              		.cfi_endproc
 2170              	.LFE83:
 2172              		.section	.text.MX_TIM3_Init,"ax",%progbits
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 98


 2173              		.align	1
 2174              		.syntax unified
 2175              		.thumb
 2176              		.thumb_func
 2178              	MX_TIM3_Init:
 2179              	.LFB80:
 476:Core/Src/main.c **** 
 2180              		.loc 1 476 1 view -0
 2181              		.cfi_startproc
 2182              		@ args = 0, pretend = 0, frame = 24
 2183              		@ frame_needed = 0, uses_anonymous_args = 0
 2184 0000 00B5     		push	{lr}
 2185              	.LCFI44:
 2186              		.cfi_def_cfa_offset 4
 2187              		.cfi_offset 14, -4
 2188 0002 87B0     		sub	sp, sp, #28
 2189              	.LCFI45:
 2190              		.cfi_def_cfa_offset 32
 482:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2191              		.loc 1 482 3 view .LVU594
 482:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2192              		.loc 1 482 26 is_stmt 0 view .LVU595
 2193 0004 0023     		movs	r3, #0
 2194 0006 0293     		str	r3, [sp, #8]
 2195 0008 0393     		str	r3, [sp, #12]
 2196 000a 0493     		str	r3, [sp, #16]
 2197 000c 0593     		str	r3, [sp, #20]
 483:Core/Src/main.c **** 
 2198              		.loc 1 483 3 is_stmt 1 view .LVU596
 483:Core/Src/main.c **** 
 2199              		.loc 1 483 27 is_stmt 0 view .LVU597
 2200 000e 0093     		str	r3, [sp]
 2201 0010 0193     		str	r3, [sp, #4]
 488:Core/Src/main.c ****   htim3.Init.Prescaler = 499;
 2202              		.loc 1 488 3 is_stmt 1 view .LVU598
 488:Core/Src/main.c ****   htim3.Init.Prescaler = 499;
 2203              		.loc 1 488 18 is_stmt 0 view .LVU599
 2204 0012 1448     		ldr	r0, .L165
 2205 0014 144A     		ldr	r2, .L165+4
 2206 0016 0260     		str	r2, [r0]
 489:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 2207              		.loc 1 489 3 is_stmt 1 view .LVU600
 489:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 2208              		.loc 1 489 24 is_stmt 0 view .LVU601
 2209 0018 40F2F312 		movw	r2, #499
 2210 001c 4260     		str	r2, [r0, #4]
 490:Core/Src/main.c ****   htim3.Init.Period = 15999;
 2211              		.loc 1 490 3 is_stmt 1 view .LVU602
 490:Core/Src/main.c ****   htim3.Init.Period = 15999;
 2212              		.loc 1 490 26 is_stmt 0 view .LVU603
 2213 001e 8360     		str	r3, [r0, #8]
 491:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2214              		.loc 1 491 3 is_stmt 1 view .LVU604
 491:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2215              		.loc 1 491 21 is_stmt 0 view .LVU605
 2216 0020 43F67F62 		movw	r2, #15999
 2217 0024 C260     		str	r2, [r0, #12]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 99


 492:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2218              		.loc 1 492 3 is_stmt 1 view .LVU606
 492:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2219              		.loc 1 492 28 is_stmt 0 view .LVU607
 2220 0026 0361     		str	r3, [r0, #16]
 493:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 2221              		.loc 1 493 3 is_stmt 1 view .LVU608
 493:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 2222              		.loc 1 493 32 is_stmt 0 view .LVU609
 2223 0028 4361     		str	r3, [r0, #20]
 494:Core/Src/main.c ****   {
 2224              		.loc 1 494 3 is_stmt 1 view .LVU610
 494:Core/Src/main.c ****   {
 2225              		.loc 1 494 7 is_stmt 0 view .LVU611
 2226 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 2227              	.LVL149:
 494:Core/Src/main.c ****   {
 2228              		.loc 1 494 6 discriminator 1 view .LVU612
 2229 002e 90B9     		cbnz	r0, .L162
 498:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 2230              		.loc 1 498 3 is_stmt 1 view .LVU613
 498:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 2231              		.loc 1 498 34 is_stmt 0 view .LVU614
 2232 0030 4FF48053 		mov	r3, #4096
 2233 0034 0293     		str	r3, [sp, #8]
 499:Core/Src/main.c ****   {
 2234              		.loc 1 499 3 is_stmt 1 view .LVU615
 499:Core/Src/main.c ****   {
 2235              		.loc 1 499 7 is_stmt 0 view .LVU616
 2236 0036 02A9     		add	r1, sp, #8
 2237 0038 0A48     		ldr	r0, .L165
 2238 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 2239              	.LVL150:
 499:Core/Src/main.c ****   {
 2240              		.loc 1 499 6 discriminator 1 view .LVU617
 2241 003e 60B9     		cbnz	r0, .L163
 503:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2242              		.loc 1 503 3 is_stmt 1 view .LVU618
 503:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2243              		.loc 1 503 37 is_stmt 0 view .LVU619
 2244 0040 0023     		movs	r3, #0
 2245 0042 0093     		str	r3, [sp]
 504:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 2246              		.loc 1 504 3 is_stmt 1 view .LVU620
 504:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 2247              		.loc 1 504 33 is_stmt 0 view .LVU621
 2248 0044 0193     		str	r3, [sp, #4]
 505:Core/Src/main.c ****   {
 2249              		.loc 1 505 3 is_stmt 1 view .LVU622
 505:Core/Src/main.c ****   {
 2250              		.loc 1 505 7 is_stmt 0 view .LVU623
 2251 0046 6946     		mov	r1, sp
 2252 0048 0648     		ldr	r0, .L165
 2253 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 2254              	.LVL151:
 505:Core/Src/main.c ****   {
 2255              		.loc 1 505 6 discriminator 1 view .LVU624
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 100


 2256 004e 30B9     		cbnz	r0, .L164
 513:Core/Src/main.c **** 
 2257              		.loc 1 513 1 view .LVU625
 2258 0050 07B0     		add	sp, sp, #28
 2259              	.LCFI46:
 2260              		.cfi_remember_state
 2261              		.cfi_def_cfa_offset 4
 2262              		@ sp needed
 2263 0052 5DF804FB 		ldr	pc, [sp], #4
 2264              	.L162:
 2265              	.LCFI47:
 2266              		.cfi_restore_state
 496:Core/Src/main.c ****   }
 2267              		.loc 1 496 5 is_stmt 1 view .LVU626
 2268 0056 FFF7FEFF 		bl	Error_Handler
 2269              	.LVL152:
 2270              	.L163:
 501:Core/Src/main.c ****   }
 2271              		.loc 1 501 5 view .LVU627
 2272 005a FFF7FEFF 		bl	Error_Handler
 2273              	.LVL153:
 2274              	.L164:
 507:Core/Src/main.c ****   }
 2275              		.loc 1 507 5 view .LVU628
 2276 005e FFF7FEFF 		bl	Error_Handler
 2277              	.LVL154:
 2278              	.L166:
 2279 0062 00BF     		.align	2
 2280              	.L165:
 2281 0064 00000000 		.word	htim3
 2282 0068 00040040 		.word	1073742848
 2283              		.cfi_endproc
 2284              	.LFE80:
 2286              		.section	.text.SystemClock_Config,"ax",%progbits
 2287              		.align	1
 2288              		.global	SystemClock_Config
 2289              		.syntax unified
 2290              		.thumb
 2291              		.thumb_func
 2293              	SystemClock_Config:
 2294              	.LFB76:
 285:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 2295              		.loc 1 285 1 view -0
 2296              		.cfi_startproc
 2297              		@ args = 0, pretend = 0, frame = 72
 2298              		@ frame_needed = 0, uses_anonymous_args = 0
 2299 0000 00B5     		push	{lr}
 2300              	.LCFI48:
 2301              		.cfi_def_cfa_offset 4
 2302              		.cfi_offset 14, -4
 2303 0002 93B0     		sub	sp, sp, #76
 2304              	.LCFI49:
 2305              		.cfi_def_cfa_offset 80
 286:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2306              		.loc 1 286 3 view .LVU630
 286:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2307              		.loc 1 286 22 is_stmt 0 view .LVU631
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 101


 2308 0004 3422     		movs	r2, #52
 2309 0006 0021     		movs	r1, #0
 2310 0008 05A8     		add	r0, sp, #20
 2311 000a FFF7FEFF 		bl	memset
 2312              	.LVL155:
 287:Core/Src/main.c **** 
 2313              		.loc 1 287 3 is_stmt 1 view .LVU632
 287:Core/Src/main.c **** 
 2314              		.loc 1 287 22 is_stmt 0 view .LVU633
 2315 000e 0023     		movs	r3, #0
 2316 0010 0093     		str	r3, [sp]
 2317 0012 0193     		str	r3, [sp, #4]
 2318 0014 0293     		str	r3, [sp, #8]
 2319 0016 0393     		str	r3, [sp, #12]
 2320 0018 0493     		str	r3, [sp, #16]
 291:Core/Src/main.c **** 
 2321              		.loc 1 291 3 is_stmt 1 view .LVU634
 2322 001a 1649     		ldr	r1, .L173
 2323 001c 0A68     		ldr	r2, [r1]
 2324 001e 22F4C052 		bic	r2, r2, #6144
 2325 0022 42F40062 		orr	r2, r2, #2048
 2326 0026 0A60     		str	r2, [r1]
 296:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 2327              		.loc 1 296 3 view .LVU635
 296:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 2328              		.loc 1 296 36 is_stmt 0 view .LVU636
 2329 0028 0222     		movs	r2, #2
 2330 002a 0592     		str	r2, [sp, #20]
 297:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 2331              		.loc 1 297 3 is_stmt 1 view .LVU637
 297:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 2332              		.loc 1 297 30 is_stmt 0 view .LVU638
 2333 002c 0121     		movs	r1, #1
 2334 002e 0891     		str	r1, [sp, #32]
 298:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2335              		.loc 1 298 3 is_stmt 1 view .LVU639
 298:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2336              		.loc 1 298 41 is_stmt 0 view .LVU640
 2337 0030 1021     		movs	r1, #16
 2338 0032 0991     		str	r1, [sp, #36]
 299:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 2339              		.loc 1 299 3 is_stmt 1 view .LVU641
 299:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 2340              		.loc 1 299 34 is_stmt 0 view .LVU642
 2341 0034 0E92     		str	r2, [sp, #56]
 300:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 2342              		.loc 1 300 3 is_stmt 1 view .LVU643
 300:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 2343              		.loc 1 300 35 is_stmt 0 view .LVU644
 2344 0036 0F93     		str	r3, [sp, #60]
 301:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 2345              		.loc 1 301 3 is_stmt 1 view .LVU645
 301:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 2346              		.loc 1 301 32 is_stmt 0 view .LVU646
 2347 0038 4FF40023 		mov	r3, #524288
 2348 003c 1093     		str	r3, [sp, #64]
 302:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 102


 2349              		.loc 1 302 3 is_stmt 1 view .LVU647
 302:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2350              		.loc 1 302 32 is_stmt 0 view .LVU648
 2351 003e 4FF40003 		mov	r3, #8388608
 2352 0042 1193     		str	r3, [sp, #68]
 303:Core/Src/main.c ****   {
 2353              		.loc 1 303 3 is_stmt 1 view .LVU649
 303:Core/Src/main.c ****   {
 2354              		.loc 1 303 7 is_stmt 0 view .LVU650
 2355 0044 05A8     		add	r0, sp, #20
 2356 0046 FFF7FEFF 		bl	HAL_RCC_OscConfig
 2357              	.LVL156:
 303:Core/Src/main.c ****   {
 2358              		.loc 1 303 6 discriminator 1 view .LVU651
 2359 004a 78B9     		cbnz	r0, .L171
 310:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 2360              		.loc 1 310 3 is_stmt 1 view .LVU652
 310:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 2361              		.loc 1 310 31 is_stmt 0 view .LVU653
 2362 004c 0F23     		movs	r3, #15
 2363 004e 0093     		str	r3, [sp]
 312:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2364              		.loc 1 312 3 is_stmt 1 view .LVU654
 312:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2365              		.loc 1 312 34 is_stmt 0 view .LVU655
 2366 0050 0323     		movs	r3, #3
 2367 0052 0193     		str	r3, [sp, #4]
 313:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2368              		.loc 1 313 3 is_stmt 1 view .LVU656
 313:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2369              		.loc 1 313 35 is_stmt 0 view .LVU657
 2370 0054 0023     		movs	r3, #0
 2371 0056 0293     		str	r3, [sp, #8]
 314:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2372              		.loc 1 314 3 is_stmt 1 view .LVU658
 314:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2373              		.loc 1 314 36 is_stmt 0 view .LVU659
 2374 0058 0393     		str	r3, [sp, #12]
 315:Core/Src/main.c **** 
 2375              		.loc 1 315 3 is_stmt 1 view .LVU660
 315:Core/Src/main.c **** 
 2376              		.loc 1 315 36 is_stmt 0 view .LVU661
 2377 005a 0493     		str	r3, [sp, #16]
 317:Core/Src/main.c ****   {
 2378              		.loc 1 317 3 is_stmt 1 view .LVU662
 317:Core/Src/main.c ****   {
 2379              		.loc 1 317 7 is_stmt 0 view .LVU663
 2380 005c 0121     		movs	r1, #1
 2381 005e 6846     		mov	r0, sp
 2382 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 2383              	.LVL157:
 317:Core/Src/main.c ****   {
 2384              		.loc 1 317 6 discriminator 1 view .LVU664
 2385 0064 20B9     		cbnz	r0, .L172
 321:Core/Src/main.c **** 
 2386              		.loc 1 321 1 view .LVU665
 2387 0066 13B0     		add	sp, sp, #76
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 103


 2388              	.LCFI50:
 2389              		.cfi_remember_state
 2390              		.cfi_def_cfa_offset 4
 2391              		@ sp needed
 2392 0068 5DF804FB 		ldr	pc, [sp], #4
 2393              	.L171:
 2394              	.LCFI51:
 2395              		.cfi_restore_state
 305:Core/Src/main.c ****   }
 2396              		.loc 1 305 5 is_stmt 1 view .LVU666
 2397 006c FFF7FEFF 		bl	Error_Handler
 2398              	.LVL158:
 2399              	.L172:
 319:Core/Src/main.c ****   }
 2400              		.loc 1 319 5 view .LVU667
 2401 0070 FFF7FEFF 		bl	Error_Handler
 2402              	.LVL159:
 2403              	.L174:
 2404              		.align	2
 2405              	.L173:
 2406 0074 00700040 		.word	1073770496
 2407              		.cfi_endproc
 2408              	.LFE76:
 2410              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 2411              		.align	2
 2412              	.LC4:
 2413 0000 53746172 		.ascii	"Starting\015\000"
 2413      74696E67 
 2413      0D00
 2414 000a 0000     		.align	2
 2415              	.LC5:
 2416 000c 6164634F 		.ascii	"adcOk\015\000"
 2416      6B0D00
 2417 0013 00       		.align	2
 2418              	.LC6:
 2419 0014 62757474 		.ascii	"buttonOk\015\000"
 2419      6F6E4F6B 
 2419      0D00
 2420              		.section	.text.main,"ax",%progbits
 2421              		.align	1
 2422              		.global	main
 2423              		.syntax unified
 2424              		.thumb
 2425              		.thumb_func
 2427              	main:
 2428              	.LFB75:
 127:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 2429              		.loc 1 127 1 view -0
 2430              		.cfi_startproc
 2431              		@ args = 0, pretend = 0, frame = 0
 2432              		@ frame_needed = 0, uses_anonymous_args = 0
 2433 0000 38B5     		push	{r3, r4, r5, lr}
 2434              	.LCFI52:
 2435              		.cfi_def_cfa_offset 16
 2436              		.cfi_offset 3, -16
 2437              		.cfi_offset 4, -12
 2438              		.cfi_offset 5, -8
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 104


 2439              		.cfi_offset 14, -4
 135:Core/Src/main.c **** 
 2440              		.loc 1 135 3 view .LVU669
 2441 0002 FFF7FEFF 		bl	HAL_Init
 2442              	.LVL160:
 142:Core/Src/main.c **** 
 2443              		.loc 1 142 3 view .LVU670
 2444 0006 FFF7FEFF 		bl	SystemClock_Config
 2445              	.LVL161:
 149:Core/Src/main.c ****   MX_DMA_Init();
 2446              		.loc 1 149 3 view .LVU671
 2447 000a FFF7FEFF 		bl	MX_GPIO_Init
 2448              	.LVL162:
 150:Core/Src/main.c ****   MX_USART2_UART_Init();
 2449              		.loc 1 150 3 view .LVU672
 2450 000e FFF7FEFF 		bl	MX_DMA_Init
 2451              	.LVL163:
 151:Core/Src/main.c ****   MX_ADC_Init();
 2452              		.loc 1 151 3 view .LVU673
 2453 0012 FFF7FEFF 		bl	MX_USART2_UART_Init
 2454              	.LVL164:
 152:Core/Src/main.c ****   MX_SPI1_Init();
 2455              		.loc 1 152 3 view .LVU674
 2456 0016 FFF7FEFF 		bl	MX_ADC_Init
 2457              	.LVL165:
 153:Core/Src/main.c ****   MX_TIM10_Init();
 2458              		.loc 1 153 3 view .LVU675
 2459 001a FFF7FEFF 		bl	MX_SPI1_Init
 2460              	.LVL166:
 154:Core/Src/main.c ****   MX_UART4_Init();
 2461              		.loc 1 154 3 view .LVU676
 2462 001e FFF7FEFF 		bl	MX_TIM10_Init
 2463              	.LVL167:
 155:Core/Src/main.c ****   MX_TIM2_Init();
 2464              		.loc 1 155 3 view .LVU677
 2465 0022 FFF7FEFF 		bl	MX_UART4_Init
 2466              	.LVL168:
 156:Core/Src/main.c ****   MX_TIM9_Init();
 2467              		.loc 1 156 3 view .LVU678
 2468 0026 FFF7FEFF 		bl	MX_TIM2_Init
 2469              	.LVL169:
 157:Core/Src/main.c ****   MX_TIM11_Init();
 2470              		.loc 1 157 3 view .LVU679
 2471 002a FFF7FEFF 		bl	MX_TIM9_Init
 2472              	.LVL170:
 158:Core/Src/main.c ****   MX_TIM3_Init();
 2473              		.loc 1 158 3 view .LVU680
 2474 002e FFF7FEFF 		bl	MX_TIM11_Init
 2475              	.LVL171:
 159:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 2476              		.loc 1 159 3 view .LVU681
 2477 0032 FFF7FEFF 		bl	MX_TIM3_Init
 2478              	.LVL172:
 162:Core/Src/main.c **** 
 2479              		.loc 1 162 3 view .LVU682
 2480 0036 5C48     		ldr	r0, .L205
 2481 0038 FFF7FEFF 		bl	puts
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 105


 2482              	.LVL173:
 164:Core/Src/main.c **** 
 2483              		.loc 1 164 3 view .LVU683
 2484 003c 0220     		movs	r0, #2
 2485 003e FFF7FEFF 		bl	play_track
 2486              	.LVL174:
 166:Core/Src/main.c **** 
 2487              		.loc 1 166 3 view .LVU684
 2488 0042 40F2DC50 		movw	r0, #1500
 2489 0046 FFF7FEFF 		bl	HAL_Delay
 2490              	.LVL175:
 168:Core/Src/main.c **** 
 2491              		.loc 1 168 3 view .LVU685
 2492 004a 0020     		movs	r0, #0
 2493 004c FFF7FEFF 		bl	BCD_Init
 2494              	.LVL176:
 170:Core/Src/main.c ****   {
 2495              		.loc 1 170 3 view .LVU686
 2496              	.L176:
 170:Core/Src/main.c ****   {
 2497              		.loc 1 170 10 view .LVU687
 2498 0050 564B     		ldr	r3, .L205+4
 2499 0052 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 2500 0054 94B1     		cbz	r4, .L201
 2501              	.LBB13:
 172:Core/Src/main.c ****     {
 2502              		.loc 1 172 18 is_stmt 0 view .LVU688
 2503 0056 0023     		movs	r3, #0
 2504 0058 00E0     		b	.L179
 2505              	.LVL177:
 2506              	.L177:
 172:Core/Src/main.c ****     {
 2507              		.loc 1 172 18 view .LVU689
 2508              	.LBE13:
 127:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 2509              		.loc 1 127 1 view .LVU690
 2510 005a 2346     		mov	r3, r4
 2511              	.LVL178:
 2512              	.L179:
 2513              	.LBB14:
 172:Core/Src/main.c ****     {
 2514              		.loc 1 172 27 is_stmt 1 discriminator 1 view .LVU691
 2515 005c 032B     		cmp	r3, #3
 2516 005e F7D8     		bhi	.L176
 174:Core/Src/main.c ****       if (buttonOrderPlant[3] != 0)
 2517              		.loc 1 174 7 view .LVU692
 2518 0060 5C1C     		adds	r4, r3, #1
 2519 0062 E4B2     		uxtb	r4, r4
 2520 0064 524D     		ldr	r5, .L205+8
 2521 0066 E95C     		ldrb	r1, [r5, r3]	@ zero_extendqisi2
 2522 0068 2046     		mov	r0, r4
 2523 006a FFF7FEFF 		bl	BCD_SendCommand
 2524              	.LVL179:
 175:Core/Src/main.c ****       {
 2525              		.loc 1 175 7 view .LVU693
 175:Core/Src/main.c ****       {
 2526              		.loc 1 175 27 is_stmt 0 view .LVU694
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 106


 2527 006e EB78     		ldrb	r3, [r5, #3]	@ zero_extendqisi2
 175:Core/Src/main.c ****       {
 2528              		.loc 1 175 10 view .LVU695
 2529 0070 002B     		cmp	r3, #0
 2530 0072 F2D0     		beq	.L177
 177:Core/Src/main.c ****       }
 2531              		.loc 1 177 9 is_stmt 1 view .LVU696
 177:Core/Src/main.c ****       }
 2532              		.loc 1 177 28 is_stmt 0 view .LVU697
 2533 0074 4D4B     		ldr	r3, .L205+4
 2534 0076 0022     		movs	r2, #0
 2535 0078 1A70     		strb	r2, [r3]
 2536 007a EEE7     		b	.L177
 2537              	.LVL180:
 2538              	.L201:
 177:Core/Src/main.c ****       }
 2539              		.loc 1 177 28 view .LVU698
 2540              	.LBE14:
 2541              	.LBB15:
 182:Core/Src/main.c ****   {
 2542              		.loc 1 182 16 view .LVU699
 2543 007c 2346     		mov	r3, r4
 2544 007e 04E0     		b	.L180
 2545              	.LVL181:
 2546              	.L181:
 184:Core/Src/main.c ****   }
 2547              		.loc 1 184 5 is_stmt 1 view .LVU700
 184:Core/Src/main.c ****   }
 2548              		.loc 1 184 25 is_stmt 0 view .LVU701
 2549 0080 4B4A     		ldr	r2, .L205+8
 2550 0082 0021     		movs	r1, #0
 2551 0084 D154     		strb	r1, [r2, r3]
 182:Core/Src/main.c ****   {
 2552              		.loc 1 182 32 is_stmt 1 discriminator 3 view .LVU702
 2553 0086 0133     		adds	r3, r3, #1
 2554              	.LVL182:
 182:Core/Src/main.c ****   {
 2555              		.loc 1 182 32 is_stmt 0 discriminator 3 view .LVU703
 2556 0088 DBB2     		uxtb	r3, r3
 2557              	.LVL183:
 2558              	.L180:
 182:Core/Src/main.c ****   {
 2559              		.loc 1 182 25 is_stmt 1 discriminator 1 view .LVU704
 2560 008a 032B     		cmp	r3, #3
 2561 008c F8D9     		bls	.L181
 2562              	.LBE15:
 187:Core/Src/main.c **** 
 2563              		.loc 1 187 3 view .LVU705
 2564 008e 0620     		movs	r0, #6
 2565 0090 FFF7FEFF 		bl	play_track
 2566              	.LVL184:
 189:Core/Src/main.c **** 
 2567              		.loc 1 189 3 view .LVU706
 2568 0094 40F2DC50 		movw	r0, #1500
 2569 0098 FFF7FEFF 		bl	HAL_Delay
 2570              	.LVL185:
 191:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim2);
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 107


 2571              		.loc 1 191 3 view .LVU707
 2572 009c 4548     		ldr	r0, .L205+12
 2573 009e FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 2574              	.LVL186:
 192:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 2575              		.loc 1 192 3 view .LVU708
 2576 00a2 4548     		ldr	r0, .L205+16
 2577 00a4 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 2578              	.LVL187:
 193:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 2579              		.loc 1 193 3 view .LVU709
 2580 00a8 0021     		movs	r1, #0
 2581 00aa 4448     		ldr	r0, .L205+20
 2582 00ac FFF7FEFF 		bl	HAL_TIM_PWM_Start
 2583              	.LVL188:
 194:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim3); // Timer bipbip
 2584              		.loc 1 194 3 view .LVU710
 2585 00b0 0421     		movs	r1, #4
 2586 00b2 4348     		ldr	r0, .L205+24
 2587 00b4 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 2588              	.LVL189:
 195:Core/Src/main.c **** 
 2589              		.loc 1 195 3 view .LVU711
 2590 00b8 4248     		ldr	r0, .L205+28
 2591 00ba FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 2592              	.LVL190:
 197:Core/Src/main.c ****   /* USER CODE END 2 */
 2593              		.loc 1 197 3 view .LVU712
 2594 00be 424B     		ldr	r3, .L205+32
 2595 00c0 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 2596 00c2 FFF7FEFF 		bl	BCD_Init
 2597              	.LVL191:
 202:Core/Src/main.c ****   {
 2598              		.loc 1 202 3 view .LVU713
 202:Core/Src/main.c ****   {
 2599              		.loc 1 202 9 is_stmt 0 view .LVU714
 2600 00c6 2CE0     		b	.L195
 2601              	.L203:
 217:Core/Src/main.c ****       printf("adcOk\r\n");
 2602              		.loc 1 217 7 is_stmt 1 view .LVU715
 217:Core/Src/main.c ****       printf("adcOk\r\n");
 2603              		.loc 1 217 13 is_stmt 0 view .LVU716
 2604 00c8 404B     		ldr	r3, .L205+36
 2605 00ca 0122     		movs	r2, #1
 2606 00cc 1A70     		strb	r2, [r3]
 218:Core/Src/main.c ****     }
 2607              		.loc 1 218 7 is_stmt 1 view .LVU717
 2608 00ce 4048     		ldr	r0, .L205+40
 2609 00d0 FFF7FEFF 		bl	puts
 2610              	.LVL192:
 2611 00d4 3FE0     		b	.L185
 2612              	.LVL193:
 2613              	.L204:
 2614              	.LBB16:
 228:Core/Src/main.c ****           printf("buttonOk\r\n");
 2615              		.loc 1 228 11 view .LVU718
 228:Core/Src/main.c ****           printf("buttonOk\r\n");
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 108


 2616              		.loc 1 228 20 is_stmt 0 view .LVU719
 2617 00d6 3F4B     		ldr	r3, .L205+44
 2618              	.LVL194:
 228:Core/Src/main.c ****           printf("buttonOk\r\n");
 2619              		.loc 1 228 20 view .LVU720
 2620 00d8 0122     		movs	r2, #1
 2621 00da 1A70     		strb	r2, [r3]
 229:Core/Src/main.c ****           break;
 2622              		.loc 1 229 11 is_stmt 1 view .LVU721
 2623 00dc 3E48     		ldr	r0, .L205+48
 2624 00de FFF7FEFF 		bl	puts
 2625              	.LVL195:
 230:Core/Src/main.c ****         }
 2626              		.loc 1 230 11 view .LVU722
 2627 00e2 02E0     		b	.L189
 2628              	.LVL196:
 2629              	.L187:
 235:Core/Src/main.c ****         break;
 2630              		.loc 1 235 9 view .LVU723
 235:Core/Src/main.c ****         break;
 2631              		.loc 1 235 22 is_stmt 0 view .LVU724
 2632 00e4 3D4B     		ldr	r3, .L205+52
 2633              	.LVL197:
 235:Core/Src/main.c ****         break;
 2634              		.loc 1 235 22 view .LVU725
 2635 00e6 0022     		movs	r2, #0
 2636 00e8 1A70     		strb	r2, [r3]
 236:Core/Src/main.c ****       }
 2637              		.loc 1 236 9 is_stmt 1 view .LVU726
 2638              	.L189:
 2639              	.LBE16:
 241:Core/Src/main.c ****     {
 2640              		.loc 1 241 5 view .LVU727
 241:Core/Src/main.c ****     {
 2641              		.loc 1 241 24 is_stmt 0 view .LVU728
 2642 00ea 374B     		ldr	r3, .L205+32
 2643 00ec 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 241:Core/Src/main.c ****     {
 2644              		.loc 1 241 8 view .LVU729
 2645 00ee 0F2B     		cmp	r3, #15
 2646 00f0 02D9     		bls	.L191
 243:Core/Src/main.c ****     }
 2647              		.loc 1 243 7 is_stmt 1 view .LVU730
 243:Core/Src/main.c ****     }
 2648              		.loc 1 243 23 is_stmt 0 view .LVU731
 2649 00f2 3B4A     		ldr	r2, .L205+56
 2650 00f4 C821     		movs	r1, #200
 2651 00f6 1170     		strb	r1, [r2]
 2652              	.L191:
 245:Core/Src/main.c ****     {
 2653              		.loc 1 245 5 is_stmt 1 view .LVU732
 245:Core/Src/main.c ****     {
 2654              		.loc 1 245 8 is_stmt 0 view .LVU733
 2655 00f8 0F2B     		cmp	r3, #15
 2656 00fa 02D8     		bhi	.L192
 247:Core/Src/main.c ****     }
 2657              		.loc 1 247 7 is_stmt 1 view .LVU734
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 109


 247:Core/Src/main.c ****     }
 2658              		.loc 1 247 23 is_stmt 0 view .LVU735
 2659 00fc 384A     		ldr	r2, .L205+56
 2660 00fe 6421     		movs	r1, #100
 2661 0100 1170     		strb	r1, [r2]
 2662              	.L192:
 249:Core/Src/main.c ****     {
 2663              		.loc 1 249 5 is_stmt 1 view .LVU736
 249:Core/Src/main.c ****     {
 2664              		.loc 1 249 8 is_stmt 0 view .LVU737
 2665 0102 0A2B     		cmp	r3, #10
 2666 0104 02D8     		bhi	.L193
 251:Core/Src/main.c ****     }
 2667              		.loc 1 251 7 is_stmt 1 view .LVU738
 251:Core/Src/main.c ****     }
 2668              		.loc 1 251 23 is_stmt 0 view .LVU739
 2669 0106 364A     		ldr	r2, .L205+56
 2670 0108 3221     		movs	r1, #50
 2671 010a 1170     		strb	r1, [r2]
 2672              	.L193:
 253:Core/Src/main.c ****     {
 2673              		.loc 1 253 5 is_stmt 1 view .LVU740
 253:Core/Src/main.c ****     {
 2674              		.loc 1 253 8 is_stmt 0 view .LVU741
 2675 010c 042B     		cmp	r3, #4
 2676 010e 02D8     		bhi	.L194
 255:Core/Src/main.c ****     }
 2677              		.loc 1 255 7 is_stmt 1 view .LVU742
 255:Core/Src/main.c ****     }
 2678              		.loc 1 255 23 is_stmt 0 view .LVU743
 2679 0110 334B     		ldr	r3, .L205+56
 2680 0112 1E22     		movs	r2, #30
 2681 0114 1A70     		strb	r2, [r3]
 2682              	.L194:
 258:Core/Src/main.c ****     {
 2683              		.loc 1 258 5 is_stmt 1 view .LVU744
 258:Core/Src/main.c ****     {
 2684              		.loc 1 258 21 is_stmt 0 view .LVU745
 2685 0116 334B     		ldr	r3, .L205+60
 2686 0118 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 2687 011a 314B     		ldr	r3, .L205+56
 2688 011c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 258:Core/Src/main.c ****     {
 2689              		.loc 1 258 8 view .LVU746
 2690 011e 9A42     		cmp	r2, r3
 2691 0120 2CD8     		bhi	.L202
 2692              	.LVL198:
 2693              	.L195:
 202:Core/Src/main.c ****   {
 2694              		.loc 1 202 25 is_stmt 1 view .LVU747
 2695 0122 294B     		ldr	r3, .L205+32
 2696 0124 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2697 0126 002B     		cmp	r3, #0
 2698 0128 2FD0     		beq	.L183
 204:Core/Src/main.c ****     {
 2699              		.loc 1 204 5 view .LVU748
 204:Core/Src/main.c ****     {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 110


 2700              		.loc 1 204 9 is_stmt 0 view .LVU749
 2701 012a 2F4B     		ldr	r3, .L205+64
 2702 012c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 204:Core/Src/main.c ****     {
 2703              		.loc 1 204 8 view .LVU750
 2704 012e 63BB     		cbnz	r3, .L183
 209:Core/Src/main.c ****     { // conditions de victoires
 2705              		.loc 1 209 5 is_stmt 1 view .LVU751
 209:Core/Src/main.c ****     { // conditions de victoires
 2706              		.loc 1 209 9 is_stmt 0 view .LVU752
 2707 0130 264B     		ldr	r3, .L205+36
 2708 0132 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 209:Core/Src/main.c ****     { // conditions de victoires
 2709              		.loc 1 209 8 view .LVU753
 2710 0134 2BB1     		cbz	r3, .L184
 209:Core/Src/main.c ****     { // conditions de victoires
 2711              		.loc 1 209 15 discriminator 1 view .LVU754
 2712 0136 274B     		ldr	r3, .L205+44
 2713 0138 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2714 013a 13B1     		cbz	r3, .L184
 211:Core/Src/main.c ****     }
 2715              		.loc 1 211 7 is_stmt 1 view .LVU755
 211:Core/Src/main.c ****     }
 2716              		.loc 1 211 11 is_stmt 0 view .LVU756
 2717 013c 2A4B     		ldr	r3, .L205+64
 2718 013e 0122     		movs	r2, #1
 2719 0140 1A70     		strb	r2, [r3]
 2720              	.L184:
 215:Core/Src/main.c ****     { // condition pour ADC
 2721              		.loc 1 215 5 is_stmt 1 view .LVU757
 215:Core/Src/main.c ****     { // condition pour ADC
 2722              		.loc 1 215 16 is_stmt 0 view .LVU758
 2723 0142 2A4B     		ldr	r3, .L205+68
 2724 0144 1B88     		ldrh	r3, [r3]
 215:Core/Src/main.c ****     { // condition pour ADC
 2725              		.loc 1 215 8 view .LVU759
 2726 0146 B3F57F4F 		cmp	r3, #65280
 2727 014a 04D9     		bls	.L185
 215:Core/Src/main.c ****     { // condition pour ADC
 2728              		.loc 1 215 39 discriminator 1 view .LVU760
 2729 014c 274B     		ldr	r3, .L205+68
 2730 014e 5B88     		ldrh	r3, [r3, #2]
 215:Core/Src/main.c ****     { // condition pour ADC
 2731              		.loc 1 215 29 discriminator 1 view .LVU761
 2732 0150 B3F57F4F 		cmp	r3, #65280
 2733 0154 B8D8     		bhi	.L203
 2734              	.L185:
 2735              	.LBB17:
 182:Core/Src/main.c ****   {
 2736              		.loc 1 182 16 view .LVU762
 2737 0156 2346     		mov	r3, r4
 2738              	.L186:
 2739              	.LVL199:
 182:Core/Src/main.c ****   {
 2740              		.loc 1 182 16 view .LVU763
 2741              	.LBE17:
 2742              	.LBB18:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 111


 221:Core/Src/main.c ****     {
 2743              		.loc 1 221 27 is_stmt 1 discriminator 1 view .LVU764
 2744 0158 032B     		cmp	r3, #3
 2745 015a C6D8     		bhi	.L189
 223:Core/Src/main.c ****       {
 2746              		.loc 1 223 7 view .LVU765
 223:Core/Src/main.c ****       {
 2747              		.loc 1 223 27 is_stmt 0 view .LVU766
 2748 015c 144A     		ldr	r2, .L205+8
 2749 015e D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
 223:Core/Src/main.c ****       {
 2750              		.loc 1 223 51 view .LVU767
 2751 0160 234A     		ldr	r2, .L205+72
 2752 0162 D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 223:Core/Src/main.c ****       {
 2753              		.loc 1 223 10 view .LVU768
 2754 0164 9142     		cmp	r1, r2
 2755 0166 BDD1     		bne	.L187
 225:Core/Src/main.c ****         if (flagButtonOk == 4)
 2756              		.loc 1 225 9 is_stmt 1 view .LVU769
 225:Core/Src/main.c ****         if (flagButtonOk == 4)
 2757              		.loc 1 225 21 is_stmt 0 view .LVU770
 2758 0168 1C49     		ldr	r1, .L205+52
 2759 016a 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 2760 016c 0132     		adds	r2, r2, #1
 2761 016e D2B2     		uxtb	r2, r2
 2762 0170 0A70     		strb	r2, [r1]
 226:Core/Src/main.c ****         {
 2763              		.loc 1 226 9 is_stmt 1 view .LVU771
 226:Core/Src/main.c ****         {
 2764              		.loc 1 226 12 is_stmt 0 view .LVU772
 2765 0172 042A     		cmp	r2, #4
 2766 0174 AFD0     		beq	.L204
 221:Core/Src/main.c ****     {
 2767              		.loc 1 221 34 is_stmt 1 discriminator 2 view .LVU773
 2768 0176 0133     		adds	r3, r3, #1
 2769              	.LVL200:
 221:Core/Src/main.c ****     {
 2770              		.loc 1 221 34 is_stmt 0 discriminator 2 view .LVU774
 2771 0178 DBB2     		uxtb	r3, r3
 2772              	.LVL201:
 221:Core/Src/main.c ****     {
 2773              		.loc 1 221 34 discriminator 2 view .LVU775
 2774 017a EDE7     		b	.L186
 2775              	.LVL202:
 2776              	.L202:
 221:Core/Src/main.c ****     {
 2777              		.loc 1 221 34 discriminator 2 view .LVU776
 2778              	.LBE18:
 260:Core/Src/main.c ****       flag_bipbip = 0;
 2779              		.loc 1 260 7 is_stmt 1 view .LVU777
 2780 017c 0120     		movs	r0, #1
 2781 017e FFF7FEFF 		bl	play_track
 2782              	.LVL203:
 261:Core/Src/main.c ****     }
 2783              		.loc 1 261 7 view .LVU778
 261:Core/Src/main.c ****     }
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 112


 2784              		.loc 1 261 19 is_stmt 0 view .LVU779
 2785 0182 184B     		ldr	r3, .L205+60
 2786 0184 0022     		movs	r2, #0
 2787 0186 1A70     		strb	r2, [r3]
 2788 0188 CBE7     		b	.L195
 2789              	.LVL204:
 2790              	.L183:
 268:Core/Src/main.c ****   {
 2791              		.loc 1 268 3 is_stmt 1 view .LVU780
 268:Core/Src/main.c ****   {
 2792              		.loc 1 268 7 is_stmt 0 view .LVU781
 2793 018a 174B     		ldr	r3, .L205+64
 2794 018c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 268:Core/Src/main.c ****   {
 2795              		.loc 1 268 6 view .LVU782
 2796 018e 3BB1     		cbz	r3, .L197
 270:Core/Src/main.c ****     play_track(BOMB_DEFUSED);
 2797              		.loc 1 270 5 is_stmt 1 view .LVU783
 2798 0190 0848     		ldr	r0, .L205+12
 2799 0192 FFF7FEFF 		bl	HAL_TIM_Base_Stop_IT
 2800              	.LVL205:
 271:Core/Src/main.c ****   }
 2801              		.loc 1 271 5 view .LVU784
 2802 0196 0320     		movs	r0, #3
 2803 0198 FFF7FEFF 		bl	play_track
 2804              	.LVL206:
 2805              	.L198:
 278:Core/Src/main.c **** 
 2806              		.loc 1 278 1 is_stmt 0 view .LVU785
 2807 019c 0020     		movs	r0, #0
 2808 019e 38BD     		pop	{r3, r4, r5, pc}
 2809              	.L197:
 275:Core/Src/main.c ****   }
 2810              		.loc 1 275 5 is_stmt 1 view .LVU786
 2811 01a0 0420     		movs	r0, #4
 2812 01a2 FFF7FEFF 		bl	play_track
 2813              	.LVL207:
 2814 01a6 F9E7     		b	.L198
 2815              	.L206:
 2816              		.align	2
 2817              	.L205:
 2818 01a8 00000000 		.word	.LC4
 2819 01ac 00000000 		.word	buttonNotAllPushed
 2820 01b0 00000000 		.word	buttonOrderPlant
 2821 01b4 00000000 		.word	htim10
 2822 01b8 00000000 		.word	htim2
 2823 01bc 00000000 		.word	htim11
 2824 01c0 00000000 		.word	htim9
 2825 01c4 00000000 		.word	htim3
 2826 01c8 00000000 		.word	time_in_second
 2827 01cc 00000000 		.word	adcOk
 2828 01d0 0C000000 		.word	.LC5
 2829 01d4 00000000 		.word	buttonOk
 2830 01d8 14000000 		.word	.LC6
 2831 01dc 00000000 		.word	flagButtonOk
 2832 01e0 00000000 		.word	freqence_bipbip
 2833 01e4 00000000 		.word	flag_bipbip
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 113


 2834 01e8 00000000 		.word	win
 2835 01ec 00000000 		.word	adcData
 2836 01f0 00000000 		.word	buttonOrderDefuse
 2837              		.cfi_endproc
 2838              	.LFE75:
 2840              		.global	buttonOk
 2841              		.section	.bss.buttonOk,"aw",%nobits
 2844              	buttonOk:
 2845 0000 00       		.space	1
 2846              		.global	adcOk
 2847              		.section	.bss.adcOk,"aw",%nobits
 2850              	adcOk:
 2851 0000 00       		.space	1
 2852              		.global	win
 2853              		.section	.bss.win,"aw",%nobits
 2856              	win:
 2857 0000 00       		.space	1
 2858              		.global	flagButtonOk
 2859              		.section	.bss.flagButtonOk,"aw",%nobits
 2862              	flagButtonOk:
 2863 0000 00       		.space	1
 2864              		.global	buttonOrderDefuse
 2865              		.section	.data.buttonOrderDefuse,"aw"
 2866              		.align	2
 2869              	buttonOrderDefuse:
 2870 0000 01020203 		.ascii	"\001\002\002\003"
 2871              		.global	buttonNotAllPushed
 2872              		.section	.data.buttonNotAllPushed,"aw"
 2875              	buttonNotAllPushed:
 2876 0000 01       		.byte	1
 2877              		.global	buttonOrderPlant
 2878              		.section	.bss.buttonOrderPlant,"aw",%nobits
 2879              		.align	2
 2882              	buttonOrderPlant:
 2883 0000 00000000 		.space	4
 2884              		.global	freqence_bipbip
 2885              		.section	.bss.freqence_bipbip,"aw",%nobits
 2888              	freqence_bipbip:
 2889 0000 00       		.space	1
 2890              		.global	flag_bipbip
 2891              		.section	.bss.flag_bipbip,"aw",%nobits
 2894              	flag_bipbip:
 2895 0000 00       		.space	1
 2896              		.global	time_in_second
 2897              		.section	.data.time_in_second,"aw"
 2900              	time_in_second:
 2901 0000 14       		.byte	20
 2902              		.global	second
 2903              		.section	.bss.second,"aw",%nobits
 2906              	second:
 2907 0000 00       		.space	1
 2908              		.global	seedInitialized
 2909              		.section	.bss.seedInitialized,"aw",%nobits
 2912              	seedInitialized:
 2913 0000 00       		.space	1
 2914              		.global	seed
 2915              		.section	.bss.seed,"aw",%nobits
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 114


 2916              		.align	2
 2919              	seed:
 2920 0000 00000000 		.space	4
 2921              		.global	buttonElapsed
 2922              		.section	.bss.buttonElapsed,"aw",%nobits
 2923              		.align	2
 2926              	buttonElapsed:
 2927 0000 00000000 		.space	16
 2927      00000000 
 2927      00000000 
 2927      00000000 
 2928              		.global	adcData
 2929              		.section	.bss.adcData,"aw",%nobits
 2930              		.align	2
 2933              	adcData:
 2934 0000 00000000 		.space	4
 2935              		.global	huart2
 2936              		.section	.bss.huart2,"aw",%nobits
 2937              		.align	2
 2940              	huart2:
 2941 0000 00000000 		.space	72
 2941      00000000 
 2941      00000000 
 2941      00000000 
 2941      00000000 
 2942              		.global	huart4
 2943              		.section	.bss.huart4,"aw",%nobits
 2944              		.align	2
 2947              	huart4:
 2948 0000 00000000 		.space	72
 2948      00000000 
 2948      00000000 
 2948      00000000 
 2948      00000000 
 2949              		.global	htim11
 2950              		.section	.bss.htim11,"aw",%nobits
 2951              		.align	2
 2954              	htim11:
 2955 0000 00000000 		.space	64
 2955      00000000 
 2955      00000000 
 2955      00000000 
 2955      00000000 
 2956              		.global	htim10
 2957              		.section	.bss.htim10,"aw",%nobits
 2958              		.align	2
 2961              	htim10:
 2962 0000 00000000 		.space	64
 2962      00000000 
 2962      00000000 
 2962      00000000 
 2962      00000000 
 2963              		.global	htim9
 2964              		.section	.bss.htim9,"aw",%nobits
 2965              		.align	2
 2968              	htim9:
 2969 0000 00000000 		.space	64
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 115


 2969      00000000 
 2969      00000000 
 2969      00000000 
 2969      00000000 
 2970              		.global	htim3
 2971              		.section	.bss.htim3,"aw",%nobits
 2972              		.align	2
 2975              	htim3:
 2976 0000 00000000 		.space	64
 2976      00000000 
 2976      00000000 
 2976      00000000 
 2976      00000000 
 2977              		.global	htim2
 2978              		.section	.bss.htim2,"aw",%nobits
 2979              		.align	2
 2982              	htim2:
 2983 0000 00000000 		.space	64
 2983      00000000 
 2983      00000000 
 2983      00000000 
 2983      00000000 
 2984              		.global	hspi1
 2985              		.section	.bss.hspi1,"aw",%nobits
 2986              		.align	2
 2989              	hspi1:
 2990 0000 00000000 		.space	88
 2990      00000000 
 2990      00000000 
 2990      00000000 
 2990      00000000 
 2991              		.global	hdma_adc
 2992              		.section	.bss.hdma_adc,"aw",%nobits
 2993              		.align	2
 2996              	hdma_adc:
 2997 0000 00000000 		.space	68
 2997      00000000 
 2997      00000000 
 2997      00000000 
 2997      00000000 
 2998              		.global	hadc
 2999              		.section	.bss.hadc,"aw",%nobits
 3000              		.align	2
 3003              	hadc:
 3004 0000 00000000 		.space	84
 3004      00000000 
 3004      00000000 
 3004      00000000 
 3004      00000000 
 3005              		.text
 3006              	.Letext0:
 3007              		.file 4 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l152xe.h"
 3008              		.file 5 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/ma
 3009              		.file 6 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/sy
 3010              		.file 7 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l1xx.h"
 3011              		.file 8 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_def.h"
 3012              		.file 9 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc.h"
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 116


 3013              		.file 10 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio.h"
 3014              		.file 11 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_dma.h"
 3015              		.file 12 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_adc.h"
 3016              		.file 13 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_spi.h"
 3017              		.file 14 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_tim.h"
 3018              		.file 15 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_uart.h"
 3019              		.file 16 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_tim_ex.h"
 3020              		.file 17 "Core/Inc/main.h"
 3021              		.file 18 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_cortex.h"
 3022              		.file 19 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h"
 3023              		.file 20 "<built-in>"
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 117


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:19     .text.ITM_SendChar:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:24     .text.ITM_SendChar:00000000 ITM_SendChar
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:77     .text.MX_GPIO_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:82     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:253    .text.MX_GPIO_Init:000000cc $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:260    .text.MX_DMA_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:265    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:313    .text.MX_DMA_Init:00000030 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:318    .text.__io_putchar:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:324    .text.__io_putchar:00000000 __io_putchar
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:350    .text.randomGLC:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:356    .text.randomGLC:00000000 randomGLC
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:389    .text.randomGLC:00000020 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2919   .bss.seed:00000000 seed
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:397    .text.ledUpdate:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:403    .text.ledUpdate:00000000 ledUpdate
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:461    .text.ledUpdate:0000003c $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:466    .text.organise_Button_Order:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:472    .text.organise_Button_Order:00000000 organise_Button_Order
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:516    .text.organise_Button_Order:00000018 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2882   .bss.buttonOrderPlant:00000000 buttonOrderPlant
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:521    .text.BCD_SendCommand:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:527    .text.BCD_SendCommand:00000000 BCD_SendCommand
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:583    .text.BCD_SendCommand:00000038 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2989   .bss.hspi1:00000000 hspi1
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:589    .text.BCD_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:595    .text.BCD_Init:00000000 BCD_Init
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:764    .text.BCD_Init:000000b8 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:770    .text.BCD_updateClock:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:776    .text.BCD_updateClock:00000000 BCD_updateClock
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:915    .text.BCD_updateClock:00000080 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:921    .text.play:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:927    .text.play:00000000 play
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:960    .text.play:00000020 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2947   .bss.huart4:00000000 huart4
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:966    .text.play_track:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:972    .text.play_track:00000000 play_track
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1019   .text.play_track:0000003c $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1024   .rodata.HAL_GPIO_EXTI_Callback.str1.4:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1037   .text.HAL_GPIO_EXTI_Callback:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1043   .text.HAL_GPIO_EXTI_Callback:00000000 HAL_GPIO_EXTI_Callback
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1209   .text.HAL_GPIO_EXTI_Callback:000000cc $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2926   .bss.buttonElapsed:00000000 buttonElapsed
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1218   .text.secondToClockDisplay:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1224   .text.secondToClockDisplay:00000000 secondToClockDisplay
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1238   .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1244   .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1330   .text.HAL_TIM_PeriodElapsedCallback:00000050 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2933   .bss.adcData:00000000 adcData
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:3003   .bss.hadc:00000000 hadc
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2968   .bss.htim9:00000000 htim9
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2954   .bss.htim11:00000000 htim11
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2894   .bss.flag_bipbip:00000000 flag_bipbip
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2900   .data.time_in_second:00000000 time_in_second
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1341   .text.Error_Handler:00000000 $t
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 118


C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1347   .text.Error_Handler:00000000 Error_Handler
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1379   .text.MX_USART2_UART_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1384   .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1439   .text.MX_USART2_UART_Init:0000002c $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2940   .bss.huart2:00000000 huart2
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1445   .text.MX_ADC_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1450   .text.MX_ADC_Init:00000000 MX_ADC_Init
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1585   .text.MX_ADC_Init:0000007c $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1591   .text.MX_SPI1_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1596   .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1665   .text.MX_SPI1_Init:0000003c $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1671   .text.MX_TIM10_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1676   .text.MX_TIM10_Init:00000000 MX_TIM10_Init
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1756   .text.MX_TIM10_Init:0000004c $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2961   .bss.htim10:00000000 htim10
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1762   .text.MX_UART4_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1767   .text.MX_UART4_Init:00000000 MX_UART4_Init
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1822   .text.MX_UART4_Init:0000002c $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1828   .text.MX_TIM2_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1833   .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1936   .text.MX_TIM2_Init:00000064 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2982   .bss.htim2:00000000 htim2
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1941   .text.MX_TIM9_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:1946   .text.MX_TIM9_Init:00000000 MX_TIM9_Init
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2063   .text.MX_TIM9_Init:0000006c $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2069   .text.MX_TIM11_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2074   .text.MX_TIM11_Init:00000000 MX_TIM11_Init
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2167   .text.MX_TIM11_Init:00000054 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2173   .text.MX_TIM3_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2178   .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2281   .text.MX_TIM3_Init:00000064 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2975   .bss.htim3:00000000 htim3
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2287   .text.SystemClock_Config:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2293   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2406   .text.SystemClock_Config:00000074 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2411   .rodata.main.str1.4:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2421   .text.main:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2427   .text.main:00000000 main
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2818   .text.main:000001a8 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2875   .data.buttonNotAllPushed:00000000 buttonNotAllPushed
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2850   .bss.adcOk:00000000 adcOk
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2844   .bss.buttonOk:00000000 buttonOk
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2862   .bss.flagButtonOk:00000000 flagButtonOk
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2888   .bss.freqence_bipbip:00000000 freqence_bipbip
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2856   .bss.win:00000000 win
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2869   .data.buttonOrderDefuse:00000000 buttonOrderDefuse
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2845   .bss.buttonOk:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2851   .bss.adcOk:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2857   .bss.win:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2863   .bss.flagButtonOk:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2866   .data.buttonOrderDefuse:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2879   .bss.buttonOrderPlant:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2889   .bss.freqence_bipbip:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2895   .bss.flag_bipbip:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2906   .bss.second:00000000 second
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2907   .bss.second:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2912   .bss.seedInitialized:00000000 seedInitialized
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s 			page 119


C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2913   .bss.seedInitialized:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2916   .bss.seed:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2923   .bss.buttonElapsed:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2930   .bss.adcData:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2937   .bss.huart2:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2944   .bss.huart4:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2951   .bss.htim11:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2958   .bss.htim10:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2965   .bss.htim9:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2972   .bss.htim3:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2979   .bss.htim2:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2986   .bss.hspi1:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2996   .bss.hdma_adc:00000000 hdma_adc
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:2993   .bss.hdma_adc:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccISaiaU.s:3000   .bss.hadc:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_SPI_Transmit
HAL_Delay
HAL_UART_Transmit
HAL_GetTick
puts
HAL_ADC_Start_DMA
HAL_UART_Init
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_Base_Start_IT
HAL_TIM_PWM_Start
HAL_TIM_Base_Stop_IT
