# UART_Verification_using_UVM
Designed and verified a UART RTL design including TX/RX FSMs, baud-rate generator, register file, and TX/RX FIFOs. Built a complete UVM verification environment with agent, sequences, scoreboard, and functional coverage to validate normal operation and error scenarios.
