# RV32I J-Type
- RISC-V 32bit Instruction set : J_Type

## RTL
<div align="center">
  <img width="2315" height="992" alt="image" src="https://github.com/user-attachments/assets/ff01986f-9f80-4eaf-b0f4-e2a25e41cc47" />
</div>

<br>

## Expected Data
<div align="center">
  <img width="944" height="106" alt="image" src="https://github.com/user-attachments/assets/f353c175-54e1-45df-a1f9-ae01c4786774" />
</div>

<br>

## Testbench Simulation IL_Type
<div align="conter">
  <img width="1269" height="80" alt="image" src="https://github.com/user-attachments/assets/33514786-3542-4495-8800-916adf1ef3cf" />
</div>
