// gpr.v
// 2020-11 @ https://github.com/seu-cs-class2/minisys-1a-cpu

`include "public.v"

// é€šç”¨å¯„å­˜å™¨ç»„
// æ³¨æ„åˆ°MinisysæŒ‡ä»¤é›†Rç±»æŒ‡ä»¤ä¼šè¦æ±‚åŒæ—¶è¯»å–ä¸¤ä¸ªå¯„å­˜å™¨ï¼Œå› æ­¤å°†å¯„å­˜å™¨ç»?
// è®¾è®¡ä¸ºå•å…¥ã?åŒå‡ºæ¨¡å¼ï¼Œå³å¯ä»¥åŒæ—¶è¯»å‡ºä¸¤ä¸ªå¯„å­˜å™¨ï¼ŒåŒæ—¶å†™å…¥ä¸€ä¸ªå¯„å­˜å™¨
module gpr(

  input rst, // å¤ä½ä¿¡å·
  input clk, // æ—¶é’Ÿ

  input we, // å†™ä½¿èƒ?
  input wire[`RegRangeLog2] waddr, // å†™åœ°å?ï¼ˆå¯„å­˜å™¨å·ï¼‰
  input wire[`WordRange] wdata, // å†™æ•°æ?

  input re1, // è¯»ä½¿èƒ?1
  input wire[`RegRangeLog2] raddr1, // è¯»åœ°å?1
  output reg[`WordRange] rdata1, // è¯»å‡ºæ•°æ®1

  input re2, // è¯»ä½¿èƒ?2
  input wire[`RegRangeLog2] raddr2, // è¯»åœ°å?2
  output reg[`WordRange] rdata2 // è¯»å‡ºæ•°æ®2

);

  // å®šä¹‰32ä¸ªå¯„å­˜å™¨ï¼Œå­—é•¿ä¸º32ä½?
  reg [`RegRange] regs[`WordRange];
  integer i;
  initial begin
    for (i = 0; i < 32; i = i + 1) begin
      regs[i] <= i;    
    end 
  end
  
  // å¤„ç†å†™å…¥é€»è¾‘ï¼ˆä¸Šå‡æ²¿å†™å…¥ï¼?
  always @(negedge clk) begin
    if (rst == `Disable) begin
      // æ³¨æ„ç¦æ­¢å†™å…¥0å·å¯„å­˜å™¨
      if (we == `Enable && waddr != `RegCountLog2'h0) begin
        regs[waddr] <= wdata;
      end else if (we == `Enable) begin
        // Write to 0
        regs[0] <= `ZeroWord;
      end
    end
  end
  
  // å¤„ç†è¯»å‡ºé€»è¾‘1ï¼ˆéšæ—¶è¯»å‡ºï¼‰
  always @(re1 or raddr1) begin
    // rstæˆ–è¯»$0æ—¶å›ºå®šå‡º0
    if (rst == `Enable || raddr1 == `RegCountLog2'd0) begin
      rdata1 <= `ZeroWord;
    // è€ƒè™‘ç›¸éš”ä¸¤æ¡æŒ‡ä»¤ï¼ˆå³IDã€WBé˜¶æ®µï¼‰å­˜åœ¨RAWç›¸å…³æ—¶ï¼ŒIDå–å¾—$içš„å?¼ï¼ŒåŒæ—¶WBå†™å…¥$i
    // è§„å®šWBå†™çš„å€¼ç›´æ¥ç©¿é€åˆ°IDï¼Œåˆ™è§£å†³äº†æµæ°´çš„æ•°æ®å†²çªä¹‹ä¸€
    end else if (raddr1 == waddr && we == `Enable && re1 == `Enable) begin
      rdata1 <= wdata;
    // è¯»ä¸ä½¿èƒ½æ—¶å›ºå®šå‡º0
    end else if (re1 == `Disable) begin
      rdata1 <= `ZeroWord;
    // æ™®é?šæƒ…å†?
    end else if (re1 == `Enable) begin
      rdata1 <= regs[raddr1];
    end
  end

  // å¤„ç†è¯»å‡ºé€»è¾‘2ï¼Œå’Œä¸Šé¢ç›¸åŒ
  always @(re2 or raddr2) begin
    if (rst == `Enable || raddr2 == `RegCountLog2'd0) begin
      rdata2 <= `ZeroWord;
    end else if (raddr2 == waddr && we == `Enable && re2 == `Enable) begin
      rdata2 <= wdata;
    end else if (re2 == `Disable) begin
      rdata2 <= `ZeroWord;
    end else if (re2 == `Enable) begin
      rdata2 <= regs[raddr2];
    end
  end

endmodule
