

Implementation tool: Xilinx Vivado v.2025.1
Project:             matrix_mult_hw
Solution:            hls
Device target:       xc7s50-csga324-1
Report date:         Wed Jul 16 15:40:41 -0300 2025

#=== Post-Implementation Resource usage ===
SLICE:         1016
LUT:           2767
FF:            2270
DSP:             48
BRAM:             1
URAM:             0
LATCH:            0
SRL:              9
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      5.745
CP achieved post-implementation: 7.857
Timing met
