<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z010-clg400-1</Part>
        <TopModelName>color_convert_2</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <TargetInitiationInterval>1</TargetInitiationInterval>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>yes</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.580</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>5</Best-caseLatency>
            <Average-caseLatency>5</Average-caseLatency>
            <Worst-caseLatency>5</Worst-caseLatency>
            <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>1</PipelineInitiationInterval>
            <PipelineDepth>6</PipelineDepth>
            <Interval-min>1</Interval-min>
            <Interval-max>1</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>colorspace/source/colorspace.cpp:86</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>7</DSP>
            <FF>615</FF>
            <LUT>284</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>120</BRAM_18K>
            <DSP>80</DSP>
            <FF>35200</FF>
            <LUT>17600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>color_convert_2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>color_convert_2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>stream_in_48_TDATA</name>
            <Object>stream_in_48_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_in_48_TVALID</name>
            <Object>stream_in_48_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_in_48_TREADY</name>
            <Object>stream_in_48_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_in_48_TLAST</name>
            <Object>stream_in_48_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_in_48_TKEEP</name>
            <Object>stream_in_48_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_in_48_TSTRB</name>
            <Object>stream_in_48_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_in_48_TUSER</name>
            <Object>stream_in_48_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_out_48_TDATA</name>
            <Object>stream_out_48_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_out_48_TVALID</name>
            <Object>stream_out_48_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_out_48_TREADY</name>
            <Object>stream_out_48_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_out_48_TLAST</name>
            <Object>stream_out_48_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_out_48_TKEEP</name>
            <Object>stream_out_48_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_out_48_TSTRB</name>
            <Object>stream_out_48_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_out_48_TUSER</name>
            <Object>stream_out_48_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>color_convert_2</ModuleName>
            <BindInstances>mac_muladd_16ns_7ns_24ns_24_4_1_U3 mul_16ns_9ns_24_1_1_U1 mac_muladd_16ns_7ns_24ns_24_4_1_U3 mac_muladd_16ns_5ns_24ns_24_4_1_U6 mac_muladd_16ns_5ns_24ns_24_4_1_U6 mul_16ns_7s_23_1_1_U2 mac_mulsub_16ns_7ns_23s_24_4_1_U4 mac_mulsub_16ns_7ns_23s_24_4_1_U4 add_ln124_fu_223_p2 mac_mulsub_16ns_7ns_23ns_24_4_1_U5 mac_mulsub_16ns_7ns_23ns_24_4_1_U5 mac_mulsub_16ns_5ns_24ns_24_4_1_U7 mac_mulsub_16ns_5ns_24ns_24_4_1_U7 add_ln126_fu_256_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>color_convert_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.580</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>6</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>colorspace/source/colorspace.cpp:86</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>8</UTIL_DSP>
                    <FF>615</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>284</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16ns_7ns_24ns_24_4_1_U3" SOURCE="colorspace/source/colorspace.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_9ns_24_1_1_U1" SOURCE="colorspace/source/colorspace.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln123_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16ns_7ns_24ns_24_4_1_U3" SOURCE="colorspace/source/colorspace.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16ns_5ns_24ns_24_4_1_U6" SOURCE="colorspace/source/colorspace.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln123_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16ns_5ns_24ns_24_4_1_U6" SOURCE="colorspace/source/colorspace.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln123_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_7s_23_1_1_U2" SOURCE="colorspace/source/colorspace.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16ns_7ns_23s_24_4_1_U4" SOURCE="colorspace/source/colorspace.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln124_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16ns_7ns_23s_24_4_1_U4" SOURCE="colorspace/source/colorspace.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_223_p2" SOURCE="colorspace/source/colorspace.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16ns_7ns_23ns_24_4_1_U5" SOURCE="colorspace/source/colorspace.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16ns_7ns_23ns_24_4_1_U5" SOURCE="colorspace/source/colorspace.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16ns_5ns_24ns_24_4_1_U7" SOURCE="colorspace/source/colorspace.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln125_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16ns_5ns_24ns_24_4_1_U7" SOURCE="colorspace/source/colorspace.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln125_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_fu_256_p2" SOURCE="colorspace/source/colorspace.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln126"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export flow="syn" library="jpeg" vendor="mac" version="0.0.6" vivado_clock="10"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="stream_in_48" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 1, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="stream_in_48" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stream_out_48" index="1" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 1, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="stream_out_48" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">stream_in_48:stream_out_48</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="stream_in_48" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="64" portPrefix="stream_in_48_">
            <ports>
                <port>stream_in_48_TDATA</port>
                <port>stream_in_48_TKEEP</port>
                <port>stream_in_48_TLAST</port>
                <port>stream_in_48_TREADY</port>
                <port>stream_in_48_TSTRB</port>
                <port>stream_in_48_TUSER</port>
                <port>stream_in_48_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="stream_in_48"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="stream_out_48" type="axi4stream" busTypeName="axis" mode="master" dataWidth="64" portPrefix="stream_out_48_">
            <ports>
                <port>stream_out_48_TDATA</port>
                <port>stream_out_48_TKEEP</port>
                <port>stream_out_48_TLAST</port>
                <port>stream_out_48_TREADY</port>
                <port>stream_out_48_TSTRB</port>
                <port>stream_out_48_TUSER</port>
                <port>stream_out_48_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="stream_out_48"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table>
                    <keys size="10">Interface, Direction, Register Mode, TDATA, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="stream_in_48">in, both, 64, 8, 1, 1, 8, 1, 1</column>
                    <column name="stream_out_48">out, both, 64, 8, 1, 1, 8, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_none, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="stream_in_48">in, stream&lt;hls::axis&lt;ap_uint&lt;64&gt; 1 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="stream_out_48">out, stream&lt;hls::axis&lt;ap_uint&lt;64&gt; 1 0 0 '8' false&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="stream_in_48">stream_in_48, interface</column>
                    <column name="stream_out_48">stream_out_48, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="colorspace/source/colorspace.cpp:74" status="valid" parentFunction="color_convert_2" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
        <Pragma type="interface" location="colorspace/source/colorspace.cpp:83" status="valid" parentFunction="color_convert_2" variable="stream_in_48" isDirective="0" options="axis port=stream_in_48 register"/>
        <Pragma type="interface" location="colorspace/source/colorspace.cpp:84" status="valid" parentFunction="color_convert_2" variable="stream_out_48" isDirective="0" options="axis port=stream_out_48 register"/>
        <Pragma type="pipeline" location="colorspace/source/colorspace.cpp:86" status="valid" parentFunction="color_convert_2" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

