module ROM(input A[7:0],
			output reg [31:0] RD);
 
  always@(*)begin
    case(A)begin
	 8'd0:RD = 32'b_001000_00000_00001_00000_00000_000011;
	 8'd1:RD = 32'b_001000_00000_00010_00000_00000_001001;
	 8'd2:RD = 32'b_000000_00001_00010_00010_00000_100000;
	 8'd3:RD = 32'b_000000_00001_00010_00011_00000_100100;
	 8'd4:RD = 32'b_000000_00001_00010_00100_00000_100101;
	 8'd5:RD = 32'b_000000_00001_00010_00101_00000_100111;
	 8'd6:RD = 32'b_000000_00101_00100_00110_00000_101010;
	 default:RD = 32'b_000000_00000_00000_00000_00000_000000;
      endcase
  end
  
endmodule 