
*** Running vivado
    with args -log Mux16.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Mux16.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Mux16.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 449.977 ; gain = 164.762
Command: synth_design -top Mux16 -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18484
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 887.125 ; gain = 413.285
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Mux16' [D:/Verilog Projects/Mux_16X1/Mux_16X1.srcs/sources_1/new/Mux16.v:3]
INFO: [Synth 8-6157] synthesizing module 'Mux41' [D:/Verilog Projects/Mux_16X1/Mux_16X1.srcs/sources_1/new/Mux41.v:3]
INFO: [Synth 8-6157] synthesizing module 'Mux21' [D:/Verilog Projects/Mux_16X1/Mux_16X1.srcs/sources_1/new/Mux21.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux21' (0#1) [D:/Verilog Projects/Mux_16X1/Mux_16X1.srcs/sources_1/new/Mux21.v:3]
WARNING: [Synth 8-689] width (4) of port connection 'data' does not match port width (2) of module 'Mux21' [D:/Verilog Projects/Mux_16X1/Mux_16X1.srcs/sources_1/new/Mux41.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux41' (0#1) [D:/Verilog Projects/Mux_16X1/Mux_16X1.srcs/sources_1/new/Mux41.v:3]
WARNING: [Synth 8-689] width (4) of port connection 'sel' does not match port width (2) of module 'Mux41' [D:/Verilog Projects/Mux_16X1/Mux_16X1.srcs/sources_1/new/Mux16.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Mux16' (0#1) [D:/Verilog Projects/Mux_16X1/Mux_16X1.srcs/sources_1/new/Mux16.v:3]
WARNING: [Synth 8-7129] Port data[3] in module Mux41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[2] in module Mux41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[3] in module Mux16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[2] in module Mux16 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 976.641 ; gain = 502.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 976.641 ; gain = 502.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 976.641 ; gain = 502.801
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 976.641 ; gain = 502.801
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'Mux41:/M0' (Mux21) to 'Mux41:/M1'
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port data[15] in module Mux16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[14] in module Mux16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[11] in module Mux16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[10] in module Mux16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[7] in module Mux16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[6] in module Mux16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[3] in module Mux16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[2] in module Mux16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[3] in module Mux16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[2] in module Mux16 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:01:52 . Memory (MB): peak = 1205.320 ; gain = 731.480
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:01:53 . Memory (MB): peak = 1208.172 ; gain = 734.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:01:54 . Memory (MB): peak = 1208.172 ; gain = 734.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:02:07 . Memory (MB): peak = 1208.172 ; gain = 734.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:02:07 . Memory (MB): peak = 1208.172 ; gain = 734.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:02:08 . Memory (MB): peak = 1208.172 ; gain = 734.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:02:08 . Memory (MB): peak = 1208.172 ; gain = 734.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:02:08 . Memory (MB): peak = 1208.172 ; gain = 734.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:02:08 . Memory (MB): peak = 1208.172 ; gain = 734.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |IBUF |     3|
|3     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     5|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:02:08 . Memory (MB): peak = 1208.172 ; gain = 734.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:02:09 . Memory (MB): peak = 1208.172 ; gain = 734.332
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:02:09 . Memory (MB): peak = 1208.172 ; gain = 734.332
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1220.227 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1326.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9eb331b4
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:02:29 . Memory (MB): peak = 1326.629 ; gain = 876.652
INFO: [Common 17-1381] The checkpoint 'D:/Verilog Projects/Mux_16X1/Mux_16X1.runs/synth_1/Mux16.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Mux16_utilization_synth.rpt -pb Mux16_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug  2 22:17:47 2023...
