Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Nov  7 18:39:39 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 mssc/segment_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Destination:            mssc/segment_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.173ns  (clk_out_audio_clk_wiz rise@10.173ns - clk_out_audio_clk_wiz rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.856ns (20.986%)  route 3.223ns (79.014%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 8.598 - 10.173 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    macw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  macw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    macw/clk_in_audio_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  macw/clkout1_buf/O
                         net (fo=291, estimated)      1.604    -0.986    mssc/clk_out
    SLICE_X7Y72          FDRE                                         r  mssc/segment_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.456    -0.530 f  mssc/segment_counter_reg[26]/Q
                         net (fo=2, estimated)        0.864     0.334    mssc/segment_counter_reg[26]
    SLICE_X6Y72          LUT4 (Prop_lut4_I0_O)        0.124     0.458 f  mssc/segment_state[7]_i_6/O
                         net (fo=1, estimated)        0.305     0.763    mssc/segment_state[7]_i_6_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I4_O)        0.124     0.887 f  mssc/segment_state[7]_i_2/O
                         net (fo=2, estimated)        1.098     1.985    mssc/segment_state[7]_i_2_n_0
    SLICE_X6Y68          LUT5 (Prop_lut5_I0_O)        0.152     2.137 r  mssc/segment_counter[0]_i_1/O
                         net (fo=32, estimated)       0.956     3.093    mssc/segment_counter[0]_i_1_n_0
    SLICE_X7Y73          FDRE                                         r  mssc/segment_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                     10.173    10.173 r  
    N15                                               0.000    10.173 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.173    macw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.543 r  macw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    12.715    macw/clk_in_audio_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     5.436 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583     7.019    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.110 r  macw/clkout1_buf/O
                         net (fo=291, estimated)      1.488     8.598    mssc/clk_out
    SLICE_X7Y73          FDRE                                         r  mssc/segment_counter_reg[28]/C
                         clock pessimism              0.566     9.163    
                         clock uncertainty           -0.107     9.056    
    SLICE_X7Y73          FDRE (Setup_fdre_C_R)       -0.653     8.403    mssc/segment_counter_reg[28]
  -------------------------------------------------------------------
                         required time                          8.403    
                         arrival time                          -3.093    
  -------------------------------------------------------------------
                         slack                                  5.310    




