

================================================================
== Vitis HLS Report for 'example_gemv'
================================================================
* Date:           Fri Feb 19 14:44:37 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.230 us|  0.230 us|   24|   24|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- example_gemv_label1  |       18|       18|         7|          3|          1|     5|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    216|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|    825|    250|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    152|    -|
|Register         |        -|   -|    539|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|   1364|    618|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      3|      3|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   0|  165|  50|    0|
    |mul_32s_32s_32_2_1_U2  |mul_32s_32s_32_2_1  |        0|   0|  165|  50|    0|
    |mul_32s_32s_32_2_1_U3  |mul_32s_32s_32_2_1  |        0|   0|  165|  50|    0|
    |mul_32s_32s_32_2_1_U4  |mul_32s_32s_32_2_1  |        0|   0|  165|  50|    0|
    |mul_32s_32s_32_2_1_U5  |mul_32s_32s_32_2_1  |        0|   0|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   0|  825| 250|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln11_1_fu_216_p2     |         +|   0|  0|  13|           5|           2|
    |add_ln11_2_fu_227_p2     |         +|   0|  0|  13|           5|           2|
    |add_ln11_3_fu_242_p2     |         +|   0|  0|  13|           5|           3|
    |add_ln11_4_fu_302_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln11_5_fu_288_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln11_6_fu_292_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln11_fu_258_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln6_fu_252_p2        |         +|   0|  0|  11|           3|           1|
    |c_d0                     |         +|   0|  0|  32|          32|          32|
    |empty_5_fu_210_p2        |         +|   0|  0|  13|           5|           5|
    |icmp_ln6_fu_192_p2       |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 216|         162|         148|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |A_address0                  |  20|          4|    5|         20|
    |A_address1                  |  14|          3|    5|         15|
    |ap_NS_fsm                   |  48|          9|    1|          9|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_184_p4  |   9|          2|    3|          6|
    |b_address0                  |  20|          4|    3|         12|
    |b_address1                  |  14|          3|    3|          9|
    |i_reg_180                   |   9|          2|    3|          6|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 152|         31|   25|         81|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |A_load_1_reg_423                |  32|   0|   32|          0|
    |A_load_2_reg_388                |  32|   0|   32|          0|
    |A_load_3_reg_393                |  32|   0|   32|          0|
    |A_load_4_reg_418                |  32|   0|   32|          0|
    |A_load_reg_408                  |  32|   0|   32|          0|
    |add_ln11_6_reg_453              |  32|   0|   32|          0|
    |add_ln6_reg_403                 |   3|   0|    3|          0|
    |ap_CS_fsm                       |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |b_load_1_reg_332                |  32|   0|   32|          0|
    |b_load_2_reg_337                |  32|   0|   32|          0|
    |b_load_3_reg_352                |  32|   0|   32|          0|
    |b_load_4_reg_357                |  32|   0|   32|          0|
    |b_load_reg_317                  |  32|   0|   32|          0|
    |empty_5_reg_366                 |   5|   0|    5|          0|
    |i_reg_180                       |   3|   0|    3|          0|
    |i_reg_180_pp0_iter1_reg         |   3|   0|    3|          0|
    |icmp_ln6_reg_362                |   1|   0|    1|          0|
    |icmp_ln6_reg_362_pp0_iter1_reg  |   1|   0|    1|          0|
    |mul_ln11_1_reg_448              |  32|   0|   32|          0|
    |mul_ln11_2_reg_428              |  32|   0|   32|          0|
    |mul_ln11_3_reg_433              |  32|   0|   32|          0|
    |mul_ln11_4_reg_443              |  32|   0|   32|          0|
    |mul_ln11_reg_438                |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 539|   0|  539|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  example_gemv|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  example_gemv|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  example_gemv|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  example_gemv|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  example_gemv|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  example_gemv|  return value|
|A_address0  |  out|    5|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|   32|   ap_memory|             A|         array|
|A_address1  |  out|    5|   ap_memory|             A|         array|
|A_ce1       |  out|    1|   ap_memory|             A|         array|
|A_q1        |   in|   32|   ap_memory|             A|         array|
|b_address0  |  out|    3|   ap_memory|             b|         array|
|b_ce0       |  out|    1|   ap_memory|             b|         array|
|b_q0        |   in|   32|   ap_memory|             b|         array|
|b_address1  |  out|    3|   ap_memory|             b|         array|
|b_ce1       |  out|    1|   ap_memory|             b|         array|
|b_q1        |   in|   32|   ap_memory|             b|         array|
|c_address0  |  out|    3|   ap_memory|             c|         array|
|c_ce0       |  out|    1|   ap_memory|             c|         array|
|c_we0       |  out|    1|   ap_memory|             c|         array|
|c_d0        |  out|   32|   ap_memory|             c|         array|
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 3, D = 7, States = { 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 12 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 5 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i32 %b, i64 0, i64 0" [example_gemv.c:11]   --->   Operation 13 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.32ns)   --->   "%b_load = load i3 %b_addr" [example_gemv.c:11]   --->   Operation 14 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 15 [1/2] (2.32ns)   --->   "%b_load = load i3 %b_addr" [example_gemv.c:11]   --->   Operation 15 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i32 %b, i64 0, i64 1" [example_gemv.c:11]   --->   Operation 16 'getelementptr' 'b_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.32ns)   --->   "%b_load_1 = load i3 %b_addr_1" [example_gemv.c:11]   --->   Operation 17 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i32 %b, i64 0, i64 2" [example_gemv.c:11]   --->   Operation 18 'getelementptr' 'b_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.32ns)   --->   "%b_load_2 = load i3 %b_addr_2" [example_gemv.c:11]   --->   Operation 19 'load' 'b_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 20 [1/2] (2.32ns)   --->   "%b_load_1 = load i3 %b_addr_1" [example_gemv.c:11]   --->   Operation 20 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 21 [1/2] (2.32ns)   --->   "%b_load_2 = load i3 %b_addr_2" [example_gemv.c:11]   --->   Operation 21 'load' 'b_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr i32 %b, i64 0, i64 3" [example_gemv.c:11]   --->   Operation 22 'getelementptr' 'b_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (2.32ns)   --->   "%b_load_3 = load i3 %b_addr_3" [example_gemv.c:11]   --->   Operation 23 'load' 'b_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%b_addr_4 = getelementptr i32 %b, i64 0, i64 4" [example_gemv.c:11]   --->   Operation 24 'getelementptr' 'b_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (2.32ns)   --->   "%b_load_4 = load i3 %b_addr_4" [example_gemv.c:11]   --->   Operation 25 'load' 'b_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 26 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/2] (2.32ns)   --->   "%b_load_3 = load i3 %b_addr_3" [example_gemv.c:11]   --->   Operation 33 'load' 'b_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 34 [1/2] (2.32ns)   --->   "%b_load_4 = load i3 %b_addr_4" [example_gemv.c:11]   --->   Operation 34 'load' 'b_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 35 [1/1] (1.58ns)   --->   "%br_ln6 = br void" [example_gemv.c:6]   --->   Operation 35 'br' 'br_ln6' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.88>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln6, void %.split2, i3 0, void" [example_gemv.c:6]   --->   Operation 36 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (1.13ns)   --->   "%icmp_ln6 = icmp_eq  i3 %i, i3 5" [example_gemv.c:6]   --->   Operation 37 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %.split2, void" [example_gemv.c:6]   --->   Operation 38 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i" [example_gemv.c:6]   --->   Operation 39 'zext' 'i_cast' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %i, i2 0" [example_gemv.c:6]   --->   Operation 40 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (1.78ns)   --->   "%empty_5 = add i5 %p_shl, i5 %i_cast" [example_gemv.c:6]   --->   Operation 41 'add' 'empty_5' <Predicate = (!icmp_ln6)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (1.78ns)   --->   "%add_ln11_1 = add i5 %empty_5, i5 2" [example_gemv.c:11]   --->   Operation 42 'add' 'add_ln11_1' <Predicate = (!icmp_ln6)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln11_2 = zext i5 %add_ln11_1" [example_gemv.c:11]   --->   Operation 43 'zext' 'zext_ln11_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln11_2" [example_gemv.c:11]   --->   Operation 44 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 45 [2/2] (2.32ns)   --->   "%A_load_2 = load i5 %A_addr_2" [example_gemv.c:11]   --->   Operation 45 'load' 'A_load_2' <Predicate = (!icmp_ln6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 46 [1/1] (1.78ns)   --->   "%add_ln11_2 = add i5 %empty_5, i5 3" [example_gemv.c:11]   --->   Operation 46 'add' 'add_ln11_2' <Predicate = (!icmp_ln6)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln11_3 = zext i5 %add_ln11_2" [example_gemv.c:11]   --->   Operation 47 'zext' 'zext_ln11_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 %zext_ln11_3" [example_gemv.c:11]   --->   Operation 48 'getelementptr' 'A_addr_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (2.32ns)   --->   "%A_load_3 = load i5 %A_addr_3" [example_gemv.c:11]   --->   Operation 49 'load' 'A_load_3' <Predicate = (!icmp_ln6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

State 6 <SV = 5> <Delay = 4.10>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i5 %empty_5" [example_gemv.c:11]   --->   Operation 50 'zext' 'zext_ln11' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln11" [example_gemv.c:11]   --->   Operation 51 'getelementptr' 'A_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_6 : Operation 52 [2/2] (2.32ns)   --->   "%A_load = load i5 %A_addr" [example_gemv.c:11]   --->   Operation 52 'load' 'A_load' <Predicate = (!icmp_ln6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 53 [1/2] (2.32ns)   --->   "%A_load_2 = load i5 %A_addr_2" [example_gemv.c:11]   --->   Operation 53 'load' 'A_load_2' <Predicate = (!icmp_ln6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 54 [1/2] (2.32ns)   --->   "%A_load_3 = load i5 %A_addr_3" [example_gemv.c:11]   --->   Operation 54 'load' 'A_load_3' <Predicate = (!icmp_ln6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 55 [1/1] (1.78ns)   --->   "%add_ln11_3 = add i5 %empty_5, i5 4" [example_gemv.c:11]   --->   Operation 55 'add' 'add_ln11_3' <Predicate = (!icmp_ln6)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln11_4 = zext i5 %add_ln11_3" [example_gemv.c:11]   --->   Operation 56 'zext' 'zext_ln11_4' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 %zext_ln11_4" [example_gemv.c:11]   --->   Operation 57 'getelementptr' 'A_addr_4' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_6 : Operation 58 [2/2] (2.32ns)   --->   "%A_load_4 = load i5 %A_addr_4" [example_gemv.c:11]   --->   Operation 58 'load' 'A_load_4' <Predicate = (!icmp_ln6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 59 [1/1] (1.65ns)   --->   "%add_ln6 = add i3 %i, i3 1" [example_gemv.c:6]   --->   Operation 59 'add' 'add_ln6' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 60 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 61 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/2] (2.32ns)   --->   "%A_load = load i5 %A_addr" [example_gemv.c:11]   --->   Operation 62 'load' 'A_load' <Predicate = (!icmp_ln6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 63 [1/1] (1.78ns)   --->   "%add_ln11 = add i5 %empty_5, i5 1" [example_gemv.c:11]   --->   Operation 63 'add' 'add_ln11' <Predicate = (!icmp_ln6)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i5 %add_ln11" [example_gemv.c:11]   --->   Operation 64 'zext' 'zext_ln11_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln11_1" [example_gemv.c:11]   --->   Operation 65 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_7 : Operation 66 [2/2] (2.32ns)   --->   "%A_load_1 = load i5 %A_addr_1" [example_gemv.c:11]   --->   Operation 66 'load' 'A_load_1' <Predicate = (!icmp_ln6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 67 [2/2] (6.91ns)   --->   "%mul_ln11_2 = mul i32 %b_load_2, i32 %A_load_2" [example_gemv.c:11]   --->   Operation 67 'mul' 'mul_ln11_2' <Predicate = (!icmp_ln6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [2/2] (6.91ns)   --->   "%mul_ln11_3 = mul i32 %b_load_3, i32 %A_load_3" [example_gemv.c:11]   --->   Operation 68 'mul' 'mul_ln11_3' <Predicate = (!icmp_ln6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/2] (2.32ns)   --->   "%A_load_4 = load i5 %A_addr_4" [example_gemv.c:11]   --->   Operation 69 'load' 'A_load_4' <Predicate = (!icmp_ln6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 70 [2/2] (6.91ns)   --->   "%mul_ln11 = mul i32 %b_load, i32 %A_load" [example_gemv.c:11]   --->   Operation 70 'mul' 'mul_ln11' <Predicate = (!icmp_ln6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/2] (2.32ns)   --->   "%A_load_1 = load i5 %A_addr_1" [example_gemv.c:11]   --->   Operation 71 'load' 'A_load_1' <Predicate = (!icmp_ln6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 72 [1/2] (6.91ns)   --->   "%mul_ln11_2 = mul i32 %b_load_2, i32 %A_load_2" [example_gemv.c:11]   --->   Operation 72 'mul' 'mul_ln11_2' <Predicate = (!icmp_ln6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/2] (6.91ns)   --->   "%mul_ln11_3 = mul i32 %b_load_3, i32 %A_load_3" [example_gemv.c:11]   --->   Operation 73 'mul' 'mul_ln11_3' <Predicate = (!icmp_ln6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [2/2] (6.91ns)   --->   "%mul_ln11_4 = mul i32 %b_load_4, i32 %A_load_4" [example_gemv.c:11]   --->   Operation 74 'mul' 'mul_ln11_4' <Predicate = (!icmp_ln6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 75 [1/2] (6.91ns)   --->   "%mul_ln11 = mul i32 %b_load, i32 %A_load" [example_gemv.c:11]   --->   Operation 75 'mul' 'mul_ln11' <Predicate = (!icmp_ln6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 76 [2/2] (6.91ns)   --->   "%mul_ln11_1 = mul i32 %b_load_1, i32 %A_load_1" [example_gemv.c:11]   --->   Operation 76 'mul' 'mul_ln11_1' <Predicate = (!icmp_ln6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/2] (6.91ns)   --->   "%mul_ln11_4 = mul i32 %b_load_4, i32 %A_load_4" [example_gemv.c:11]   --->   Operation 77 'mul' 'mul_ln11_4' <Predicate = (!icmp_ln6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 78 [1/2] (6.91ns)   --->   "%mul_ln11_1 = mul i32 %b_load_1, i32 %A_load_1" [example_gemv.c:11]   --->   Operation 78 'mul' 'mul_ln11_1' <Predicate = (!icmp_ln6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_5 = add i32 %mul_ln11_3, i32 %mul_ln11_4" [example_gemv.c:11]   --->   Operation 79 'add' 'add_ln11_5' <Predicate = (!icmp_ln6)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 80 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_6 = add i32 %add_ln11_5, i32 %mul_ln11_2" [example_gemv.c:11]   --->   Operation 80 'add' 'add_ln11_6' <Predicate = (!icmp_ln6)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 11 <SV = 10> <Delay = 6.69>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%i_cast3 = zext i3 %i" [example_gemv.c:6]   --->   Operation 81 'zext' 'i_cast3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [example_gemv.c:8]   --->   Operation 82 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_4 = add i32 %mul_ln11_1, i32 %mul_ln11" [example_gemv.c:11]   --->   Operation 83 'add' 'add_ln11_4' <Predicate = (!icmp_ln6)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 84 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_7 = add i32 %add_ln11_6, i32 %add_ln11_4" [example_gemv.c:11]   --->   Operation 84 'add' 'add_ln11_7' <Predicate = (!icmp_ln6)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i32 %c, i64 0, i64 %i_cast3" [example_gemv.c:13]   --->   Operation 85 'getelementptr' 'c_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (2.32ns)   --->   "%store_ln13 = store i32 %add_ln11_7, i3 %c_addr" [example_gemv.c:13]   --->   Operation 86 'store' 'store_ln13' <Predicate = (!icmp_ln6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!icmp_ln6)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln15 = ret" [example_gemv.c:15]   --->   Operation 88 'ret' 'ret_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_addr            (getelementptr    ) [ 0010000000000]
b_load            (load             ) [ 0001111111110]
b_addr_1          (getelementptr    ) [ 0001000000000]
b_addr_2          (getelementptr    ) [ 0001000000000]
b_load_1          (load             ) [ 0000111111110]
b_load_2          (load             ) [ 0000111111110]
b_addr_3          (getelementptr    ) [ 0000100000000]
b_addr_4          (getelementptr    ) [ 0000100000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
b_load_3          (load             ) [ 0000011111110]
b_load_4          (load             ) [ 0000011111110]
br_ln6            (br               ) [ 0000111111110]
i                 (phi              ) [ 0000011111110]
icmp_ln6          (icmp             ) [ 0000011111110]
br_ln6            (br               ) [ 0000000000000]
i_cast            (zext             ) [ 0000000000000]
p_shl             (bitconcatenate   ) [ 0000000000000]
empty_5           (add              ) [ 0000001100000]
add_ln11_1        (add              ) [ 0000000000000]
zext_ln11_2       (zext             ) [ 0000000000000]
A_addr_2          (getelementptr    ) [ 0000001000000]
add_ln11_2        (add              ) [ 0000000000000]
zext_ln11_3       (zext             ) [ 0000000000000]
A_addr_3          (getelementptr    ) [ 0000001000000]
zext_ln11         (zext             ) [ 0000000000000]
A_addr            (getelementptr    ) [ 0000000100000]
A_load_2          (load             ) [ 0000010110000]
A_load_3          (load             ) [ 0000010110000]
add_ln11_3        (add              ) [ 0000000000000]
zext_ln11_4       (zext             ) [ 0000000000000]
A_addr_4          (getelementptr    ) [ 0000000100000]
add_ln6           (add              ) [ 0000111111110]
specpipeline_ln0  (specpipeline     ) [ 0000000000000]
empty             (speclooptripcount) [ 0000000000000]
A_load            (load             ) [ 0000011011000]
add_ln11          (add              ) [ 0000000000000]
zext_ln11_1       (zext             ) [ 0000000000000]
A_addr_1          (getelementptr    ) [ 0000010010000]
A_load_4          (load             ) [ 0000011011000]
A_load_1          (load             ) [ 0000001101100]
mul_ln11_2        (mul              ) [ 0000001101100]
mul_ln11_3        (mul              ) [ 0000001101100]
mul_ln11          (mul              ) [ 0000010100110]
mul_ln11_4        (mul              ) [ 0000000100100]
mul_ln11_1        (mul              ) [ 0000010000010]
add_ln11_5        (add              ) [ 0000000000000]
add_ln11_6        (add              ) [ 0000010000010]
i_cast3           (zext             ) [ 0000000000000]
specloopname_ln8  (specloopname     ) [ 0000000000000]
add_ln11_4        (add              ) [ 0000000000000]
add_ln11_7        (add              ) [ 0000000000000]
c_addr            (getelementptr    ) [ 0000000000000]
store_ln13        (store            ) [ 0000000000000]
br_ln0            (br               ) [ 0000111111110]
ret_ln15          (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="b_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="3" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="0"/>
<pin id="86" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="87" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="32" slack="3"/>
<pin id="89" dir="1" index="7" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 b_load_1/2 b_load_2/2 b_load_3/3 b_load_4/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="b_addr_1_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="b_addr_2_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="3" slack="0"/>
<pin id="95" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_2/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="b_addr_3_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="3" slack="0"/>
<pin id="104" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_3/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="b_addr_4_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="4" slack="0"/>
<pin id="113" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_4/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="A_addr_2_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="5" slack="0"/>
<pin id="122" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/5 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="0"/>
<pin id="130" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="131" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="1"/>
<pin id="133" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load_2/5 A_load_3/5 A_load/6 A_load_4/6 A_load_1/7 "/>
</bind>
</comp>

<comp id="135" class="1004" name="A_addr_3_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="5" slack="0"/>
<pin id="139" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_3/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="A_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="5" slack="0"/>
<pin id="147" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/6 "/>
</bind>
</comp>

<comp id="151" class="1004" name="A_addr_4_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="5" slack="0"/>
<pin id="155" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_4/6 "/>
</bind>
</comp>

<comp id="159" class="1004" name="A_addr_1_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/7 "/>
</bind>
</comp>

<comp id="167" class="1004" name="c_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="3" slack="0"/>
<pin id="171" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/11 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln13_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/11 "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="1"/>
<pin id="182" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="i_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="1" slack="1"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln6_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="3" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_cast_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_shl_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="0" index="1" bw="3" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="empty_5_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="0" index="1" bw="3" slack="0"/>
<pin id="213" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_5/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln11_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="0" index="1" bw="3" slack="0"/>
<pin id="219" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln11_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_2/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln11_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="0" index="1" bw="3" slack="0"/>
<pin id="230" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_2/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln11_3_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_3/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln11_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="1"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/6 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln11_3_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="1"/>
<pin id="244" dir="0" index="1" bw="4" slack="0"/>
<pin id="245" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_3/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln11_4_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_4/6 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln6_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="2"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/7 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln11_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="2"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/7 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln11_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_1/7 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="4"/>
<pin id="270" dir="0" index="1" bw="32" slack="1"/>
<pin id="271" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_2/7 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="3"/>
<pin id="274" dir="0" index="1" bw="32" slack="1"/>
<pin id="275" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_3/7 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="6"/>
<pin id="278" dir="0" index="1" bw="32" slack="1"/>
<pin id="279" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11/8 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="4"/>
<pin id="282" dir="0" index="1" bw="32" slack="1"/>
<pin id="283" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_4/8 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="6"/>
<pin id="286" dir="0" index="1" bw="32" slack="1"/>
<pin id="287" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_1/9 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln11_5_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="2"/>
<pin id="290" dir="0" index="1" bw="32" slack="1"/>
<pin id="291" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_5/10 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln11_6_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="2"/>
<pin id="295" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_6/10 "/>
</bind>
</comp>

<comp id="297" class="1004" name="i_cast3_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="6"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast3/11 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln11_4_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="0" index="1" bw="32" slack="2"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_4/11 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln11_7_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_7/11 "/>
</bind>
</comp>

<comp id="312" class="1005" name="b_addr_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="1"/>
<pin id="314" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="317" class="1005" name="b_load_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="6"/>
<pin id="319" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="322" class="1005" name="b_addr_1_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="1"/>
<pin id="324" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="327" class="1005" name="b_addr_2_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="3" slack="1"/>
<pin id="329" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_2 "/>
</bind>
</comp>

<comp id="332" class="1005" name="b_load_1_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="6"/>
<pin id="334" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="b_load_1 "/>
</bind>
</comp>

<comp id="337" class="1005" name="b_load_2_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="4"/>
<pin id="339" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b_load_2 "/>
</bind>
</comp>

<comp id="342" class="1005" name="b_addr_3_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="1"/>
<pin id="344" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_3 "/>
</bind>
</comp>

<comp id="347" class="1005" name="b_addr_4_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="3" slack="1"/>
<pin id="349" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_4 "/>
</bind>
</comp>

<comp id="352" class="1005" name="b_load_3_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="3"/>
<pin id="354" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_load_3 "/>
</bind>
</comp>

<comp id="357" class="1005" name="b_load_4_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="4"/>
<pin id="359" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b_load_4 "/>
</bind>
</comp>

<comp id="362" class="1005" name="icmp_ln6_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln6 "/>
</bind>
</comp>

<comp id="366" class="1005" name="empty_5_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="1"/>
<pin id="368" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_5 "/>
</bind>
</comp>

<comp id="373" class="1005" name="A_addr_2_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="1"/>
<pin id="375" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="378" class="1005" name="A_addr_3_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="1"/>
<pin id="380" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_3 "/>
</bind>
</comp>

<comp id="383" class="1005" name="A_addr_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="1"/>
<pin id="385" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="388" class="1005" name="A_load_2_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_2 "/>
</bind>
</comp>

<comp id="393" class="1005" name="A_load_3_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_3 "/>
</bind>
</comp>

<comp id="398" class="1005" name="A_addr_4_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="5" slack="1"/>
<pin id="400" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_4 "/>
</bind>
</comp>

<comp id="403" class="1005" name="add_ln6_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="3" slack="1"/>
<pin id="405" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln6 "/>
</bind>
</comp>

<comp id="408" class="1005" name="A_load_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="413" class="1005" name="A_addr_1_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="1"/>
<pin id="415" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="418" class="1005" name="A_load_4_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_4 "/>
</bind>
</comp>

<comp id="423" class="1005" name="A_load_1_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_1 "/>
</bind>
</comp>

<comp id="428" class="1005" name="mul_ln11_2_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="2"/>
<pin id="430" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln11_2 "/>
</bind>
</comp>

<comp id="433" class="1005" name="mul_ln11_3_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="2"/>
<pin id="435" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln11_3 "/>
</bind>
</comp>

<comp id="438" class="1005" name="mul_ln11_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="2"/>
<pin id="440" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln11 "/>
</bind>
</comp>

<comp id="443" class="1005" name="mul_ln11_4_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln11_4 "/>
</bind>
</comp>

<comp id="448" class="1005" name="mul_ln11_1_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln11_1 "/>
</bind>
</comp>

<comp id="453" class="1005" name="add_ln11_6_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="77"><net_src comp="64" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="72" pin=2"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="99"><net_src comp="91" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="108"><net_src comp="100" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="117"><net_src comp="109" pin="3"/><net_sink comp="72" pin=2"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="134"><net_src comp="118" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="151" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="172"><net_src comp="4" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="191"><net_src comp="184" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="196"><net_src comp="184" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="184" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="36" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="184" pin="4"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="38" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="202" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="198" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="231"><net_src comp="210" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="241"><net_src comp="238" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="242" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="256"><net_src comp="180" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="46" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="58" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="258" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="296"><net_src comp="288" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="180" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="310"><net_src comp="302" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="311"><net_src comp="306" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="315"><net_src comp="64" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="320"><net_src comp="72" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="325"><net_src comp="78" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="330"><net_src comp="91" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="335"><net_src comp="72" pin="7"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="340"><net_src comp="72" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="345"><net_src comp="100" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="350"><net_src comp="109" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="355"><net_src comp="72" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="360"><net_src comp="72" pin="7"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="365"><net_src comp="192" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="210" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="372"><net_src comp="366" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="376"><net_src comp="118" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="381"><net_src comp="135" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="386"><net_src comp="143" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="391"><net_src comp="125" pin="7"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="396"><net_src comp="125" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="401"><net_src comp="151" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="406"><net_src comp="252" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="411"><net_src comp="125" pin="7"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="416"><net_src comp="159" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="421"><net_src comp="125" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="426"><net_src comp="125" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="431"><net_src comp="268" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="436"><net_src comp="272" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="441"><net_src comp="276" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="446"><net_src comp="280" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="451"><net_src comp="284" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="456"><net_src comp="292" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="306" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {11 }
 - Input state : 
	Port: example_gemv : A | {5 6 7 8 }
	Port: example_gemv : b | {1 2 3 4 }
  - Chain level:
	State 1
		b_load : 1
	State 2
		b_load_1 : 1
		b_load_2 : 1
	State 3
		b_load_3 : 1
		b_load_4 : 1
	State 4
	State 5
		icmp_ln6 : 1
		br_ln6 : 2
		i_cast : 1
		p_shl : 1
		empty_5 : 2
		add_ln11_1 : 3
		zext_ln11_2 : 4
		A_addr_2 : 5
		A_load_2 : 6
		add_ln11_2 : 3
		zext_ln11_3 : 4
		A_addr_3 : 5
		A_load_3 : 6
	State 6
		A_addr : 1
		A_load : 2
		zext_ln11_4 : 1
		A_addr_4 : 2
		A_load_4 : 3
	State 7
		zext_ln11_1 : 1
		A_addr_1 : 2
		A_load_1 : 3
	State 8
	State 9
	State 10
		add_ln11_6 : 1
	State 11
		add_ln11_7 : 1
		c_addr : 1
		store_ln13 : 2
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_268     |    0    |   165   |    50   |
|          |     grp_fu_272     |    0    |   165   |    50   |
|    mul   |     grp_fu_276     |    0    |   165   |    50   |
|          |     grp_fu_280     |    0    |   165   |    50   |
|          |     grp_fu_284     |    0    |   165   |    50   |
|----------|--------------------|---------|---------|---------|
|          |   empty_5_fu_210   |    0    |    0    |    13   |
|          |  add_ln11_1_fu_216 |    0    |    0    |    13   |
|          |  add_ln11_2_fu_227 |    0    |    0    |    13   |
|          |  add_ln11_3_fu_242 |    0    |    0    |    13   |
|    add   |   add_ln6_fu_252   |    0    |    0    |    11   |
|          |   add_ln11_fu_258  |    0    |    0    |    13   |
|          |  add_ln11_5_fu_288 |    0    |    0    |    32   |
|          |  add_ln11_6_fu_292 |    0    |    0    |    32   |
|          |  add_ln11_4_fu_302 |    0    |    0    |    32   |
|          |  add_ln11_7_fu_306 |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|   icmp   |   icmp_ln6_fu_192  |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|          |    i_cast_fu_198   |    0    |    0    |    0    |
|          | zext_ln11_2_fu_222 |    0    |    0    |    0    |
|          | zext_ln11_3_fu_233 |    0    |    0    |    0    |
|   zext   |  zext_ln11_fu_238  |    0    |    0    |    0    |
|          | zext_ln11_4_fu_247 |    0    |    0    |    0    |
|          | zext_ln11_1_fu_263 |    0    |    0    |    0    |
|          |   i_cast3_fu_297   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    p_shl_fu_202    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    0    |   825   |   462   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| A_addr_1_reg_413 |    5   |
| A_addr_2_reg_373 |    5   |
| A_addr_3_reg_378 |    5   |
| A_addr_4_reg_398 |    5   |
|  A_addr_reg_383  |    5   |
| A_load_1_reg_423 |   32   |
| A_load_2_reg_388 |   32   |
| A_load_3_reg_393 |   32   |
| A_load_4_reg_418 |   32   |
|  A_load_reg_408  |   32   |
|add_ln11_6_reg_453|   32   |
|  add_ln6_reg_403 |    3   |
| b_addr_1_reg_322 |    3   |
| b_addr_2_reg_327 |    3   |
| b_addr_3_reg_342 |    3   |
| b_addr_4_reg_347 |    3   |
|  b_addr_reg_312  |    3   |
| b_load_1_reg_332 |   32   |
| b_load_2_reg_337 |   32   |
| b_load_3_reg_352 |   32   |
| b_load_4_reg_357 |   32   |
|  b_load_reg_317  |   32   |
|  empty_5_reg_366 |    5   |
|     i_reg_180    |    3   |
| icmp_ln6_reg_362 |    1   |
|mul_ln11_1_reg_448|   32   |
|mul_ln11_2_reg_428|   32   |
|mul_ln11_3_reg_433|   32   |
|mul_ln11_4_reg_443|   32   |
| mul_ln11_reg_438 |   32   |
+------------------+--------+
|       Total      |   564  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_72 |  p0  |   6  |   3  |   18   ||    31   |
|  grp_access_fu_72 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_125 |  p0  |   6  |   5  |   30   ||    31   |
| grp_access_fu_125 |  p2  |   4  |   0  |    0   ||    20   |
|     i_reg_180     |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   54   ||  9.3716 ||   111   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   825  |   462  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   111  |
|  Register |    -   |    -   |   564  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    9   |  1389  |   573  |
+-----------+--------+--------+--------+--------+
