 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:51:03 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              73.00
  Critical Path Length:         19.28
  Critical Path Slack:        1080.52
  Critical Path Clk Period:   1100.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                694
  Buf/Inv Cell Count:              38
  Buf Cell Count:                  17
  Inv Cell Count:                  21
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       499
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1453.449531
  Noncombinational Area:  1290.543274
  Buf/Inv Area:             61.248706
  Total Buffer Area:            34.56
  Total Inverter Area:          26.69
  Macro/Black Box Area:      0.000000
  Net Area:                809.126296
  -----------------------------------
  Cell Area:              2743.992805
  Design Area:            3553.119101


  Design Rules
  -----------------------------------
  Total Number of Nets:           964
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.31
  Logic Optimization:                  0.29
  Mapping Optimization:                1.45
  -----------------------------------------
  Overall Compile Time:                9.58
  Overall Compile Wall Clock Time:    10.29

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
