# MIPS_32bit_SCDP_Verilog
An implementation of 32-bits MIPS Single Cycle Datapath in Verilog HDL.

MIPS
Verilog

### ISA
![](unnamed.gif)
