Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinix2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 329b56de6c334595be6a7c2f359d0bf7 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Loongarch32_Lite_FullSyS_behav xil_defaultlib.tb_Loongarch32_Lite_FullSyS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/Loongarch32_Lite_FullSyS.sv:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkdiv_clk_wiz
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.Loongarch32_Lite
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.Loongarch32_Lite_FullSyS
Compiling module xil_defaultlib.tb_Loongarch32_Lite_FullSyS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Loongarch32_Lite_FullSyS_behav
