--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml TOP_MODULE.twx TOP_MODULE.ncd -o TOP_MODULE.twr
TOP_MODULE.pcf -ucf LAB03.ucf

Design file:              TOP_MODULE.ncd
Physical constraint file: TOP_MODULE.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN0        |    0.595(R)|    0.622(R)|CLK_BUFGP         |   0.000|
BTN1        |    0.919(R)|    0.378(R)|CLK_BUFGP         |   0.000|
MODE        |    0.874(R)|    0.396(R)|CLK_BUFGP         |   0.000|
NUM_IN<0>   |    1.234(R)|    0.262(R)|CLK_BUFGP         |   0.000|
NUM_IN<1>   |    0.087(R)|    1.179(R)|CLK_BUFGP         |   0.000|
NUM_IN<2>   |    0.054(R)|    1.205(R)|CLK_BUFGP         |   0.000|
NUM_IN<3>   |    0.317(R)|    0.995(R)|CLK_BUFGP         |   0.000|
NUM_IN<4>   |   -0.004(R)|    1.251(R)|CLK_BUFGP         |   0.000|
NUM_IN<5>   |    0.064(R)|    1.197(R)|CLK_BUFGP         |   0.000|
NUM_IN<6>   |    0.085(R)|    1.181(R)|CLK_BUFGP         |   0.000|
NUM_IN<7>   |    0.487(R)|    0.859(R)|CLK_BUFGP         |   0.000|
RST         |    2.657(R)|    0.109(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
NUM_OUT<0>  |    9.617(R)|CLK_BUFGP         |   0.000|
NUM_OUT<1>  |    9.465(R)|CLK_BUFGP         |   0.000|
NUM_OUT<2>  |    9.448(R)|CLK_BUFGP         |   0.000|
NUM_OUT<3>  |   10.053(R)|CLK_BUFGP         |   0.000|
NUM_OUT<4>  |    9.226(R)|CLK_BUFGP         |   0.000|
NUM_OUT<5>  |    9.459(R)|CLK_BUFGP         |   0.000|
NUM_OUT<6>  |    9.180(R)|CLK_BUFGP         |   0.000|
NUM_OUT<7>  |    8.999(R)|CLK_BUFGP         |   0.000|
SSD_EN<0>   |    9.480(R)|CLK_BUFGP         |   0.000|
SSD_EN<1>   |   10.090(R)|CLK_BUFGP         |   0.000|
SSD_EN<2>   |    9.400(R)|CLK_BUFGP         |   0.000|
SSD_EN<3>   |    9.752(R)|CLK_BUFGP         |   0.000|
SSD_VALUE<0>|   11.558(R)|CLK_BUFGP         |   0.000|
SSD_VALUE<1>|   11.749(R)|CLK_BUFGP         |   0.000|
SSD_VALUE<2>|   12.123(R)|CLK_BUFGP         |   0.000|
SSD_VALUE<3>|   10.550(R)|CLK_BUFGP         |   0.000|
SSD_VALUE<4>|   11.236(R)|CLK_BUFGP         |   0.000|
SSD_VALUE<5>|   10.518(R)|CLK_BUFGP         |   0.000|
SSD_VALUE<6>|   11.774(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.295|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed May 02 23:24:12 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 207 MB



