#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Apr 14 16:42:26 2019
# Process ID: 17592
# Current directory: C:/Users/butchertd/Documents/eaglesat/CRP_VIVADO_FPGA/uart_testing/uart_testing.runs/impl_1
# Command line: vivado.exe -log fpga_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fpga_design_wrapper.tcl -notrace
# Log file: C:/Users/butchertd/Documents/eaglesat/CRP_VIVADO_FPGA/uart_testing/uart_testing.runs/impl_1/fpga_design_wrapper.vdi
# Journal file: C:/Users/butchertd/Documents/eaglesat/CRP_VIVADO_FPGA/uart_testing/uart_testing.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source fpga_design_wrapper.tcl -notrace
