// Seed: 4111723649
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1'b0;
  wire id_9;
  final id_5 = !1'b0;
  wire id_10;
  always id_6 = 1'b0;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  tri0 id_6;
  assign id_3 = (id_4) + id_5;
  wire id_7;
  wire id_8;
  assign id_6 = id_3;
  module_0(
      id_3, id_6, id_6, id_1, id_7, id_5, id_6, id_7
  );
endmodule
