INFO: [VRFC 10-163] Analyzing VHDL file "F:/ECE6740/Labs/Lab3/fft_PL_component/fft_PL/fft_PL.srcs/sources_1/new/fix_step2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fixed_2'
