git clone --depth 1 --no-tags https://github.com/gabrielsm0405/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156048977
git clone --depth 1 --no-tags https://github.com/Michieljsphs/PROGH_Eindopdracht.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175641377
git clone --depth 1 --no-tags https://github.com/prdonja/pnrs2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175836540
git clone --depth 1 --no-tags https://github.com/ZaferCinar1/Game-of-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175928772
git clone --depth 1 --no-tags https://github.com/henryw30/8bit_logic_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170069561
git clone --depth 1 --no-tags https://github.com/sondre99v/TFE4171_Lab8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170154573
git clone --depth 1 --no-tags https://github.com/wheatg/ARM-64-bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171808415
git clone --depth 1 --no-tags https://github.com/tec-tdg/Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171720213
git clone --depth 1 --no-tags https://github.com/JosafatV/2D-Graphics-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179707938
git clone --depth 1 --no-tags https://github.com/AlexsandroJ/Projetos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182083171
git clone --depth 1 --no-tags https://github.com/Chepelash/fpga_lab_B2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182390759
git clone --depth 1 --no-tags https://github.com/HannesK1973/honeyextractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181159253
git clone --depth 1 --no-tags https://github.com/aleel1597/Brick-Breaker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174905781
git clone --depth 1 --no-tags https://github.com/ooorin/Mips-Pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174101441
git clone --depth 1 --no-tags https://github.com/hahahayden/CPE133.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179001437
git clone --depth 1 --no-tags https://github.com/bertyu98/Pipelined-RISC-V-Processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179890647
git clone --depth 1 --no-tags https://github.com/ajteh/Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186355959
git clone --depth 1 --no-tags https://github.com/AlexanderRodgers/CPE133.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186372710
git clone --depth 1 --no-tags https://github.com/whoami90506/dclab_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181639007
git clone --depth 1 --no-tags https://github.com/Natan7/LOAC-2018.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145617523
git clone --depth 1 --no-tags https://github.com/ywwu928/DClab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152377476
git clone --depth 1 --no-tags https://github.com/kushanparikh/UVM_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155437769
git clone --depth 1 --no-tags https://github.com/plantvsbirds/ece385-lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150932144
git clone --depth 1 --no-tags https://github.com/hgh273747/sync_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150719475
git clone --depth 1 --no-tags https://github.com/debruynmonge/Segundo-Proyecto-Arquitecura-de-Computadores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151991429
git clone --depth 1 --no-tags https://github.com/rsarwar87/de10-nano-ghrd-fb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151957804
git clone --depth 1 --no-tags https://github.com/kewalraul/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151320756
git clone --depth 1 --no-tags https://github.com/jpakula0296/MiniProject1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148381931
git clone --depth 1 --no-tags https://github.com/sharonfeldman/sv-assertions-dolar-operator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146709560
git clone --depth 1 --no-tags https://github.com/joellone/Hydra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156164621
git clone --depth 1 --no-tags https://github.com/tdaede/fx68k_hacked.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159585701
git clone --depth 1 --no-tags https://github.com/mabmatt11/ECE_551.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170035378
git clone --depth 1 --no-tags https://github.com/shrtique/sv_trigger_gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162554212
git clone --depth 1 --no-tags https://github.com/REC4N/Nibbler-4-bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157121992
git clone --depth 1 --no-tags https://github.com/jakemcdermott/sby-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158979062
git clone --depth 1 --no-tags https://github.com/mkkelley/umix-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158113884
git clone --depth 1 --no-tags https://github.com/farshad112/clock_divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158079284
git clone --depth 1 --no-tags https://github.com/gramya27/Design-and-Verification-of-APB-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152633987
git clone --depth 1 --no-tags https://github.com/architbajpai/RRA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163717502
git clone --depth 1 --no-tags https://github.com/grantneuman/mastermind.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163444187
git clone --depth 1 --no-tags https://github.com/joo-ji/Acoustic-Fingerprinting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160912840
git clone --depth 1 --no-tags https://github.com/jonathanrainer/Godai.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161630644
git clone --depth 1 --no-tags https://github.com/keithczq/ece551finalproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161606042
git clone --depth 1 --no-tags https://github.com/pulp-platform/apb_efuse_if.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160326317
git clone --depth 1 --no-tags https://github.com/begeli/GameOfCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163661598
git clone --depth 1 --no-tags https://github.com/architbajpai/LC3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163045489
git clone --depth 1 --no-tags https://github.com/sltm-14/clk_divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171161682
git clone --depth 1 --no-tags https://github.com/ooorin/Mips-Multi-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174100748
git clone --depth 1 --no-tags https://github.com/cgriff32/RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177610872
git clone --depth 1 --no-tags https://github.com/chinnikrishna/conveng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178884892
git clone --depth 1 --no-tags https://github.com/rag1404/Fibonacci-series.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180076613
git clone --depth 1 --no-tags https://github.com/danielpacr/Secuencias-ALU-y-MBC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178109392
git clone --depth 1 --no-tags https://github.com/Chepelash/fpga_lab_A2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177880016
git clone --depth 1 --no-tags https://github.com/Imads608/Sobel_Edge_Detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173528745
git clone --depth 1 --no-tags https://github.com/budude2/Parking-Lot-Problem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183043655
git clone --depth 1 --no-tags https://github.com/dudasenna/infrahardpronto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181958035
git clone --depth 1 --no-tags https://github.com/burneyh/single-cycle-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186415780
git clone --depth 1 --no-tags https://github.com/lowRISC/opentitan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204516692
git clone --depth 1 --no-tags https://github.com/hdl-util/hdmi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202815014
git clone --depth 1 --no-tags https://github.com/chipsalliance/Cores-VeeR-EH1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189812971
git clone --depth 1 --no-tags https://github.com/chipsalliance/sv-tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201299456
git clone --depth 1 --no-tags https://github.com/risclite/SuperScalar-RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188172879
git clone --depth 1 --no-tags https://github.com/courageheart/AMBA_APB_SRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187750665
git clone --depth 1 --no-tags https://github.com/loykylewong/FPGA-Application-Development-and-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189568063
git clone --depth 1 --no-tags https://github.com/chipfail/chipfail-glitcher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203573456
git clone --depth 1 --no-tags https://github.com/grayresearch/CX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200258460
git clone --depth 1 --no-tags https://github.com/fpgasystems/davos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209025898
git clone --depth 1 --no-tags https://github.com/supranational/vdf-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193155630
git clone --depth 1 --no-tags https://github.com/microsoft/DUA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192502002
git clone --depth 1 --no-tags https://github.com/diwu1990/UnarySim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203047077
git clone --depth 1 --no-tags https://github.com/name1e5s/Sirius.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191574673
git clone --depth 1 --no-tags https://github.com/vishal1303/PIEO-Scheduler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193596948
git clone --depth 1 --no-tags https://github.com/kvablack/fpga-flight-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197087676
git clone --depth 1 --no-tags https://github.com/seabeam/yuu_apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193926527
git clone --depth 1 --no-tags https://github.com/avashist003/UVM_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187418171
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/MPSoC-NoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211776467
git clone --depth 1 --no-tags https://github.com/jiegec/verilog-format.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209431485
git clone --depth 1 --no-tags https://github.com/hossein1387/pito_riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197436646
git clone --depth 1 --no-tags https://github.com/nguyenquanicd/UvmEnvUartApb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200321840
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/PU-RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211776391
git clone --depth 1 --no-tags https://github.com/OFS/ofs-platform-afu-bbb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190788088
git clone --depth 1 --no-tags https://github.com/sld-columbia/esp-caches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210043764
git clone --depth 1 --no-tags https://github.com/hackdac/hackdac_2018_beta.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201098413
git clone --depth 1 --no-tags https://github.com/verilator/verilator_ext_tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192076618
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/MPSoC-DMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211776557
git clone --depth 1 --no-tags https://github.com/A-T-Kristensen/simple-alu-uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198416030
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/verilog2vhdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211776328
git clone --depth 1 --no-tags https://github.com/rggen/rggen-sv-rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197411172
git clone --depth 1 --no-tags https://github.com/AbhishekTaur/System-Verilog-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211245567
git clone --depth 1 --no-tags https://github.com/adibis/uvmBasics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194783997
git clone --depth 1 --no-tags https://github.com/pulp-platform/hier-icache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210346175
git clone --depth 1 --no-tags https://github.com/chandanpalai/SystemVerilog-Assertions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210855541
git clone --depth 1 --no-tags https://github.com/seabeam/yuu_common.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191017202
git clone --depth 1 --no-tags https://github.com/GeorgeSangillo/ARM-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188113189
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/MPSoC-RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211776655
git clone --depth 1 --no-tags https://github.com/PedroHSCavalcante/uvm-phase-jumping.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209856317
git clone --depth 1 --no-tags https://github.com/scp10086/FPGA_UNDERWAY_SALES_MACHINE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204414658
git clone --depth 1 --no-tags https://github.com/AlessandroCilardo/NaplesPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193915270
git clone --depth 1 --no-tags https://github.com/kennych418/FPGA_AudioVisualizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203899926
git clone --depth 1 --no-tags https://github.com/david-fong/Sudoku-SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209912211
