{
    "code": "module TopModule (\n    input wire clk,\n    input wire reset_n,\n    input wire j,\n    input wire k,\n    output reg Q\n);\n\nalways @(posedge clk or negedge reset_n) begin\n    if (!reset_n) begin\n        Q <= 1'b0; // Reset state\n    end else begin\n        case ({j, k})\n            2'b00: Q <= Q;       // No change\n            2'b01: Q <= 1'b0;    // Reset\n            2'b10: Q <= 1'b1;    // Set\n            2'b11: Q <= ~Q;      // Toggle\n        endcase\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}