{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576008761223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576008761242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 15:12:41 2019 " "Processing started: Tue Dec 10 15:12:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576008761242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008761242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FineAL -c FineAL " "Command: quartus_map --read_settings_files=on --write_settings_files=off FineAL -c FineAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008761242 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576008763624 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576008763624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file notecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 noteCounter " "Found entity 1: noteCounter" {  } { { "noteCounter.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/noteCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008776445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008776445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008776505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008776505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timernote.v 1 1 " "Found 1 design units, including 1 entities, in source file timernote.v" { { "Info" "ISGN_ENTITY_NAME" "1 timerNote " "Found entity 1: timerNote" {  } { { "timerNote.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/timerNote.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008776555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008776555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "harm2.v 1 1 " "Found 1 design units, including 1 entities, in source file harm2.v" { { "Info" "ISGN_ENTITY_NAME" "1 harm2 " "Found entity 1: harm2" {  } { { "harm2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/harm2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008776615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008776615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "harm1.v 1 1 " "Found 1 design units, including 1 entities, in source file harm1.v" { { "Info" "ISGN_ENTITY_NAME" "1 harm1 " "Found entity 1: harm1" {  } { { "harm1.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/harm1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008776665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008776665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008776725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008776725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_wave_osc_jws.v 1 1 " "Found 1 design units, including 1 entities, in source file square_wave_osc_jws.v" { { "Info" "ISGN_ENTITY_NAME" "1 square_wave_osc_JWS " "Found entity 1: square_wave_osc_JWS" {  } { { "square_wave_osc_JWS.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/square_wave_osc_JWS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008776775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008776775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008776835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008776835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "Audio_Clock.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008776885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008776885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008776945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008776945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "Altera_UP_Clock_Edge.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008776995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008776995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "Altera_UP_Audio_Out_Serializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008777053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008777053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008777113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008777113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "Altera_UP_Audio_Bit_Counter.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008777163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008777163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii " "Found entity 1: ascii" {  } { { "ascii.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008777223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008777223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008777283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008777283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_ram " "Found entity 1: LCD_ram" {  } { { "LCD_ram.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/LCD_ram.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008777333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008777333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "LCD_Display.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/LCD_Display.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008777393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008777393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghost_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ghost_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghost_rom " "Found entity 1: ghost_rom" {  } { { "ghost_rom.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ghost_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008777443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008777443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "space_start.v 1 1 " "Found 1 design units, including 1 entities, in source file space_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 space_start " "Found entity 1: space_start" {  } { { "space_start.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/space_start.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008777503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008777503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_direction.v 1 1 " "Found 1 design units, including 1 entities, in source file get_direction.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_direction " "Found entity 1: get_direction" {  } { { "get_direction.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/get_direction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008777563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008777563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file system_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_tb " "Found entity 1: system_tb" {  } { { "system_tb.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008777623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008777623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_index MOVE_INDEX controller.v(19) " "Verilog HDL Declaration information at controller.v(19): object \"move_index\" differs only in case from object \"MOVE_INDEX\" in the same scope" {  } { { "controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/controller.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576008777663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008777683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008777683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008777743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008777743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008777803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008777803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.v 1 1 " "Found 1 design units, including 1 entities, in source file system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008777863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008777863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file background_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 background_rom " "Found entity 1: background_rom" {  } { { "background_rom.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/background_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008777923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008777923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_rom " "Found entity 1: sprite_rom" {  } { { "sprite_rom.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/sprite_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008777983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008777983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_xy_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_xy_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_xy_controller " "Found entity 1: vga_xy_controller" {  } { { "vga_xy_controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/vga_xy_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008778043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008778043 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "system_de2.v(256) " "Verilog HDL Module Instantiation warning at system_de2.v(256): ignored dangling comma in List of Port Connections" {  } { { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1576008778083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_de2.v 1 1 " "Found 1 design units, including 1 entities, in source file system_de2.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_de2 " "Found entity 1: system_de2" {  } { { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008778103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008778103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file controller_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_tb " "Found entity 1: controller_tb" {  } { { "controller_tb.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/controller_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008778179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008778179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/processor_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008778242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008778242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/datapath_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008778302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008778302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_rom_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_rom_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_rom_tb " "Found entity 1: sprite_rom_tb" {  } { { "sprite_rom_tb.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/sprite_rom_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008778362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008778362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background_rom_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file background_rom_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 background_rom_tb " "Found entity 1: background_rom_tb" {  } { { "background_rom_tb.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/background_rom_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008778432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008778432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_de2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file system_de2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_de2_tb " "Found entity 1: system_de2_tb" {  } { { "system_de2_tb.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008778492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008778492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keycode_recognizer.v 1 1 " "Found 1 design units, including 1 entities, in source file keycode_recognizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 keycode_recognizer " "Found entity 1: keycode_recognizer" {  } { { "keycode_recognizer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/keycode_recognizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008778552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008778552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008778622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008778622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008778702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008778702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008778762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008778762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameover_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file gameover_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 gameover_rom " "Found entity 1: gameover_rom" {  } { { "gameover_rom.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008778832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008778832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startscreen_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file startscreen_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 startscreen_rom " "Found entity 1: startscreen_rom" {  } { { "startscreen_rom.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008778902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008778902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghostrand.v 1 1 " "Found 1 design units, including 1 entities, in source file ghostrand.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghostRand " "Found entity 1: ghostRand" {  } { { "ghostRand.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ghostRand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008778962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008778962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countscore.v 1 1 " "Found 1 design units, including 1 entities, in source file countscore.v" { { "Info" "ISGN_ENTITY_NAME" "1 countScore " "Found entity 1: countScore" {  } { { "countScore.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/countScore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008779022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008779022 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system_de2 " "Elaborating entity \"system_de2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576008779922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_direction get_direction:myGet_direction " "Elaborating entity \"get_direction\" for hierarchy \"get_direction:myGet_direction\"" {  } { { "system_de2.v" "myGet_direction" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008780043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keycode_recognizer keycode_recognizer:myKeycode_recognizer " "Elaborating entity \"keycode_recognizer\" for hierarchy \"keycode_recognizer:myKeycode_recognizer\"" {  } { { "system_de2.v" "myKeycode_recognizer" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008780076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Controller:myPS2_Controller " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Controller:myPS2_Controller\"" {  } { { "system_de2.v" "myPS2_Controller" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008780110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Controller:myPS2_Controller\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Controller:myPS2_Controller\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008780147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Controller:myPS2_Controller\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Controller:myPS2_Controller\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008780180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "space_start space_start:mySpace_start " "Elaborating entity \"space_start\" for hierarchy \"space_start:mySpace_start\"" {  } { { "system_de2.v" "mySpace_start" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008780212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_xy_controller vga_xy_controller:my_vga_xy_controller " "Elaborating entity \"vga_xy_controller\" for hierarchy \"vga_xy_controller:my_vga_xy_controller\"" {  } { { "system_de2.v" "my_vga_xy_controller" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008780242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:mySystem " "Elaborating entity \"system\" for hierarchy \"system:mySystem\"" {  } { { "system_de2.v" "mySystem" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008780262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 system.v(155) " "Verilog HDL assignment warning at system.v(155): truncated value with size 32 to match size of target (1)" {  } { { "system.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780272 "|system_de2|system:mySystem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 system.v(156) " "Verilog HDL assignment warning at system.v(156): truncated value with size 32 to match size of target (1)" {  } { { "system.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780272 "|system_de2|system:mySystem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 system.v(157) " "Verilog HDL assignment warning at system.v(157): truncated value with size 32 to match size of target (1)" {  } { { "system.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780272 "|system_de2|system:mySystem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor system:mySystem\|processor:myProcessor " "Elaborating entity \"processor\" for hierarchy \"system:mySystem\|processor:myProcessor\"" {  } { { "system.v" "myProcessor" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008780292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller system:mySystem\|processor:myProcessor\|controller:myController " "Elaborating entity \"controller\" for hierarchy \"system:mySystem\|processor:myProcessor\|controller:myController\"" {  } { { "processor.v" "myController" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/processor.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008780322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath system:mySystem\|processor:myProcessor\|datapath:myDatapath " "Elaborating entity \"datapath\" for hierarchy \"system:mySystem\|processor:myProcessor\|datapath:myDatapath\"" {  } { { "processor.v" "myDatapath" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/processor.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008780342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(48) " "Verilog HDL assignment warning at datapath.v(48): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/datapath.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780352 "|system_de2|system:mySystem|processor:myProcessor|datapath:myDatapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(49) " "Verilog HDL assignment warning at datapath.v(49): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/datapath.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780352 "|system_de2|system:mySystem|processor:myProcessor|datapath:myDatapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(50) " "Verilog HDL assignment warning at datapath.v(50): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/datapath.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780352 "|system_de2|system:mySystem|processor:myProcessor|datapath:myDatapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(58) " "Verilog HDL assignment warning at datapath.v(58): truncated value with size 32 to match size of target (7)" {  } { { "datapath.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/datapath.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780352 "|system_de2|system:mySystem|processor:myProcessor|datapath:myDatapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(59) " "Verilog HDL assignment warning at datapath.v(59): truncated value with size 32 to match size of target (7)" {  } { { "datapath.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/datapath.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780352 "|system_de2|system:mySystem|processor:myProcessor|datapath:myDatapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(60) " "Verilog HDL assignment warning at datapath.v(60): truncated value with size 32 to match size of target (7)" {  } { { "datapath.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/datapath.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780352 "|system_de2|system:mySystem|processor:myProcessor|datapath:myDatapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 datapath.v(66) " "Verilog HDL assignment warning at datapath.v(66): truncated value with size 32 to match size of target (26)" {  } { { "datapath.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/datapath.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780352 "|system_de2|system:mySystem|processor:myProcessor|datapath:myDatapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 datapath.v(73) " "Verilog HDL assignment warning at datapath.v(73): truncated value with size 32 to match size of target (4)" {  } { { "datapath.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/datapath.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780352 "|system_de2|system:mySystem|processor:myProcessor|datapath:myDatapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 datapath.v(74) " "Verilog HDL assignment warning at datapath.v(74): truncated value with size 32 to match size of target (4)" {  } { { "datapath.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/datapath.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780352 "|system_de2|system:mySystem|processor:myProcessor|datapath:myDatapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghostRand system:mySystem\|ghostRand:myGhost " "Elaborating entity \"ghostRand\" for hierarchy \"system:mySystem\|ghostRand:myGhost\"" {  } { { "system.v" "myGhost" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008780382 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 ghostRand.v(10) " "Verilog HDL assignment warning at ghostRand.v(10): truncated value with size 8 to match size of target (7)" {  } { { "ghostRand.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ghostRand.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780382 "|system_de2|system:mySystem|ghostRand:myGhost"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_rom system:mySystem\|sprite_rom:mySprite_rom " "Elaborating entity \"sprite_rom\" for hierarchy \"system:mySystem\|sprite_rom:mySprite_rom\"" {  } { { "system.v" "mySprite_rom" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008780412 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite_rom.v(10) " "Verilog HDL assignment warning at sprite_rom.v(10): truncated value with size 32 to match size of target (4)" {  } { { "sprite_rom.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/sprite_rom.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780412 "|system_de2|system:mySystem|sprite_rom:mySprite_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 sprite.mem(1) " "Verilog HDL assignment warning at sprite.mem(1): truncated value with size 4 to match size of target (3)" {  } { { "sprite.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/sprite.mem" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780422 "|system_de2|system:mySystem|sprite_rom:mySprite_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 sprite.mem(2) " "Verilog HDL assignment warning at sprite.mem(2): truncated value with size 4 to match size of target (3)" {  } { { "sprite.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/sprite.mem" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780422 "|system_de2|system:mySystem|sprite_rom:mySprite_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 sprite.mem(3) " "Verilog HDL assignment warning at sprite.mem(3): truncated value with size 4 to match size of target (3)" {  } { { "sprite.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/sprite.mem" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780422 "|system_de2|system:mySystem|sprite_rom:mySprite_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 sprite.mem(4) " "Verilog HDL assignment warning at sprite.mem(4): truncated value with size 4 to match size of target (3)" {  } { { "sprite.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/sprite.mem" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780422 "|system_de2|system:mySystem|sprite_rom:mySprite_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 sprite_rom.v(12) " "Net \"mem.data_a\" at sprite_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_rom.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/sprite_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576008780432 "|system_de2|system:mySystem|sprite_rom:mySprite_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 sprite_rom.v(12) " "Net \"mem.waddr_a\" at sprite_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_rom.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/sprite_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576008780432 "|system_de2|system:mySystem|sprite_rom:mySprite_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 sprite_rom.v(12) " "Net \"mem.we_a\" at sprite_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_rom.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/sprite_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576008780432 "|system_de2|system:mySystem|sprite_rom:mySprite_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghost_rom system:mySystem\|ghost_rom:myGhost_rom " "Elaborating entity \"ghost_rom\" for hierarchy \"system:mySystem\|ghost_rom:myGhost_rom\"" {  } { { "system.v" "myGhost_rom" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008780522 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ghost_rom.v(10) " "Verilog HDL assignment warning at ghost_rom.v(10): truncated value with size 32 to match size of target (4)" {  } { { "ghost_rom.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ghost_rom.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780522 "|system_de2|system:mySystem|ghost_rom:myGhost_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ghost.mem(1) " "Verilog HDL assignment warning at ghost.mem(1): truncated value with size 4 to match size of target (3)" {  } { { "ghost.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ghost.mem" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780522 "|system_de2|system:mySystem|ghost_rom:myGhost_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ghost.mem(2) " "Verilog HDL assignment warning at ghost.mem(2): truncated value with size 4 to match size of target (3)" {  } { { "ghost.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ghost.mem" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780532 "|system_de2|system:mySystem|ghost_rom:myGhost_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ghost.mem(3) " "Verilog HDL assignment warning at ghost.mem(3): truncated value with size 4 to match size of target (3)" {  } { { "ghost.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ghost.mem" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780532 "|system_de2|system:mySystem|ghost_rom:myGhost_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ghost.mem(4) " "Verilog HDL assignment warning at ghost.mem(4): truncated value with size 4 to match size of target (3)" {  } { { "ghost.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ghost.mem" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780532 "|system_de2|system:mySystem|ghost_rom:myGhost_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ghost_rom.v(12) " "Net \"mem.data_a\" at ghost_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "ghost_rom.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ghost_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576008780542 "|system_de2|system:mySystem|ghost_rom:myGhost_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ghost_rom.v(12) " "Net \"mem.waddr_a\" at ghost_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "ghost_rom.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ghost_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576008780542 "|system_de2|system:mySystem|ghost_rom:myGhost_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ghost_rom.v(12) " "Net \"mem.we_a\" at ghost_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "ghost_rom.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ghost_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576008780542 "|system_de2|system:mySystem|ghost_rom:myGhost_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_rom system:mySystem\|background_rom:myBackground_rom " "Elaborating entity \"background_rom\" for hierarchy \"system:mySystem\|background_rom:myBackground_rom\"" {  } { { "system.v" "myBackground_rom" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008780632 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 background_rom.v(10) " "Verilog HDL assignment warning at background_rom.v(10): truncated value with size 32 to match size of target (15)" {  } { { "background_rom.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/background_rom.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780642 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(1) " "Verilog HDL assignment warning at maze.mem(1): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780662 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(2) " "Verilog HDL assignment warning at maze.mem(2): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780662 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(3) " "Verilog HDL assignment warning at maze.mem(3): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780662 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(4) " "Verilog HDL assignment warning at maze.mem(4): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780662 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(5) " "Verilog HDL assignment warning at maze.mem(5): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780662 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(6) " "Verilog HDL assignment warning at maze.mem(6): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780662 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(7) " "Verilog HDL assignment warning at maze.mem(7): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780662 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(8) " "Verilog HDL assignment warning at maze.mem(8): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780662 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(9) " "Verilog HDL assignment warning at maze.mem(9): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780662 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(10) " "Verilog HDL assignment warning at maze.mem(10): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780662 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(11) " "Verilog HDL assignment warning at maze.mem(11): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780662 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(12) " "Verilog HDL assignment warning at maze.mem(12): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780662 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(13) " "Verilog HDL assignment warning at maze.mem(13): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(14) " "Verilog HDL assignment warning at maze.mem(14): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(15) " "Verilog HDL assignment warning at maze.mem(15): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(16) " "Verilog HDL assignment warning at maze.mem(16): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(17) " "Verilog HDL assignment warning at maze.mem(17): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(18) " "Verilog HDL assignment warning at maze.mem(18): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(19) " "Verilog HDL assignment warning at maze.mem(19): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(20) " "Verilog HDL assignment warning at maze.mem(20): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(21) " "Verilog HDL assignment warning at maze.mem(21): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(22) " "Verilog HDL assignment warning at maze.mem(22): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(23) " "Verilog HDL assignment warning at maze.mem(23): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(24) " "Verilog HDL assignment warning at maze.mem(24): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(25) " "Verilog HDL assignment warning at maze.mem(25): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(26) " "Verilog HDL assignment warning at maze.mem(26): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(27) " "Verilog HDL assignment warning at maze.mem(27): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(28) " "Verilog HDL assignment warning at maze.mem(28): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(29) " "Verilog HDL assignment warning at maze.mem(29): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(30) " "Verilog HDL assignment warning at maze.mem(30): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(31) " "Verilog HDL assignment warning at maze.mem(31): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(32) " "Verilog HDL assignment warning at maze.mem(32): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(33) " "Verilog HDL assignment warning at maze.mem(33): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(34) " "Verilog HDL assignment warning at maze.mem(34): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(35) " "Verilog HDL assignment warning at maze.mem(35): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(36) " "Verilog HDL assignment warning at maze.mem(36): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(37) " "Verilog HDL assignment warning at maze.mem(37): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(38) " "Verilog HDL assignment warning at maze.mem(38): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(39) " "Verilog HDL assignment warning at maze.mem(39): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(40) " "Verilog HDL assignment warning at maze.mem(40): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(41) " "Verilog HDL assignment warning at maze.mem(41): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(42) " "Verilog HDL assignment warning at maze.mem(42): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(43) " "Verilog HDL assignment warning at maze.mem(43): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(44) " "Verilog HDL assignment warning at maze.mem(44): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(45) " "Verilog HDL assignment warning at maze.mem(45): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(46) " "Verilog HDL assignment warning at maze.mem(46): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(47) " "Verilog HDL assignment warning at maze.mem(47): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(48) " "Verilog HDL assignment warning at maze.mem(48): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(49) " "Verilog HDL assignment warning at maze.mem(49): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780672 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(50) " "Verilog HDL assignment warning at maze.mem(50): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(51) " "Verilog HDL assignment warning at maze.mem(51): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(52) " "Verilog HDL assignment warning at maze.mem(52): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(53) " "Verilog HDL assignment warning at maze.mem(53): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(54) " "Verilog HDL assignment warning at maze.mem(54): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(55) " "Verilog HDL assignment warning at maze.mem(55): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(56) " "Verilog HDL assignment warning at maze.mem(56): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(57) " "Verilog HDL assignment warning at maze.mem(57): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(58) " "Verilog HDL assignment warning at maze.mem(58): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(59) " "Verilog HDL assignment warning at maze.mem(59): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(60) " "Verilog HDL assignment warning at maze.mem(60): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(61) " "Verilog HDL assignment warning at maze.mem(61): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(62) " "Verilog HDL assignment warning at maze.mem(62): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(63) " "Verilog HDL assignment warning at maze.mem(63): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(64) " "Verilog HDL assignment warning at maze.mem(64): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(65) " "Verilog HDL assignment warning at maze.mem(65): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(66) " "Verilog HDL assignment warning at maze.mem(66): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(67) " "Verilog HDL assignment warning at maze.mem(67): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(68) " "Verilog HDL assignment warning at maze.mem(68): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(69) " "Verilog HDL assignment warning at maze.mem(69): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(70) " "Verilog HDL assignment warning at maze.mem(70): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(71) " "Verilog HDL assignment warning at maze.mem(71): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(72) " "Verilog HDL assignment warning at maze.mem(72): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(73) " "Verilog HDL assignment warning at maze.mem(73): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(74) " "Verilog HDL assignment warning at maze.mem(74): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(75) " "Verilog HDL assignment warning at maze.mem(75): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(76) " "Verilog HDL assignment warning at maze.mem(76): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(77) " "Verilog HDL assignment warning at maze.mem(77): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(78) " "Verilog HDL assignment warning at maze.mem(78): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(79) " "Verilog HDL assignment warning at maze.mem(79): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(80) " "Verilog HDL assignment warning at maze.mem(80): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(81) " "Verilog HDL assignment warning at maze.mem(81): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(82) " "Verilog HDL assignment warning at maze.mem(82): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(83) " "Verilog HDL assignment warning at maze.mem(83): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(84) " "Verilog HDL assignment warning at maze.mem(84): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(85) " "Verilog HDL assignment warning at maze.mem(85): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780682 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(86) " "Verilog HDL assignment warning at maze.mem(86): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(87) " "Verilog HDL assignment warning at maze.mem(87): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(88) " "Verilog HDL assignment warning at maze.mem(88): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(89) " "Verilog HDL assignment warning at maze.mem(89): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(90) " "Verilog HDL assignment warning at maze.mem(90): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(91) " "Verilog HDL assignment warning at maze.mem(91): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(92) " "Verilog HDL assignment warning at maze.mem(92): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(93) " "Verilog HDL assignment warning at maze.mem(93): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(94) " "Verilog HDL assignment warning at maze.mem(94): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(95) " "Verilog HDL assignment warning at maze.mem(95): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(96) " "Verilog HDL assignment warning at maze.mem(96): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(97) " "Verilog HDL assignment warning at maze.mem(97): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(98) " "Verilog HDL assignment warning at maze.mem(98): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(99) " "Verilog HDL assignment warning at maze.mem(99): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(100) " "Verilog HDL assignment warning at maze.mem(100): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(101) " "Verilog HDL assignment warning at maze.mem(101): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(102) " "Verilog HDL assignment warning at maze.mem(102): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(103) " "Verilog HDL assignment warning at maze.mem(103): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(104) " "Verilog HDL assignment warning at maze.mem(104): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(105) " "Verilog HDL assignment warning at maze.mem(105): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(106) " "Verilog HDL assignment warning at maze.mem(106): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(107) " "Verilog HDL assignment warning at maze.mem(107): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(108) " "Verilog HDL assignment warning at maze.mem(108): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(109) " "Verilog HDL assignment warning at maze.mem(109): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(110) " "Verilog HDL assignment warning at maze.mem(110): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(111) " "Verilog HDL assignment warning at maze.mem(111): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(112) " "Verilog HDL assignment warning at maze.mem(112): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(113) " "Verilog HDL assignment warning at maze.mem(113): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(114) " "Verilog HDL assignment warning at maze.mem(114): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(115) " "Verilog HDL assignment warning at maze.mem(115): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(116) " "Verilog HDL assignment warning at maze.mem(116): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(117) " "Verilog HDL assignment warning at maze.mem(117): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(118) " "Verilog HDL assignment warning at maze.mem(118): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(119) " "Verilog HDL assignment warning at maze.mem(119): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 maze.mem(120) " "Verilog HDL assignment warning at maze.mem(120): truncated value with size 4 to match size of target (3)" {  } { { "maze.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/maze.mem" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008780692 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 background_rom.v(12) " "Net \"mem.data_a\" at background_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "background_rom.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/background_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576008781032 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 background_rom.v(12) " "Net \"mem.waddr_a\" at background_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "background_rom.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/background_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576008781032 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 background_rom.v(12) " "Net \"mem.we_a\" at background_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "background_rom.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/background_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576008781032 "|system_de2|system:mySystem|background_rom:myBackground_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameover_rom system:mySystem\|gameover_rom:myGameover_rom " "Elaborating entity \"gameover_rom\" for hierarchy \"system:mySystem\|gameover_rom:myGameover_rom\"" {  } { { "system.v" "myGameover_rom" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008781151 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 gameover_rom.v(10) " "Verilog HDL assignment warning at gameover_rom.v(10): truncated value with size 32 to match size of target (15)" {  } { { "gameover_rom.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover_rom.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781163 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(1) " "Verilog HDL assignment warning at gameover.mem(1): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781181 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(2) " "Verilog HDL assignment warning at gameover.mem(2): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781185 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(3) " "Verilog HDL assignment warning at gameover.mem(3): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781185 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(4) " "Verilog HDL assignment warning at gameover.mem(4): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781185 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(5) " "Verilog HDL assignment warning at gameover.mem(5): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781185 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(6) " "Verilog HDL assignment warning at gameover.mem(6): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781186 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(7) " "Verilog HDL assignment warning at gameover.mem(7): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781186 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(8) " "Verilog HDL assignment warning at gameover.mem(8): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781186 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(9) " "Verilog HDL assignment warning at gameover.mem(9): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781186 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(10) " "Verilog HDL assignment warning at gameover.mem(10): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781187 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(11) " "Verilog HDL assignment warning at gameover.mem(11): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781187 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(12) " "Verilog HDL assignment warning at gameover.mem(12): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781187 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(13) " "Verilog HDL assignment warning at gameover.mem(13): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781187 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(14) " "Verilog HDL assignment warning at gameover.mem(14): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781188 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(15) " "Verilog HDL assignment warning at gameover.mem(15): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781188 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(16) " "Verilog HDL assignment warning at gameover.mem(16): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781188 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(17) " "Verilog HDL assignment warning at gameover.mem(17): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781189 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(18) " "Verilog HDL assignment warning at gameover.mem(18): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781189 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(19) " "Verilog HDL assignment warning at gameover.mem(19): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781189 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(20) " "Verilog HDL assignment warning at gameover.mem(20): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781189 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(21) " "Verilog HDL assignment warning at gameover.mem(21): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781190 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(22) " "Verilog HDL assignment warning at gameover.mem(22): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781190 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(23) " "Verilog HDL assignment warning at gameover.mem(23): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781190 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(24) " "Verilog HDL assignment warning at gameover.mem(24): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781190 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(25) " "Verilog HDL assignment warning at gameover.mem(25): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781191 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(26) " "Verilog HDL assignment warning at gameover.mem(26): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781191 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(27) " "Verilog HDL assignment warning at gameover.mem(27): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781191 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(28) " "Verilog HDL assignment warning at gameover.mem(28): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781192 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(29) " "Verilog HDL assignment warning at gameover.mem(29): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781192 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(30) " "Verilog HDL assignment warning at gameover.mem(30): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781192 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(31) " "Verilog HDL assignment warning at gameover.mem(31): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781192 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(32) " "Verilog HDL assignment warning at gameover.mem(32): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781193 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(33) " "Verilog HDL assignment warning at gameover.mem(33): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781193 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(34) " "Verilog HDL assignment warning at gameover.mem(34): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781193 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(35) " "Verilog HDL assignment warning at gameover.mem(35): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781194 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(36) " "Verilog HDL assignment warning at gameover.mem(36): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781194 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(37) " "Verilog HDL assignment warning at gameover.mem(37): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781194 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(38) " "Verilog HDL assignment warning at gameover.mem(38): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781195 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(39) " "Verilog HDL assignment warning at gameover.mem(39): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781195 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(40) " "Verilog HDL assignment warning at gameover.mem(40): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781195 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(41) " "Verilog HDL assignment warning at gameover.mem(41): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781195 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(42) " "Verilog HDL assignment warning at gameover.mem(42): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781196 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(43) " "Verilog HDL assignment warning at gameover.mem(43): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781196 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(44) " "Verilog HDL assignment warning at gameover.mem(44): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781196 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(45) " "Verilog HDL assignment warning at gameover.mem(45): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781196 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(46) " "Verilog HDL assignment warning at gameover.mem(46): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(47) " "Verilog HDL assignment warning at gameover.mem(47): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(48) " "Verilog HDL assignment warning at gameover.mem(48): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(49) " "Verilog HDL assignment warning at gameover.mem(49): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(50) " "Verilog HDL assignment warning at gameover.mem(50): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(51) " "Verilog HDL assignment warning at gameover.mem(51): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(52) " "Verilog HDL assignment warning at gameover.mem(52): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(53) " "Verilog HDL assignment warning at gameover.mem(53): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(54) " "Verilog HDL assignment warning at gameover.mem(54): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(55) " "Verilog HDL assignment warning at gameover.mem(55): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(56) " "Verilog HDL assignment warning at gameover.mem(56): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(57) " "Verilog HDL assignment warning at gameover.mem(57): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(58) " "Verilog HDL assignment warning at gameover.mem(58): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(59) " "Verilog HDL assignment warning at gameover.mem(59): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(60) " "Verilog HDL assignment warning at gameover.mem(60): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(61) " "Verilog HDL assignment warning at gameover.mem(61): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(62) " "Verilog HDL assignment warning at gameover.mem(62): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(63) " "Verilog HDL assignment warning at gameover.mem(63): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(64) " "Verilog HDL assignment warning at gameover.mem(64): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(65) " "Verilog HDL assignment warning at gameover.mem(65): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(66) " "Verilog HDL assignment warning at gameover.mem(66): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(67) " "Verilog HDL assignment warning at gameover.mem(67): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(68) " "Verilog HDL assignment warning at gameover.mem(68): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(69) " "Verilog HDL assignment warning at gameover.mem(69): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(70) " "Verilog HDL assignment warning at gameover.mem(70): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(71) " "Verilog HDL assignment warning at gameover.mem(71): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(72) " "Verilog HDL assignment warning at gameover.mem(72): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(73) " "Verilog HDL assignment warning at gameover.mem(73): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(74) " "Verilog HDL assignment warning at gameover.mem(74): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(75) " "Verilog HDL assignment warning at gameover.mem(75): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(76) " "Verilog HDL assignment warning at gameover.mem(76): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(77) " "Verilog HDL assignment warning at gameover.mem(77): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(78) " "Verilog HDL assignment warning at gameover.mem(78): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(79) " "Verilog HDL assignment warning at gameover.mem(79): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(80) " "Verilog HDL assignment warning at gameover.mem(80): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(81) " "Verilog HDL assignment warning at gameover.mem(81): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781197 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(82) " "Verilog HDL assignment warning at gameover.mem(82): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(83) " "Verilog HDL assignment warning at gameover.mem(83): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(84) " "Verilog HDL assignment warning at gameover.mem(84): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(85) " "Verilog HDL assignment warning at gameover.mem(85): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(86) " "Verilog HDL assignment warning at gameover.mem(86): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(87) " "Verilog HDL assignment warning at gameover.mem(87): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(88) " "Verilog HDL assignment warning at gameover.mem(88): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(89) " "Verilog HDL assignment warning at gameover.mem(89): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(90) " "Verilog HDL assignment warning at gameover.mem(90): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(91) " "Verilog HDL assignment warning at gameover.mem(91): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(92) " "Verilog HDL assignment warning at gameover.mem(92): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(93) " "Verilog HDL assignment warning at gameover.mem(93): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(94) " "Verilog HDL assignment warning at gameover.mem(94): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(95) " "Verilog HDL assignment warning at gameover.mem(95): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(96) " "Verilog HDL assignment warning at gameover.mem(96): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(97) " "Verilog HDL assignment warning at gameover.mem(97): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(98) " "Verilog HDL assignment warning at gameover.mem(98): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(99) " "Verilog HDL assignment warning at gameover.mem(99): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(100) " "Verilog HDL assignment warning at gameover.mem(100): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(101) " "Verilog HDL assignment warning at gameover.mem(101): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(102) " "Verilog HDL assignment warning at gameover.mem(102): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(103) " "Verilog HDL assignment warning at gameover.mem(103): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(104) " "Verilog HDL assignment warning at gameover.mem(104): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(105) " "Verilog HDL assignment warning at gameover.mem(105): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(106) " "Verilog HDL assignment warning at gameover.mem(106): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(107) " "Verilog HDL assignment warning at gameover.mem(107): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(108) " "Verilog HDL assignment warning at gameover.mem(108): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(109) " "Verilog HDL assignment warning at gameover.mem(109): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(110) " "Verilog HDL assignment warning at gameover.mem(110): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(111) " "Verilog HDL assignment warning at gameover.mem(111): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(112) " "Verilog HDL assignment warning at gameover.mem(112): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(113) " "Verilog HDL assignment warning at gameover.mem(113): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(114) " "Verilog HDL assignment warning at gameover.mem(114): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(115) " "Verilog HDL assignment warning at gameover.mem(115): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(116) " "Verilog HDL assignment warning at gameover.mem(116): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(117) " "Verilog HDL assignment warning at gameover.mem(117): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781207 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(118) " "Verilog HDL assignment warning at gameover.mem(118): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781217 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(119) " "Verilog HDL assignment warning at gameover.mem(119): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781217 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 gameover.mem(120) " "Verilog HDL assignment warning at gameover.mem(120): truncated value with size 4 to match size of target (3)" {  } { { "gameover.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover.mem" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781217 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 gameover_rom.v(12) " "Net \"mem.data_a\" at gameover_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "gameover_rom.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576008781527 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 gameover_rom.v(12) " "Net \"mem.waddr_a\" at gameover_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "gameover_rom.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576008781527 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 gameover_rom.v(12) " "Net \"mem.we_a\" at gameover_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "gameover_rom.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/gameover_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576008781527 "|system_de2|system:mySystem|gameover_rom:myGameover_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startscreen_rom system:mySystem\|startscreen_rom:myStartscreen_rom " "Elaborating entity \"startscreen_rom\" for hierarchy \"system:mySystem\|startscreen_rom:myStartscreen_rom\"" {  } { { "system.v" "myStartscreen_rom" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008781637 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 startscreen_rom.v(10) " "Verilog HDL assignment warning at startscreen_rom.v(10): truncated value with size 32 to match size of target (15)" {  } { { "startscreen_rom.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen_rom.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781647 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(1) " "Verilog HDL assignment warning at startscreen.mem(1): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781667 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(2) " "Verilog HDL assignment warning at startscreen.mem(2): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781667 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(3) " "Verilog HDL assignment warning at startscreen.mem(3): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781667 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(4) " "Verilog HDL assignment warning at startscreen.mem(4): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781667 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(5) " "Verilog HDL assignment warning at startscreen.mem(5): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781667 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(6) " "Verilog HDL assignment warning at startscreen.mem(6): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781667 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(7) " "Verilog HDL assignment warning at startscreen.mem(7): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781667 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(8) " "Verilog HDL assignment warning at startscreen.mem(8): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781667 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(9) " "Verilog HDL assignment warning at startscreen.mem(9): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781667 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(10) " "Verilog HDL assignment warning at startscreen.mem(10): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781667 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(11) " "Verilog HDL assignment warning at startscreen.mem(11): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781667 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(12) " "Verilog HDL assignment warning at startscreen.mem(12): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781667 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(13) " "Verilog HDL assignment warning at startscreen.mem(13): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781667 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(14) " "Verilog HDL assignment warning at startscreen.mem(14): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781667 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(15) " "Verilog HDL assignment warning at startscreen.mem(15): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781667 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(16) " "Verilog HDL assignment warning at startscreen.mem(16): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781667 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(17) " "Verilog HDL assignment warning at startscreen.mem(17): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781667 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(18) " "Verilog HDL assignment warning at startscreen.mem(18): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781667 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(19) " "Verilog HDL assignment warning at startscreen.mem(19): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781667 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(20) " "Verilog HDL assignment warning at startscreen.mem(20): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(21) " "Verilog HDL assignment warning at startscreen.mem(21): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(22) " "Verilog HDL assignment warning at startscreen.mem(22): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(23) " "Verilog HDL assignment warning at startscreen.mem(23): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(24) " "Verilog HDL assignment warning at startscreen.mem(24): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(25) " "Verilog HDL assignment warning at startscreen.mem(25): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(26) " "Verilog HDL assignment warning at startscreen.mem(26): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(27) " "Verilog HDL assignment warning at startscreen.mem(27): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(28) " "Verilog HDL assignment warning at startscreen.mem(28): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(29) " "Verilog HDL assignment warning at startscreen.mem(29): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(30) " "Verilog HDL assignment warning at startscreen.mem(30): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(31) " "Verilog HDL assignment warning at startscreen.mem(31): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(32) " "Verilog HDL assignment warning at startscreen.mem(32): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(33) " "Verilog HDL assignment warning at startscreen.mem(33): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(34) " "Verilog HDL assignment warning at startscreen.mem(34): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(35) " "Verilog HDL assignment warning at startscreen.mem(35): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(36) " "Verilog HDL assignment warning at startscreen.mem(36): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(37) " "Verilog HDL assignment warning at startscreen.mem(37): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(38) " "Verilog HDL assignment warning at startscreen.mem(38): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(39) " "Verilog HDL assignment warning at startscreen.mem(39): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(40) " "Verilog HDL assignment warning at startscreen.mem(40): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(41) " "Verilog HDL assignment warning at startscreen.mem(41): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(42) " "Verilog HDL assignment warning at startscreen.mem(42): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(43) " "Verilog HDL assignment warning at startscreen.mem(43): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(44) " "Verilog HDL assignment warning at startscreen.mem(44): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(45) " "Verilog HDL assignment warning at startscreen.mem(45): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(46) " "Verilog HDL assignment warning at startscreen.mem(46): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(47) " "Verilog HDL assignment warning at startscreen.mem(47): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(48) " "Verilog HDL assignment warning at startscreen.mem(48): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(49) " "Verilog HDL assignment warning at startscreen.mem(49): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(50) " "Verilog HDL assignment warning at startscreen.mem(50): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(51) " "Verilog HDL assignment warning at startscreen.mem(51): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(52) " "Verilog HDL assignment warning at startscreen.mem(52): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(53) " "Verilog HDL assignment warning at startscreen.mem(53): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(54) " "Verilog HDL assignment warning at startscreen.mem(54): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(55) " "Verilog HDL assignment warning at startscreen.mem(55): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781677 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(56) " "Verilog HDL assignment warning at startscreen.mem(56): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(57) " "Verilog HDL assignment warning at startscreen.mem(57): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(58) " "Verilog HDL assignment warning at startscreen.mem(58): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(59) " "Verilog HDL assignment warning at startscreen.mem(59): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(60) " "Verilog HDL assignment warning at startscreen.mem(60): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(61) " "Verilog HDL assignment warning at startscreen.mem(61): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(62) " "Verilog HDL assignment warning at startscreen.mem(62): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(63) " "Verilog HDL assignment warning at startscreen.mem(63): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(64) " "Verilog HDL assignment warning at startscreen.mem(64): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(65) " "Verilog HDL assignment warning at startscreen.mem(65): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(66) " "Verilog HDL assignment warning at startscreen.mem(66): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(67) " "Verilog HDL assignment warning at startscreen.mem(67): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(68) " "Verilog HDL assignment warning at startscreen.mem(68): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(69) " "Verilog HDL assignment warning at startscreen.mem(69): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(70) " "Verilog HDL assignment warning at startscreen.mem(70): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(71) " "Verilog HDL assignment warning at startscreen.mem(71): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(72) " "Verilog HDL assignment warning at startscreen.mem(72): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(73) " "Verilog HDL assignment warning at startscreen.mem(73): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(74) " "Verilog HDL assignment warning at startscreen.mem(74): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(75) " "Verilog HDL assignment warning at startscreen.mem(75): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(76) " "Verilog HDL assignment warning at startscreen.mem(76): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(77) " "Verilog HDL assignment warning at startscreen.mem(77): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(78) " "Verilog HDL assignment warning at startscreen.mem(78): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(79) " "Verilog HDL assignment warning at startscreen.mem(79): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(80) " "Verilog HDL assignment warning at startscreen.mem(80): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(81) " "Verilog HDL assignment warning at startscreen.mem(81): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(82) " "Verilog HDL assignment warning at startscreen.mem(82): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(83) " "Verilog HDL assignment warning at startscreen.mem(83): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(84) " "Verilog HDL assignment warning at startscreen.mem(84): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(85) " "Verilog HDL assignment warning at startscreen.mem(85): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(86) " "Verilog HDL assignment warning at startscreen.mem(86): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(87) " "Verilog HDL assignment warning at startscreen.mem(87): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(88) " "Verilog HDL assignment warning at startscreen.mem(88): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(89) " "Verilog HDL assignment warning at startscreen.mem(89): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(90) " "Verilog HDL assignment warning at startscreen.mem(90): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(91) " "Verilog HDL assignment warning at startscreen.mem(91): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(92) " "Verilog HDL assignment warning at startscreen.mem(92): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781687 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(93) " "Verilog HDL assignment warning at startscreen.mem(93): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(94) " "Verilog HDL assignment warning at startscreen.mem(94): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(95) " "Verilog HDL assignment warning at startscreen.mem(95): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(96) " "Verilog HDL assignment warning at startscreen.mem(96): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(97) " "Verilog HDL assignment warning at startscreen.mem(97): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(98) " "Verilog HDL assignment warning at startscreen.mem(98): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(99) " "Verilog HDL assignment warning at startscreen.mem(99): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(100) " "Verilog HDL assignment warning at startscreen.mem(100): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(101) " "Verilog HDL assignment warning at startscreen.mem(101): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(102) " "Verilog HDL assignment warning at startscreen.mem(102): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(103) " "Verilog HDL assignment warning at startscreen.mem(103): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(104) " "Verilog HDL assignment warning at startscreen.mem(104): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(105) " "Verilog HDL assignment warning at startscreen.mem(105): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(106) " "Verilog HDL assignment warning at startscreen.mem(106): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(107) " "Verilog HDL assignment warning at startscreen.mem(107): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(108) " "Verilog HDL assignment warning at startscreen.mem(108): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(109) " "Verilog HDL assignment warning at startscreen.mem(109): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(110) " "Verilog HDL assignment warning at startscreen.mem(110): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(111) " "Verilog HDL assignment warning at startscreen.mem(111): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(112) " "Verilog HDL assignment warning at startscreen.mem(112): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(113) " "Verilog HDL assignment warning at startscreen.mem(113): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(114) " "Verilog HDL assignment warning at startscreen.mem(114): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(115) " "Verilog HDL assignment warning at startscreen.mem(115): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(116) " "Verilog HDL assignment warning at startscreen.mem(116): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(117) " "Verilog HDL assignment warning at startscreen.mem(117): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(118) " "Verilog HDL assignment warning at startscreen.mem(118): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(119) " "Verilog HDL assignment warning at startscreen.mem(119): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 startscreen.mem(120) " "Verilog HDL assignment warning at startscreen.mem(120): truncated value with size 4 to match size of target (3)" {  } { { "startscreen.mem" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen.mem" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008781697 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 startscreen_rom.v(12) " "Net \"mem.data_a\" at startscreen_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "startscreen_rom.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576008782017 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 startscreen_rom.v(12) " "Net \"mem.waddr_a\" at startscreen_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "startscreen_rom.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576008782017 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 startscreen_rom.v(12) " "Net \"mem.we_a\" at startscreen_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "startscreen_rom.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/startscreen_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576008782017 "|system_de2|system:mySystem|startscreen_rom:myStartscreen_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countScore system:mySystem\|countScore:myScore " "Elaborating entity \"countScore\" for hierarchy \"system:mySystem\|countScore:myScore\"" {  } { { "system.v" "myScore" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008782169 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countScore.v(14) " "Verilog HDL assignment warning at countScore.v(14): truncated value with size 32 to match size of target (4)" {  } { { "countScore.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/countScore.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008782174 "|system_de2|system:mySystem|countScore:myScore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii system:mySystem\|ascii:scoreAscii " "Elaborating entity \"ascii\" for hierarchy \"system:mySystem\|ascii:scoreAscii\"" {  } { { "system.v" "scoreAscii" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008782197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "system_de2.v" "r0" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008782217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_ram LCD_ram:lram1 " "Elaborating entity \"LCD_ram\" for hierarchy \"LCD_ram:lram1\"" {  } { { "system_de2.v" "lram1" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008782237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display:u1 " "Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display:u1\"" {  } { { "system_de2.v" "u1" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008782267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timerNote timerNote:myTimer " "Elaborating entity \"timerNote\" for hierarchy \"timerNote:myTimer\"" {  } { { "system_de2.v" "myTimer" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008782287 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 timerNote.v(17) " "Verilog HDL assignment warning at timerNote.v(17): truncated value with size 32 to match size of target (26)" {  } { { "timerNote.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/timerNote.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008782297 "|system_de2|timerNote:myTimer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noteCounter noteCounter:myNote " "Elaborating entity \"noteCounter\" for hierarchy \"noteCounter:myNote\"" {  } { { "system_de2.v" "myNote" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008782307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 noteCounter.v(23) " "Verilog HDL assignment warning at noteCounter.v(23): truncated value with size 32 to match size of target (6)" {  } { { "noteCounter.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/noteCounter.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008782317 "|system_de2|noteCounter:myNote"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_wave_osc_JWS square_wave_osc_JWS:mySquare " "Elaborating entity \"square_wave_osc_JWS\" for hierarchy \"square_wave_osc_JWS:mySquare\"" {  } { { "system_de2.v" "mySquare" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008782327 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "square_wave_osc_JWS.v(62) " "Verilog HDL Case Statement warning at square_wave_osc_JWS.v(62): case item expression covers a value already covered by a previous case item" {  } { { "square_wave_osc_JWS.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/square_wave_osc_JWS.v" 62 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1576008782327 "|system_de2|square_wave_osc_JWS:mySquare"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "square_wave_osc_JWS.v(63) " "Verilog HDL Case Statement warning at square_wave_osc_JWS.v(63): case item expression covers a value already covered by a previous case item" {  } { { "square_wave_osc_JWS.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/square_wave_osc_JWS.v" 63 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1576008782327 "|system_de2|square_wave_osc_JWS:mySquare"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 square_wave_osc_JWS.v(88) " "Verilog HDL assignment warning at square_wave_osc_JWS.v(88): truncated value with size 32 to match size of target (20)" {  } { { "square_wave_osc_JWS.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/square_wave_osc_JWS.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008782327 "|system_de2|square_wave_osc_JWS:mySquare"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "harm1 harm1:mySquare2 " "Elaborating entity \"harm1\" for hierarchy \"harm1:mySquare2\"" {  } { { "system_de2.v" "mySquare2" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008782347 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "harm1.v(62) " "Verilog HDL Case Statement warning at harm1.v(62): case item expression covers a value already covered by a previous case item" {  } { { "harm1.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/harm1.v" 62 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1576008782347 "|system_de2|harm1:mySquare2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "harm1.v(63) " "Verilog HDL Case Statement warning at harm1.v(63): case item expression covers a value already covered by a previous case item" {  } { { "harm1.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/harm1.v" 63 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1576008782347 "|system_de2|harm1:mySquare2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 harm1.v(88) " "Verilog HDL assignment warning at harm1.v(88): truncated value with size 32 to match size of target (20)" {  } { { "harm1.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/harm1.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008782347 "|system_de2|harm1:mySquare2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "harm2 harm2:mySquare22 " "Elaborating entity \"harm2\" for hierarchy \"harm2:mySquare22\"" {  } { { "system_de2.v" "mySquare22" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008782367 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "harm2.v(61) " "Verilog HDL Case Statement warning at harm2.v(61): case item expression covers a value already covered by a previous case item" {  } { { "harm2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/harm2.v" 61 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1576008782367 "|system_de2|harm2:mySquare22"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "harm2.v(62) " "Verilog HDL Case Statement warning at harm2.v(62): case item expression covers a value already covered by a previous case item" {  } { { "harm2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/harm2.v" 62 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1576008782367 "|system_de2|harm2:mySquare22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 harm2.v(87) " "Verilog HDL assignment warning at harm2.v(87): truncated value with size 32 to match size of target (20)" {  } { { "harm2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/harm2.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008782367 "|system_de2|harm2:mySquare22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:myAdd " "Elaborating entity \"add\" for hierarchy \"add:myAdd\"" {  } { { "system_de2.v" "myAdd" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008782377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller Audio_Controller:Audio_Controller " "Elaborating entity \"Audio_Controller\" for hierarchy \"Audio_Controller:Audio_Controller\"" {  } { { "system_de2.v" "Audio_Controller" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008782397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "Audio_Controller.v" "Bit_Clock_Edges" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008782417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "Audio_Controller.v" "Audio_In_Deserializer" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008782457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008782477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008782497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008782877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008782887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008782887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008782887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008782887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008782887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008782887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008782887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008782887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008782887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008782887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008782887 ""}  } { { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576008782887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_n441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_n441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_n441 " "Found entity 1: scfifo_n441" {  } { { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008783047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008783047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_n441 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated " "Elaborating entity \"scfifo_n441\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008783067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_as31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_as31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_as31 " "Found entity 1: a_dpfifo_as31" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008783217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008783217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_as31 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo " "Elaborating entity \"a_dpfifo_as31\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\"" {  } { { "db/scfifo_n441.tdf" "dpfifo" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008783237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7tb1 " "Found entity 1: altsyncram_7tb1" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008783407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008783407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7tb1 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram " "Elaborating entity \"altsyncram_7tb1\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\"" {  } { { "db/a_dpfifo_as31.tdf" "FIFOram" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008783457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/cmpr_ks8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008783617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008783617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_as31.tdf" "almost_full_comparer" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008783647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_as31.tdf" "three_comparison" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008783717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/cntr_v9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008783887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008783887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_as31.tdf" "rd_ptr_msb" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008783927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/cntr_ca7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008784097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008784097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_as31.tdf" "usedw_counter" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008784137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/cntr_0ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008784343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008784343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_as31.tdf" "wr_ptr" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008784393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "Audio_Controller.v" "Audio_Out_Serializer" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008785133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\"" {  } { { "Audio_Controller.v" "Audio_Clock" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008786413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "Audio_Clock.v" "altpll_component" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008786653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "Audio_Clock.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008786660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008786661 ""}  } { { "Audio_Clock.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576008786661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf avconf:avc " "Elaborating entity \"avconf\" for hierarchy \"avconf:avc\"" {  } { { "system_de2.v" "avc" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008786728 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(68) " "Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008786738 "|system_de2|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(119) " "Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008786738 "|system_de2|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(130) " "Verilog HDL Case Statement warning at avconf.v(130): incomplete case statement has no default case item" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1576008786738 "|system_de2|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA avconf.v(130) " "Verilog HDL Always Construct warning at avconf.v(130): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576008786738 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[0\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008786738 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[1\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008786738 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[2\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008786738 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[3\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008786738 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[4\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008786738 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[5\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008786738 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[6\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008786738 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[7\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008786738 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[8\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008786738 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[9\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[9\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008786738 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[10\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[10\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008786738 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[11\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[11\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008786738 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[12\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[12\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008786738 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[13\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[13\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008786738 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[14\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[14\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008786738 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[15\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[15\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008786738 "|system_de2|avconf:avc"}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_controller.v 1 1 " "Using design file i2c_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "i2c_controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/i2c_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008786878 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576008786878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller avconf:avc\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"avconf:avc\|I2C_Controller:u0\"" {  } { { "avconf.v" "u0" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008786898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.v(78) " "Verilog HDL assignment warning at i2c_controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/i2c_controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008786898 "|system_de2|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.v(77) " "Verilog HDL assignment warning at i2c_controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/i2c_controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008786898 "|system_de2|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_controller.v(90) " "Verilog HDL assignment warning at i2c_controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "i2c_controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/i2c_controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576008786898 "|system_de2|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 37 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 67 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 97 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 127 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 157 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 187 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 217 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 247 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 277 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 307 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 337 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 367 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 397 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 427 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 457 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 487 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 517 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 547 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 577 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 607 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 637 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 667 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 697 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 727 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 757 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 787 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 817 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 847 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 877 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 907 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 937 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 967 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 37 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 67 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 97 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 127 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 157 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 187 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 217 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 247 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 277 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 307 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 337 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 367 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 397 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 427 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 457 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 487 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 517 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 547 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 577 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 607 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 637 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 667 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 697 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 727 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 757 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 787 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 817 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 847 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 877 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 907 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 937 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_7tb1.tdf" 967 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/Audio_Controller.v" 237 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008787388 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1576008787388 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1576008787388 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "LCD_ram:lram1\|m_rtl_0 " "Inferred dual-clock RAM node \"LCD_ram:lram1\|m_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1576008787806 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system:mySystem\|ghost_rom:myGhost_rom\|mem " "RAM logic \"system:mySystem\|ghost_rom:myGhost_rom\|mem\" is uninferred due to inappropriate RAM size" {  } { { "ghost_rom.v" "mem" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/ghost_rom.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576008787806 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system:mySystem\|sprite_rom:mySprite_rom\|mem " "RAM logic \"system:mySystem\|sprite_rom:mySprite_rom\|mem\" is uninferred due to inappropriate RAM size" {  } { { "sprite_rom.v" "mem" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/sprite_rom.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576008787806 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1576008787806 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LCD_ram:lram1\|m_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LCD_ram:lram1\|m_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FineAL.ram0_LCD_ram_4feccd45.hdl.mif " "Parameter INIT_FILE set to db/FineAL.ram0_LCD_ram_4feccd45.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:mySystem\|background_rom:collisionBackground\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:mySystem\|background_rom:collisionBackground\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 19200 " "Parameter NUMWORDS_A set to 19200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif " "Parameter INIT_FILE set to db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:mySystem\|startscreen_rom:myStartscreen_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:mySystem\|startscreen_rom:myStartscreen_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 19200 " "Parameter NUMWORDS_A set to 19200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FineAL.ram0_startscreen_rom_2209057c.hdl.mif " "Parameter INIT_FILE set to db/FineAL.ram0_startscreen_rom_2209057c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:mySystem\|gameover_rom:myGameover_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:mySystem\|gameover_rom:myGameover_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 19200 " "Parameter NUMWORDS_A set to 19200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FineAL.ram0_gameover_rom_93b2afb6.hdl.mif " "Parameter INIT_FILE set to db/FineAL.ram0_gameover_rom_93b2afb6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:mySystem\|background_rom:myBackground_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:mySystem\|background_rom:myBackground_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 19200 " "Parameter NUMWORDS_A set to 19200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif " "Parameter INIT_FILE set to db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:mySystem\|background_rom:ghostBackground\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:mySystem\|background_rom:ghostBackground\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 19200 " "Parameter NUMWORDS_A set to 19200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif " "Parameter INIT_FILE set to db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576008788276 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576008788276 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1576008788276 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "add:myAdd\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"add:myAdd\|Div0\"" {  } { { "add.v" "Div0" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/add.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008788286 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1576008788286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_ram:lram1\|altsyncram:m_rtl_0 " "Elaborated megafunction instantiation \"LCD_ram:lram1\|altsyncram:m_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008788636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_ram:lram1\|altsyncram:m_rtl_0 " "Instantiated megafunction \"LCD_ram:lram1\|altsyncram:m_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008788636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008788636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008788636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008788636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008788636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008788636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008788636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008788636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008788636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008788636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008788636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008788636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008788636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008788636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FineAL.ram0_LCD_ram_4feccd45.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FineAL.ram0_LCD_ram_4feccd45.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008788636 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576008788636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ui1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ui1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ui1 " "Found entity 1: altsyncram_9ui1" {  } { { "db/altsyncram_9ui1.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_9ui1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008788847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008788847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:mySystem\|background_rom:collisionBackground\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:mySystem\|background_rom:collisionBackground\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008788977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:mySystem\|background_rom:collisionBackground\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:mySystem\|background_rom:collisionBackground\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008788977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008788977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008788977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008788977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008788977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008788977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008788977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008788977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008788977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008788977 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576008788977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_po71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_po71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_po71 " "Found entity 1: altsyncram_po71" {  } { { "db/altsyncram_po71.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_po71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008789197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008789197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/decode_e8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008789437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008789437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/mux_0nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008789637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008789637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:mySystem\|startscreen_rom:myStartscreen_rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:mySystem\|startscreen_rom:myStartscreen_rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008789813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:mySystem\|startscreen_rom:myStartscreen_rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:mySystem\|startscreen_rom:myStartscreen_rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008789813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008789813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008789813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008789813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008789813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008789813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008789813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008789813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008789813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FineAL.ram0_startscreen_rom_2209057c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FineAL.ram0_startscreen_rom_2209057c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008789813 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576008789813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4n71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4n71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4n71 " "Found entity 1: altsyncram_4n71" {  } { { "db/altsyncram_4n71.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_4n71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008790121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008790121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:mySystem\|gameover_rom:myGameover_rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:mySystem\|gameover_rom:myGameover_rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008790459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:mySystem\|gameover_rom:myGameover_rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:mySystem\|gameover_rom:myGameover_rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008790460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008790460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008790460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008790460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008790460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008790460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008790460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008790460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008790460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FineAL.ram0_gameover_rom_93b2afb6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FineAL.ram0_gameover_rom_93b2afb6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008790460 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576008790460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vg71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vg71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vg71 " "Found entity 1: altsyncram_vg71" {  } { { "db/altsyncram_vg71.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_vg71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008790737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008790737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:mySystem\|background_rom:ghostBackground\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:mySystem\|background_rom:ghostBackground\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008791407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:mySystem\|background_rom:ghostBackground\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:mySystem\|background_rom:ghostBackground\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008791408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008791408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008791408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008791408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008791408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008791408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008791408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008791408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008791408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FineAL.ram0_background_rom_ea4dfc53.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008791408 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576008791408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "add:myAdd\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"add:myAdd\|lpm_divide:Div0\"" {  } { { "add.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/add.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008791923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add:myAdd\|lpm_divide:Div0 " "Instantiated megafunction \"add:myAdd\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008791924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008791924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008791924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576008791924 ""}  } { { "add.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/add.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576008791924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/lpm_divide_uim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008792173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008792173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008792411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008792411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/alt_u_div_07f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008792686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008792686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008793078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008793078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008793437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008793437 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:mySystem\|background_rom:ghostBackground\|altsyncram:mem_rtl_0\|altsyncram_po71:auto_generated\|ram_block1a1 " "Synthesized away node \"system:mySystem\|background_rom:ghostBackground\|altsyncram:mem_rtl_0\|altsyncram_po71:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_po71.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_po71.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v" 136 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008793700 "|system_de2|system:mySystem|background_rom:ghostBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:mySystem\|background_rom:ghostBackground\|altsyncram:mem_rtl_0\|altsyncram_po71:auto_generated\|ram_block1a2 " "Synthesized away node \"system:mySystem\|background_rom:ghostBackground\|altsyncram:mem_rtl_0\|altsyncram_po71:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_po71.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_po71.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v" 136 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008793700 "|system_de2|system:mySystem|background_rom:ghostBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:mySystem\|background_rom:ghostBackground\|altsyncram:mem_rtl_0\|altsyncram_po71:auto_generated\|ram_block1a4 " "Synthesized away node \"system:mySystem\|background_rom:ghostBackground\|altsyncram:mem_rtl_0\|altsyncram_po71:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_po71.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_po71.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v" 136 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008793700 "|system_de2|system:mySystem|background_rom:ghostBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:mySystem\|background_rom:ghostBackground\|altsyncram:mem_rtl_0\|altsyncram_po71:auto_generated\|ram_block1a5 " "Synthesized away node \"system:mySystem\|background_rom:ghostBackground\|altsyncram:mem_rtl_0\|altsyncram_po71:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_po71.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_po71.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v" 136 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008793700 "|system_de2|system:mySystem|background_rom:ghostBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:mySystem\|background_rom:ghostBackground\|altsyncram:mem_rtl_0\|altsyncram_po71:auto_generated\|ram_block1a7 " "Synthesized away node \"system:mySystem\|background_rom:ghostBackground\|altsyncram:mem_rtl_0\|altsyncram_po71:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_po71.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_po71.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v" 136 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008793700 "|system_de2|system:mySystem|background_rom:ghostBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:mySystem\|background_rom:ghostBackground\|altsyncram:mem_rtl_0\|altsyncram_po71:auto_generated\|ram_block1a8 " "Synthesized away node \"system:mySystem\|background_rom:ghostBackground\|altsyncram:mem_rtl_0\|altsyncram_po71:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_po71.tdf" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/db/altsyncram_po71.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system.v" 136 0 0 } } { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008793700 "|system_de2|system:mySystem|background_rom:ghostBackground|altsyncram:mem_rtl_0|altsyncram_po71:auto_generated|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1576008793700 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1576008793700 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1576008794560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[8\] " "Latch avconf:avc\|LUT_DATA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[4\]" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576008794610 ""}  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576008794610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[2\] " "Latch avconf:avc\|LUT_DATA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576008794611 ""}  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576008794611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[9\] " "Latch avconf:avc\|LUT_DATA\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576008794611 ""}  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576008794611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[1\] " "Latch avconf:avc\|LUT_DATA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576008794611 ""}  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576008794611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[7\] " "Latch avconf:avc\|LUT_DATA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576008794611 ""}  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576008794611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[0\] " "Latch avconf:avc\|LUT_DATA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[4\]" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576008794611 ""}  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576008794611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[10\] " "Latch avconf:avc\|LUT_DATA\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576008794611 ""}  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576008794611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[4\] " "Latch avconf:avc\|LUT_DATA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576008794611 ""}  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576008794611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[11\] " "Latch avconf:avc\|LUT_DATA\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[4\]" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576008794611 ""}  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576008794611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[3\] " "Latch avconf:avc\|LUT_DATA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576008794611 ""}  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576008794611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[6\] " "Latch avconf:avc\|LUT_DATA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[4\]" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576008794612 ""}  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576008794612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[5\] " "Latch avconf:avc\|LUT_DATA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576008794612 ""}  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576008794612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[15\] " "Latch avconf:avc\|LUT_DATA\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[2\]" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576008794612 ""}  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576008794612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[13\] " "Latch avconf:avc\|LUT_DATA\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[3\]" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576008794612 ""}  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576008794612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[14\] " "Latch avconf:avc\|LUT_DATA\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[4\]" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576008794612 ""}  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576008794612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[12\] " "Latch avconf:avc\|LUT_DATA\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576008794612 ""}  } { { "avconf.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576008794612 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[0\]~synth " "Node \"LCD_Display:u1\|DATA_BUS\[0\]~synth\"" {  } { { "LCD_Display.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/LCD_Display.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008795084 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[1\]~synth " "Node \"LCD_Display:u1\|DATA_BUS\[1\]~synth\"" {  } { { "LCD_Display.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/LCD_Display.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008795084 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[2\]~synth " "Node \"LCD_Display:u1\|DATA_BUS\[2\]~synth\"" {  } { { "LCD_Display.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/LCD_Display.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008795084 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[3\]~synth " "Node \"LCD_Display:u1\|DATA_BUS\[3\]~synth\"" {  } { { "LCD_Display.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/LCD_Display.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008795084 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[4\]~synth " "Node \"LCD_Display:u1\|DATA_BUS\[4\]~synth\"" {  } { { "LCD_Display.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/LCD_Display.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008795084 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[5\]~synth " "Node \"LCD_Display:u1\|DATA_BUS\[5\]~synth\"" {  } { { "LCD_Display.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/LCD_Display.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008795084 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[6\]~synth " "Node \"LCD_Display:u1\|DATA_BUS\[6\]~synth\"" {  } { { "LCD_Display.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/LCD_Display.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008795084 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[7\]~synth " "Node \"LCD_Display:u1\|DATA_BUS\[7\]~synth\"" {  } { { "LCD_Display.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/LCD_Display.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008795084 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576008795084 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576008795085 "|system_de2|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576008795085 "|system_de2|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576008795085 "|system_de2|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576008795085 "|system_de2|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1576008795085 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1576008795227 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "133 " "133 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576008797444 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/output_files/FineAL.map.smsg " "Generated suppressed messages file G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/output_files/FineAL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008797847 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576008800338 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008800338 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008800952 "|system_de2|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008800952 "|system_de2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008800952 "|system_de2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008800952 "|system_de2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008800952 "|system_de2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008800952 "|system_de2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008800952 "|system_de2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "system_de2.v" "" { Text "G:/My Drive/LogicLabs/AllTheClocks/FINALFOREVER_restored/system_de2.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576008800952 "|system_de2|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1576008800952 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1485 " "Implemented 1485 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576008800952 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576008800952 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "14 " "Implemented 14 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1576008800952 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1305 " "Implemented 1305 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576008800952 ""} { "Info" "ICUT_CUT_TM_RAMS" "111 " "Implemented 111 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1576008800952 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1576008800952 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576008800952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 554 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 554 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576008801156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 15:13:21 2019 " "Processing ended: Tue Dec 10 15:13:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576008801156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576008801156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576008801156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008801156 ""}
