git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-malivinayak.git f:/verilog_sva_gh_scraper/data/full_repos/515929674
git clone --depth 1 --no-tags https://github.com/mtl2236/AutoFlex.git f:/verilog_sva_gh_scraper/data/full_repos/515965058
git clone --depth 1 --no-tags https://github.com/sinasoltani123/32-bit-pipelined-MIPS-processor-implemented-using-Verilog-with-booth-multiplication-algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/514544349
git clone --depth 1 --no-tags https://github.com/Sanya-123/Lib_myViterbi.git f:/verilog_sva_gh_scraper/data/full_repos/513066048
git clone --depth 1 --no-tags https://github.com/mabushelbaia/ENCS3310-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/517958268
git clone --depth 1 --no-tags https://github.com/seif-1999/An-FPGA-Oriented-Baseband-Modulator-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/516504965
git clone --depth 1 --no-tags https://github.com/NidalZabade/ENCS2340-Digital-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/517042168
git clone --depth 1 --no-tags https://github.com/RainSureZhao/Buaa-P4.git f:/verilog_sva_gh_scraper/data/full_repos/518532132
git clone --depth 1 --no-tags https://github.com/shuvipas/step-motor-controller.git f:/verilog_sva_gh_scraper/data/full_repos/518501448
git clone --depth 1 --no-tags https://github.com/qgwang-hust/DhGraph-F.git f:/verilog_sva_gh_scraper/data/full_repos/516385853
git clone --depth 1 --no-tags https://github.com/suysh-msra/iiitb_ptvm.git f:/verilog_sva_gh_scraper/data/full_repos/518305793
git clone --depth 1 --no-tags https://github.com/nikkhilyadav/UART_Communication_on_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/515545375
git clone --depth 1 --no-tags https://github.com/1mina1/Uart-Receiver-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/518183536
git clone --depth 1 --no-tags https://github.com/CZX1112/CPU_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/513371627
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-SoumitroV.git f:/verilog_sva_gh_scraper/data/full_repos/515879481
git clone --depth 1 --no-tags https://github.com/SteveLRojas/Universal_Memory_Programmer.git f:/verilog_sva_gh_scraper/data/full_repos/515405539
git clone --depth 1 --no-tags https://github.com/8krisv/risc-v-core.git f:/verilog_sva_gh_scraper/data/full_repos/515624136
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-GVictorsd.git f:/verilog_sva_gh_scraper/data/full_repos/516349036
git clone --depth 1 --no-tags https://github.com/1mina1/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/513227626
git clone --depth 1 --no-tags https://github.com/PorterLu/Note.git f:/verilog_sva_gh_scraper/data/full_repos/517071835
git clone --depth 1 --no-tags https://github.com/vvs-kumar/irigb_encoder.git f:/verilog_sva_gh_scraper/data/full_repos/515885003
git clone --depth 1 --no-tags https://github.com/ECASLab/ALS-benchmark-circuits.git f:/verilog_sva_gh_scraper/data/full_repos/516534658
git clone --depth 1 --no-tags https://github.com/AtreusSoltani/Elevator.git f:/verilog_sva_gh_scraper/data/full_repos/516704532
git clone --depth 1 --no-tags https://github.com/ducamvinh/QuantLaneNet.git f:/verilog_sva_gh_scraper/data/full_repos/518290315
git clone --depth 1 --no-tags https://github.com/sharafat-10xEngineers/RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/516316674
git clone --depth 1 --no-tags https://github.com/faris771/ENCS3310_ADVANCED_DIGITAL.git f:/verilog_sva_gh_scraper/data/full_repos/518206629
git clone --depth 1 --no-tags https://github.com/saivardhan18/WallaceTreeMultiplier.git f:/verilog_sva_gh_scraper/data/full_repos/518123619
git clone --depth 1 --no-tags https://github.com/rezasharifi82/ATM-verilog-project-.git f:/verilog_sva_gh_scraper/data/full_repos/513467378
git clone --depth 1 --no-tags https://github.com/dhairyagada/Terasic_DE10_Project.git f:/verilog_sva_gh_scraper/data/full_repos/517671514
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Thalp.git f:/verilog_sva_gh_scraper/data/full_repos/515950172
git clone --depth 1 --no-tags https://github.com/lunarmobiscuit/verilog-65C2424-fsm.git f:/verilog_sva_gh_scraper/data/full_repos/517220930
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-pramitpal.git f:/verilog_sva_gh_scraper/data/full_repos/515874614
git clone --depth 1 --no-tags https://github.com/binoy01/Implementation-of-64x8-memory-array.git f:/verilog_sva_gh_scraper/data/full_repos/515851157
git clone --depth 1 --no-tags https://github.com/TX-Leo/THUEE-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/517329878
git clone --depth 1 --no-tags https://github.com/Sheldon38/A5-1-Encryption.git f:/verilog_sva_gh_scraper/data/full_repos/514866026
git clone --depth 1 --no-tags https://github.com/HamzaHayatAbbasi/AHB_LITE_SLAVE_TESTBENCH.git f:/verilog_sva_gh_scraper/data/full_repos/517260791
git clone --depth 1 --no-tags https://github.com/govind04/16-bit-Wallace-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/518204414
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-abhirup-kabiraj.git f:/verilog_sva_gh_scraper/data/full_repos/515959102
git clone --depth 1 --no-tags https://github.com/Harsha642/Verilog-Projects-and-Concepts.git f:/verilog_sva_gh_scraper/data/full_repos/513165283
git clone --depth 1 --no-tags https://github.com/yashgupta26/AMBA_APB_Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/516359259
git clone --depth 1 --no-tags https://github.com/petrohi/tensil-zcu104-tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/516500786
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-rpjayaraman.git f:/verilog_sva_gh_scraper/data/full_repos/516388347
git clone --depth 1 --no-tags https://github.com/NabilYasser/CDC-tools-box.git f:/verilog_sva_gh_scraper/data/full_repos/516453214
git clone --depth 1 --no-tags https://github.com/aniketrarya/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/515616875
git clone --depth 1 --no-tags https://github.com/Pankaj1811/iiitb_bidicntr.git f:/verilog_sva_gh_scraper/data/full_repos/518306084
git clone --depth 1 --no-tags https://github.com/meiniKi/RV32I_SC_Logisim.git f:/verilog_sva_gh_scraper/data/full_repos/515922124
git clone --depth 1 --no-tags https://github.com/33sgs/Verilog-SPI-Serializer.git f:/verilog_sva_gh_scraper/data/full_repos/512897420
git clone --depth 1 --no-tags https://github.com/T-Shreyas/Verilog-Combinational-Designs.git f:/verilog_sva_gh_scraper/data/full_repos/517583059
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/sidewinder_xdma.git f:/verilog_sva_gh_scraper/data/full_repos/514430259
git clone --depth 1 --no-tags https://github.com/SiddhantNayak5/iiitb_vm.git f:/verilog_sva_gh_scraper/data/full_repos/518304021
git clone --depth 1 --no-tags https://github.com/Caprio2000/Full-Adder-Design-Using-Reversible-Logic-with-Different-Tools-for-Low-Power-VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/514696942
git clone --depth 1 --no-tags https://github.com/umazhar/Digital-Communication-System-.git f:/verilog_sva_gh_scraper/data/full_repos/513896280
git clone --depth 1 --no-tags https://github.com/rakshit-23/iiitb_usr.git f:/verilog_sva_gh_scraper/data/full_repos/518429303
git clone --depth 1 --no-tags https://github.com/nycu-caslab/AAML2023-Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/512813127
git clone --depth 1 --no-tags https://github.com/totiecaceres/UART.git f:/verilog_sva_gh_scraper/data/full_repos/516642951
git clone --depth 1 --no-tags https://github.com/richardyilin/High_Throughput_Component_Labeling_Engine.git f:/verilog_sva_gh_scraper/data/full_repos/517458071
git clone --depth 1 --no-tags https://github.com/yzy26353520/spartan6-ax309.git f:/verilog_sva_gh_scraper/data/full_repos/512969159
git clone --depth 1 --no-tags https://github.com/vn218/cordic_sqrt.git f:/verilog_sva_gh_scraper/data/full_repos/515630654
git clone --depth 1 --no-tags https://github.com/melindakhosasih/NTHU-LDL-2021.git f:/verilog_sva_gh_scraper/data/full_repos/517099105
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Ikarthikmb.git f:/verilog_sva_gh_scraper/data/full_repos/515868972
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Jayanth-sharma.git f:/verilog_sva_gh_scraper/data/full_repos/516800983
git clone --depth 1 --no-tags https://github.com/itsnishit/iiitb_elc.git f:/verilog_sva_gh_scraper/data/full_repos/518305463
git clone --depth 1 --no-tags https://github.com/Magvel-7892/Design-of-AMBA-AHB-to-APB-bridge.git f:/verilog_sva_gh_scraper/data/full_repos/515222338
git clone --depth 1 --no-tags https://github.com/zxtheproto/vampire4-MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/514328830
git clone --depth 1 --no-tags https://github.com/siriusm46/caravel_sirius.git f:/verilog_sva_gh_scraper/data/full_repos/514376745
git clone --depth 1 --no-tags https://github.com/sps108/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/515201767
git clone --depth 1 --no-tags https://github.com/mvsharikrishna/Four-way-traffic-light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/514505697
git clone --depth 1 --no-tags https://github.com/BalaDhinesh/Bitonic-Sorting-In-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/518466015
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-krsheshu.git f:/verilog_sva_gh_scraper/data/full_repos/515858735
git clone --depth 1 --no-tags https://github.com/patelshubham26/UniversalShiftRegister.git f:/verilog_sva_gh_scraper/data/full_repos/515641908
git clone --depth 1 --no-tags https://github.com/CreateRemoteThread/glitcher.git f:/verilog_sva_gh_scraper/data/full_repos/515018447
git clone --depth 1 --no-tags https://github.com/ishan-desai64/iiitb_apb.git f:/verilog_sva_gh_scraper/data/full_repos/518304758
git clone --depth 1 --no-tags https://github.com/evansm7/ArcDVI-hw.git f:/verilog_sva_gh_scraper/data/full_repos/517852981
git clone --depth 1 --no-tags https://github.com/TX-Leo/THUEE-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/517329280
git clone --depth 1 --no-tags https://github.com/drvasanthi/iiitb_cg.git f:/verilog_sva_gh_scraper/data/full_repos/518304910
git clone --depth 1 --no-tags https://github.com/LancelotLake/m_rsic_v.git f:/verilog_sva_gh_scraper/data/full_repos/515125560
git clone --depth 1 --no-tags https://github.com/cdrlabs-waterloo/2022-07-15.git f:/verilog_sva_gh_scraper/data/full_repos/514437299
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-vghanshyam.git f:/verilog_sva_gh_scraper/data/full_repos/517530143
git clone --depth 1 --no-tags https://github.com/DigitalDesignSchool/2022-bishkek.git f:/verilog_sva_gh_scraper/data/full_repos/515062150
git clone --depth 1 --no-tags https://github.com/ahmedsaad562000/AES.git f:/verilog_sva_gh_scraper/data/full_repos/517784159
git clone --depth 1 --no-tags https://github.com/kiryk/merac.git f:/verilog_sva_gh_scraper/data/full_repos/517390189
git clone --depth 1 --no-tags https://github.com/Gogireddyravikiran/iiitb_sd_fsm.git f:/verilog_sva_gh_scraper/data/full_repos/518304992
git clone --depth 1 --no-tags https://github.com/lx071/simulation_compare.git f:/verilog_sva_gh_scraper/data/full_repos/514169954
git clone --depth 1 --no-tags https://github.com/Bandaanusha/iiitb_rtc.git f:/verilog_sva_gh_scraper/data/full_repos/518304282
git clone --depth 1 --no-tags https://github.com/K4L4SHN1K0V25/Verilog---Fase-3.git f:/verilog_sva_gh_scraper/data/full_repos/516957756
git clone --depth 1 --no-tags https://github.com/OmarFahmy07/Washing-Machine-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/514819692
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-PavanDheeraj.git f:/verilog_sva_gh_scraper/data/full_repos/516178620
git clone --depth 1 --no-tags https://github.com/ibrahim0moakkit/single-cycle-mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/517071328
git clone --depth 1 --no-tags https://github.com/ExplodingONC/IT8951_E-ink_display.git f:/verilog_sva_gh_scraper/data/full_repos/516181732
git clone --depth 1 --no-tags https://github.com/ANAVINDK/Verilog-SPI-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/517249659
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-gaeyasrisatyavinnakota.git f:/verilog_sva_gh_scraper/data/full_repos/518515229
git clone --depth 1 --no-tags https://github.com/adityasingh6256/iiitb_sipo.git f:/verilog_sva_gh_scraper/data/full_repos/518305321
git clone --depth 1 --no-tags https://github.com/KKjimmie/HITsz-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/516755001
git clone --depth 1 --no-tags https://github.com/OmarFahmy07/UART.git f:/verilog_sva_gh_scraper/data/full_repos/514814939
git clone --depth 1 --no-tags https://github.com/namoralo/SNAKE.git f:/verilog_sva_gh_scraper/data/full_repos/515918603
git clone --depth 1 --no-tags https://github.com/Dany2002-hub/16-bit_RISC_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/516651328
git clone --depth 1 --no-tags https://github.com/jogeshsingh/Scoreboard_controller-00-to-99-UP-DOWN-COUNTER-ON-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/516830490
git clone --depth 1 --no-tags https://github.com/Johnmc104/open_usb1.1_host.git f:/verilog_sva_gh_scraper/data/full_repos/516339991
git clone --depth 1 --no-tags https://github.com/mohamedtarek54/design-of-32-bit-MIPS-processor.git f:/verilog_sva_gh_scraper/data/full_repos/516361267
git clone --depth 1 --no-tags https://github.com/MisaghM/Computer-Architecture-Course-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/517427004
