Loading verilog file '/home/artem3/common/Desktop/git/ECE582-Projects/project1/task2/design1.sv'
1
0
1
1
Loading verilog file '/home/artem3/common/Desktop/git/ECE582-Projects/project1/task2/design.sv'
1
0
0
Loading verilog file '/home/artem3/common/Desktop/git/ECE582-Projects/project1/task2/design.sv'
1
1
Loading verilog file '/home/artem3/common/Desktop/git/ECE582-Projects/project1/task2/design.sv'
1
1
1
0
