// Seed: 3955606598
module module_0;
  wire [(  1  ==  1 'b0 ) : 1 'b0] id_1, id_2, id_3;
  always
  `define pp_4 0
  wand id_5 = 1;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input  supply0 id_1[1 : -1 'b0]
    , id_3
);
  logic id_4;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd99,
    parameter id_3 = 32'd17,
    parameter id_4 = 32'd54
) (
    input wor id_0,
    output wire _id_1,
    input tri1 id_2,
    input supply1 _id_3,
    input wire _id_4,
    output uwire id_5,
    output tri id_6[1 'b0 : 1]
);
  logic id_8[{  id_4  ,  ~  {  id_3  {  -1 'h0 }  }  &&  1 'b0 ,  id_3  , "" } : id_1];
  struct packed {
    struct packed {logic id_9;} id_10;
    logic id_11;
  } id_12;
  ;
  wire id_13;
  ;
  assign id_8 = id_12.id_11 & -1;
  wire id_14;
  module_0 modCall_1 ();
  parameter id_15 = 1 + -1;
  logic id_16;
  wire id_17, id_18, id_19, id_20;
endmodule
