
---------- Begin Simulation Statistics ----------
simSeconds                                   0.987882                       # Number of seconds simulated (Second)
simTicks                                 987881923640                       # Number of ticks simulated (Tick)
finalTick                                987881923640                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   3528.14                       # Real time elapsed on the host (Second)
hostTickRate                                280000890                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3141148                       # Number of bytes of host memory used (Byte)
simInsts                                    362553895                       # Number of instructions simulated (Count)
simOps                                      650084796                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   102761                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     184257                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          2500                       # Clock period in ticks (Tick)
system.cpu.numCycles                       3156172281                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               8.705388                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.114871                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       652949742                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1044                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      665460883                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2952                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              2865984                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           3577527                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 345                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          3149183218                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.211312                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.974508                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                2973141404     94.41%     94.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  22596348      0.72%     95.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  27791535      0.88%     96.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  31070432      0.99%     97.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  34934202      1.11%     98.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  23737246      0.75%     98.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  20942840      0.67%     99.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   9763597      0.31%     99.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   5205614      0.17%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            3149183218                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 2221460     34.20%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     2      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     10      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      6      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     1      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    3      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 1      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     34.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                3818229     58.78%     92.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                405949      6.25%     99.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             49686      0.76%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                1      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        16321      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     411917303     61.90%     61.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      3799354      0.57%     62.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          4573      0.00%     62.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd     16769889      2.52%     64.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     64.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          626      0.00%     64.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     64.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     64.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     64.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     64.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           32      0.00%     64.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      7348272      1.10%     66.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          678      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      5548439      0.83%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           34      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd      3958192      0.59%     67.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt      7365382      1.11%     68.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv      1806466      0.27%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult      2041806      0.31%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt          100      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    116808075     17.55%     86.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     61770788      9.28%     96.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     18782175      2.82%     98.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      7522378      1.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      665460883                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.210844                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             6495348                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.009761                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               4343842223                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               584348387                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       580762251                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 142761061                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 71473371                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         71342376                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   600534598                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     71405312                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    210368                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            2029                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         6989063                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      122579440                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      69374696                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     34731602                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2829285                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            3      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return      16222096     28.48%     28.48% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect     16052605     28.18%     56.66% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          970      0.00%     56.66% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     22503136     39.51%     96.17% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       332570      0.58%     96.75% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     96.75% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      1850185      3.25%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       56961565                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            3      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       218770     38.52%     38.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        49966      8.80%     47.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          279      0.05%     47.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       263978     46.47%     93.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        26899      4.74%     98.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     98.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         8116      1.43%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        568011                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            1      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           53      0.06%      0.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect         1040      1.10%      1.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          187      0.20%      1.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        92089     97.40%     98.75% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          778      0.82%     99.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          400      0.42%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        94548                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return     16003326     28.38%     28.38% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect     16002639     28.38%     56.75% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          691      0.00%     56.76% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     22239157     39.44%     96.19% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       305671      0.54%     96.73% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     96.73% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond      1842069      3.27%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     56393553                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return           37      0.04%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          750      0.82%      0.86% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          174      0.19%      1.05% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        90007     98.15%     99.19% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          399      0.44%     99.63% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.63% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          341      0.37%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        91708                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     11503068     20.19%     20.19% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     27387684     48.08%     68.28% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS     16222091     28.48%     96.75% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      1848722      3.25%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     56961565                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        72732     77.19%     77.19% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        21413     22.73%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           53      0.06%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           22      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        94220                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          22503139                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     11007817                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             94548                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           2545                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        73229                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         21319                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             56961565                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                72588                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                31367972                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.550687                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            3348                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         1851155                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            1848722                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2433                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            3      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return     16222096     28.48%     28.48% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect     16052605     28.18%     56.66% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          970      0.00%     56.66% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     22503136     39.51%     96.17% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       332570      0.58%     96.75% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     96.75% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      1850185      3.25%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     56961565                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            3      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return     16212328     63.35%     63.35% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1504      0.01%     63.35% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          837      0.00%     63.35% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      7527782     29.41%     92.77% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          954      0.00%     92.77% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     92.77% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      1850185      7.23%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      25593593                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect         1040      1.43%      1.43% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      1.43% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        70770     97.50%     98.93% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          778      1.07%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        72588                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect         1040      1.43%      1.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      1.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        70770     97.50%     98.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          778      1.07%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        72588                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 987881923640                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      1851155                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      1848722                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2433                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          587                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      1851742                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes             16272345                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops               16272341                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             269015                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used               16003326                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct            16003289                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                37                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         2852356                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             699                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             94338                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   3148755847                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.206458                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.125113                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      3001636048     95.33%     95.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        36083322      1.15%     96.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        18192546      0.58%     97.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        20177666      0.64%     97.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         7303292      0.23%     97.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         8034962      0.26%     98.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         3458293      0.11%     98.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         4012096      0.13%     98.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        49857622      1.58%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   3148755847                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         310                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls              16003330                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        12875      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    410242144     63.11%     63.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      3797221      0.58%     63.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         3881      0.00%     63.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd     16744569      2.58%     66.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          416      0.00%     66.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           20      0.00%     66.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      7346014      1.13%     67.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     67.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          570      0.00%     67.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      5539532      0.85%     68.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           30      0.00%     68.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd      3956090      0.61%     68.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt      7351624      1.13%     69.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv      1806446      0.28%     70.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult      2040504      0.31%     70.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     70.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt          100      0.00%     70.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     70.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     70.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     70.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     70.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     70.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    103354903     15.90%     86.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     61622785      9.48%     95.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead     18745319      2.88%     98.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      7519753      1.16%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    650084796                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      49857622                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            362553895                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              650084796                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      362553895                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        650084796                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  8.705388                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.114871                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          191242760                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           71258569                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         610491878                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        122100222                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        69142538                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        12875      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    410242144     63.11%     63.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      3797221      0.58%     63.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         3881      0.00%     63.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     16744569      2.58%     66.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     66.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          416      0.00%     66.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     66.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     66.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     66.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     66.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     66.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           20      0.00%     66.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     66.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      7346014      1.13%     67.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     67.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          570      0.00%     67.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc      5539532      0.85%     68.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     68.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     68.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     68.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           30      0.00%     68.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     68.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     68.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     68.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd      3956090      0.61%     68.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     68.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt      7351624      1.13%     69.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv      1806446      0.28%     70.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     70.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult      2040504      0.31%     70.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     70.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     70.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt          100      0.00%     70.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     70.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     70.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     70.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     70.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     70.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     70.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     70.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     70.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     70.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     70.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     70.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     70.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     70.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     70.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     70.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     70.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     70.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    103354903     15.90%     86.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     61622785      9.48%     95.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead     18745319      2.88%     98.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      7519753      1.16%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    650084796                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     56393553                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     38547467                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl     17846086                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     22239157                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     34154396                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall     16003330                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn     16003326                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      118046912                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         118046912                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     118046912                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        118046912                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       782001                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          782001                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       782001                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         782001                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 643089136103                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 643089136103                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 643089136103                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 643089136103                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    118828913                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     118828913                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    118828913                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    118828913                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.006581                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.006581                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.006581                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.006581                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 822363.572557                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 822363.572557                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 822363.572557                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 822363.572557                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      1106182                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        23212                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         1506                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           35                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs     734.516600                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   663.200000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       512164                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            512164                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        35653                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         35653                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        35653                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        35653                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       746348                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       746348                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       746348                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       746348                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data      2350224                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total      2350224                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 633814649380                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 633814649380                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 633814649380                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 633814649380                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data 212578335130                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total 212578335130                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.006281                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.006281                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.006281                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.006281                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 849221.340956                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 849221.340956                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 849221.340956                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 849221.340956                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data 90450.244372                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 90450.244372                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.replacements                 745834                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          152                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          152                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data      1153092                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total      1153092                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          155                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          155                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.019355                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.019355                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data       384364                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total       384364                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrHits::cpu.data            2                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu.dcache.LockedRMWReadReq.mshrHits::total            2                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data      2049524                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total      2049524                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.006452                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.006452                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data      2049524                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total      2049524                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          155                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          155                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          155                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          155                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     51226240                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        51226240                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       296876                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        296876                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 367026550018                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 367026550018                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     51523116                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     51523116                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.005762                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.005762                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 1236295.793591                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 1236295.793591                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        33495                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        33495                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       263381                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       263381                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data       513627                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total       513627                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 358079117933                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 358079117933                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data 212578335130                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total 212578335130                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.005112                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.005112                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 1359548.023331                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 1359548.023331                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 413876.870044                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 413876.870044                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     66820672                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       66820672                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       485125                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       485125                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 276062586085                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 276062586085                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     67305797                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     67305797                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.007208                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.007208                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 569054.544880                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 569054.544880                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         2158                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         2158                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       482967                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       482967                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data      1836597                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total      1836597                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 275735531447                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 275735531447                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.007176                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.007176                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 570920.024447                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 570920.024447                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 987881923640                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.863408                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            118793568                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             746346                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             159.166885                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick             1619149                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.863408                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999733                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999733                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          133                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          333                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           33                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          238404792                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         238404792                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 987881923640                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 42567261                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles            3008169793                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  86268319                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              12074721                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 103124                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             27344685                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1967                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              654174080                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  9419                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 987881923640                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 987881923640                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts           665250515                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         56591585                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       135547864                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       69279481                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.210778                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      180889695                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     183485693                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads       66342514                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites      58275832                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     741403416                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    445194306                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         204827345                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    320330599                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          234                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           45458497                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    3089864045                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  210124                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 1780                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         17008                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          980                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  58258210                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 44358                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         3149183218                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.208109                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.184311                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               3037998006     96.47%     96.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  9300770      0.30%     96.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  7439728      0.24%     97.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 10346651      0.33%     97.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  5351753      0.17%     97.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  8149030      0.26%     97.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  7665168      0.24%     98.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 11448423      0.36%     98.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 51483689      1.63%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           3149183218                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             365271010                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.115732                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           56961565                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.018048                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     59194343                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       58254366                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          58254366                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      58254366                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         58254366                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         3844                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            3844                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         3844                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           3844                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   3811933725                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   3811933725                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   3811933725                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   3811933725                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     58258210                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      58258210                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     58258210                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     58258210                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000066                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000066                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000066                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000066                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 991658.097034                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 991658.097034                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 991658.097034                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 991658.097034                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        30543                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           24                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs    1272.625000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         2353                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              2353                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          976                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           976                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          976                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          976                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2868                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2868                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2868                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2868                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   2990302152                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   2990302152                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   2990302152                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   2990302152                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000049                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000049                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000049                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000049                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 1042643.707113                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 1042643.707113                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 1042643.707113                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 1042643.707113                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   2353                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     58254366                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        58254366                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         3844                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          3844                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   3811933725                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   3811933725                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     58258210                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     58258210                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000066                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000066                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 991658.097034                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 991658.097034                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          976                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          976                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2868                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2868                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   2990302152                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   2990302152                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000049                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000049                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 1042643.707113                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 1042643.707113                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 987881923640                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.824972                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             58257233                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2867                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           20319.927799                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              436635                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.824972                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999658                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999658                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          103                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           40                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          339                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          116519287                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         116519287                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 987881923640                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    103124                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    7700563                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                172969284                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              652950786                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 5804                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                122579440                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                69374696                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   510                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      4088                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                172958791                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           5073                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          22067                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        73968                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                96035                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                665217434                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               652104627                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 441966232                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 689999238                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.206612                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.640531                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           5008                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 987881923640                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 987881923640                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    70420945                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  479218                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 1057                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                5073                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 232158                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads             13084255                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1442                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          122100222                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean            161.187736                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev          2985.130452                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              121298624     99.34%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 3739      0.00%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                39934      0.03%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  375      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   57      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  289      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  115      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    4      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   34      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    9      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 11      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 15      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 36      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 54      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 52      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 76      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 83      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 88      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                112      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 81      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 74      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 75      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 72      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 68      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                101      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 49      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  3      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  2      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  5      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 13      0.00%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           755972      0.62%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value          8118985                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            122100222                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               135542901                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                69279500                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      8236                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     12383                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 987881923640                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                58260006                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      2120                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 987881923640                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 987881923640                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 103124                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 49342972                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               663304116                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          20507                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  91284538                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles            2345127961                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              653769450                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents              15440967                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                7132637                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents             1093263553                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents             1245189286                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           975007796                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  2009504674                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                730230575                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  66385830                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             969062321                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  5945466                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     276                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 260                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  83105300                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       3751775421                       # The number of ROB reads (Count)
system.cpu.rob.writes                      1306302010                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                362553895                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  650084796                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   338                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       313                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    441                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  56466                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     56907                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   441                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 56466                       # number of overall hits (Count)
system.l2.overallHits::total                    56907                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 2421                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               689880                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  692301                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                2421                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              689880                       # number of overall misses (Count)
system.l2.overallMisses::total                 692301                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst      2984642174                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    632594857729                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       635579499903                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst     2984642174                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   632594857729                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      635579499903                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2862                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             746346                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                749208                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2862                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            746346                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               749208                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.845912                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.924343                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.924044                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.845912                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.924343                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.924044                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 1232813.785213                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 916963.613569                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    918068.152296                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 1232813.785213                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 916963.613569                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   918068.152296                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               452467                       # number of writebacks (Count)
system.l2.writebacks::total                    452467                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.inst                  1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     1                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                 1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    1                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst             2420                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           689880                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              692300                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            2420                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          689880                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             692300                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data      2350224                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total       2350224                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.inst   2967401644                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 628168682405                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   631136084049                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst   2967401644                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 628168682405                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  631136084049                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrUncacheableLatency::cpu.data 207514773947                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.overallMshrUncacheableLatency::total 207514773947                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.845563                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.924343                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.924042                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.845563                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.924343                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.924042                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 1226199.026446                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 910547.750920                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 911651.139750                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 1226199.026446                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 910547.750920                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 911651.139750                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::cpu.data 88295.742851                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::total 88295.742851                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.replacements                         660251                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           25                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             25                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst             441                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                441                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          2421                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2421                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst   2984642174                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total   2984642174                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2862                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2862                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.845912                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.845912                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 1232813.785213                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 1232813.785213                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst         2420                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2420                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst   2967401644                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total   2967401644                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.845563                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.845563                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 1226199.026446                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 1226199.026446                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              25684                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 25684                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           457283                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              457283                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data 274967790359                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   274967790359                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         482967                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            482967                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.946820                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.946820                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 601307.703018                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 601307.703018                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       457283                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          457283                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data 272033996712                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 272033996712                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.946820                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.946820                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 594891.996230                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 594891.996230                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.mshrUncacheable::cpu.data       513627                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheable::total       513627                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheableLatency::cpu.data 207514773947                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::total 207514773947                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.avgMshrUncacheableLatency::cpu.data 404018.429613                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::total 404018.429613                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          30782                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             30782                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       232597                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          232597                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 357627067370                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 357627067370                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       263379                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        263379                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.883127                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.883127                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 1537539.466846                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 1537539.466846                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       232597                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       232597                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 356134685693                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 356134685693                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.883127                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.883127                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 1531123.297777                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 1531123.297777                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 2                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    2                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu.data               1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data        34430                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total         34430                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data             3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data      0.333333                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.333333                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data        34430                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total        34430                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data        27981                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total        27981                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data     0.333333                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.333333                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data        27981                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        27981                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data      1836597                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total      1836597                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks         2346                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2346                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2346                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2346                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       512164                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           512164                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       512164                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       512164                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 987881923640                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32566.371489                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1497267                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     693019                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.160499                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                      430000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      30.719345                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        43.191011                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     32492.461133                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000937                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.001318                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.991591                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.993847                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   38                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  283                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  877                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 5768                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                25802                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   12671371                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  12671371                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 987881923640                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           154816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data         47958600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total            48113416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       154816                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          154816                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks     28957888                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::cpu.data       1901613                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total         30859501                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              2419                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data           1203507                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total              1205926                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks         452467                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::cpu.data          1836597                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total             2289064                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst              156715                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data            48546895                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total               48703610                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst          156715                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total             156715                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks         29313106                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::cpu.data            1924940                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total              31238046                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks         29313106                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst             156715                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data           50471835                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total              79941656                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 987881923640                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq               513627                       # Transaction distribution (Count)
system.membus.transDist::ReadResp              748643                       # Transaction distribution (Count)
system.membus.transDist::WriteReq             1836597                       # Transaction distribution (Count)
system.membus.transDist::WriteResp            1836597                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        452467                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            206786                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             457283                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            457283                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         235016                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      6744300                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      6744300                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 6744300                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     78972917                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     78972917                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 78972917                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3966621                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3966621    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3966621                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 987881923640                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         26511862159                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        19808071754                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1462676                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       659266                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadReq              513627                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp             779873                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq            1836597                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp           1836597                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       964631                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2353                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           441454                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                3                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               3                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            482967                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           482967                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2868                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        263379                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         8082                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6938980                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                6947062                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       333696                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     86252533                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                86586229                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          660257                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  28958272                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           3759692                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000305                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.017449                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 3758547     99.97%     99.97% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1145      0.03%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             3759692                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 987881923640                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         2101250067                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2693985                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1599259704                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1497404                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       748189                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          117                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            1026                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         1026                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
