{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1771862328213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771862328214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 23 16:58:48 2026 " "Processing started: Mon Feb 23 16:58:48 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771862328214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862328214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAX1000_Replica1 -c MAX1000_Replica1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAX1000_Replica1 -c MAX1000_Replica1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862328214 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1771862328866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_clock-SYN " "Found design unit 1: pll_clock-SYN" {  } { { "pll_clock.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/pll_clock.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333596 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_clock " "Found entity 1: pll_clock" {  } { { "pll_clock.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/pll_clock.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862333596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max1000_replica1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max1000_replica1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAX1000_Replica1-rtl " "Found design unit 1: MAX1000_Replica1-rtl" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333614 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAX1000_Replica1 " "Found entity 1: MAX1000_Replica1" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862333614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/core/replica1_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/core/replica1_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Replica1_CORE-rtl " "Found design unit 1: Replica1_CORE-rtl" {  } { { "../../rtl/core/Replica1_CORE.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333632 ""} { "Info" "ISGN_ENTITY_NAME" "1 Replica1_CORE " "Found entity 1: Replica1_CORE" {  } { { "../../rtl/core/Replica1_CORE.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862333632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/utils/frac_clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/utils/frac_clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frac_clk_div-rtl " "Found design unit 1: frac_clk_div-rtl" {  } { { "../../rtl/utils/frac_clk_div.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333650 ""} { "Info" "ISGN_ENTITY_NAME" "1 frac_clk_div " "Found entity 1: frac_clk_div" {  } { { "../../rtl/utils/frac_clk_div.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862333650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/sdram/sram_sdram_bridge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/sdram/sram_sdram_bridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_sdram_bridge-rtl " "Found design unit 1: sram_sdram_bridge-rtl" {  } { { "../../rtl/sdram/sram_sdram_bridge.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sram_sdram_bridge.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333667 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram_sdram_bridge " "Found entity 1: sram_sdram_bridge" {  } { { "../../rtl/sdram/sram_sdram_bridge.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sram_sdram_bridge.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862333667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/sdram/sdram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/sdram/sdram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_controller-rtl " "Found design unit 1: sdram_controller-rtl" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 213 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333686 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862333686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_gen-Behavioral " "Found design unit 1: cpu_clock_gen-Behavioral" {  } { { "../../rtl/cpu/cpu_clock_gen.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu_clock_gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333703 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_clock_gen " "Found entity 1: cpu_clock_gen" {  } { { "../../rtl/cpu/cpu_clock_gen.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu_clock_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862333703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_65xx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_65xx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_65XX-CPU65XX_impl " "Found design unit 1: CPU_65XX-CPU65XX_impl" {  } { { "../../rtl/cpu/CPU_65XX.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_65XX.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333720 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_65XX " "Found entity 1: CPU_65XX" {  } { { "../../rtl/cpu/CPU_65XX.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_65XX.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862333720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_T65-T65_impl " "Found design unit 1: CPU_T65-T65_impl" {  } { { "../../rtl/cpu/CPU_T65.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_T65.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333736 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_T65 " "Found entity 1: CPU_T65" {  } { { "../../rtl/cpu/CPU_T65.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_T65.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862333736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_mx65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_mx65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_MX65-MX65_impl " "Found design unit 1: CPU_MX65-MX65_impl" {  } { { "../../rtl/cpu/CPU_MX65.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_MX65.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333754 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_MX65 " "Found entity 1: CPU_MX65" {  } { { "../../rtl/cpu/CPU_MX65.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_MX65.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862333754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_6800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_6800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_6800-MC6800_impl " "Found design unit 1: CPU_6800-MC6800_impl" {  } { { "../../rtl/cpu/CPU_6800.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_6800.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333771 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_6800 " "Found entity 1: CPU_6800" {  } { { "../../rtl/cpu/CPU_6800.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_6800.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862333771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_6809.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_6809.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_6809-MC6809_impl " "Found design unit 1: CPU_6809-MC6809_impl" {  } { { "../../rtl/cpu/CPU_6809.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_6809.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333787 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_6809 " "Found entity 1: CPU_6809" {  } { { "../../rtl/cpu/CPU_6809.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_6809.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862333787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu65xx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu65xx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu65xx-fast " "Found design unit 1: cpu65xx-fast" {  } { { "../../rtl/cpu/cpu65xx.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu65xx.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333808 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu65xx " "Found entity 1: cpu65xx" {  } { { "../../rtl/cpu/cpu65xx.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu65xx.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862333808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/mx65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/mx65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mx65-rtl " "Found design unit 1: mx65-rtl" {  } { { "../../rtl/cpu/mx65.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333826 ""} { "Info" "ISGN_ENTITY_NAME" "1 mx65 " "Found entity 1: mx65" {  } { { "../../rtl/cpu/mx65.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862333826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/t65_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/t65_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_Pack " "Found design unit 1: T65_Pack" {  } { { "../../rtl/cpu/T65_Pack.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_Pack.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333842 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 T65_Pack-body " "Found design unit 2: T65_Pack-body" {  } { { "../../rtl/cpu/T65_Pack.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_Pack.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862333842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/t65_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/t65_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_MCode-rtl " "Found design unit 1: T65_MCode-rtl" {  } { { "../../rtl/cpu/T65_MCode.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_MCode.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333861 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_MCode " "Found entity 1: T65_MCode" {  } { { "../../rtl/cpu/T65_MCode.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_MCode.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862333861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/t65_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/t65_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_ALU-rtl " "Found design unit 1: T65_ALU-rtl" {  } { { "../../rtl/cpu/T65_ALU.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_ALU.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333879 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_ALU " "Found entity 1: T65_ALU" {  } { { "../../rtl/cpu/T65_ALU.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_ALU.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862333879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65-rtl " "Found design unit 1: T65-rtl" {  } { { "../../rtl/cpu/T65.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333897 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65 " "Found entity 1: T65" {  } { { "../../rtl/cpu/T65.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862333897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu68-CPU_ARCH " "Found design unit 1: cpu68-CPU_ARCH" {  } { { "../../rtl/cpu/cpu68.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu68.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333924 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu68 " "Found entity 1: cpu68" {  } { { "../../rtl/cpu/cpu68.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu68.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862333924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu09.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu09.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu09-rtl " "Found design unit 1: cpu09-rtl" {  } { { "../../rtl/cpu/cpu09.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu09.vhd" 213 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333953 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu09 " "Found entity 1: cpu09" {  } { { "../../rtl/cpu/cpu09.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu09.vhd" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862333953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozmon68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozmon68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WOZMON68-rtl " "Found design unit 1: WOZMON68-rtl" {  } { { "../../rtl/rom/WOZMON68.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON68.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333970 ""} { "Info" "ISGN_ENTITY_NAME" "1 WOZMON68 " "Found entity 1: WOZMON68" {  } { { "../../rtl/rom/WOZMON68.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON68.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862333970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozmon65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozmon65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WOZMON65-rtl " "Found design unit 1: WOZMON65-rtl" {  } { { "../../rtl/rom/WOZMON65.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON65.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333991 ""} { "Info" "ISGN_ENTITY_NAME" "1 WOZMON65 " "Found entity 1: WOZMON65" {  } { { "../../rtl/rom/WOZMON65.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON65.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862333991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862333991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozmon69.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozmon69.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WOZMON69-rtl " "Found design unit 1: WOZMON69-rtl" {  } { { "../../rtl/rom/WOZMON69.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON69.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334010 ""} { "Info" "ISGN_ENTITY_NAME" "1 WOZMON69 " "Found entity 1: WOZMON69" {  } { { "../../rtl/rom/WOZMON69.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON69.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozaci.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozaci.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WOZACI-rtl " "Found design unit 1: WOZACI-rtl" {  } { { "../../rtl/rom/WOZACI.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZACI.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334029 ""} { "Info" "ISGN_ENTITY_NAME" "1 WOZACI " "Found entity 1: WOZACI" {  } { { "../../rtl/rom/WOZACI.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZACI.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/rom/basic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/rom/basic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BASIC-rtl " "Found design unit 1: BASIC-rtl" {  } { { "../../rtl/rom/BASIC.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/BASIC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334052 ""} { "Info" "ISGN_ENTITY_NAME" "1 BASIC " "Found entity 1: BASIC" {  } { { "../../rtl/rom/BASIC.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/BASIC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/rom/intbasic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/rom/intbasic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTBASIC-rtl " "Found design unit 1: INTBASIC-rtl" {  } { { "../../rtl/rom/INTBASIC.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/INTBASIC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334075 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTBASIC " "Found entity 1: INTBASIC" {  } { { "../../rtl/rom/INTBASIC.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/INTBASIC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/rom/mon6809.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/rom/mon6809.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MON6809-rtl " "Found design unit 1: MON6809-rtl" {  } { { "../../rtl/rom/MON6809.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/MON6809.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334095 ""} { "Info" "ISGN_ENTITY_NAME" "1 MON6809 " "Found entity 1: MON6809" {  } { { "../../rtl/rom/MON6809.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/MON6809.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/pia/pia_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/pia/pia_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pia_uart-rtl " "Found design unit 1: pia_uart-rtl" {  } { { "../../rtl/peripherals/pia/pia_uart.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334112 ""} { "Info" "ISGN_ENTITY_NAME" "1 pia_uart " "Found entity 1: pia_uart" {  } { { "../../rtl/peripherals/pia/pia_uart.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/aci/aci.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/aci/aci.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aci-rtl " "Found design unit 1: aci-rtl" {  } { { "../../rtl/peripherals/aci/aci.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/aci/aci.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334129 ""} { "Info" "ISGN_ENTITY_NAME" "1 aci " "Found entity 1: aci" {  } { { "../../rtl/peripherals/aci/aci.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/aci/aci.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/mspi/mspi-iface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/mspi/mspi-iface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mspi_iface-rtl " "Found design unit 1: mspi_iface-rtl" {  } { { "../../rtl/peripherals/mspi/mspi-iface.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/mspi/mspi-iface.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334146 ""} { "Info" "ISGN_ENTITY_NAME" "1 mspi_iface " "Found entity 1: mspi_iface" {  } { { "../../rtl/peripherals/mspi/mspi-iface.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/mspi/mspi-iface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/timer/simple_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/timer/simple_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_timer-rtl " "Found design unit 1: simple_timer-rtl" {  } { { "../../rtl/peripherals/timer/simple_timer.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/timer/simple_timer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334163 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_timer " "Found entity 1: simple_timer" {  } { { "../../rtl/peripherals/timer/simple_timer.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/timer/simple_timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/pia/uart_send.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/pia/uart_send.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_send-rtl " "Found design unit 1: uart_send-rtl" {  } { { "../../rtl/peripherals/pia/uart_send.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/uart_send.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334179 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_send " "Found entity 1: uart_send" {  } { { "../../rtl/peripherals/pia/uart_send.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/uart_send.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/pia/uart_receive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/pia/uart_receive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_receive-rtl " "Found design unit 1: uart_receive-rtl" {  } { { "../../rtl/peripherals/pia/uart_receive.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/uart_receive.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334197 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_receive " "Found entity 1: uart_receive" {  } { { "../../rtl/peripherals/pia/uart_receive.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/uart_receive.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/utils/clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/utils/clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-rtl " "Found design unit 1: clock_divider-rtl" {  } { { "../../rtl/utils/clock_divider.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/clock_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334215 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../../rtl/utils/clock_divider.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/utils/prog_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/utils/prog_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_clock_divider-Behavioral " "Found design unit 1: prog_clock_divider-Behavioral" {  } { { "../../rtl/utils/prog_clock_divider.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/prog_clock_divider.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334232 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_clock_divider " "Found entity 1: prog_clock_divider" {  } { { "../../rtl/utils/prog_clock_divider.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/prog_clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/utils/nor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/utils/nor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor_gate-Behavioral " "Found design unit 1: nor_gate-Behavioral" {  } { { "../../rtl/utils/nor_gate.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/nor_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334249 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor_gate " "Found entity 1: nor_gate" {  } { { "../../rtl/utils/nor_gate.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/nor_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/utils/spi-master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1/rtl/utils/spi-master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-behavioral " "Found design unit 1: spi_master-behavioral" {  } { { "../../rtl/utils/spi-master.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/spi-master.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334266 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "../../rtl/utils/spi-master.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/spi-master.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334266 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAX1000_Replica1 " "Elaborating entity \"MAX1000_Replica1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1771862334421 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SEN_SDI MAX1000_Replica1.vhd(28) " "VHDL Signal Declaration warning at MAX1000_Replica1.vhd(28): used implicit default value for signal \"SEN_SDI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771862334422 "|MAX1000_Replica1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SEN_SPC MAX1000_Replica1.vhd(30) " "VHDL Signal Declaration warning at MAX1000_Replica1.vhd(30): used implicit default value for signal \"SEN_SPC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771862334422 "|MAX1000_Replica1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SEN_CS MAX1000_Replica1.vhd(31) " "VHDL Signal Declaration warning at MAX1000_Replica1.vhd(31): used implicit default value for signal \"SEN_CS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771862334422 "|MAX1000_Replica1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "F_S MAX1000_Replica1.vhd(40) " "VHDL Signal Declaration warning at MAX1000_Replica1.vhd(40): used implicit default value for signal \"F_S\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771862334422 "|MAX1000_Replica1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "F_CLK MAX1000_Replica1.vhd(41) " "VHDL Signal Declaration warning at MAX1000_Replica1.vhd(41): used implicit default value for signal \"F_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771862334422 "|MAX1000_Replica1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "F_DI MAX1000_Replica1.vhd(42) " "VHDL Signal Declaration warning at MAX1000_Replica1.vhd(42): used implicit default value for signal \"F_DI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771862334422 "|MAX1000_Replica1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tram_data MAX1000_Replica1.vhd(253) " "VHDL Signal Declaration warning at MAX1000_Replica1.vhd(253): used implicit default value for signal \"tram_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 253 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771862334422 "|MAX1000_Replica1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tram_cs_n MAX1000_Replica1.vhd(264) " "Verilog HDL or VHDL warning at MAX1000_Replica1.vhd(264): object \"tram_cs_n\" assigned a value but never read" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771862334422 "|MAX1000_Replica1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "A\[13..12\] MAX1000_Replica1.vhd(53) " "Using initial value X (don't care) for net \"A\[13..12\]\" at MAX1000_Replica1.vhd(53)" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 53 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334424 "|MAX1000_Replica1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clock pll_clock:mclk " "Elaborating entity \"pll_clock\" for hierarchy \"pll_clock:mclk\"" {  } { { "MAX1000_Replica1.vhd" "mclk" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771862334446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_clock:mclk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_clock:mclk\|altpll:altpll_component\"" {  } { { "pll_clock.vhd" "altpll_component" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/pll_clock.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771862334550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_clock:mclk\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_clock:mclk\|altpll:altpll_component\"" {  } { { "pll_clock.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/pll_clock.vhd" 149 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771862334555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_clock:mclk\|altpll:altpll_component " "Instantiated megafunction \"pll_clock:mclk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 10 " "Parameter \"clk0_multiply_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 10 " "Parameter \"clk1_multiply_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862334555 ""}  } { { "pll_clock.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/pll_clock.vhd" 149 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771862334555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_clock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_clock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clock_altpll " "Found entity 1: pll_clock_altpll" {  } { { "db/pll_clock_altpll.v" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/db/pll_clock_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771862334605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clock_altpll pll_clock:mclk\|altpll:altpll_component\|pll_clock_altpll:auto_generated " "Elaborating entity \"pll_clock_altpll\" for hierarchy \"pll_clock:mclk\|altpll:altpll_component\|pll_clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771862334606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frac_clk_div frac_clk_div:cclk " "Elaborating entity \"frac_clk_div\" for hierarchy \"frac_clk_div:cclk\"" {  } { { "MAX1000_Replica1.vhd" "cclk" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771862334635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Replica1_CORE Replica1_CORE:ap1 " "Elaborating entity \"Replica1_CORE\" for hierarchy \"Replica1_CORE:ap1\"" {  } { { "MAX1000_Replica1.vhd" "ap1" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771862334656 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tape_out Replica1_CORE.vhd(36) " "VHDL Signal Declaration warning at Replica1_CORE.vhd(36): used implicit default value for signal \"tape_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../rtl/core/Replica1_CORE.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771862334657 "|MAX1000_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mspi_data Replica1_CORE.vhd(360) " "VHDL Signal Declaration warning at Replica1_CORE.vhd(360): used implicit default value for signal \"mspi_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../rtl/core/Replica1_CORE.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 360 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771862334657 "|MAX1000_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "aci_data Replica1_CORE.vhd(361) " "VHDL Signal Declaration warning at Replica1_CORE.vhd(361): used implicit default value for signal \"aci_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../rtl/core/Replica1_CORE.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 361 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771862334657 "|MAX1000_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "timer_data Replica1_CORE.vhd(362) " "VHDL Signal Declaration warning at Replica1_CORE.vhd(362): used implicit default value for signal \"timer_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../rtl/core/Replica1_CORE.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 362 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771862334657 "|MAX1000_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "nmi_n Replica1_CORE.vhd(366) " "VHDL Signal Declaration warning at Replica1_CORE.vhd(366): used explicit default value for signal \"nmi_n\" because signal was never assigned a value" {  } { { "../../rtl/core/Replica1_CORE.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 366 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1771862334657 "|MAX1000_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "irq_n Replica1_CORE.vhd(367) " "VHDL Signal Declaration warning at Replica1_CORE.vhd(367): used explicit default value for signal \"irq_n\" because signal was never assigned a value" {  } { { "../../rtl/core/Replica1_CORE.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 367 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1771862334657 "|MAX1000_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "so_n Replica1_CORE.vhd(368) " "VHDL Signal Declaration warning at Replica1_CORE.vhd(368): used explicit default value for signal \"so_n\" because signal was never assigned a value" {  } { { "../../rtl/core/Replica1_CORE.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 368 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1771862334657 "|MAX1000_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync Replica1_CORE.vhd(378) " "Verilog HDL or VHDL warning at Replica1_CORE.vhd(378): object \"sync\" assigned a value but never read" {  } { { "../../rtl/core/Replica1_CORE.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 378 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771862334657 "|MAX1000_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "spi_cs Replica1_CORE.vhd(32) " "Using initial value X (don't care) for net \"spi_cs\" at Replica1_CORE.vhd(32)" {  } { { "../../rtl/core/Replica1_CORE.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 32 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334658 "|MAX1000_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "spi_sck Replica1_CORE.vhd(33) " "Using initial value X (don't care) for net \"spi_sck\" at Replica1_CORE.vhd(33)" {  } { { "../../rtl/core/Replica1_CORE.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 33 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334658 "|MAX1000_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "spi_mosi Replica1_CORE.vhd(34) " "Using initial value X (don't care) for net \"spi_mosi\" at Replica1_CORE.vhd(34)" {  } { { "../../rtl/core/Replica1_CORE.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 34 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334658 "|MAX1000_Replica1|Replica1_CORE:ap1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_MX65 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu " "Elaborating entity \"CPU_MX65\" for hierarchy \"Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\"" {  } { { "../../rtl/core/Replica1_CORE.vhd" "\\gen_cpu0:c2:cpu" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771862334674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_clock_gen Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk " "Elaborating entity \"cpu_clock_gen\" for hierarchy \"Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\"" {  } { { "../../rtl/cpu/CPU_MX65.vhd" "clk" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_MX65.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771862334690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx65 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst " "Elaborating entity \"mx65\" for hierarchy \"Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\"" {  } { { "../../rtl/cpu/CPU_MX65.vhd" "mx65_inst" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_MX65.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771862334708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WOZMON65 Replica1_CORE:ap1\|WOZMON65:\\woz65:rom " "Elaborating entity \"WOZMON65\" for hierarchy \"Replica1_CORE:ap1\|WOZMON65:\\woz65:rom\"" {  } { { "../../rtl/core/Replica1_CORE.vhd" "\\woz65:rom" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771862334752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pia_uart Replica1_CORE:ap1\|pia_uart:pia " "Elaborating entity \"pia_uart\" for hierarchy \"Replica1_CORE:ap1\|pia_uart:pia\"" {  } { { "../../rtl/core/Replica1_CORE.vhd" "pia" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771862334773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_send Replica1_CORE:ap1\|pia_uart:pia\|uart_send:send " "Elaborating entity \"uart_send\" for hierarchy \"Replica1_CORE:ap1\|pia_uart:pia\|uart_send:send\"" {  } { { "../../rtl/peripherals/pia/pia_uart.vhd" "send" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771862334794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receive Replica1_CORE:ap1\|pia_uart:pia\|uart_receive:recv " "Elaborating entity \"uart_receive\" for hierarchy \"Replica1_CORE:ap1\|pia_uart:pia\|uart_receive:recv\"" {  } { { "../../rtl/peripherals/pia/pia_uart.vhd" "recv" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771862334813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_sdram_bridge sram_sdram_bridge:bridge " "Elaborating entity \"sram_sdram_bridge\" for hierarchy \"sram_sdram_bridge:bridge\"" {  } { { "MAX1000_Replica1.vhd" "bridge" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771862334834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_controller:sdram " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_controller:sdram\"" {  } { { "MAX1000_Replica1.vhd" "sdram" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771862334856 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "refresh_postponed_next sdram_controller.vhd(417) " "VHDL Process Statement warning at sdram_controller.vhd(417): inferring latch(es) for signal or variable \"refresh_postponed_next\", which holds its previous value in one or more paths through the process" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1771862334859 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_bank_latched sdram_controller.vhd(417) " "VHDL Process Statement warning at sdram_controller.vhd(417): inferring latch(es) for signal or variable \"addr_bank_latched\", which holds its previous value in one or more paths through the process" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1771862334859 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_row_latched sdram_controller.vhd(417) " "VHDL Process Statement warning at sdram_controller.vhd(417): inferring latch(es) for signal or variable \"addr_row_latched\", which holds its previous value in one or more paths through the process" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1771862334859 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_col_latched sdram_controller.vhd(417) " "VHDL Process Statement warning at sdram_controller.vhd(417): inferring latch(es) for signal or variable \"addr_col_latched\", which holds its previous value in one or more paths through the process" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1771862334859 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "byte_en_latched sdram_controller.vhd(417) " "VHDL Process Statement warning at sdram_controller.vhd(417): inferring latch(es) for signal or variable \"byte_en_latched\", which holds its previous value in one or more paths through the process" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1771862334859 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_n_latched sdram_controller.vhd(417) " "VHDL Process Statement warning at sdram_controller.vhd(417): inferring latch(es) for signal or variable \"wr_n_latched\", which holds its previous value in one or more paths through the process" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1771862334859 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "din_latched sdram_controller.vhd(417) " "VHDL Process Statement warning at sdram_controller.vhd(417): inferring latch(es) for signal or variable \"din_latched\", which holds its previous value in one or more paths through the process" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1771862334859 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "refresh_active sdram_controller.vhd(417) " "VHDL Process Statement warning at sdram_controller.vhd(417): inferring latch(es) for signal or variable \"refresh_active\", which holds its previous value in one or more paths through the process" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1771862334859 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_active sdram_controller.vhd(417) " "Inferred latch for \"refresh_active\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334861 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[0\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[0\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334861 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[1\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[1\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334861 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[2\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[2\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334861 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[3\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[3\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334861 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[4\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[4\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334861 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[5\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[5\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334861 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[6\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[6\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334861 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[7\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[7\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334861 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[8\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[8\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334861 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[9\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[9\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334861 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[10\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[10\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334861 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[11\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[11\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334861 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[12\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[12\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334862 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[13\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[13\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334862 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[14\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[14\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334862 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[15\] sdram_controller.vhd(417) " "Inferred latch for \"din_latched\[15\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334862 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_n_latched sdram_controller.vhd(417) " "Inferred latch for \"wr_n_latched\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334862 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_en_latched\[0\] sdram_controller.vhd(417) " "Inferred latch for \"byte_en_latched\[0\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334862 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_en_latched\[1\] sdram_controller.vhd(417) " "Inferred latch for \"byte_en_latched\[1\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334862 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_col_latched\[0\] sdram_controller.vhd(417) " "Inferred latch for \"addr_col_latched\[0\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334862 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_col_latched\[1\] sdram_controller.vhd(417) " "Inferred latch for \"addr_col_latched\[1\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334862 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_col_latched\[2\] sdram_controller.vhd(417) " "Inferred latch for \"addr_col_latched\[2\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334862 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_col_latched\[3\] sdram_controller.vhd(417) " "Inferred latch for \"addr_col_latched\[3\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334862 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_col_latched\[4\] sdram_controller.vhd(417) " "Inferred latch for \"addr_col_latched\[4\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334862 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_col_latched\[5\] sdram_controller.vhd(417) " "Inferred latch for \"addr_col_latched\[5\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334862 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_col_latched\[6\] sdram_controller.vhd(417) " "Inferred latch for \"addr_col_latched\[6\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334862 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_col_latched\[7\] sdram_controller.vhd(417) " "Inferred latch for \"addr_col_latched\[7\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334862 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[0\] sdram_controller.vhd(417) " "Inferred latch for \"addr_row_latched\[0\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334863 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[1\] sdram_controller.vhd(417) " "Inferred latch for \"addr_row_latched\[1\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334863 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[2\] sdram_controller.vhd(417) " "Inferred latch for \"addr_row_latched\[2\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334863 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[3\] sdram_controller.vhd(417) " "Inferred latch for \"addr_row_latched\[3\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334863 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[4\] sdram_controller.vhd(417) " "Inferred latch for \"addr_row_latched\[4\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334863 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[5\] sdram_controller.vhd(417) " "Inferred latch for \"addr_row_latched\[5\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334863 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[6\] sdram_controller.vhd(417) " "Inferred latch for \"addr_row_latched\[6\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334863 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[7\] sdram_controller.vhd(417) " "Inferred latch for \"addr_row_latched\[7\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334863 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[8\] sdram_controller.vhd(417) " "Inferred latch for \"addr_row_latched\[8\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334863 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[9\] sdram_controller.vhd(417) " "Inferred latch for \"addr_row_latched\[9\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334863 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[10\] sdram_controller.vhd(417) " "Inferred latch for \"addr_row_latched\[10\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334863 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[11\] sdram_controller.vhd(417) " "Inferred latch for \"addr_row_latched\[11\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334863 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bank_latched\[0\] sdram_controller.vhd(417) " "Inferred latch for \"addr_bank_latched\[0\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334864 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bank_latched\[1\] sdram_controller.vhd(417) " "Inferred latch for \"addr_bank_latched\[1\]\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334864 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_postponed_next sdram_controller.vhd(417) " "Inferred latch for \"refresh_postponed_next\" at sdram_controller.vhd(417)" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862334864 "|MAX1000_Replica1|sdram_controller:sdram"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "frac_clk_div:sclk\|clk_out " "Found clock multiplexer frac_clk_div:sclk\|clk_out" {  } { { "../../rtl/utils/frac_clk_div.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1771862335044 "|MAX1000_Replica1|frac_clk_div:sclk|clk_out"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "frac_clk_div:cclk\|clk_out " "Found clock multiplexer frac_clk_div:cclk\|clk_out" {  } { { "../../rtl/utils/frac_clk_div.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1771862335044 "|MAX1000_Replica1|frac_clk_div:cclk|clk_out"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1771862335044 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Replica1_CORE:ap1\|WOZMON65:\\woz65:rom\|rom " "RAM logic \"Replica1_CORE:ap1\|WOZMON65:\\woz65:rom\|rom\" is uninferred because MIF is not supported for the selected family" {  } { { "../../rtl/rom/WOZMON65.vhd" "rom" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON65.vhd" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1771862335167 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1771862335167 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "BDBUS\[1\] " "Inserted always-enabled tri-state buffer between \"BDBUS\[1\]\" and its non-tri-state driver." {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1771862335780 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1771862335780 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PIO\[3\] " "bidirectional pin \"PIO\[3\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771862335780 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PIO\[5\] " "bidirectional pin \"PIO\[5\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771862335780 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BDBUS\[0\] " "bidirectional pin \"BDBUS\[0\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771862335780 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PIO\[6\] " "bidirectional pin \"PIO\[6\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771862335780 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PIO\[7\] " "bidirectional pin \"PIO\[7\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771862335780 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BDBUS\[2\] " "bidirectional pin \"BDBUS\[2\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771862335780 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BDBUS\[3\] " "bidirectional pin \"BDBUS\[3\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771862335780 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BDBUS\[4\] " "bidirectional pin \"BDBUS\[4\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771862335780 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BDBUS\[5\] " "bidirectional pin \"BDBUS\[5\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771862335780 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[0\] " "bidirectional pin \"D\[0\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771862335780 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[1\] " "bidirectional pin \"D\[1\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771862335780 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[2\] " "bidirectional pin \"D\[2\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771862335780 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[3\] " "bidirectional pin \"D\[3\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771862335780 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[4\] " "bidirectional pin \"D\[4\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771862335780 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[5\] " "bidirectional pin \"D\[5\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771862335780 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[6\] " "bidirectional pin \"D\[6\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771862335780 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[7\] " "bidirectional pin \"D\[7\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771862335780 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[8\] " "bidirectional pin \"D\[8\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771862335780 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[9\] " "bidirectional pin \"D\[9\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771862335780 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[10\] " "bidirectional pin \"D\[10\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771862335780 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[11\] " "bidirectional pin \"D\[11\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771862335780 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[12\] " "bidirectional pin \"D\[12\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771862335780 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[13\] " "bidirectional pin \"D\[13\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771862335780 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[14\] " "bidirectional pin \"D\[14\]\" has no driver" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1771862335780 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1771862335780 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "PIO\[0\] GND pin " "The pin \"PIO\[0\]\" is fed by GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 34 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1771862335781 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "PIO\[1\] GND pin " "The pin \"PIO\[1\]\" is fed by GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 34 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1771862335781 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "PIO\[2\] GND pin " "The pin \"PIO\[2\]\" is fed by GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 34 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1771862335781 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "PIO\[4\] GND pin " "The pin \"PIO\[4\]\" is fed by GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 34 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1771862335781 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1771862335781 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sdram_controller:sdram\|din_latched\[8\] sdram_controller:sdram\|din_latched\[0\] " "Duplicate LATCH primitive \"sdram_controller:sdram\|din_latched\[8\]\" merged with LATCH primitive \"sdram_controller:sdram\|din_latched\[0\]\"" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862335783 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sdram_controller:sdram\|din_latched\[9\] sdram_controller:sdram\|din_latched\[1\] " "Duplicate LATCH primitive \"sdram_controller:sdram\|din_latched\[9\]\" merged with LATCH primitive \"sdram_controller:sdram\|din_latched\[1\]\"" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862335783 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sdram_controller:sdram\|din_latched\[10\] sdram_controller:sdram\|din_latched\[2\] " "Duplicate LATCH primitive \"sdram_controller:sdram\|din_latched\[10\]\" merged with LATCH primitive \"sdram_controller:sdram\|din_latched\[2\]\"" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862335783 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sdram_controller:sdram\|din_latched\[11\] sdram_controller:sdram\|din_latched\[3\] " "Duplicate LATCH primitive \"sdram_controller:sdram\|din_latched\[11\]\" merged with LATCH primitive \"sdram_controller:sdram\|din_latched\[3\]\"" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862335783 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sdram_controller:sdram\|din_latched\[12\] sdram_controller:sdram\|din_latched\[4\] " "Duplicate LATCH primitive \"sdram_controller:sdram\|din_latched\[12\]\" merged with LATCH primitive \"sdram_controller:sdram\|din_latched\[4\]\"" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862335783 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sdram_controller:sdram\|din_latched\[13\] sdram_controller:sdram\|din_latched\[5\] " "Duplicate LATCH primitive \"sdram_controller:sdram\|din_latched\[13\]\" merged with LATCH primitive \"sdram_controller:sdram\|din_latched\[5\]\"" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862335783 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sdram_controller:sdram\|din_latched\[14\] sdram_controller:sdram\|din_latched\[6\] " "Duplicate LATCH primitive \"sdram_controller:sdram\|din_latched\[14\]\" merged with LATCH primitive \"sdram_controller:sdram\|din_latched\[6\]\"" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862335783 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sdram_controller:sdram\|din_latched\[15\] sdram_controller:sdram\|din_latched\[7\] " "Duplicate LATCH primitive \"sdram_controller:sdram\|din_latched\[15\]\" merged with LATCH primitive \"sdram_controller:sdram\|din_latched\[7\]\"" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 417 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1771862335783 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1771862335783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_controller:sdram\|refresh_active " "Latch sdram_controller:sdram\|refresh_active has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_controller:sdram\|seq_count\[2\] " "Ports D and ENA on the latch are fed by the same signal sdram_controller:sdram\|seq_count\[2\]" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 352 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1771862335783 ""}  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 197 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1771862335783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_controller:sdram\|refresh_postponed_next " "Latch sdram_controller:sdram\|refresh_postponed_next has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_controller:sdram\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal sdram_controller:sdram\|state\[0\]" {  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 352 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1771862335784 ""}  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 305 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1771862335784 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../rtl/peripherals/pia/pia_uart.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" 66 -1 0 } } { "../../rtl/cpu/mx65.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" 87 -1 0 } } { "../../rtl/cpu/mx65.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" 684 -1 0 } } { "../../rtl/cpu/mx65.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" 45 -1 0 } } { "../../rtl/peripherals/pia/pia_uart.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" 105 -1 0 } } { "../../rtl/peripherals/pia/pia_uart.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" 74 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1771862335785 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1771862335785 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "BDBUS\[1\]~synth " "Node \"BDBUS\[1\]~synth\"" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771862336094 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1771862336094 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771862336095 "|MAX1000_Replica1|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771862336095 "|MAX1000_Replica1|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771862336095 "|MAX1000_Replica1|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEN_SDI GND " "Pin \"SEN_SDI\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771862336095 "|MAX1000_Replica1|SEN_SDI"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEN_SPC GND " "Pin \"SEN_SPC\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771862336095 "|MAX1000_Replica1|SEN_SPC"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEN_CS GND " "Pin \"SEN_CS\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771862336095 "|MAX1000_Replica1|SEN_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_S GND " "Pin \"F_S\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771862336095 "|MAX1000_Replica1|F_S"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_CLK GND " "Pin \"F_CLK\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771862336095 "|MAX1000_Replica1|F_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "F_DI GND " "Pin \"F_DI\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771862336095 "|MAX1000_Replica1|F_DI"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[8\] GND " "Pin \"A\[8\]\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771862336095 "|MAX1000_Replica1|A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[9\] GND " "Pin \"A\[9\]\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771862336095 "|MAX1000_Replica1|A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[11\] GND " "Pin \"A\[11\]\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771862336095 "|MAX1000_Replica1|A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[12\] GND " "Pin \"A\[12\]\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771862336095 "|MAX1000_Replica1|A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[13\] GND " "Pin \"A\[13\]\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771862336095 "|MAX1000_Replica1|A[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BA\[0\] GND " "Pin \"BA\[0\]\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771862336095 "|MAX1000_Replica1|BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BA\[1\] GND " "Pin \"BA\[1\]\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771862336095 "|MAX1000_Replica1|BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS GND " "Pin \"CS\" is stuck at GND" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1771862336095 "|MAX1000_Replica1|CS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1771862336095 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1771862336156 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[2\] PIO\[5\] " "Output pin \"LED\[2\]\" driven by bidirectional pin \"PIO\[5\]\" cannot be tri-stated" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 23 -1 0 } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 34 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1771862336225 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[0\] BDBUS\[0\] " "Output pin \"LED\[0\]\" driven by bidirectional pin \"BDBUS\[0\]\" cannot be tri-stated" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 23 -1 0 } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 37 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1771862336225 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Replica1_CORE:ap1\|pia_uart:pia\|tx_strobe_n High " "Register Replica1_CORE:ap1\|pia_uart:pia\|tx_strobe_n will power up to High" {  } { { "../../rtl/peripherals/pia/pia_uart.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" 66 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1771862336225 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1771862336225 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771862337474 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "frac_clk_div:sclk\|clk_out " "Logic cell \"frac_clk_div:sclk\|clk_out\"" {  } { { "../../rtl/utils/frac_clk_div.vhd" "clk_out" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771862337480 ""} { "Info" "ISCL_SCL_CELL_NAME" "frac_clk_div:cclk\|clk_out " "Logic cell \"frac_clk_div:cclk\|clk_out\"" {  } { { "../../rtl/utils/frac_clk_div.vhd" "clk_out" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771862337480 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1771862337480 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1771862337763 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771862337763 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_BTN " "No output dependent on input pin \"USER_BTN\"" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771862337910 "|MAX1000_Replica1|USER_BTN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_INT1 " "No output dependent on input pin \"SEN_INT1\"" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771862337910 "|MAX1000_Replica1|SEN_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_INT2 " "No output dependent on input pin \"SEN_INT2\"" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771862337910 "|MAX1000_Replica1|SEN_INT2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_SDO " "No output dependent on input pin \"SEN_SDO\"" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771862337910 "|MAX1000_Replica1|SEN_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_DO " "No output dependent on input pin \"F_DO\"" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771862337910 "|MAX1000_Replica1|F_DO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AIN\[0\] " "No output dependent on input pin \"AIN\[0\]\"" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771862337910 "|MAX1000_Replica1|AIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AIN\[1\] " "No output dependent on input pin \"AIN\[1\]\"" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771862337910 "|MAX1000_Replica1|AIN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AIN\[2\] " "No output dependent on input pin \"AIN\[2\]\"" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771862337910 "|MAX1000_Replica1|AIN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AIN\[3\] " "No output dependent on input pin \"AIN\[3\]\"" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771862337910 "|MAX1000_Replica1|AIN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AIN\[4\] " "No output dependent on input pin \"AIN\[4\]\"" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771862337910 "|MAX1000_Replica1|AIN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AIN\[5\] " "No output dependent on input pin \"AIN\[5\]\"" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771862337910 "|MAX1000_Replica1|AIN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AIN\[6\] " "No output dependent on input pin \"AIN\[6\]\"" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771862337910 "|MAX1000_Replica1|AIN[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1771862337910 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1371 " "Implemented 1371 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1771862337911 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1771862337911 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "45 " "Implemented 45 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1771862337911 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1273 " "Implemented 1273 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1771862337911 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1771862337911 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1771862337911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5034 " "Peak virtual memory: 5034 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771862337938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 23 16:58:57 2026 " "Processing ended: Mon Feb 23 16:58:57 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771862337938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771862337938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771862337938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1771862337938 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1771862339368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771862339369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 23 16:58:58 2026 " "Processing started: Mon Feb 23 16:58:58 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771862339369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1771862339369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MAX1000_Replica1 -c MAX1000_Replica1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MAX1000_Replica1 -c MAX1000_Replica1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1771862339370 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1771862339466 ""}
{ "Info" "0" "" "Project  = MAX1000_Replica1" {  } {  } 0 0 "Project  = MAX1000_Replica1" 0 0 "Fitter" 0 0 1771862339467 ""}
{ "Info" "0" "" "Revision = MAX1000_Replica1" {  } {  } 0 0 "Revision = MAX1000_Replica1" 0 0 "Fitter" 0 0 1771862339467 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1771862339622 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MAX1000_Replica1 10M08SAU169C8G " "Selected device 10M08SAU169C8G for design \"MAX1000_Replica1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1771862339644 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1771862339667 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1771862339668 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_clock:mclk\|altpll:altpll_component\|pll_clock_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll_clock:mclk\|altpll:altpll_component\|pll_clock_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clock:mclk\|altpll:altpll_component\|pll_clock_altpll:auto_generated\|wire_pll1_clk\[0\] 10 1 0 0 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_clock:mclk\|altpll:altpll_component\|pll_clock_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_clock_altpll.v" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/db/pll_clock_altpll.v" 51 -1 0 } } { "" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1771862339702 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clock:mclk\|altpll:altpll_component\|pll_clock_altpll:auto_generated\|wire_pll1_clk\[1\] 10 1 0 0 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_clock:mclk\|altpll:altpll_component\|pll_clock_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_clock_altpll.v" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/db/pll_clock_altpll.v" 51 -1 0 } } { "" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1771862339702 ""}  } { { "db/pll_clock_altpll.v" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/db/pll_clock_altpll.v" 51 -1 0 } } { "" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1771862339702 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1771862339749 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1771862339756 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1771862339885 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1771862339901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1771862339901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAU169C8G " "Device 10M16SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1771862339901 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1771862339901 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 2291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1771862339903 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 2293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1771862339903 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 2295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1771862339903 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 2297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1771862339903 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 2299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1771862339903 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1771862339903 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1771862339904 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1771862339904 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1771862339904 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1771862339904 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1771862339905 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "The Timing Analyzer is analyzing 28 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1771862340369 ""}
{ "Info" "ISTA_SDC_FOUND" "MAX1000_Replica1.sdc " "Reading SDC File: 'MAX1000_Replica1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1771862340371 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "MAX1000_Replica1.sdc 4 MAX10_CLK1_50 port " "Ignored filter at MAX1000_Replica1.sdc(4): MAX10_CLK1_50 could not be matched with a port" {  } { { "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1771862340374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock MAX1000_Replica1.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at MAX1000_Replica1.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"clk_50\" -period 20.000ns \[get_ports \{MAX10_CLK1_50\}\] " "create_clock -name \"clk_50\" -period 20.000ns \[get_ports \{MAX10_CLK1_50\}\]" {  } { { "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1771862340375 ""}  } { { "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1771862340375 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "MAX1000_Replica1.sdc 10 KEY\[*\] port " "Ignored filter at MAX1000_Replica1.sdc(10): KEY\[*\] could not be matched with a port" {  } { { "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1771862340375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path MAX1000_Replica1.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at MAX1000_Replica1.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{KEY\[*\]\}\] " "set_false_path -from \[get_ports \{KEY\[*\]\}\]" {  } { { "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1771862340376 ""}  } { { "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1771862340376 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "MAX1000_Replica1.sdc 11 LEDR\[*\] port " "Ignored filter at MAX1000_Replica1.sdc(11): LEDR\[*\] could not be matched with a port" {  } { { "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1771862340376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path MAX1000_Replica1.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at MAX1000_Replica1.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_ports \{LEDR\[*\]\}\] " "set_false_path -to \[get_ports \{LEDR\[*\]\}\]" {  } { { "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1771862340376 ""}  } { { "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1771862340376 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1771862340377 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1771862340377 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1771862340384 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1771862340384 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1771862340385 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clock:mclk\|altpll:altpll_component\|pll_clock_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_clock:mclk\|altpll:altpll_component\|pll_clock_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1771862340434 ""}  } { { "db/pll_clock_altpll.v" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/db/pll_clock_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1771862340434 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clock:mclk\|altpll:altpll_component\|pll_clock_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_clock:mclk\|altpll:altpll_component\|pll_clock_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1771862340434 ""}  } { { "db/pll_clock_altpll.v" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/db/pll_clock_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1771862340434 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]  " "Automatically promoted node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1771862340434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " "Destination node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]" {  } { { "../../rtl/cpu/cpu_clock_gen.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu_clock_gen.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1771862340434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]~0 " "Destination node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]~0" {  } { { "../../rtl/cpu/cpu_clock_gen.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu_clock_gen.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 1574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1771862340434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]~1 " "Destination node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]~1" {  } { { "../../rtl/cpu/cpu_clock_gen.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu_clock_gen.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 1879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1771862340434 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1771862340434 ""}  } { { "../../rtl/cpu/cpu_clock_gen.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu_clock_gen.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1771862340434 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]  " "Automatically promoted node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1771862340434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " "Destination node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]" {  } { { "../../rtl/cpu/cpu_clock_gen.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu_clock_gen.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1771862340434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|z " "Destination node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|z" {  } { { "../../rtl/cpu/mx65.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1771862340434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|c " "Destination node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|c" {  } { { "../../rtl/cpu/mx65.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1771862340434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|d " "Destination node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|d" {  } { { "../../rtl/cpu/mx65.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1771862340434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.PLA3 " "Destination node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.PLA3" {  } { { "../../rtl/cpu/mx65.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1771862340434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.PLP3 " "Destination node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.PLP3" {  } { { "../../rtl/cpu/mx65.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1771862340434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.JSR2 " "Destination node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.JSR2" {  } { { "../../rtl/cpu/mx65.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1771862340434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.RTS4_RTI5 " "Destination node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.RTS4_RTI5" {  } { { "../../rtl/cpu/mx65.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1771862340434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.BRK2_JSR3 " "Destination node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.BRK2_JSR3" {  } { { "../../rtl/cpu/mx65.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1771862340434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.PHP2_BRK4 " "Destination node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.PHP2_BRK4" {  } { { "../../rtl/cpu/mx65.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1771862340434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1771862340434 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1771862340434 ""}  } { { "../../rtl/cpu/cpu_clock_gen.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu_clock_gen.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1771862340434 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frac_clk_div:sclk\|clk_out  " "Automatically promoted node frac_clk_div:sclk\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1771862340435 ""}  } { { "../../rtl/utils/frac_clk_div.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1771862340435 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_controller:sdram\|Mux2~3  " "Automatically promoted node sdram_controller:sdram\|Mux2~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1771862340435 ""}  } { { "../../rtl/sdram/sdram_controller.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 467 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 2087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1771862340435 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frac_clk_div:cclk\|clk_out  " "Automatically promoted node frac_clk_div:cclk\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1771862340435 ""}  } { { "../../rtl/utils/frac_clk_div.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1771862340435 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_reset_n~0  " "Automatically promoted node cpu_reset_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1771862340435 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Replica1_CORE:ap1\|pia_uart:pia\|data_out\[4\]~3 " "Destination node Replica1_CORE:ap1\|pia_uart:pia\|data_out\[4\]~3" {  } { { "../../rtl/peripherals/pia/pia_uart.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" 129 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 1609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1771862340435 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED\[4\]~output " "Destination node LED\[4\]~output" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 2191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1771862340435 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1771862340435 ""}  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 256 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1771862340435 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1771862340745 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1771862340745 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1771862340745 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1771862340746 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1771862340748 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1771862340749 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1771862340749 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1771862340750 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1771862340788 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1771862340789 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1771862340789 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_clock:mclk\|altpll:altpll_component\|pll_clock_altpll:auto_generated\|pll1 clk\[1\] CLK~output " "PLL \"pll_clock:mclk\|altpll:altpll_component\|pll_clock_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_clock_altpll.v" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/db/pll_clock_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_clock.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/pll_clock.vhd" 149 0 0 } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 296 0 0 } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 55 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1771862340820 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_X " "Node \"CLK_X\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_X" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771862340836 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1771862340836 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1771862340836 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1771862340842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1771862341255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1771862341382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1771862341392 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1771862343127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1771862343127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1771862343634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+02 ns 2.2% " "5e+02 ns of routing delay (approximately 2.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1771862344096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1771862344266 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1771862344266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1771862347058 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1771862347058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1771862347061 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.71 " "Total time spent on timing analysis during the Fitter is 0.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1771862347183 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1771862347198 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1771862347482 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1771862347483 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1771862347969 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1771862348542 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1771862348640 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "59 MAX 10 " "59 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USER_BTN 3.3 V Schmitt Trigger E6 " "Pin USER_BTN uses I/O standard 3.3 V Schmitt Trigger at E6" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { USER_BTN } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USER_BTN" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SEN_INT1 3.3-V LVTTL J5 " "Pin SEN_INT1 uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SEN_INT1 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEN_INT1" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SEN_INT2 3.3-V LVTTL L4 " "Pin SEN_INT2 uses I/O standard 3.3-V LVTTL at L4" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SEN_INT2 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEN_INT2" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SEN_SDO 3.3-V LVTTL K5 " "Pin SEN_SDO uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SEN_SDO } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEN_SDO" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_DO 3.3-V LVTTL B2 " "Pin F_DO uses I/O standard 3.3-V LVTTL at B2" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { F_DO } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_DO" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AIN\[0\] 3.3-V LVTTL E1 " "Pin AIN\[0\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { AIN[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIN\[0\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AIN\[1\] 3.3-V LVTTL C2 " "Pin AIN\[1\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { AIN[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIN\[1\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AIN\[2\] 3.3-V LVTTL C1 " "Pin AIN\[2\] uses I/O standard 3.3-V LVTTL at C1" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { AIN[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIN\[2\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AIN\[3\] 3.3-V LVTTL D1 " "Pin AIN\[3\] uses I/O standard 3.3-V LVTTL at D1" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { AIN[3] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIN\[3\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AIN\[4\] 3.3-V LVTTL E3 " "Pin AIN\[4\] uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { AIN[4] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIN\[4\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AIN\[5\] 3.3-V LVTTL E4 " "Pin AIN\[5\] uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { AIN[5] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIN\[5\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AIN\[6\] 3.3-V LVTTL F1 " "Pin AIN\[6\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { AIN[6] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIN\[6\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[6\] 3.3-V LVTTL K2 " "Pin PIO\[6\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PIO[6] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PIO\[6\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[7\] 3.3-V LVTTL K1 " "Pin PIO\[7\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PIO[7] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PIO\[7\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS\[2\] 3.3-V LVTTL B5 " "Pin BDBUS\[2\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { BDBUS[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BDBUS\[2\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS\[3\] 3.3-V LVTTL A6 " "Pin BDBUS\[3\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { BDBUS[3] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BDBUS\[3\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS\[4\] 3.3-V LVTTL B6 " "Pin BDBUS\[4\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { BDBUS[4] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BDBUS\[4\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS\[5\] 3.3-V LVTTL A7 " "Pin BDBUS\[5\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { BDBUS[5] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BDBUS\[5\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[0\] 3.3-V LVTTL H8 " "Pin D\[0\] uses I/O standard 3.3-V LVTTL at H8" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[0\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[1\] 3.3-V LVTTL K10 " "Pin D\[1\] uses I/O standard 3.3-V LVTTL at K10" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[1\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[2\] 3.3-V LVTTL H5 " "Pin D\[2\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[2\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[3\] 3.3-V LVTTL H4 " "Pin D\[3\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[3] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[3\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[4\] 3.3-V LVTTL J1 " "Pin D\[4\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[4] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[4\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[5\] 3.3-V LVTTL J2 " "Pin D\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[5] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[5\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[6\] 3.3-V LVTTL L12 " "Pin D\[6\] uses I/O standard 3.3-V LVTTL at L12" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[6] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[6\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[7\] 3.3-V LVTTL J12 " "Pin D\[7\] uses I/O standard 3.3-V LVTTL at J12" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[7] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[7\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[8\] 3.3-V LVTTL J13 " "Pin D\[8\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[8] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[8\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[9\] 3.3-V LVTTL K11 " "Pin D\[9\] uses I/O standard 3.3-V LVTTL at K11" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[9] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[9\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[10\] 3.3-V LVTTL K12 " "Pin D\[10\] uses I/O standard 3.3-V LVTTL at K12" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[10] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[10\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[11\] 3.3-V LVTTL J10 " "Pin D\[11\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[11] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[11\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[12\] 3.3-V LVTTL H10 " "Pin D\[12\] uses I/O standard 3.3-V LVTTL at H10" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[12] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[12\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[13\] 3.3-V LVTTL H13 " "Pin D\[13\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[13] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[13\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[14\] 3.3-V LVTTL G12 " "Pin D\[14\] uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[14] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[14\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[0\] 3.3-V LVTTL M3 " "Pin PIO\[0\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PIO[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PIO\[0\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[1\] 3.3-V LVTTL L3 " "Pin PIO\[1\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PIO[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PIO\[1\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[2\] 3.3-V LVTTL M2 " "Pin PIO\[2\] uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PIO[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PIO\[2\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[3\] 3.3-V LVTTL M1 " "Pin PIO\[3\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PIO[3] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PIO\[3\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[4\] 3.3-V LVTTL N3 " "Pin PIO\[4\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PIO[4] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PIO\[4\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[5\] 3.3-V LVTTL N2 " "Pin PIO\[5\] uses I/O standard 3.3-V LVTTL at N2" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PIO[5] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PIO\[5\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS\[0\] 3.3-V LVTTL A4 " "Pin BDBUS\[0\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { BDBUS[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BDBUS\[0\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS\[1\] 3.3-V LVTTL B4 " "Pin BDBUS\[1\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { BDBUS[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BDBUS\[1\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[0\] 3.3-V LVTTL D11 " "Pin DQ\[0\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DQ[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[0\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[1\] 3.3-V LVTTL G10 " "Pin DQ\[1\] uses I/O standard 3.3-V LVTTL at G10" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DQ[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[1\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[2\] 3.3-V LVTTL F10 " "Pin DQ\[2\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DQ[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[2\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[3\] 3.3-V LVTTL F9 " "Pin DQ\[3\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DQ[3] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[3\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[4\] 3.3-V LVTTL E10 " "Pin DQ\[4\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DQ[4] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[4\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[5\] 3.3-V LVTTL D9 " "Pin DQ\[5\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DQ[5] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[5\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[6\] 3.3-V LVTTL G9 " "Pin DQ\[6\] uses I/O standard 3.3-V LVTTL at G9" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DQ[6] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[6\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[7\] 3.3-V LVTTL F8 " "Pin DQ\[7\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DQ[7] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[7\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[8\] 3.3-V LVTTL F13 " "Pin DQ\[8\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DQ[8] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[8\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[9\] 3.3-V LVTTL E12 " "Pin DQ\[9\] uses I/O standard 3.3-V LVTTL at E12" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DQ[9] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[9\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[10\] 3.3-V LVTTL E13 " "Pin DQ\[10\] uses I/O standard 3.3-V LVTTL at E13" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DQ[10] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[10\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[11\] 3.3-V LVTTL D12 " "Pin DQ\[11\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DQ[11] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[11\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[12\] 3.3-V LVTTL C12 " "Pin DQ\[12\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DQ[12] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[12\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[13\] 3.3-V LVTTL B12 " "Pin DQ\[13\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DQ[13] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[13\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[14\] 3.3-V LVTTL B13 " "Pin DQ\[14\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DQ[14] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[14\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[15\] 3.3-V LVTTL A12 " "Pin DQ\[15\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DQ[15] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[15\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET 3.3 V Schmitt Trigger E7 " "Pin RESET uses I/O standard 3.3 V Schmitt Trigger at E7" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { RESET } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK12M 3.3-V LVTTL H6 " "Pin CLK12M uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { CLK12M } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK12M" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1771862348651 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1771862348651 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "29 " "Following 29 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PIO\[6\] a permanently disabled " "Pin PIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PIO[6] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PIO\[6\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PIO\[7\] a permanently disabled " "Pin PIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PIO[7] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PIO\[7\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BDBUS\[2\] a permanently disabled " "Pin BDBUS\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { BDBUS[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BDBUS\[2\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BDBUS\[3\] a permanently disabled " "Pin BDBUS\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { BDBUS[3] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BDBUS\[3\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BDBUS\[4\] a permanently disabled " "Pin BDBUS\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { BDBUS[4] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BDBUS\[4\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BDBUS\[5\] a permanently disabled " "Pin BDBUS\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { BDBUS[5] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BDBUS\[5\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[0\] a permanently disabled " "Pin D\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[0\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[1\] a permanently disabled " "Pin D\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[1\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[2\] a permanently disabled " "Pin D\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[2\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[3\] a permanently disabled " "Pin D\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[3] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[3\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[4\] a permanently disabled " "Pin D\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[4] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[4\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[5\] a permanently disabled " "Pin D\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[5] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[5\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[6\] a permanently disabled " "Pin D\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[6] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[6\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[7\] a permanently disabled " "Pin D\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[7] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[7\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[8\] a permanently disabled " "Pin D\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[8] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[8\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[9\] a permanently disabled " "Pin D\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[9] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[9\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[10\] a permanently disabled " "Pin D\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[10] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[10\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[11\] a permanently disabled " "Pin D\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[11] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[11\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[12\] a permanently disabled " "Pin D\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[12] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[12\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[13\] a permanently disabled " "Pin D\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[13] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[13\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[14\] a permanently disabled " "Pin D\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { D[14] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[14\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PIO\[0\] a permanently enabled " "Pin PIO\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PIO[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PIO\[0\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PIO\[1\] a permanently enabled " "Pin PIO\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PIO[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PIO\[1\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PIO\[2\] a permanently enabled " "Pin PIO\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PIO[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PIO\[2\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PIO\[3\] a permanently disabled " "Pin PIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PIO[3] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PIO\[3\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PIO\[4\] a permanently enabled " "Pin PIO\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PIO[4] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PIO\[4\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PIO\[5\] a permanently disabled " "Pin PIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { PIO[5] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PIO\[5\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BDBUS\[0\] a permanently disabled " "Pin BDBUS\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { BDBUS[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BDBUS\[0\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BDBUS\[1\] a permanently enabled " "Pin BDBUS\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { BDBUS[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BDBUS\[1\]" } } } } { "MAX1000_Replica1.vhd" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1771862348654 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1771862348654 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1771862348656 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/output_files/MAX1000_Replica1.fit.smsg " "Generated suppressed messages file /home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/output_files/MAX1000_Replica1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1771862348727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6629 " "Peak virtual memory: 6629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771862349229 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 23 16:59:09 2026 " "Processing ended: Mon Feb 23 16:59:09 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771862349229 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771862349229 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771862349229 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1771862349229 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1771862350445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771862350445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 23 16:59:10 2026 " "Processing started: Mon Feb 23 16:59:10 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771862350445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1771862350445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MAX1000_Replica1 -c MAX1000_Replica1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MAX1000_Replica1 -c MAX1000_Replica1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1771862350445 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1771862351011 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1771862351029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771862351298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 23 16:59:11 2026 " "Processing ended: Mon Feb 23 16:59:11 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771862351298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771862351298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771862351298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1771862351298 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1771862352263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771862352264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 23 16:59:12 2026 " "Processing started: Mon Feb 23 16:59:12 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771862352264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1771862352264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off MAX1000_Replica1 -c MAX1000_Replica1 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off MAX1000_Replica1 -c MAX1000_Replica1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1771862352264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1771862352646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1771862352646 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "The Timing Analyzer is analyzing 28 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Power Analyzer" 0 -1 1771862352943 ""}
{ "Info" "ISTA_SDC_FOUND" "MAX1000_Replica1.sdc " "Reading SDC File: 'MAX1000_Replica1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1771862353094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "MAX1000_Replica1.sdc 4 MAX10_CLK1_50 port " "Ignored filter at MAX1000_Replica1.sdc(4): MAX10_CLK1_50 could not be matched with a port" {  } { { "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1771862353098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock MAX1000_Replica1.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at MAX1000_Replica1.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"clk_50\" -period 20.000ns \[get_ports \{MAX10_CLK1_50\}\] " "create_clock -name \"clk_50\" -period 20.000ns \[get_ports \{MAX10_CLK1_50\}\]" {  } { { "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1771862353099 ""}  } { { "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1771862353099 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "MAX1000_Replica1.sdc 10 KEY\[*\] port " "Ignored filter at MAX1000_Replica1.sdc(10): KEY\[*\] could not be matched with a port" {  } { { "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1771862353099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path MAX1000_Replica1.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at MAX1000_Replica1.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{KEY\[*\]\}\] " "set_false_path -from \[get_ports \{KEY\[*\]\}\]" {  } { { "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1771862353099 ""}  } { { "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1771862353099 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "MAX1000_Replica1.sdc 11 LEDR\[*\] port " "Ignored filter at MAX1000_Replica1.sdc(11): LEDR\[*\] could not be matched with a port" {  } { { "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1771862353099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path MAX1000_Replica1.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at MAX1000_Replica1.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_ports \{LEDR\[*\]\}\] " "set_false_path -to \[get_ports \{LEDR\[*\]\}\]" {  } { { "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1771862353099 ""}  } { { "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1771862353099 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK12M " "Node: CLK12M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sdram_controller:sdram\|sdram_dqm\[0\] CLK12M " "Register sdram_controller:sdram\|sdram_dqm\[0\] is being clocked by CLK12M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1771862353103 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1771862353103 "|MAX1000_Replica1|CLK12M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sdram_controller:sdram\|need_refresh " "Node: sdram_controller:sdram\|need_refresh was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sdram_controller:sdram\|byte_en_latched\[1\] sdram_controller:sdram\|need_refresh " "Latch sdram_controller:sdram\|byte_en_latched\[1\] is being clocked by sdram_controller:sdram\|need_refresh" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1771862353103 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1771862353103 "|MAX1000_Replica1|sdram_controller:sdram|need_refresh"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frac_clk_div:cclk\|clk_i " "Node: frac_clk_div:cclk\|clk_i was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] frac_clk_div:cclk\|clk_i " "Register Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] is being clocked by frac_clk_div:cclk\|clk_i" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1771862353104 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1771862353104 "|MAX1000_Replica1|frac_clk_div:cclk|clk_i"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " "Node: Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.RTI3 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " "Register Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.RTI3 is being clocked by Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1771862353104 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1771862353104 "|MAX1000_Replica1|Replica1_CORE:ap1|CPU_MX65:gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " "Node: Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Replica1_CORE:ap1\|pia_uart:pia\|data_out\[7\] Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " "Register Replica1_CORE:ap1\|pia_uart:pia\|data_out\[7\] is being clocked by Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1771862353104 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1771862353104 "|MAX1000_Replica1|Replica1_CORE:ap1|CPU_MX65:gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frac_clk_div:sclk\|clk_i " "Node: frac_clk_div:sclk\|clk_i was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Replica1_CORE:ap1\|pia_uart:pia\|uart_receive:recv\|strobe_n frac_clk_div:sclk\|clk_i " "Register Replica1_CORE:ap1\|pia_uart:pia\|uart_receive:recv\|strobe_n is being clocked by frac_clk_div:sclk\|clk_i" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1771862353104 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1771862353104 "|MAX1000_Replica1|frac_clk_div:sclk|clk_i"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sdram_controller:sdram\|seq_count\[0\] " "Node: sdram_controller:sdram\|seq_count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sdram_controller:sdram\|refresh_active sdram_controller:sdram\|seq_count\[0\] " "Latch sdram_controller:sdram\|refresh_active is being clocked by sdram_controller:sdram\|seq_count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1771862353104 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1771862353104 "|MAX1000_Replica1|sdram_controller:sdram|seq_count[0]"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1771862353105 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1771862353107 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1771862353107 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1771862353107 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1771862353116 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1771862353117 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1771862353123 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1771862353231 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1771862353289 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1771862353787 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1771862354795 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "159.55 mW " "Total thermal power estimate for the design is 159.55 mW" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/24.1std/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1771862354897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 19 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5052 " "Peak virtual memory: 5052 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771862355042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 23 16:59:15 2026 " "Processing ended: Mon Feb 23 16:59:15 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771862355042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771862355042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771862355042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1771862355042 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1771862356400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771862356401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 23 16:59:16 2026 " "Processing started: Mon Feb 23 16:59:16 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771862356401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1771862356401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MAX1000_Replica1 -c MAX1000_Replica1 " "Command: quartus_sta MAX1000_Replica1 -c MAX1000_Replica1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1771862356401 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1771862356503 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1771862356829 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771862356855 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771862356855 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "The Timing Analyzer is analyzing 28 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1771862356961 ""}
{ "Info" "ISTA_SDC_FOUND" "MAX1000_Replica1.sdc " "Reading SDC File: 'MAX1000_Replica1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1771862356995 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "MAX1000_Replica1.sdc 4 MAX10_CLK1_50 port " "Ignored filter at MAX1000_Replica1.sdc(4): MAX10_CLK1_50 could not be matched with a port" {  } { { "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1771862356999 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock MAX1000_Replica1.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at MAX1000_Replica1.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"clk_50\" -period 20.000ns \[get_ports \{MAX10_CLK1_50\}\] " "create_clock -name \"clk_50\" -period 20.000ns \[get_ports \{MAX10_CLK1_50\}\]" {  } { { "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1771862356999 ""}  } { { "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1771862356999 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "MAX1000_Replica1.sdc 10 KEY\[*\] port " "Ignored filter at MAX1000_Replica1.sdc(10): KEY\[*\] could not be matched with a port" {  } { { "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1771862357000 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path MAX1000_Replica1.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at MAX1000_Replica1.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{KEY\[*\]\}\] " "set_false_path -from \[get_ports \{KEY\[*\]\}\]" {  } { { "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1771862357000 ""}  } { { "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1771862357000 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "MAX1000_Replica1.sdc 11 LEDR\[*\] port " "Ignored filter at MAX1000_Replica1.sdc(11): LEDR\[*\] could not be matched with a port" {  } { { "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1771862357000 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path MAX1000_Replica1.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at MAX1000_Replica1.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_ports \{LEDR\[*\]\}\] " "set_false_path -to \[get_ports \{LEDR\[*\]\}\]" {  } { { "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1771862357000 ""}  } { { "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" "" { Text "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M08/MAX1000_Replica1.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1771862357000 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1771862357003 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 83.333 -waveform \{0.000 41.666\} -name CLK12M CLK12M " "create_clock -period 83.333 -waveform \{0.000 41.666\} -name CLK12M CLK12M" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1771862357003 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mclk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 10 -duty_cycle 50.00 -name \{mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{mclk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 10 -duty_cycle 50.00 -name \{mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1771862357003 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mclk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 10 -duty_cycle 50.00 -name \{mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{mclk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 10 -duty_cycle 50.00 -name \{mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1771862357003 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771862357003 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1771862357004 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sdram_controller:sdram\|need_refresh sdram_controller:sdram\|need_refresh " "create_clock -period 1.000 -name sdram_controller:sdram\|need_refresh sdram_controller:sdram\|need_refresh" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1771862357004 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frac_clk_div:cclk\|clk_i frac_clk_div:cclk\|clk_i " "create_clock -period 1.000 -name frac_clk_div:cclk\|clk_i frac_clk_div:cclk\|clk_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1771862357004 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " "create_clock -period 1.000 -name Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1771862357004 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " "create_clock -period 1.000 -name Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1771862357004 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frac_clk_div:sclk\|clk_i frac_clk_div:sclk\|clk_i " "create_clock -period 1.000 -name frac_clk_div:sclk\|clk_i frac_clk_div:sclk\|clk_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1771862357004 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sdram_controller:sdram\|seq_count\[0\] sdram_controller:sdram\|seq_count\[0\] " "create_clock -period 1.000 -name sdram_controller:sdram\|seq_count\[0\] sdram_controller:sdram\|seq_count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1771862357004 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771862357004 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1771862357009 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771862357010 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1771862357010 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1771862357027 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1771862357034 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1771862357039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.038 " "Worst-case setup slack is -14.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.038           -1280.645 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]  " "  -14.038           -1280.645 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.049            -545.163 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]  " "  -13.049            -545.163 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.141            -640.775 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -10.141            -640.775 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.898             -12.900 sdram_controller:sdram\|seq_count\[0\]  " "   -7.898             -12.900 sdram_controller:sdram\|seq_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.231            -180.581 sdram_controller:sdram\|need_refresh  " "   -7.231            -180.581 sdram_controller:sdram\|need_refresh " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.557              -9.046 frac_clk_div:cclk\|clk_i  " "   -4.557              -9.046 frac_clk_div:cclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.850             -79.895 frac_clk_div:sclk\|clk_i  " "   -2.850             -79.895 frac_clk_div:sclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.583              -1.149 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.583              -1.149 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771862357042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.468 " "Worst-case hold slack is -0.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.468              -0.911 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.468              -0.911 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.462              -0.923 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.462              -0.923 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 frac_clk_div:sclk\|clk_i  " "    0.343               0.000 frac_clk_div:sclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]  " "    0.360               0.000 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]  " "    0.363               0.000 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.721               0.000 frac_clk_div:cclk\|clk_i  " "    0.721               0.000 frac_clk_div:cclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.220               0.000 sdram_controller:sdram\|need_refresh  " "    2.220               0.000 sdram_controller:sdram\|need_refresh " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.271               0.000 sdram_controller:sdram\|seq_count\[0\]  " "    2.271               0.000 sdram_controller:sdram\|seq_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771862357050 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1771862357053 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1771862357057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -178.440 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]  " "   -1.487            -178.440 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -101.116 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]  " "   -1.487            -101.116 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -68.402 frac_clk_div:sclk\|clk_i  " "   -1.487             -68.402 frac_clk_div:sclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 frac_clk_div:cclk\|clk_i  " "   -1.487              -2.974 frac_clk_div:cclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.055              -0.066 sdram_controller:sdram\|seq_count\[0\]  " "   -0.055              -0.066 sdram_controller:sdram\|seq_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 sdram_controller:sdram\|need_refresh  " "    0.393               0.000 sdram_controller:sdram\|need_refresh " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.872               0.000 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.872               0.000 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.894               0.000 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.894               0.000 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.513               0.000 CLK12M  " "   41.513               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771862357061 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771862357073 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771862357073 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1771862357079 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1771862357098 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1771862357606 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771862357706 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1771862357717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.228 " "Worst-case setup slack is -13.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.228           -1203.316 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]  " "  -13.228           -1203.316 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.312            -513.111 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]  " "  -12.312            -513.111 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.497            -594.784 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -9.497            -594.784 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.685             -12.658 sdram_controller:sdram\|seq_count\[0\]  " "   -7.685             -12.658 sdram_controller:sdram\|seq_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.257            -181.899 sdram_controller:sdram\|need_refresh  " "   -7.257            -181.899 sdram_controller:sdram\|need_refresh " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.275              -8.540 frac_clk_div:cclk\|clk_i  " "   -4.275              -8.540 frac_clk_div:cclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.549             -71.679 frac_clk_div:sclk\|clk_i  " "   -2.549             -71.679 frac_clk_div:sclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.479              -0.942 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.479              -0.942 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771862357721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.516 " "Worst-case hold slack is -0.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.516              -1.005 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.516              -1.005 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511              -1.021 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.511              -1.021 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 frac_clk_div:sclk\|clk_i  " "    0.306               0.000 frac_clk_div:sclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]  " "    0.322               0.000 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]  " "    0.325               0.000 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 frac_clk_div:cclk\|clk_i  " "    0.598               0.000 frac_clk_div:cclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.901               0.000 sdram_controller:sdram\|need_refresh  " "    1.901               0.000 sdram_controller:sdram\|need_refresh " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.005               0.000 sdram_controller:sdram\|seq_count\[0\]  " "    2.005               0.000 sdram_controller:sdram\|seq_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771862357729 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1771862357733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1771862357736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -178.440 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]  " "   -1.487            -178.440 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -101.116 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]  " "   -1.487            -101.116 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -68.402 frac_clk_div:sclk\|clk_i  " "   -1.487             -68.402 frac_clk_div:sclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 frac_clk_div:cclk\|clk_i  " "   -1.487              -2.974 frac_clk_div:cclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101              -0.155 sdram_controller:sdram\|seq_count\[0\]  " "   -0.101              -0.155 sdram_controller:sdram\|seq_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 sdram_controller:sdram\|need_refresh  " "    0.325               0.000 sdram_controller:sdram\|need_refresh " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.860               0.000 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.860               0.000 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.901               0.000 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.901               0.000 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.513               0.000 CLK12M  " "   41.513               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771862357740 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771862357750 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771862357750 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1771862357755 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771862357880 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1771862357884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.844 " "Worst-case setup slack is -4.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.844            -428.299 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]  " "   -4.844            -428.299 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.618            -177.541 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]  " "   -4.618            -177.541 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.292            -278.128 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -4.292            -278.128 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.314             -78.496 sdram_controller:sdram\|need_refresh  " "   -3.314             -78.496 sdram_controller:sdram\|need_refresh " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.174              -5.480 sdram_controller:sdram\|seq_count\[0\]  " "   -3.174              -5.480 sdram_controller:sdram\|seq_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.933              -3.829 frac_clk_div:cclk\|clk_i  " "   -1.933              -3.829 frac_clk_div:cclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.505              -7.881 frac_clk_div:sclk\|clk_i  " "   -0.505              -7.881 frac_clk_div:sclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.469              -0.920 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.469              -0.920 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771862357888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.201 " "Worst-case hold slack is -0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.201              -0.388 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.201              -0.388 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.193              -0.360 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.193              -0.360 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 frac_clk_div:sclk\|clk_i  " "    0.145               0.000 frac_clk_div:sclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]  " "    0.150               0.000 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]  " "    0.152               0.000 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 frac_clk_div:cclk\|clk_i  " "    0.253               0.000 frac_clk_div:cclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.913               0.000 sdram_controller:sdram\|need_refresh  " "    0.913               0.000 sdram_controller:sdram\|need_refresh " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.927               0.000 sdram_controller:sdram\|seq_count\[0\]  " "    0.927               0.000 sdram_controller:sdram\|seq_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771862357896 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1771862357900 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1771862357903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -120.000 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]  " "   -1.000            -120.000 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -68.000 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]  " "   -1.000             -68.000 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -46.000 frac_clk_div:sclk\|clk_i  " "   -1.000             -46.000 frac_clk_div:sclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 frac_clk_div:cclk\|clk_i  " "   -1.000              -2.000 frac_clk_div:cclk\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 sdram_controller:sdram\|need_refresh  " "    0.354               0.000 sdram_controller:sdram\|need_refresh " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 sdram_controller:sdram\|seq_count\[0\]  " "    0.366               0.000 sdram_controller:sdram\|seq_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.928               0.000 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.928               0.000 mclk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.948               0.000 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.948               0.000 mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.168               0.000 CLK12M  " "   41.168               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771862357907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771862357907 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771862357917 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771862357917 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1771862358510 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1771862358511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4985 " "Peak virtual memory: 4985 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771862358574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 23 16:59:18 2026 " "Processing ended: Mon Feb 23 16:59:18 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771862358574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771862358574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771862358574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1771862358574 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 150 s " "Quartus Prime Full Compilation was successful. 0 errors, 150 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1771862359393 ""}
