Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Dec 16 17:30:01 2025
| Host              : FSO-A running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file fec_gth_loopback_top_timing_summary_routed.rpt -pb fec_gth_loopback_top_timing_summary_routed.pb -rpx fec_gth_loopback_top_timing_summary_routed.rpx -warn_on_violation
| Design            : fec_gth_loopback_top
| Device            : xczu15eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                  Violations  
---------  ----------------  -------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                  1000        
LUTAR-1    Warning           LUT drives async reset alert                 11          
TIMING-9   Warning           Unknown CDC Logic                            1           
TIMING-26  Warning           Missing clock on gigabit transceiver (GT)    5           
XDCB-5     Warning           Runtime inefficient way to find pin objects  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1411)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1899)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1411)
---------------------------
 There are 1411 register/latch pins with no clock driven by root clock pin: mgtrefclk0_x1y1_p (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1899)
---------------------------------------------------
 There are 1899 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.263        0.000                      0                79434        0.012        0.000                      0                79370        0.750        0.000                       0                 30939  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          
sys_clk_p                                                                                            {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_sys                                                                               {0.000 32.000}       64.000          15.625          
  clk_out2_clk_wiz_sys                                                                               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       13.724        0.000                      0                 1017        0.024        0.000                      0                 1017       24.468        0.000                       0                   499  
sys_clk_p                                                                                                                                                                                                                                              0.750        0.000                       0                     1  
  clk_out1_clk_wiz_sys                                                                                    58.800        0.000                      0                16303        0.012        0.000                      0                16303       31.458        0.000                       0                 11259  
  clk_out2_clk_wiz_sys                                                                                     0.645        0.000                      0                55515        0.012        0.000                      0                55515        4.458        0.000                       0                 19180  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_sys                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       63.537        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_out1_clk_wiz_sys                                                                                      49.620        0.000                      0                    8                                                                        
clk_out2_clk_wiz_sys                                                                                 clk_out1_clk_wiz_sys                                                                                       0.263        0.000                      0                    3        0.097        0.000                      0                    3  
                                                                                                     clk_out2_clk_wiz_sys                                                                                     999.629        0.000                      0                   24                                                                        
clk_out1_clk_wiz_sys                                                                                 clk_out2_clk_wiz_sys                                                                                       0.277        0.000                      0                    1        0.114        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_out1_clk_wiz_sys                                                                                 clk_out1_clk_wiz_sys                                                                                      62.619        0.000                      0                  135        0.108        0.000                      0                  135  
**async_default**                                                                                    clk_out2_clk_wiz_sys                                                                                 clk_out2_clk_wiz_sys                                                                                       5.298        0.000                      0                 6296        0.212        0.000                      0                 6296  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       47.065        0.000                      0                  100        0.121        0.000                      0                  100  
**default**                                                                                          clk_out2_clk_wiz_sys                                                                                                                                                                                            9.539        0.000                      0                   24                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                                                                                                                                                                                                                                         
(none)                                                                                               clk_out1_clk_wiz_sys                                                                                                                                                                                      
(none)                                                                                               clk_out2_clk_wiz_sys                                                                                                                                                                                      
(none)                                                                                                                                                                                                    clk_out1_clk_wiz_sys                                                                                 
(none)                                                                                               clk_out1_clk_wiz_sys                                                                                 clk_out1_clk_wiz_sys                                                                                 
(none)                                                                                               clk_out2_clk_wiz_sys                                                                                 clk_out1_clk_wiz_sys                                                                                 
(none)                                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_out1_clk_wiz_sys                                                                                 
(none)                                                                                                                                                                                                    clk_out2_clk_wiz_sys                                                                                 
(none)                                                                                               clk_out1_clk_wiz_sys                                                                                 clk_out2_clk_wiz_sys                                                                                 
(none)                                                                                               clk_out2_clk_wiz_sys                                                                                 clk_out2_clk_wiz_sys                                                                                 
(none)                                                                                               clk_out1_clk_wiz_sys                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                                                                                                                                                                                                                                         
(none)                                                                                               clk_out1_clk_wiz_sys                                                                                                                                                                                      
(none)                                                                                               clk_out2_clk_wiz_sys                                                                                                                                                                                      
(none)                                                                                                                                                                                                    clk_out1_clk_wiz_sys                                                                                 
(none)                                                                                                                                                                                                    clk_out2_clk_wiz_sys                                                                                 
(none)                                                                                                                                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       13.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.724ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.450ns (15.594%)  route 2.436ns (84.407%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.135ns (routing 1.005ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.135     8.155    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y108       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y108       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.623     8.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X106Y105       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     9.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.691     9.696    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X105Y137       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.656    10.476    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X106Y104       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099    10.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.466    11.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -11.041    
  -------------------------------------------------------------------
                         slack                                 13.724    

Slack (MET) :             20.321ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.902ns  (logic 5.266ns (76.299%)  route 1.636ns (23.701%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.503ns = ( 52.503 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.137ns (routing 0.549ns, distribution 0.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.246    30.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X104Y105       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.076    30.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.080    31.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y267        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.090    31.592 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.310    31.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X88Y267        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884    51.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.137    52.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X88Y267        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.000    52.503    
                         clock uncertainty           -0.235    52.267    
    SLICE_X88Y267        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.044    52.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         52.223    
                         arrival time                         -31.902    
  -------------------------------------------------------------------
                         slack                                 20.321    

Slack (MET) :             20.321ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.902ns  (logic 5.266ns (76.299%)  route 1.636ns (23.701%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.503ns = ( 52.503 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.137ns (routing 0.549ns, distribution 0.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.246    30.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X104Y105       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.076    30.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.080    31.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y267        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.090    31.592 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.310    31.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X88Y267        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884    51.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.137    52.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X88Y267        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
                         clock pessimism              0.000    52.503    
                         clock uncertainty           -0.235    52.267    
    SLICE_X88Y267        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.044    52.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]
  -------------------------------------------------------------------
                         required time                         52.223    
                         arrival time                         -31.902    
  -------------------------------------------------------------------
                         slack                                 20.321    

Slack (MET) :             20.347ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.875ns  (logic 5.266ns (76.599%)  route 1.609ns (23.401%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns = ( 52.502 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.136ns (routing 0.549ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.246    30.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X104Y105       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.076    30.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.080    31.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y267        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.090    31.592 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.283    31.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X88Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884    51.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.136    52.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X88Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.000    52.502    
                         clock uncertainty           -0.235    52.266    
    SLICE_X88Y268        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.044    52.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         52.222    
                         arrival time                         -31.875    
  -------------------------------------------------------------------
                         slack                                 20.347    

Slack (MET) :             20.347ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.875ns  (logic 5.266ns (76.599%)  route 1.609ns (23.401%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns = ( 52.502 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.136ns (routing 0.549ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.246    30.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X104Y105       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.076    30.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.080    31.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y267        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.090    31.592 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.283    31.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X88Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884    51.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.136    52.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X88Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.000    52.502    
                         clock uncertainty           -0.235    52.266    
    SLICE_X88Y268        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.044    52.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         52.222    
                         arrival time                         -31.875    
  -------------------------------------------------------------------
                         slack                                 20.347    

Slack (MET) :             20.383ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.841ns  (logic 5.304ns (77.532%)  route 1.537ns (22.468%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 52.504 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.138ns (routing 0.549ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.246    30.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X104Y105       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.076    30.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.080    31.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y267        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.076    31.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.060    31.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X90Y267        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.052    31.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.151    31.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X90Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884    51.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.138    52.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X90Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    52.504    
                         clock uncertainty           -0.235    52.268    
    SLICE_X90Y268        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.044    52.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         52.224    
                         arrival time                         -31.841    
  -------------------------------------------------------------------
                         slack                                 20.383    

Slack (MET) :             20.383ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.841ns  (logic 5.304ns (77.532%)  route 1.537ns (22.468%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 52.504 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.138ns (routing 0.549ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.246    30.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X104Y105       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.076    30.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.080    31.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y267        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.076    31.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.060    31.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X90Y267        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.052    31.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.151    31.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X90Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884    51.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.138    52.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X90Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    52.504    
                         clock uncertainty           -0.235    52.268    
    SLICE_X90Y268        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.044    52.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         52.224    
                         arrival time                         -31.841    
  -------------------------------------------------------------------
                         slack                                 20.383    

Slack (MET) :             20.383ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.841ns  (logic 5.304ns (77.532%)  route 1.537ns (22.468%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 52.504 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.138ns (routing 0.549ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.246    30.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X104Y105       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.076    30.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.080    31.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y267        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.076    31.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.060    31.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X90Y267        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.052    31.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.151    31.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X90Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884    51.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.138    52.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X90Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    52.504    
                         clock uncertainty           -0.235    52.268    
    SLICE_X90Y268        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.044    52.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         52.224    
                         arrival time                         -31.841    
  -------------------------------------------------------------------
                         slack                                 20.383    

Slack (MET) :             20.383ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.841ns  (logic 5.304ns (77.532%)  route 1.537ns (22.468%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 52.504 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.138ns (routing 0.549ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.246    30.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X104Y105       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.076    30.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.080    31.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y267        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.076    31.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.060    31.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X90Y267        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.052    31.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.151    31.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X90Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884    51.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.138    52.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X90Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    52.504    
                         clock uncertainty           -0.235    52.268    
    SLICE_X90Y268        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.044    52.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         52.224    
                         arrival time                         -31.841    
  -------------------------------------------------------------------
                         slack                                 20.383    

Slack (MET) :             20.383ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.841ns  (logic 5.304ns (77.532%)  route 1.537ns (22.468%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 52.504 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.138ns (routing 0.549ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.246    30.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X104Y105       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.076    30.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.080    31.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y267        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.076    31.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.060    31.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X90Y267        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.052    31.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.151    31.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X90Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884    51.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.138    52.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X90Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    52.504    
                         clock uncertainty           -0.235    52.268    
    SLICE_X90Y268        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.044    52.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         52.224    
                         arrival time                         -31.841    
  -------------------------------------------------------------------
                         slack                                 20.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.703%)  route 0.079ns (66.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.813ns
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    4.263ns
  Clock Net Delay (Source):      1.145ns (routing 0.549ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.314ns (routing 0.611ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.145     2.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X84Y266        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y266        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     2.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.079     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG0
    SLICE_X84Y265        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.314     6.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X84Y265        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
                         clock pessimism             -4.263     2.550    
    SLICE_X84Y265        RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.055     2.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.061ns (42.243%)  route 0.083ns (57.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.122ns
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    4.604ns
  Clock Net Delay (Source):      1.847ns (routing 0.913ns, distribution 0.934ns)
  Clock Net Delay (Destination): 2.102ns (routing 1.005ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.847     3.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X84Y266        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y266        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.083     3.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID1
    SLICE_X84Y265        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.102     8.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X84Y265        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism             -4.604     3.518    
    SLICE_X84Y265        RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.059     3.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.577    
                         arrival time                           3.607    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.060ns (28.033%)  route 0.154ns (71.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.130ns
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    4.552ns
  Clock Net Delay (Source):      1.842ns (routing 0.913ns, distribution 0.929ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.005ns, distribution 1.105ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.842     3.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X82Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y263        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     3.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.154     3.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q[2]_7[3]
    SLICE_X81Y261        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.110     8.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X81Y261        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -4.552     3.578    
    SLICE_X81Y261        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.638    
                         arrival time                           3.672    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.058ns (44.821%)  route 0.071ns (55.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.089ns
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    4.603ns
  Clock Net Delay (Source):      1.837ns (routing 0.913ns, distribution 0.924ns)
  Clock Net Delay (Destination): 2.069ns (routing 1.005ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.837     3.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X82Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y272        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.071     3.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X82Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.069     8.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X82Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                         clock pessimism             -4.603     3.486    
    SLICE_X82Y273        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     3.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.548    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.087ns  (logic 0.039ns (44.992%)  route 0.048ns (55.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.789ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    4.275ns
  Clock Net Delay (Source):      1.143ns (routing 0.549ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.611ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.143     2.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X82Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y272        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.548 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.048     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[8]
    SLICE_X82Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.290     6.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X82Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                         clock pessimism             -4.275     2.515    
    SLICE_X82Y272        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.059ns (46.457%)  route 0.068ns (53.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.783ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    4.234ns
  Clock Net Delay (Source):      1.138ns (routing 0.549ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.284ns (routing 0.611ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.138     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X90Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y276        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.052     2.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[3]
    SLICE_X89Y276        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[2]_i_1__1/O
                         net (fo=1, routed)           0.016     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_13
    SLICE_X89Y276        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.284     6.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X89Y276        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/C
                         clock pessimism             -4.234     2.549    
    SLICE_X89Y276        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.053ns (42.363%)  route 0.072ns (57.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.823ns
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    4.233ns
  Clock Net Delay (Source):      1.182ns (routing 0.549ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.324ns (routing 0.611ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.182     2.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y105       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/Q
                         net (fo=4, routed)           0.055     2.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[3]
    SLICE_X104Y105       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     2.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.017     2.673    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X104Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.324     6.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism             -4.233     2.590    
    SLICE_X104Y105       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.636    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.636    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.060ns (42.211%)  route 0.082ns (57.789%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.797ns
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    4.234ns
  Clock Net Delay (Source):      1.140ns (routing 0.549ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.611ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.140     2.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X82Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y263        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.076     2.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[3]
    SLICE_X81Y262        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     2.642 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[2]_i_1/O
                         net (fo=1, routed)           0.006     2.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4
    SLICE_X81Y262        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.298     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X81Y262        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -4.234     2.563    
    SLICE_X81Y262        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.080ns (46.427%)  route 0.092ns (53.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.147ns
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    4.555ns
  Clock Net Delay (Source):      1.902ns (routing 0.913ns, distribution 0.989ns)
  Clock Net Delay (Destination): 2.127ns (routing 1.005ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.902     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y104       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/Q
                         net (fo=4, routed)           0.070     3.646    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[2]
    SLICE_X104Y104       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     3.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.022     3.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X104Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.127     8.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism             -4.555     3.592    
    SLICE_X104Y104       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.652    
                         arrival time                           3.690    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.037ns (40.356%)  route 0.055ns (59.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.785ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    4.276ns
  Clock Net Delay (Source):      1.138ns (routing 0.549ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.611ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.138     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X87Y269        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y269        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.055     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X87Y269        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.286     6.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X87Y269        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                         clock pessimism             -4.276     2.510    
    SLICE_X87Y269        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     2.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y92   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X84Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCM_X0Y0  u_clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y0  u_clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y0  u_clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y0  u_clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y0  u_clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y0  u_clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_sys
  To Clock:  clk_out1_clk_wiz_sys

Setup :            0  Failing Endpoints,  Worst Slack       58.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       31.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.800ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        4.927ns  (logic 0.522ns (10.594%)  route 4.405ns (89.406%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 68.587 - 64.000 ) 
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.115ns (routing 1.501ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.856ns (routing 1.365ns, distribution 1.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.115     4.303    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X95Y266        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y266        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.382 f  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=156, routed)         2.009     6.391    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[1]
    SLICE_X105Y260       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     6.442 f  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.317     6.759    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X107Y260       LUT4 (Prop_E5LUT_SLICEM_I3_O)
                                                      0.070     6.829 f  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=6, routed)           1.361     8.190    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X111Y143       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     8.315 f  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6/O
                         net (fo=1, routed)           0.091     8.406    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6_n_0
    SLICE_X112Y143       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     8.503 r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=13, routed)          0.211     8.714    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X113Y146       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     8.814 r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.417     9.231    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0
    SLICE_X114Y146       FDRE                                         r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.856    68.587    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X114Y146       FDRE                                         r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C
                         clock pessimism             -0.407    68.180    
                         clock uncertainty           -0.089    68.091    
    SLICE_X114Y146       FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    68.031    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         68.031    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                 58.800    

Slack (MET) :             58.800ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        4.927ns  (logic 0.522ns (10.594%)  route 4.405ns (89.406%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 68.587 - 64.000 ) 
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.115ns (routing 1.501ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.856ns (routing 1.365ns, distribution 1.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.115     4.303    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X95Y266        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y266        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.382 f  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=156, routed)         2.009     6.391    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[1]
    SLICE_X105Y260       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     6.442 f  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.317     6.759    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X107Y260       LUT4 (Prop_E5LUT_SLICEM_I3_O)
                                                      0.070     6.829 f  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=6, routed)           1.361     8.190    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X111Y143       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     8.315 f  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6/O
                         net (fo=1, routed)           0.091     8.406    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6_n_0
    SLICE_X112Y143       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     8.503 r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=13, routed)          0.211     8.714    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X113Y146       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     8.814 r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.417     9.231    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0
    SLICE_X114Y146       FDRE                                         r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.856    68.587    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X114Y146       FDRE                                         r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
                         clock pessimism             -0.407    68.180    
                         clock uncertainty           -0.089    68.091    
    SLICE_X114Y146       FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    68.031    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         68.031    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                 58.800    

Slack (MET) :             58.801ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 0.522ns (10.583%)  route 4.410ns (89.417%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 68.594 - 64.000 ) 
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.115ns (routing 1.501ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.863ns (routing 1.365ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.115     4.303    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X95Y266        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y266        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.382 f  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=156, routed)         2.009     6.391    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[1]
    SLICE_X105Y260       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     6.442 f  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.317     6.759    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X107Y260       LUT4 (Prop_E5LUT_SLICEM_I3_O)
                                                      0.070     6.829 f  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=6, routed)           1.361     8.190    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X111Y143       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     8.315 f  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6/O
                         net (fo=1, routed)           0.091     8.406    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6_n_0
    SLICE_X112Y143       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     8.503 r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=13, routed)          0.211     8.714    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X113Y146       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     8.814 r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.422     9.236    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0
    SLICE_X113Y146       FDRE                                         r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.863    68.594    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X113Y146       FDRE                                         r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism             -0.407    68.187    
                         clock uncertainty           -0.089    68.098    
    SLICE_X113Y146       FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    68.037    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         68.037    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                 58.801    

Slack (MET) :             58.801ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 0.522ns (10.583%)  route 4.410ns (89.417%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 68.594 - 64.000 ) 
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.115ns (routing 1.501ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.863ns (routing 1.365ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.115     4.303    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X95Y266        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y266        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.382 f  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=156, routed)         2.009     6.391    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[1]
    SLICE_X105Y260       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     6.442 f  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.317     6.759    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X107Y260       LUT4 (Prop_E5LUT_SLICEM_I3_O)
                                                      0.070     6.829 f  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=6, routed)           1.361     8.190    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X111Y143       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     8.315 f  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6/O
                         net (fo=1, routed)           0.091     8.406    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6_n_0
    SLICE_X112Y143       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     8.503 r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=13, routed)          0.211     8.714    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X113Y146       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     8.814 r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.422     9.236    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0
    SLICE_X113Y146       FDRE                                         r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.863    68.594    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X113Y146       FDRE                                         r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C
                         clock pessimism             -0.407    68.187    
                         clock uncertainty           -0.089    68.098    
    SLICE_X113Y146       FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    68.037    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         68.037    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                 58.801    

Slack (MET) :             58.802ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 0.522ns (10.583%)  route 4.410ns (89.417%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 68.594 - 64.000 ) 
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.115ns (routing 1.501ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.863ns (routing 1.365ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.115     4.303    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X95Y266        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y266        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.382 f  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=156, routed)         2.009     6.391    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[1]
    SLICE_X105Y260       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     6.442 f  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.317     6.759    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X107Y260       LUT4 (Prop_E5LUT_SLICEM_I3_O)
                                                      0.070     6.829 f  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=6, routed)           1.361     8.190    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X111Y143       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     8.315 f  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6/O
                         net (fo=1, routed)           0.091     8.406    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6_n_0
    SLICE_X112Y143       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     8.503 r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=13, routed)          0.211     8.714    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X113Y146       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     8.814 r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.422     9.236    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0
    SLICE_X113Y146       FDRE                                         r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.863    68.594    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X113Y146       FDRE                                         r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C
                         clock pessimism             -0.407    68.187    
                         clock uncertainty           -0.089    68.098    
    SLICE_X113Y146       FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060    68.038    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         68.038    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                 58.802    

Slack (MET) :             58.802ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 0.522ns (10.583%)  route 4.410ns (89.417%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 68.594 - 64.000 ) 
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.115ns (routing 1.501ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.863ns (routing 1.365ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.115     4.303    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X95Y266        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y266        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.382 f  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=156, routed)         2.009     6.391    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[1]
    SLICE_X105Y260       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     6.442 f  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.317     6.759    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X107Y260       LUT4 (Prop_E5LUT_SLICEM_I3_O)
                                                      0.070     6.829 f  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=6, routed)           1.361     8.190    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X111Y143       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     8.315 f  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6/O
                         net (fo=1, routed)           0.091     8.406    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6_n_0
    SLICE_X112Y143       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     8.503 r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=13, routed)          0.211     8.714    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X113Y146       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     8.814 r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.422     9.236    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0
    SLICE_X113Y146       FDRE                                         r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.863    68.594    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X113Y146       FDRE                                         r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
                         clock pessimism             -0.407    68.187    
                         clock uncertainty           -0.089    68.098    
    SLICE_X113Y146       FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060    68.038    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         68.038    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                 58.802    

Slack (MET) :             58.810ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 0.523ns (10.621%)  route 4.401ns (89.379%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 68.593 - 64.000 ) 
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.115ns (routing 1.501ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.862ns (routing 1.365ns, distribution 1.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.115     4.303    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X95Y266        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y266        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.382 f  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=156, routed)         2.009     6.391    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[1]
    SLICE_X105Y260       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     6.442 f  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.317     6.759    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X107Y260       LUT4 (Prop_E5LUT_SLICEM_I3_O)
                                                      0.070     6.829 f  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=6, routed)           1.361     8.190    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X111Y143       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     8.315 f  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6/O
                         net (fo=1, routed)           0.091     8.406    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6_n_0
    SLICE_X112Y143       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     8.503 r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=13, routed)          0.111     8.614    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X113Y143       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.715 r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[1]_i_1/O
                         net (fo=2, routed)           0.513     9.228    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0
    SLICE_X112Y143       FDRE                                         r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.862    68.593    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X112Y143       FDRE                                         r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/C
                         clock pessimism             -0.407    68.186    
                         clock uncertainty           -0.089    68.097    
    SLICE_X112Y143       FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    68.038    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]
  -------------------------------------------------------------------
                         required time                         68.038    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                 58.810    

Slack (MET) :             59.028ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 0.522ns (11.116%)  route 4.174ns (88.884%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 68.583 - 64.000 ) 
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.115ns (routing 1.501ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.852ns (routing 1.365ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.115     4.303    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X95Y266        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y266        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.382 f  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=156, routed)         2.009     6.391    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[1]
    SLICE_X105Y260       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     6.442 f  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.317     6.759    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X107Y260       LUT4 (Prop_E5LUT_SLICEM_I3_O)
                                                      0.070     6.829 f  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=6, routed)           1.361     8.190    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X111Y143       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     8.315 f  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6/O
                         net (fo=1, routed)           0.091     8.406    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6_n_0
    SLICE_X112Y143       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     8.503 r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=13, routed)          0.211     8.714    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X113Y146       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     8.814 r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.185     8.999    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0
    SLICE_X114Y145       FDRE                                         r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.852    68.583    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X114Y145       FDRE                                         r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C
                         clock pessimism             -0.407    68.176    
                         clock uncertainty           -0.089    68.087    
    SLICE_X114Y145       FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    68.027    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         68.027    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                 59.028    

Slack (MET) :             59.028ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 0.522ns (11.116%)  route 4.174ns (88.884%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 68.583 - 64.000 ) 
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.115ns (routing 1.501ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.852ns (routing 1.365ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.115     4.303    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X95Y266        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y266        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.382 f  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=156, routed)         2.009     6.391    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[1]
    SLICE_X105Y260       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     6.442 f  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.317     6.759    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X107Y260       LUT4 (Prop_E5LUT_SLICEM_I3_O)
                                                      0.070     6.829 f  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=6, routed)           1.361     8.190    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X111Y143       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     8.315 f  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6/O
                         net (fo=1, routed)           0.091     8.406    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6_n_0
    SLICE_X112Y143       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     8.503 r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=13, routed)          0.211     8.714    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X113Y146       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     8.814 r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.185     8.999    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0
    SLICE_X114Y145       FDRE                                         r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.852    68.583    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X114Y145       FDRE                                         r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
                         clock pessimism             -0.407    68.176    
                         clock uncertainty           -0.089    68.087    
    SLICE_X114Y145       FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    68.027    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         68.027    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                 59.028    

Slack (MET) :             59.028ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 0.522ns (11.116%)  route 4.174ns (88.884%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 68.583 - 64.000 ) 
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.115ns (routing 1.501ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.852ns (routing 1.365ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.115     4.303    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X95Y266        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y266        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.382 f  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=156, routed)         2.009     6.391    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[1]
    SLICE_X105Y260       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     6.442 f  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.317     6.759    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X107Y260       LUT4 (Prop_E5LUT_SLICEM_I3_O)
                                                      0.070     6.829 f  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=6, routed)           1.361     8.190    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X111Y143       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     8.315 f  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6/O
                         net (fo=1, routed)           0.091     8.406    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_6_n_0
    SLICE_X112Y143       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     8.503 r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=13, routed)          0.211     8.714    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X113Y146       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     8.814 r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.185     8.999    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0
    SLICE_X114Y145       FDRE                                         r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.852    68.583    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X114Y145       FDRE                                         r  u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
                         clock pessimism             -0.407    68.176    
                         clock uncertainty           -0.089    68.087    
    SLICE_X114Y145       FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    68.027    u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         68.027    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                 59.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/parallel_dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/parallel_dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.058ns (34.378%)  route 0.111ns (65.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.339ns
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    -0.308ns
  Clock Net Delay (Source):      2.821ns (routing 1.365ns, distribution 1.456ns)
  Clock Net Delay (Destination): 3.151ns (routing 1.501ns, distribution 1.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.821     4.552    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/s_dclk_i
    SLICE_X96Y320        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/parallel_dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y320        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     4.610 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/parallel_dout_reg[4]/Q
                         net (fo=2, routed)           0.111     4.721    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/s_do_o[4]
    SLICE_X95Y319        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/parallel_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.151     4.339    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/s_dclk_i
    SLICE_X95Y319        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/parallel_dout_reg[3]/C
                         clock pessimism              0.308     4.647    
    SLICE_X95Y319        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     4.709    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/parallel_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.709    
                         arrival time                           4.721    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.059ns (24.633%)  route 0.181ns (75.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.319ns
    Source Clock Delay      (SCD):    4.472ns
    Clock Pessimism Removal (CPR):    -0.318ns
  Clock Net Delay (Source):      2.741ns (routing 1.365ns, distribution 1.376ns)
  Clock Net Delay (Destination): 3.131ns (routing 1.501ns, distribution 1.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.741     4.472    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_i
    SLICE_X92Y262        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y262        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.531 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[13]/Q
                         net (fo=2, routed)           0.181     4.711    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_do_o[13]
    SLICE_X94Y263        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.131     4.319    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_i
    SLICE_X94Y263        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[12]/C
                         clock pessimism              0.318     4.638    
    SLICE_X94Y263        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     4.698    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.698    
                         arrival time                           4.711    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/parallel_dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/parallel_dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.059ns (35.887%)  route 0.105ns (64.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.345ns
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    -0.308ns
  Clock Net Delay (Source):      2.834ns (routing 1.365ns, distribution 1.469ns)
  Clock Net Delay (Destination): 3.157ns (routing 1.501ns, distribution 1.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.834     4.565    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/s_dclk_i
    SLICE_X103Y329       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/parallel_dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y329       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.624 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/parallel_dout_reg[5]/Q
                         net (fo=2, routed)           0.105     4.729    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/s_do_o[5]
    SLICE_X101Y329       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/parallel_dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.157     4.345    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/s_dclk_i
    SLICE_X101Y329       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/parallel_dout_reg[4]/C
                         clock pessimism              0.308     4.653    
    SLICE_X101Y329       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     4.715    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/parallel_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.715    
                         arrival time                           4.729    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.081ns (46.194%)  route 0.094ns (53.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.335ns
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Net Delay (Source):      2.815ns (routing 1.365ns, distribution 1.450ns)
  Clock Net Delay (Destination): 3.147ns (routing 1.501ns, distribution 1.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.815     4.546    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_i
    SLICE_X99Y294        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y294        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     4.604 r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[1]/Q
                         net (fo=21, routed)          0.070     4.674    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[1]
    SLICE_X98Y294        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     4.697 r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[13]_i_1/O
                         net (fo=1, routed)           0.024     4.721    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[13]
    SLICE_X98Y294        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.147     4.335    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_i
    SLICE_X98Y294        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[13]/C
                         clock pessimism              0.310     4.645    
    SLICE_X98Y294        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     4.705    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.705    
                         arrival time                           4.721    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.058ns (24.253%)  route 0.181ns (75.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.314ns
    Source Clock Delay      (SCD):    4.472ns
    Clock Pessimism Removal (CPR):    -0.318ns
  Clock Net Delay (Source):      2.741ns (routing 1.365ns, distribution 1.376ns)
  Clock Net Delay (Destination): 3.126ns (routing 1.501ns, distribution 1.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.741     4.472    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X92Y262        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y262        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.530 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[13]/Q
                         net (fo=2, routed)           0.181     4.711    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_do_o[13]
    SLICE_X95Y263        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.126     4.314    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X95Y263        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[12]/C
                         clock pessimism              0.318     4.633    
    SLICE_X95Y263        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     4.695    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.695    
                         arrival time                           4.711    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.061ns (46.923%)  route 0.069ns (53.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.333ns
    Source Clock Delay      (SCD):    4.545ns
    Clock Pessimism Removal (CPR):    -0.262ns
  Clock Net Delay (Source):      2.814ns (routing 1.365ns, distribution 1.449ns)
  Clock Net Delay (Destination): 3.145ns (routing 1.501ns, distribution 1.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.814     4.545    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_dclk_i
    SLICE_X98Y291        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y291        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.606 r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[14]/Q
                         net (fo=2, routed)           0.069     4.675    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_do_o[14]
    SLICE_X98Y289        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.145     4.333    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_dclk_i
    SLICE_X98Y289        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[13]/C
                         clock pessimism              0.262     4.595    
    SLICE_X98Y289        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     4.657    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.657    
                         arrival time                           4.675    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Net Delay (Source):      1.714ns (routing 0.816ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.916ns (routing 0.909ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.714     2.683    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_dclk_i
    SLICE_X98Y289        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y289        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.722 r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[10]/Q
                         net (fo=2, routed)           0.033     2.755    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_do_o[10]
    SLICE_X98Y289        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.916     2.538    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_dclk_i
    SLICE_X98Y289        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[9]/C
                         clock pessimism              0.151     2.689    
    SLICE_X98Y289        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.736    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/parallel_dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/parallel_dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    -0.149ns
  Clock Net Delay (Source):      1.678ns (routing 0.816ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.909ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.678     2.647    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/s_dclk_i
    SLICE_X89Y320        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/parallel_dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y320        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.686 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/parallel_dout_reg[8]/Q
                         net (fo=2, routed)           0.033     2.719    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/s_do_o[8]
    SLICE_X89Y320        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/parallel_dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.881     2.503    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/s_dclk_i
    SLICE_X89Y320        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/parallel_dout_reg[7]/C
                         clock pessimism              0.149     2.653    
    SLICE_X89Y320        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.700    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/parallel_dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.061ns (47.506%)  route 0.067ns (52.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    -0.261ns
  Clock Net Delay (Source):      2.800ns (routing 1.365ns, distribution 1.435ns)
  Clock Net Delay (Destination): 3.129ns (routing 1.501ns, distribution 1.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.800     4.531    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X95Y263        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y263        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.592 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[12]/Q
                         net (fo=2, routed)           0.067     4.659    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_do_o[12]
    SLICE_X95Y264        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.129     4.317    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X95Y264        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[11]/C
                         clock pessimism              0.261     4.578    
    SLICE_X95Y264        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     4.640    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.640    
                         arrival time                           4.659    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/parallel_dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/parallel_dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Net Delay (Source):      1.722ns (routing 0.816ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.931ns (routing 0.909ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.722     2.691    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/s_dclk_i
    SLICE_X95Y320        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/parallel_dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y320        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.730 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/parallel_dout_reg[10]/Q
                         net (fo=2, routed)           0.034     2.764    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/s_do_o[10]
    SLICE_X95Y320        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/parallel_dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.931     2.553    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/s_dclk_i
    SLICE_X95Y320        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/parallel_dout_reg[9]/C
                         clock pessimism              0.144     2.697    
    SLICE_X95Y320        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.744    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/parallel_dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.744    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_sys
Waveform(ns):       { 0.000 32.000 }
Period(ns):         64.000
Sources:            { u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         64.000      62.431     RAMB18_X7Y95  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         64.000      62.431     RAMB36_X8Y70  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         64.000      62.431     RAMB36_X8Y78  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         64.000      62.431     RAMB36_X8Y71  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         64.000      62.431     RAMB36_X8Y75  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         64.000      62.431     RAMB36_X8Y79  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         64.000      62.431     RAMB36_X8Y74  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         64.000      62.431     RAMB36_X8Y59  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         64.000      62.431     RAMB36_X8Y64  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         64.000      62.431     RAMB36_X8Y67  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         32.000      31.458     RAMB18_X7Y95  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         32.000      31.458     RAMB18_X7Y95  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         32.000      31.458     RAMB36_X8Y70  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         32.000      31.458     RAMB36_X8Y70  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         32.000      31.458     RAMB36_X8Y78  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         32.000      31.458     RAMB36_X8Y78  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         32.000      31.458     RAMB36_X8Y71  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         32.000      31.458     RAMB36_X8Y71  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         32.000      31.458     RAMB36_X8Y75  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         32.000      31.458     RAMB36_X8Y75  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         32.000      31.458     RAMB18_X7Y95  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         32.000      31.458     RAMB18_X7Y95  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         32.000      31.458     RAMB36_X8Y70  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         32.000      31.458     RAMB36_X8Y70  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         32.000      31.458     RAMB36_X8Y78  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         32.000      31.458     RAMB36_X8Y78  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         32.000      31.458     RAMB36_X8Y71  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         32.000      31.458     RAMB36_X8Y71  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         32.000      31.458     RAMB36_X8Y75  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         32.000      31.458     RAMB36_X8Y75  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_sys
  To Clock:  clk_out2_clk_wiz_sys

Setup :            0  Failing Endpoints,  Worst Slack        0.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_243/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 0.081ns (0.923%)  route 8.698ns (99.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 14.377 - 10.000 ) 
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.005ns (routing 1.502ns, distribution 1.503ns)
  Clock Net Delay (Destination): 2.641ns (routing 1.364ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.005     4.198    u_fec_rx/u_deinterleaver/clk
    SLICE_X72Y328        FDCE                                         r  u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y328        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.279 r  u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/Q
                         net (fo=516, routed)         8.698    12.977    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/addrb[9]
    RAMB36_X5Y19         RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_243/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.641    14.377    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/clka
    RAMB36_X5Y19         RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_243/CLKBWRCLK
                         clock pessimism             -0.405    13.972    
                         clock uncertainty           -0.066    13.905    
    RAMB36_X5Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.284    13.621    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_243
  -------------------------------------------------------------------
                         required time                         13.621    
                         arrival time                         -12.977    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_168/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        8.965ns  (logic 0.081ns (0.904%)  route 8.884ns (99.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns = ( 14.584 - 10.000 ) 
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.005ns (routing 1.502ns, distribution 1.503ns)
  Clock Net Delay (Destination): 2.848ns (routing 1.364ns, distribution 1.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.005     4.198    u_fec_rx/u_deinterleaver/clk
    SLICE_X72Y328        FDCE                                         r  u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y328        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.279 r  u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/Q
                         net (fo=516, routed)         8.884    13.163    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/addrb[9]
    RAMB36_X9Y16         RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_168/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.848    14.584    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/clka
    RAMB36_X9Y16         RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_168/CLKBWRCLK
                         clock pessimism             -0.405    14.179    
                         clock uncertainty           -0.066    14.113    
    RAMB36_X9Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.284    13.829    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_168
  -------------------------------------------------------------------
                         required time                         13.829    
                         arrival time                         -13.163    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_245/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        8.755ns  (logic 0.081ns (0.925%)  route 8.674ns (99.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 14.387 - 10.000 ) 
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.005ns (routing 1.502ns, distribution 1.503ns)
  Clock Net Delay (Destination): 2.651ns (routing 1.364ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.005     4.198    u_fec_rx/u_deinterleaver/clk
    SLICE_X72Y328        FDCE                                         r  u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y328        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.279 r  u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/Q
                         net (fo=516, routed)         8.674    12.954    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/addrb[9]
    RAMB36_X5Y21         RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_245/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.651    14.387    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/clka
    RAMB36_X5Y21         RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_245/CLKBWRCLK
                         clock pessimism             -0.405    13.982    
                         clock uncertainty           -0.066    13.915    
    RAMB36_X5Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.284    13.631    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_245
  -------------------------------------------------------------------
                         required time                         13.631    
                         arrival time                         -12.954    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_143/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        9.007ns  (logic 0.081ns (0.899%)  route 8.926ns (99.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.646ns = ( 14.646 - 10.000 ) 
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.005ns (routing 1.502ns, distribution 1.503ns)
  Clock Net Delay (Destination): 2.910ns (routing 1.364ns, distribution 1.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.005     4.198    u_fec_rx/u_deinterleaver/clk
    SLICE_X72Y328        FDCE                                         r  u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y328        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.279 r  u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/Q
                         net (fo=516, routed)         8.926    13.205    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/addrb[9]
    RAMB36_X10Y19        RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_143/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.910    14.646    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/clka
    RAMB36_X10Y19        RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_143/CLKBWRCLK
                         clock pessimism             -0.405    14.241    
                         clock uncertainty           -0.066    14.174    
    RAMB36_X10Y19        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.284    13.890    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_143
  -------------------------------------------------------------------
                         required time                         13.890    
                         arrival time                         -13.205    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_136/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        9.024ns  (logic 0.081ns (0.898%)  route 8.943ns (99.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.666ns = ( 14.666 - 10.000 ) 
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.005ns (routing 1.502ns, distribution 1.503ns)
  Clock Net Delay (Destination): 2.930ns (routing 1.364ns, distribution 1.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.005     4.198    u_fec_rx/u_deinterleaver/clk
    SLICE_X72Y328        FDCE                                         r  u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y328        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.279 r  u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/Q
                         net (fo=516, routed)         8.943    13.222    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/addrb[9]
    RAMB36_X10Y12        RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_136/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.930    14.666    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/clka
    RAMB36_X10Y12        RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_136/CLKBWRCLK
                         clock pessimism             -0.405    14.261    
                         clock uncertainty           -0.066    14.195    
    RAMB36_X10Y12        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.284    13.911    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_136
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                         -13.222    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_244/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        8.707ns  (logic 0.081ns (0.930%)  route 8.626ns (99.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 14.383 - 10.000 ) 
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.005ns (routing 1.502ns, distribution 1.503ns)
  Clock Net Delay (Destination): 2.647ns (routing 1.364ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.005     4.198    u_fec_rx/u_deinterleaver/clk
    SLICE_X72Y328        FDCE                                         r  u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y328        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.279 r  u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/Q
                         net (fo=516, routed)         8.626    12.905    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/addrb[9]
    RAMB36_X5Y20         RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_244/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.647    14.383    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/clka
    RAMB36_X5Y20         RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_244/CLKBWRCLK
                         clock pessimism             -0.405    13.978    
                         clock uncertainty           -0.066    13.911    
    RAMB36_X5Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.284    13.627    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_244
  -------------------------------------------------------------------
                         required time                         13.627    
                         arrival time                         -12.905    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_223/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        8.994ns  (logic 0.081ns (0.901%)  route 8.913ns (99.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 14.681 - 10.000 ) 
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.005ns (routing 1.502ns, distribution 1.503ns)
  Clock Net Delay (Destination): 2.945ns (routing 1.364ns, distribution 1.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.005     4.198    u_fec_rx/u_deinterleaver/clk
    SLICE_X72Y328        FDCE                                         r  u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y328        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.279 r  u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/Q
                         net (fo=516, routed)         8.913    13.192    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/addrb[9]
    RAMB36_X10Y11        RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_223/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.945    14.681    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/clka
    RAMB36_X10Y11        RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_223/CLKBWRCLK
                         clock pessimism             -0.405    14.276    
                         clock uncertainty           -0.066    14.209    
    RAMB36_X10Y11        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.284    13.925    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_223
  -------------------------------------------------------------------
                         required time                         13.925    
                         arrival time                         -13.192    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_171/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        8.888ns  (logic 0.081ns (0.911%)  route 8.807ns (99.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.577ns = ( 14.577 - 10.000 ) 
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.005ns (routing 1.502ns, distribution 1.503ns)
  Clock Net Delay (Destination): 2.841ns (routing 1.364ns, distribution 1.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.005     4.198    u_fec_rx/u_deinterleaver/clk
    SLICE_X72Y328        FDCE                                         r  u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y328        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.279 r  u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/Q
                         net (fo=516, routed)         8.807    13.086    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/addrb[9]
    RAMB36_X9Y19         RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_171/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.841    14.577    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/clka
    RAMB36_X9Y19         RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_171/CLKBWRCLK
                         clock pessimism             -0.405    14.172    
                         clock uncertainty           -0.066    14.105    
    RAMB36_X9Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.284    13.821    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_171
  -------------------------------------------------------------------
                         required time                         13.821    
                         arrival time                         -13.086    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_142/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        8.937ns  (logic 0.081ns (0.906%)  route 8.856ns (99.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 14.640 - 10.000 ) 
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.005ns (routing 1.502ns, distribution 1.503ns)
  Clock Net Delay (Destination): 2.904ns (routing 1.364ns, distribution 1.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.005     4.198    u_fec_rx/u_deinterleaver/clk
    SLICE_X72Y328        FDCE                                         r  u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y328        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.279 r  u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/Q
                         net (fo=516, routed)         8.856    13.135    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/addrb[9]
    RAMB36_X10Y18        RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_142/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.904    14.640    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/clka
    RAMB36_X10Y18        RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_142/CLKBWRCLK
                         clock pessimism             -0.405    14.235    
                         clock uncertainty           -0.066    14.168    
    RAMB36_X10Y18        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.284    13.884    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_142
  -------------------------------------------------------------------
                         required time                         13.884    
                         arrival time                         -13.135    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_94/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        8.890ns  (logic 0.081ns (0.911%)  route 8.809ns (99.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 14.606 - 10.000 ) 
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.005ns (routing 1.502ns, distribution 1.503ns)
  Clock Net Delay (Destination): 2.870ns (routing 1.364ns, distribution 1.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.005     4.198    u_fec_rx/u_deinterleaver/clk
    SLICE_X72Y328        FDCE                                         r  u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y328        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.279 r  u_fec_rx/u_deinterleaver/rd_sym_idx_reg[9]/Q
                         net (fo=516, routed)         8.809    13.088    u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/addrb[9]
    RAMB36_X9Y59         RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_94/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.870    14.606    u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/clka
    RAMB36_X9Y59         RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_94/CLKBWRCLK
                         clock pessimism             -0.397    14.209    
                         clock uncertainty           -0.066    14.142    
    RAMB36_X9Y59         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.284    13.858    u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_94
  -------------------------------------------------------------------
                         required time                         13.858    
                         arrival time                         -13.088    
  -------------------------------------------------------------------
                         slack                                  0.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.093ns (44.120%)  route 0.118ns (55.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.162ns
    Source Clock Delay      (SCD):    4.340ns
    Clock Pessimism Removal (CPR):    -0.316ns
  Clock Net Delay (Source):      2.604ns (routing 1.364ns, distribution 1.240ns)
  Clock Net Delay (Destination): 2.969ns (routing 1.502ns, distribution 1.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.604     4.340    <hidden>
    SLICE_X60Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.398 r  <hidden>
                         net (fo=8, routed)           0.082     4.480    <hidden>
    SLICE_X61Y32         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.035     4.515 r  <hidden>
                         net (fo=1, routed)           0.036     4.551    <hidden>
    SLICE_X61Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.969     4.162    <hidden>
    SLICE_X61Y32         FDRE                                         r  <hidden>
                         clock pessimism              0.316     4.478    
    SLICE_X61Y32         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     4.538    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.538    
                         arrival time                           4.551    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.093ns (28.720%)  route 0.231ns (71.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.161ns
    Source Clock Delay      (SCD):    4.316ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Net Delay (Source):      2.580ns (routing 1.364ns, distribution 1.216ns)
  Clock Net Delay (Destination): 2.968ns (routing 1.502ns, distribution 1.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.580     4.316    <hidden>
    SLICE_X51Y239        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y239        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.374 r  <hidden>
                         net (fo=8, routed)           0.196     4.570    <hidden>
    SLICE_X49Y240        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.035     4.605 r  <hidden>
                         net (fo=1, routed)           0.035     4.640    <hidden>
    SLICE_X49Y240        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.968     4.161    <hidden>
    SLICE_X49Y240        FDRE                                         r  <hidden>
                         clock pessimism              0.405     4.566    
    SLICE_X49Y240        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     4.626    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.626    
                         arrival time                           4.640    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.059ns (32.098%)  route 0.125ns (67.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.128ns
    Source Clock Delay      (SCD):    4.340ns
    Clock Pessimism Removal (CPR):    -0.319ns
  Clock Net Delay (Source):      2.604ns (routing 1.364ns, distribution 1.240ns)
  Clock Net Delay (Destination): 2.935ns (routing 1.502ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.604     4.340    <hidden>
    SLICE_X59Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.399 r  <hidden>
                         net (fo=2, routed)           0.125     4.524    <hidden>
    SLICE_X59Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.935     4.128    <hidden>
    SLICE_X59Y28         FDRE                                         r  <hidden>
                         clock pessimism              0.319     4.447    
    SLICE_X59Y28         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     4.509    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.509    
                         arrival time                           4.524    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.061ns (34.385%)  route 0.116ns (65.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.137ns
    Source Clock Delay      (SCD):    4.356ns
    Clock Pessimism Removal (CPR):    -0.319ns
  Clock Net Delay (Source):      2.620ns (routing 1.364ns, distribution 1.256ns)
  Clock Net Delay (Destination): 2.944ns (routing 1.502ns, distribution 1.442ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.620     4.356    <hidden>
    SLICE_X54Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     4.417 r  <hidden>
                         net (fo=2, routed)           0.116     4.534    <hidden>
    SLICE_X52Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.944     4.137    <hidden>
    SLICE_X52Y28         FDRE                                         r  <hidden>
                         clock pessimism              0.319     4.456    
    SLICE_X52Y28         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     4.518    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.518    
                         arrival time                           4.534    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.060ns (38.362%)  route 0.096ns (61.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.216ns
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    -0.319ns
  Clock Net Delay (Source):      2.722ns (routing 1.364ns, distribution 1.358ns)
  Clock Net Delay (Destination): 3.023ns (routing 1.502ns, distribution 1.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.722     4.458    <hidden>
    SLICE_X75Y291        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y291        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     4.518 r  <hidden>
                         net (fo=2, routed)           0.096     4.614    <hidden>
    SLICE_X74Y291        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.023     4.216    <hidden>
    SLICE_X74Y291        FDRE                                         r  <hidden>
                         clock pessimism              0.319     4.535    
    SLICE_X74Y291        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     4.597    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.597    
                         arrival time                           4.614    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.080ns (45.788%)  route 0.095ns (54.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.125ns
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    -0.319ns
  Clock Net Delay (Source):      2.611ns (routing 1.364ns, distribution 1.247ns)
  Clock Net Delay (Destination): 2.932ns (routing 1.502ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.611     4.347    <hidden>
    SLICE_X60Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     4.405 r  <hidden>
                         net (fo=8, routed)           0.071     4.476    <hidden>
    SLICE_X59Y27         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.022     4.498 r  <hidden>
                         net (fo=1, routed)           0.024     4.522    <hidden>
    SLICE_X59Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.932     4.125    <hidden>
    SLICE_X59Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.319     4.444    
    SLICE_X59Y27         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     4.504    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.504    
                         arrival time                           4.522    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 div_divisor_reg_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.060ns (32.278%)  route 0.126ns (67.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    4.489ns
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Net Delay (Source):      2.753ns (routing 1.364ns, distribution 1.389ns)
  Clock Net Delay (Destination): 3.084ns (routing 1.502ns, distribution 1.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.753     4.489    core_clk
    SLICE_X81Y300        FDRE                                         r  div_divisor_reg_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y300        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     4.549 r  div_divisor_reg_reg[61]/Q
                         net (fo=2, routed)           0.126     4.675    <hidden>
    SLICE_X78Y302        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.084     4.277    <hidden>
    SLICE_X78Y302        FDRE                                         r  <hidden>
                         clock pessimism              0.317     4.594    
    SLICE_X78Y302        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     4.656    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.656    
                         arrival time                           4.675    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.060ns (46.084%)  route 0.070ns (53.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.128ns
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Net Delay (Source):      2.609ns (routing 1.364ns, distribution 1.245ns)
  Clock Net Delay (Destination): 2.935ns (routing 1.502ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.609     4.345    <hidden>
    SLICE_X59Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     4.405 r  <hidden>
                         net (fo=2, routed)           0.070     4.476    <hidden>
    SLICE_X59Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.935     4.128    <hidden>
    SLICE_X59Y28         FDRE                                         r  <hidden>
                         clock pessimism              0.267     4.395    
    SLICE_X59Y28         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.457    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.457    
                         arrival time                           4.476    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.093ns (50.393%)  route 0.092ns (49.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.132ns
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    -0.319ns
  Clock Net Delay (Source):      2.609ns (routing 1.364ns, distribution 1.245ns)
  Clock Net Delay (Destination): 2.939ns (routing 1.502ns, distribution 1.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.609     4.345    <hidden>
    SLICE_X54Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.403 r  <hidden>
                         net (fo=8, routed)           0.070     4.473    <hidden>
    SLICE_X53Y25         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.035     4.508 r  <hidden>
                         net (fo=1, routed)           0.022     4.530    <hidden>
    SLICE_X53Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.939     4.132    <hidden>
    SLICE_X53Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.319     4.451    
    SLICE_X53Y25         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.511    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.511    
                         arrival time                           4.530    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.060ns (43.444%)  route 0.078ns (56.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.271ns
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      2.739ns (routing 1.364ns, distribution 1.375ns)
  Clock Net Delay (Destination): 3.078ns (routing 1.502ns, distribution 1.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.739     4.475    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X78Y316        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y316        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     4.535 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[15]/Q
                         net (fo=3, routed)           0.078     4.613    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[30]
    SLICE_X78Y315        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.078     4.271    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X78Y315        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[15]/C
                         clock pessimism              0.263     4.534    
    SLICE_X78Y315        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     4.594    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.594    
                         arrival time                           4.613    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X5Y48  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X5Y49  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y38  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X5Y44  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_100/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X5Y45  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_101/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X5Y46  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_102/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X5Y47  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_103/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y36  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_104/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y37  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_105/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y38  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_106/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y48  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y48  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y48  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y48  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y49  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y49  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y49  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y49  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y38  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y38  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y48  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y48  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y48  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y48  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y49  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y49  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y49  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y49  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y38  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y38  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_sys
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       63.537ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             63.537ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (MaxDelay Path 64.000ns)
  Data Path Delay:        0.488ns  (logic 0.079ns (16.189%)  route 0.409ns (83.811%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 64.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y275                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X92Y275        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.409     0.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X91Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   64.000    64.000    
    SLICE_X91Y275        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    64.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         64.025    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                 63.537    

Slack (MET) :             63.599ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (MaxDelay Path 64.000ns)
  Data Path Delay:        0.426ns  (logic 0.081ns (19.014%)  route 0.345ns (80.986%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 64.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y275                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X92Y275        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.345     0.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X93Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   64.000    64.000    
    SLICE_X93Y275        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    64.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         64.025    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                 63.599    

Slack (MET) :             63.650ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (MaxDelay Path 64.000ns)
  Data Path Delay:        0.375ns  (logic 0.079ns (21.067%)  route 0.296ns (78.933%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 64.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y263                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X81Y263        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.296     0.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X81Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   64.000    64.000    
    SLICE_X81Y263        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    64.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         64.025    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                 63.650    

Slack (MET) :             63.694ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (MaxDelay Path 64.000ns)
  Data Path Delay:        0.331ns  (logic 0.079ns (23.867%)  route 0.252ns (76.133%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 64.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y263                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X82Y263        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.252     0.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X82Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   64.000    64.000    
    SLICE_X82Y263        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    64.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         64.025    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                 63.694    

Slack (MET) :             63.695ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (MaxDelay Path 64.000ns)
  Data Path Delay:        0.330ns  (logic 0.079ns (23.939%)  route 0.251ns (76.061%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 64.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y275                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X92Y275        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.251     0.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X91Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   64.000    64.000    
    SLICE_X91Y275        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    64.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         64.025    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                 63.695    

Slack (MET) :             63.728ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (MaxDelay Path 64.000ns)
  Data Path Delay:        0.297ns  (logic 0.080ns (26.936%)  route 0.217ns (73.064%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 64.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y263                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X82Y263        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.217     0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X80Y262        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   64.000    64.000    
    SLICE_X80Y262        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    64.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         64.025    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                 63.728    

Slack (MET) :             63.729ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (MaxDelay Path 64.000ns)
  Data Path Delay:        0.296ns  (logic 0.079ns (26.689%)  route 0.217ns (73.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 64.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y263                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X82Y263        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.217     0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X80Y262        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   64.000    64.000    
    SLICE_X80Y262        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    64.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         64.025    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                 63.729    

Slack (MET) :             63.749ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (MaxDelay Path 64.000ns)
  Data Path Delay:        0.276ns  (logic 0.079ns (28.623%)  route 0.197ns (71.377%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 64.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y275                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X92Y275        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.197     0.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X92Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   64.000    64.000    
    SLICE_X92Y275        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    64.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         64.025    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                 63.749    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out1_clk_wiz_sys

Setup :            0  Failing Endpoints,  Worst Slack       49.620ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.620ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.405ns  (logic 0.076ns (18.765%)  route 0.329ns (81.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y275                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X91Y275        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.329     0.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X90Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X90Y275        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                 49.620    

Slack (MET) :             49.635ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.390ns  (logic 0.079ns (20.256%)  route 0.311ns (79.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y263                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X82Y263        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.311     0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X82Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X82Y263        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                 49.635    

Slack (MET) :             49.638ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.387ns  (logic 0.076ns (19.638%)  route 0.311ns (80.362%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y275                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X91Y275        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.311     0.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X90Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X90Y275        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                 49.638    

Slack (MET) :             49.688ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.337ns  (logic 0.081ns (24.036%)  route 0.256ns (75.964%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y263                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X82Y263        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.256     0.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X83Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X83Y263        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                 49.688    

Slack (MET) :             49.707ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.318ns  (logic 0.079ns (24.843%)  route 0.239ns (75.157%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y263                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X82Y263        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.239     0.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X83Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X83Y263        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                 49.707    

Slack (MET) :             49.739ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.286ns  (logic 0.079ns (27.622%)  route 0.207ns (72.378%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y275                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X92Y275        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.207     0.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X92Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X92Y275        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                 49.739    

Slack (MET) :             49.745ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.280ns  (logic 0.079ns (28.214%)  route 0.201ns (71.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y263                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X81Y263        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.201     0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X81Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X81Y263        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                 49.745    

Slack (MET) :             49.764ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.261ns  (logic 0.080ns (30.651%)  route 0.181ns (69.349%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y275                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X91Y275        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.181     0.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X90Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X90Y275        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                 49.764    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_sys
  To Clock:  clk_out1_clk_wiz_sys

Setup :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loopback_fr1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_sys rise@192.000ns - clk_out2_clk_wiz_sys rise@190.000ns)
  Data Path Delay:        1.209ns  (logic 0.079ns (6.534%)  route 1.130ns (93.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 196.461 - 192.000 ) 
    Source Clock Delay      (SCD):    4.228ns = ( 194.228 - 190.000 ) 
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.035ns (routing 1.502ns, distribution 1.533ns)
  Clock Net Delay (Destination): 2.730ns (routing 1.365ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                    190.000   190.000 r  
    AL8                                               0.000   190.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100   190.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495   190.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050   190.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   190.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397   191.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127   190.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250   191.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   191.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.035   194.228    <hidden>
    SLICE_X84Y285        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y285        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079   194.307 r  <hidden>
                         net (fo=1, routed)           1.130   195.437    loop_backmode[1]
    SLICE_X84Y285        FDRE                                         r  loopback_fr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                    192.000   192.000 r  
    AL8                                               0.000   192.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079   192.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399   192.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   192.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   192.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344   192.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630   193.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215   193.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   193.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.730   196.461    freerun_clk
    SLICE_X84Y285        FDRE                                         r  loopback_fr1_reg[1]/C
                         clock pessimism             -0.577   195.884    
                         clock uncertainty           -0.209   195.675    
    SLICE_X84Y285        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025   195.700    loopback_fr1_reg[1]
  -------------------------------------------------------------------
                         required time                        195.700    
                         arrival time                        -195.437    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loopback_fr1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_sys rise@192.000ns - clk_out2_clk_wiz_sys rise@190.000ns)
  Data Path Delay:        1.205ns  (logic 0.076ns (6.307%)  route 1.129ns (93.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 196.461 - 192.000 ) 
    Source Clock Delay      (SCD):    4.228ns = ( 194.228 - 190.000 ) 
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.035ns (routing 1.502ns, distribution 1.533ns)
  Clock Net Delay (Destination): 2.730ns (routing 1.365ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                    190.000   190.000 r  
    AL8                                               0.000   190.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100   190.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495   190.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050   190.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   190.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397   191.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127   190.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250   191.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   191.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.035   194.228    <hidden>
    SLICE_X84Y285        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y285        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076   194.304 r  <hidden>
                         net (fo=1, routed)           1.129   195.433    loop_backmode[0]
    SLICE_X84Y285        FDRE                                         r  loopback_fr1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                    192.000   192.000 r  
    AL8                                               0.000   192.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079   192.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399   192.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   192.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   192.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344   192.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630   193.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215   193.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   193.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.730   196.461    freerun_clk
    SLICE_X84Y285        FDRE                                         r  loopback_fr1_reg[0]/C
                         clock pessimism             -0.577   195.884    
                         clock uncertainty           -0.209   195.675    
    SLICE_X84Y285        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025   195.700    loopback_fr1_reg[0]
  -------------------------------------------------------------------
                         required time                        195.700    
                         arrival time                        -195.433    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loopback_fr1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_sys rise@192.000ns - clk_out2_clk_wiz_sys rise@190.000ns)
  Data Path Delay:        1.183ns  (logic 0.076ns (6.424%)  route 1.107ns (93.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 196.461 - 192.000 ) 
    Source Clock Delay      (SCD):    4.228ns = ( 194.228 - 190.000 ) 
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.035ns (routing 1.502ns, distribution 1.533ns)
  Clock Net Delay (Destination): 2.730ns (routing 1.365ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                    190.000   190.000 r  
    AL8                                               0.000   190.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100   190.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495   190.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050   190.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   190.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397   191.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127   190.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250   191.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   191.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.035   194.228    <hidden>
    SLICE_X84Y285        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y285        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076   194.304 r  <hidden>
                         net (fo=1, routed)           1.107   195.411    loop_backmode[2]
    SLICE_X84Y285        FDRE                                         r  loopback_fr1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                    192.000   192.000 r  
    AL8                                               0.000   192.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079   192.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399   192.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   192.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   192.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344   192.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630   193.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215   193.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   193.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.730   196.461    freerun_clk
    SLICE_X84Y285        FDRE                                         r  loopback_fr1_reg[2]/C
                         clock pessimism             -0.577   195.884    
                         clock uncertainty           -0.209   195.675    
    SLICE_X84Y285        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025   195.700    loopback_fr1_reg[2]
  -------------------------------------------------------------------
                         required time                        195.700    
                         arrival time                        -195.411    
  -------------------------------------------------------------------
                         slack                                  0.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loopback_fr1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.039ns (6.830%)  route 0.532ns (93.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.659ns (routing 0.816ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.909ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.659     2.631    <hidden>
    SLICE_X84Y285        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y285        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.670 r  <hidden>
                         net (fo=1, routed)           0.532     3.202    loop_backmode[1]
    SLICE_X84Y285        FDRE                                         r  loopback_fr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.858     2.480    freerun_clk
    SLICE_X84Y285        FDRE                                         r  loopback_fr1_reg[1]/C
                         clock pessimism              0.369     2.849    
                         clock uncertainty            0.209     3.058    
    SLICE_X84Y285        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     3.105    loopback_fr1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.105    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loopback_fr1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.037ns (6.424%)  route 0.539ns (93.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.659ns (routing 0.816ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.909ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.659     2.631    <hidden>
    SLICE_X84Y285        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y285        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.668 r  <hidden>
                         net (fo=1, routed)           0.539     3.207    loop_backmode[2]
    SLICE_X84Y285        FDRE                                         r  loopback_fr1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.858     2.480    freerun_clk
    SLICE_X84Y285        FDRE                                         r  loopback_fr1_reg[2]/C
                         clock pessimism              0.369     2.849    
                         clock uncertainty            0.209     3.058    
    SLICE_X84Y285        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     3.104    loopback_fr1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.104    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loopback_fr1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.038ns (6.365%)  route 0.559ns (93.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.659ns (routing 0.816ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.909ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.659     2.631    <hidden>
    SLICE_X84Y285        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y285        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.669 r  <hidden>
                         net (fo=1, routed)           0.559     3.228    loop_backmode[0]
    SLICE_X84Y285        FDRE                                         r  loopback_fr1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.858     2.480    freerun_clk
    SLICE_X84Y285        FDRE                                         r  loopback_fr1_reg[0]/C
                         clock pessimism              0.369     2.849    
                         clock uncertainty            0.209     3.058    
    SLICE_X84Y285        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     3.104    loopback_fr1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.104    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_out2_clk_wiz_sys

Setup :            0  Failing Endpoints,  Worst Slack      999.629ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.629ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.396ns  (logic 0.079ns (19.949%)  route 0.317ns (80.051%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y332       FDRE                         0.000     0.000 r  <hidden>
    SLICE_X114Y332       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  <hidden>
                         net (fo=1, routed)           0.317     0.396    <hidden>
    SLICE_X114Y332       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X114Y332       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025  1000.025    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                999.629    

Slack (MET) :             999.629ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.396ns  (logic 0.079ns (19.949%)  route 0.317ns (80.051%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y221       FDRE                         0.000     0.000 r  <hidden>
    SLICE_X103Y221       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  <hidden>
                         net (fo=1, routed)           0.317     0.396    <hidden>
    SLICE_X103Y221       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X103Y221       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025  1000.025    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                999.629    

Slack (MET) :             999.634ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.391ns  (logic 0.078ns (19.949%)  route 0.313ns (80.051%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y222       FDRE                         0.000     0.000 r  <hidden>
    SLICE_X102Y222       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  <hidden>
                         net (fo=1, routed)           0.313     0.391    <hidden>
    SLICE_X102Y222       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X102Y222       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025  1000.025    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                999.634    

Slack (MET) :             999.635ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.390ns  (logic 0.079ns (20.256%)  route 0.311ns (79.744%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y222       FDRE                         0.000     0.000 r  <hidden>
    SLICE_X102Y222       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  <hidden>
                         net (fo=1, routed)           0.311     0.390    <hidden>
    SLICE_X102Y222       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X102Y222       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025  1000.025    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                999.635    

Slack (MET) :             999.649ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.376ns  (logic 0.081ns (21.543%)  route 0.295ns (78.457%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y219       FDRE                         0.000     0.000 r  <hidden>
    SLICE_X103Y219       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  <hidden>
                         net (fo=1, routed)           0.295     0.376    <hidden>
    SLICE_X103Y219       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X103Y219       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025  1000.025    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                999.649    

Slack (MET) :             999.661ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.364ns  (logic 0.080ns (21.978%)  route 0.284ns (78.022%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y223       FDRE                         0.000     0.000 r  <hidden>
    SLICE_X103Y223       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  <hidden>
                         net (fo=1, routed)           0.284     0.364    <hidden>
    SLICE_X102Y223       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X102Y223       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025  1000.025    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                999.661    

Slack (MET) :             999.677ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.348ns  (logic 0.079ns (22.701%)  route 0.269ns (77.299%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y219       FDRE                         0.000     0.000 r  <hidden>
    SLICE_X103Y219       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  <hidden>
                         net (fo=1, routed)           0.269     0.348    <hidden>
    SLICE_X102Y219       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X102Y219       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025  1000.025    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                999.677    

Slack (MET) :             999.702ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.323ns  (logic 0.081ns (25.077%)  route 0.242ns (74.923%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y331       FDRE                         0.000     0.000 r  <hidden>
    SLICE_X114Y331       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  <hidden>
                         net (fo=1, routed)           0.242     0.323    <hidden>
    SLICE_X114Y331       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X114Y331       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025  1000.025    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                999.702    

Slack (MET) :             999.702ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.323ns  (logic 0.081ns (25.077%)  route 0.242ns (74.923%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y328       FDRE                         0.000     0.000 r  <hidden>
    SLICE_X115Y328       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  <hidden>
                         net (fo=1, routed)           0.242     0.323    <hidden>
    SLICE_X115Y328       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X115Y328       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025  1000.025    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                999.702    

Slack (MET) :             999.737ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.288ns  (logic 0.081ns (28.125%)  route 0.207ns (71.875%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y223       FDRE                         0.000     0.000 r  <hidden>
    SLICE_X103Y223       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  <hidden>
                         net (fo=1, routed)           0.207     0.288    <hidden>
    SLICE_X103Y222       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X103Y222       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025  1000.025    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                999.737    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_sys
  To Clock:  clk_out2_clk_wiz_sys

Setup :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 u_gth_raw/tx_active_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            tx_act_cdc1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_clk_wiz_sys rise@130.000ns - clk_out1_clk_wiz_sys rise@128.000ns)
  Data Path Delay:        1.191ns  (logic 0.079ns (6.635%)  route 1.112ns (93.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.570ns = ( 134.570 - 130.000 ) 
    Source Clock Delay      (SCD):    4.341ns = ( 132.341 - 128.000 ) 
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.153ns (routing 1.501ns, distribution 1.652ns)
  Clock Net Delay (Destination): 2.834ns (routing 1.364ns, distribution 1.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                    128.000   128.000 r  
    AL8                                               0.000   128.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100   128.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495   128.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050   128.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   128.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397   129.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   128.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   129.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   129.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.153   132.341    u_gth_raw/freerun_clk
    SLICE_X105Y279       FDCE                                         r  u_gth_raw/tx_active_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y279       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079   132.420 r  u_gth_raw/tx_active_reg_reg/Q
                         net (fo=6, routed)           1.112   133.532    tx_active
    SLICE_X105Y283       FDCE                                         r  tx_act_cdc1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                    130.000   130.000 r  
    AL8                                               0.000   130.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079   130.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399   130.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   130.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   130.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344   130.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   131.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   131.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   131.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.834   134.570    core_clk
    SLICE_X105Y283       FDCE                                         r  tx_act_cdc1_reg/C
                         clock pessimism             -0.577   133.993    
                         clock uncertainty           -0.209   133.784    
    SLICE_X105Y283       FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.025   133.809    tx_act_cdc1_reg
  -------------------------------------------------------------------
                         required time                        133.809    
                         arrival time                        -133.532    
  -------------------------------------------------------------------
                         slack                                  0.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u_gth_raw/tx_active_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            tx_act_cdc1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.039ns (6.520%)  route 0.559ns (93.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.554ns
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.725ns (routing 0.816ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.910ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.725     2.694    u_gth_raw/freerun_clk
    SLICE_X105Y279       FDCE                                         r  u_gth_raw/tx_active_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y279       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.733 r  u_gth_raw/tx_active_reg_reg/Q
                         net (fo=6, routed)           0.559     3.292    tx_active
    SLICE_X105Y283       FDCE                                         r  tx_act_cdc1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.928     2.554    core_clk
    SLICE_X105Y283       FDCE                                         r  tx_act_cdc1_reg/C
                         clock pessimism              0.369     2.923    
                         clock uncertainty            0.209     3.132    
    SLICE_X105Y283       FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.046     3.178    tx_act_cdc1_reg
  -------------------------------------------------------------------
                         required time                         -3.178    
                         arrival time                           3.292    
  -------------------------------------------------------------------
                         slack                                  0.114    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_sys
  To Clock:  clk_out1_clk_wiz_sys

Setup :            0  Failing Endpoints,  Worst Slack       62.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             62.619ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.079ns (6.985%)  route 1.052ns (93.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 68.468 - 64.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.054ns (routing 1.501ns, distribution 1.553ns)
  Clock Net Delay (Destination): 2.737ns (routing 1.365ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.054     4.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X88Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y273        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.321 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         1.052     5.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X85Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.737    68.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X85Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism             -0.321    68.147    
                         clock uncertainty           -0.089    68.058    
    SLICE_X85Y267        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    67.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         67.992    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                 62.619    

Slack (MET) :             62.619ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.079ns (6.985%)  route 1.052ns (93.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 68.468 - 64.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.054ns (routing 1.501ns, distribution 1.553ns)
  Clock Net Delay (Destination): 2.737ns (routing 1.365ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.054     4.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X88Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y273        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.321 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         1.052     5.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X85Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.737    68.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X85Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.321    68.147    
                         clock uncertainty           -0.089    68.058    
    SLICE_X85Y267        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    67.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         67.992    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                 62.619    

Slack (MET) :             62.619ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.079ns (6.985%)  route 1.052ns (93.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 68.468 - 64.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.054ns (routing 1.501ns, distribution 1.553ns)
  Clock Net Delay (Destination): 2.737ns (routing 1.365ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.054     4.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X88Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y273        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.321 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         1.052     5.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X85Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.737    68.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X85Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism             -0.321    68.147    
                         clock uncertainty           -0.089    68.058    
    SLICE_X85Y267        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    67.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         67.992    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                 62.619    

Slack (MET) :             62.705ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.079ns (7.652%)  route 0.953ns (92.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 68.455 - 64.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.054ns (routing 1.501ns, distribution 1.553ns)
  Clock Net Delay (Destination): 2.724ns (routing 1.365ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.054     4.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X88Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y273        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.321 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         0.953     5.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X86Y270        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.724    68.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X86Y270        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.321    68.134    
                         clock uncertainty           -0.089    68.045    
    SLICE_X86Y270        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066    67.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         67.979    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                 62.705    

Slack (MET) :             62.705ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.079ns (7.652%)  route 0.953ns (92.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 68.455 - 64.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.054ns (routing 1.501ns, distribution 1.553ns)
  Clock Net Delay (Destination): 2.724ns (routing 1.365ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.054     4.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X88Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y273        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.321 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         0.953     5.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X86Y270        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.724    68.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X86Y270        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.321    68.134    
                         clock uncertainty           -0.089    68.045    
    SLICE_X86Y270        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    67.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         67.979    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                 62.705    

Slack (MET) :             62.705ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.079ns (7.652%)  route 0.953ns (92.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 68.455 - 64.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.054ns (routing 1.501ns, distribution 1.553ns)
  Clock Net Delay (Destination): 2.724ns (routing 1.365ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.054     4.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X88Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y273        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.321 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         0.953     5.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X86Y270        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.724    68.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X86Y270        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.321    68.134    
                         clock uncertainty           -0.089    68.045    
    SLICE_X86Y270        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    67.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         67.979    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                 62.705    

Slack (MET) :             62.705ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.079ns (7.652%)  route 0.953ns (92.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 68.455 - 64.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.054ns (routing 1.501ns, distribution 1.553ns)
  Clock Net Delay (Destination): 2.724ns (routing 1.365ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.054     4.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X88Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y273        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.321 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         0.953     5.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X86Y270        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.724    68.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X86Y270        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.321    68.134    
                         clock uncertainty           -0.089    68.045    
    SLICE_X86Y270        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    67.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         67.979    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                 62.705    

Slack (MET) :             62.862ns  (required time - arrival time)
  Source:                 u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/rx_active_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.077ns (8.315%)  route 0.849ns (91.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.566ns = ( 68.566 - 64.000 ) 
    Source Clock Delay      (SCD):    4.313ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.125ns (routing 1.501ns, distribution 1.624ns)
  Clock Net Delay (Destination): 2.835ns (routing 1.365ns, distribution 1.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.125     4.313    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X94Y283        FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y283        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.390 f  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/Q
                         net (fo=23, routed)          0.849     5.239    u_gth_raw/gth_reset_sync
    SLICE_X105Y279       FDCE                                         f  u_gth_raw/rx_active_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.835    68.566    u_gth_raw/freerun_clk
    SLICE_X105Y279       FDCE                                         r  u_gth_raw/rx_active_reg_reg/C
                         clock pessimism             -0.310    68.256    
                         clock uncertainty           -0.089    68.167    
    SLICE_X105Y279       FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    68.101    u_gth_raw/rx_active_reg_reg
  -------------------------------------------------------------------
                         required time                         68.101    
                         arrival time                          -5.239    
  -------------------------------------------------------------------
                         slack                                 62.862    

Slack (MET) :             62.862ns  (required time - arrival time)
  Source:                 u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/tx_active_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.077ns (8.315%)  route 0.849ns (91.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.566ns = ( 68.566 - 64.000 ) 
    Source Clock Delay      (SCD):    4.313ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.125ns (routing 1.501ns, distribution 1.624ns)
  Clock Net Delay (Destination): 2.835ns (routing 1.365ns, distribution 1.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.125     4.313    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X94Y283        FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y283        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.390 f  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/Q
                         net (fo=23, routed)          0.849     5.239    u_gth_raw/gth_reset_sync
    SLICE_X105Y279       FDCE                                         f  u_gth_raw/tx_active_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.835    68.566    u_gth_raw/freerun_clk
    SLICE_X105Y279       FDCE                                         r  u_gth_raw/tx_active_reg_reg/C
                         clock pessimism             -0.310    68.256    
                         clock uncertainty           -0.089    68.167    
    SLICE_X105Y279       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    68.101    u_gth_raw/tx_active_reg_reg
  -------------------------------------------------------------------
                         required time                         68.101    
                         arrival time                          -5.239    
  -------------------------------------------------------------------
                         slack                                 62.862    

Slack (MET) :             62.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.079ns (9.579%)  route 0.746ns (90.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 68.454 - 64.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.054ns (routing 1.501ns, distribution 1.553ns)
  Clock Net Delay (Destination): 2.723ns (routing 1.365ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.054     4.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X88Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y273        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.321 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         0.746     5.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X86Y271        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.723    68.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X86Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism             -0.321    68.133    
                         clock uncertainty           -0.089    68.044    
    SLICE_X86Y271        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    67.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         67.978    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                 62.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.326%)  route 0.099ns (71.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.661ns (routing 0.816ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.909ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.661     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X88Y269        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y269        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.099     2.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X86Y269        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.856     2.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X86Y269        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.201     2.680    
    SLICE_X86Y269        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.857%)  route 0.101ns (72.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.665ns (routing 0.816ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.862ns (routing 0.909ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.665     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y275        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y275        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.673 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.101     2.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X85Y275        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.862     2.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y275        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.201     2.686    
    SLICE_X85Y275        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     2.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.924%)  route 0.124ns (76.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.657ns (routing 0.816ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.909ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.657     2.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y262        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y262        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.665 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.124     2.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X82Y264        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.866     2.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X82Y264        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.201     2.689    
    SLICE_X82Y264        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.924%)  route 0.124ns (76.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.657ns (routing 0.816ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.909ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.657     2.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y262        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y262        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.665 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.124     2.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X82Y264        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.866     2.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X82Y264        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.201     2.689    
    SLICE_X82Y264        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.924%)  route 0.124ns (76.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.657ns (routing 0.816ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.909ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.657     2.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y262        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y262        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.665 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.124     2.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X82Y264        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.866     2.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X82Y264        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.201     2.689    
    SLICE_X82Y264        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.924%)  route 0.124ns (76.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.657ns (routing 0.816ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.909ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.657     2.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y262        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y262        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.665 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.124     2.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X82Y264        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.866     2.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X82Y264        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.201     2.689    
    SLICE_X82Y264        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.924%)  route 0.124ns (76.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.657ns (routing 0.816ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.909ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.657     2.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y262        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y262        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.665 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.124     2.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X82Y264        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.866     2.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X82Y264        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.201     2.689    
    SLICE_X82Y264        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.039ns (33.886%)  route 0.076ns (66.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    -0.162ns
  Clock Net Delay (Source):      1.668ns (routing 0.816ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.909ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.668     2.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X85Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y267        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.676 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.076     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X85Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.866     2.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X85Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.162     2.650    
    SLICE_X85Y267        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.040ns (25.134%)  route 0.119ns (74.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.657ns (routing 0.816ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.909ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.657     2.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y262        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y262        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.666 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.119     2.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X82Y263        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.858     2.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X82Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.201     2.682    
    SLICE_X82Y263        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.662    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.040ns (25.134%)  route 0.119ns (74.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.657ns (routing 0.816ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.909ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.657     2.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y262        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y262        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.666 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.119     2.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X82Y263        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.858     2.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X82Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.201     2.682    
    SLICE_X82Y263        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.662    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_sys
  To Clock:  clk_out2_clk_wiz_sys

Setup :            0  Failing Endpoints,  Worst Slack        5.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.298ns  (required time - arrival time)
  Source:                 tx_pat_hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/u_interleaver/rd_col_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 0.364ns (8.400%)  route 3.969ns (91.600%))
  Logic Levels:           3  (BUFGCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 14.440 - 10.000 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.502ns, distribution 1.576ns)
  Clock Net Delay (Destination): 2.704ns (routing 1.364ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.078     4.271    core_clk
    SLICE_X84Y303        FDRE                                         r  tx_pat_hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y303        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.351 f  tx_pat_hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.106     4.457    tx_pat_hold_cnt[1]
    SLICE_X84Y303        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.555 f  tx_pat_hold_inferred_i_1/O
                         net (fo=17, routed)          0.283     4.838    tx_pat_hold
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.996 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     6.995    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.023 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.581     8.604    u_fec_tx/u_interleaver/rst
    SLICE_X91Y157        FDCE                                         f  u_fec_tx/u_interleaver/rd_col_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.704    14.440    u_fec_tx/u_interleaver/clk
    SLICE_X91Y157        FDCE                                         r  u_fec_tx/u_interleaver/rd_col_reg[6]/C
                         clock pessimism             -0.405    14.035    
                         clock uncertainty           -0.066    13.968    
    SLICE_X91Y157        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    13.902    u_fec_tx/u_interleaver/rd_col_reg[6]
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  5.298    

Slack (MET) :             5.298ns  (required time - arrival time)
  Source:                 tx_pat_hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/u_interleaver/rd_col_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 0.364ns (8.400%)  route 3.969ns (91.600%))
  Logic Levels:           3  (BUFGCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 14.440 - 10.000 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.502ns, distribution 1.576ns)
  Clock Net Delay (Destination): 2.704ns (routing 1.364ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.078     4.271    core_clk
    SLICE_X84Y303        FDRE                                         r  tx_pat_hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y303        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.351 f  tx_pat_hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.106     4.457    tx_pat_hold_cnt[1]
    SLICE_X84Y303        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.555 f  tx_pat_hold_inferred_i_1/O
                         net (fo=17, routed)          0.283     4.838    tx_pat_hold
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.996 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     6.995    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.023 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.581     8.604    u_fec_tx/u_interleaver/rst
    SLICE_X91Y157        FDCE                                         f  u_fec_tx/u_interleaver/rd_col_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.704    14.440    u_fec_tx/u_interleaver/clk
    SLICE_X91Y157        FDCE                                         r  u_fec_tx/u_interleaver/rd_col_reg[7]/C
                         clock pessimism             -0.405    14.035    
                         clock uncertainty           -0.066    13.968    
    SLICE_X91Y157        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    13.902    u_fec_tx/u_interleaver/rd_col_reg[7]
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  5.298    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 tx_pat_hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/u_interleaver/block_ready_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.364ns (8.398%)  route 3.970ns (91.602%))
  Logic Levels:           3  (BUFGCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 14.442 - 10.000 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.502ns, distribution 1.576ns)
  Clock Net Delay (Destination): 2.706ns (routing 1.364ns, distribution 1.342ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.078     4.271    core_clk
    SLICE_X84Y303        FDRE                                         r  tx_pat_hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y303        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.351 f  tx_pat_hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.106     4.457    tx_pat_hold_cnt[1]
    SLICE_X84Y303        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.555 f  tx_pat_hold_inferred_i_1/O
                         net (fo=17, routed)          0.283     4.838    tx_pat_hold
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.996 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     6.995    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.023 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.582     8.605    u_fec_tx/u_interleaver/rst
    SLICE_X91Y158        FDCE                                         f  u_fec_tx/u_interleaver/block_ready_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.706    14.442    u_fec_tx/u_interleaver/clk
    SLICE_X91Y158        FDCE                                         r  u_fec_tx/u_interleaver/block_ready_reg[0]/C
                         clock pessimism             -0.405    14.037    
                         clock uncertainty           -0.066    13.970    
    SLICE_X91Y158        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    13.904    u_fec_tx/u_interleaver/block_ready_reg[0]
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 tx_pat_hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/u_interleaver/wr_bank_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.364ns (8.398%)  route 3.970ns (91.602%))
  Logic Levels:           3  (BUFGCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 14.442 - 10.000 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.502ns, distribution 1.576ns)
  Clock Net Delay (Destination): 2.706ns (routing 1.364ns, distribution 1.342ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.078     4.271    core_clk
    SLICE_X84Y303        FDRE                                         r  tx_pat_hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y303        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.351 f  tx_pat_hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.106     4.457    tx_pat_hold_cnt[1]
    SLICE_X84Y303        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.555 f  tx_pat_hold_inferred_i_1/O
                         net (fo=17, routed)          0.283     4.838    tx_pat_hold
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.996 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     6.995    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.023 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.582     8.605    u_fec_tx/u_interleaver/rst
    SLICE_X91Y158        FDCE                                         f  u_fec_tx/u_interleaver/wr_bank_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.706    14.442    u_fec_tx/u_interleaver/clk
    SLICE_X91Y158        FDCE                                         r  u_fec_tx/u_interleaver/wr_bank_reg/C
                         clock pessimism             -0.405    14.037    
                         clock uncertainty           -0.066    13.970    
    SLICE_X91Y158        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    13.904    u_fec_tx/u_interleaver/wr_bank_reg
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 tx_pat_hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/u_interleaver/wr_sym_idx_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 0.364ns (8.402%)  route 3.968ns (91.598%))
  Logic Levels:           3  (BUFGCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 14.440 - 10.000 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.502ns, distribution 1.576ns)
  Clock Net Delay (Destination): 2.704ns (routing 1.364ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.078     4.271    core_clk
    SLICE_X84Y303        FDRE                                         r  tx_pat_hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y303        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.351 f  tx_pat_hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.106     4.457    tx_pat_hold_cnt[1]
    SLICE_X84Y303        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.555 f  tx_pat_hold_inferred_i_1/O
                         net (fo=17, routed)          0.283     4.838    tx_pat_hold
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.996 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     6.995    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.023 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.580     8.603    u_fec_tx/u_interleaver/rst
    SLICE_X91Y146        FDCE                                         f  u_fec_tx/u_interleaver/wr_sym_idx_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.704    14.440    u_fec_tx/u_interleaver/clk
    SLICE_X91Y146        FDCE                                         r  u_fec_tx/u_interleaver/wr_sym_idx_reg[15]/C
                         clock pessimism             -0.405    14.035    
                         clock uncertainty           -0.066    13.968    
    SLICE_X91Y146        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    13.902    u_fec_tx/u_interleaver/wr_sym_idx_reg[15]
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 tx_pat_hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/u_interleaver/wr_sym_idx_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 0.364ns (8.402%)  route 3.968ns (91.598%))
  Logic Levels:           3  (BUFGCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 14.440 - 10.000 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.502ns, distribution 1.576ns)
  Clock Net Delay (Destination): 2.704ns (routing 1.364ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.078     4.271    core_clk
    SLICE_X84Y303        FDRE                                         r  tx_pat_hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y303        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.351 f  tx_pat_hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.106     4.457    tx_pat_hold_cnt[1]
    SLICE_X84Y303        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.555 f  tx_pat_hold_inferred_i_1/O
                         net (fo=17, routed)          0.283     4.838    tx_pat_hold
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.996 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     6.995    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.023 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.580     8.603    u_fec_tx/u_interleaver/rst
    SLICE_X91Y146        FDCE                                         f  u_fec_tx/u_interleaver/wr_sym_idx_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.704    14.440    u_fec_tx/u_interleaver/clk
    SLICE_X91Y146        FDCE                                         r  u_fec_tx/u_interleaver/wr_sym_idx_reg[16]/C
                         clock pessimism             -0.405    14.035    
                         clock uncertainty           -0.066    13.968    
    SLICE_X91Y146        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    13.902    u_fec_tx/u_interleaver/wr_sym_idx_reg[16]
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 tx_pat_hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/u_interleaver/wr_sym_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 0.364ns (8.402%)  route 3.968ns (91.598%))
  Logic Levels:           3  (BUFGCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 14.440 - 10.000 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.502ns, distribution 1.576ns)
  Clock Net Delay (Destination): 2.704ns (routing 1.364ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.078     4.271    core_clk
    SLICE_X84Y303        FDRE                                         r  tx_pat_hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y303        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.351 f  tx_pat_hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.106     4.457    tx_pat_hold_cnt[1]
    SLICE_X84Y303        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.555 f  tx_pat_hold_inferred_i_1/O
                         net (fo=17, routed)          0.283     4.838    tx_pat_hold
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.996 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     6.995    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.023 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.580     8.603    u_fec_tx/u_interleaver/rst
    SLICE_X91Y146        FDCE                                         f  u_fec_tx/u_interleaver/wr_sym_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.704    14.440    u_fec_tx/u_interleaver/clk
    SLICE_X91Y146        FDCE                                         r  u_fec_tx/u_interleaver/wr_sym_idx_reg[1]/C
                         clock pessimism             -0.405    14.035    
                         clock uncertainty           -0.066    13.968    
    SLICE_X91Y146        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    13.902    u_fec_tx/u_interleaver/wr_sym_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 tx_pat_hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/u_interleaver/wr_sym_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 0.364ns (8.402%)  route 3.968ns (91.598%))
  Logic Levels:           3  (BUFGCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 14.440 - 10.000 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.502ns, distribution 1.576ns)
  Clock Net Delay (Destination): 2.704ns (routing 1.364ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.078     4.271    core_clk
    SLICE_X84Y303        FDRE                                         r  tx_pat_hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y303        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.351 f  tx_pat_hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.106     4.457    tx_pat_hold_cnt[1]
    SLICE_X84Y303        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.555 f  tx_pat_hold_inferred_i_1/O
                         net (fo=17, routed)          0.283     4.838    tx_pat_hold
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.996 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     6.995    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.023 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.580     8.603    u_fec_tx/u_interleaver/rst
    SLICE_X91Y146        FDCE                                         f  u_fec_tx/u_interleaver/wr_sym_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.704    14.440    u_fec_tx/u_interleaver/clk
    SLICE_X91Y146        FDCE                                         r  u_fec_tx/u_interleaver/wr_sym_idx_reg[2]/C
                         clock pessimism             -0.405    14.035    
                         clock uncertainty           -0.066    13.968    
    SLICE_X91Y146        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    13.902    u_fec_tx/u_interleaver/wr_sym_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 tx_pat_hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/u_interleaver/wr_sym_idx_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 0.364ns (8.402%)  route 3.968ns (91.598%))
  Logic Levels:           3  (BUFGCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 14.440 - 10.000 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.502ns, distribution 1.576ns)
  Clock Net Delay (Destination): 2.704ns (routing 1.364ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.078     4.271    core_clk
    SLICE_X84Y303        FDRE                                         r  tx_pat_hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y303        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.351 f  tx_pat_hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.106     4.457    tx_pat_hold_cnt[1]
    SLICE_X84Y303        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.555 f  tx_pat_hold_inferred_i_1/O
                         net (fo=17, routed)          0.283     4.838    tx_pat_hold
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.996 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     6.995    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.023 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.580     8.603    u_fec_tx/u_interleaver/rst
    SLICE_X91Y146        FDCE                                         f  u_fec_tx/u_interleaver/wr_sym_idx_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.704    14.440    u_fec_tx/u_interleaver/clk
    SLICE_X91Y146        FDCE                                         r  u_fec_tx/u_interleaver/wr_sym_idx_reg[3]/C
                         clock pessimism             -0.405    14.035    
                         clock uncertainty           -0.066    13.968    
    SLICE_X91Y146        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    13.902    u_fec_tx/u_interleaver/wr_sym_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 tx_pat_hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/u_interleaver/wr_sym_idx_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 0.364ns (8.402%)  route 3.968ns (91.598%))
  Logic Levels:           3  (BUFGCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 14.440 - 10.000 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.502ns, distribution 1.576ns)
  Clock Net Delay (Destination): 2.704ns (routing 1.364ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.078     4.271    core_clk
    SLICE_X84Y303        FDRE                                         r  tx_pat_hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y303        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.351 f  tx_pat_hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.106     4.457    tx_pat_hold_cnt[1]
    SLICE_X84Y303        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.555 f  tx_pat_hold_inferred_i_1/O
                         net (fo=17, routed)          0.283     4.838    tx_pat_hold
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.996 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     6.995    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.023 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.580     8.603    u_fec_tx/u_interleaver/rst
    SLICE_X91Y146        FDCE                                         f  u_fec_tx/u_interleaver/wr_sym_idx_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.704    14.440    u_fec_tx/u_interleaver/clk
    SLICE_X91Y146        FDCE                                         r  u_fec_tx/u_interleaver/wr_sym_idx_reg[4]/C
                         clock pessimism             -0.405    14.035    
                         clock uncertainty           -0.066    13.968    
    SLICE_X91Y146        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    13.902    u_fec_tx/u_interleaver/wr_sym_idx_reg[4]
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  5.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_fec_tx/u_rs_encode_frontend/reset_sync_r2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.040ns (18.662%)  route 0.174ns (81.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Net Delay (Source):      1.626ns (routing 0.816ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.910ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.626     2.598    u_fec_tx/u_rs_encode_frontend/clk
    SLICE_X75Y237        FDPE                                         r  u_fec_tx/u_rs_encode_frontend/reset_sync_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y237        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.638 f  u_fec_tx/u_rs_encode_frontend/reset_sync_r2_reg/Q
                         net (fo=11, routed)          0.174     2.812    u_fec_tx/u_rs_encode_frontend/reset_sync
    SLICE_X75Y233        FDCE                                         f  u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.824     2.450    u_fec_tx/u_rs_encode_frontend/clk
    SLICE_X75Y233        FDCE                                         r  u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[0]/C
                         clock pessimism              0.170     2.621    
    SLICE_X75Y233        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.601    u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.601    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_fec_tx/u_rs_encode_frontend/reset_sync_r2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.040ns (18.662%)  route 0.174ns (81.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Net Delay (Source):      1.626ns (routing 0.816ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.910ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.626     2.598    u_fec_tx/u_rs_encode_frontend/clk
    SLICE_X75Y237        FDPE                                         r  u_fec_tx/u_rs_encode_frontend/reset_sync_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y237        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.638 f  u_fec_tx/u_rs_encode_frontend/reset_sync_r2_reg/Q
                         net (fo=11, routed)          0.174     2.812    u_fec_tx/u_rs_encode_frontend/reset_sync
    SLICE_X75Y233        FDCE                                         f  u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.824     2.450    u_fec_tx/u_rs_encode_frontend/clk
    SLICE_X75Y233        FDCE                                         r  u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[1]/C
                         clock pessimism              0.170     2.621    
    SLICE_X75Y233        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.601    u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.601    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_fec_tx/u_rs_encode_frontend/reset_sync_r2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.040ns (18.662%)  route 0.174ns (81.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Net Delay (Source):      1.626ns (routing 0.816ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.910ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.626     2.598    u_fec_tx/u_rs_encode_frontend/clk
    SLICE_X75Y237        FDPE                                         r  u_fec_tx/u_rs_encode_frontend/reset_sync_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y237        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.638 f  u_fec_tx/u_rs_encode_frontend/reset_sync_r2_reg/Q
                         net (fo=11, routed)          0.174     2.812    u_fec_tx/u_rs_encode_frontend/reset_sync
    SLICE_X75Y233        FDCE                                         f  u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.824     2.450    u_fec_tx/u_rs_encode_frontend/clk
    SLICE_X75Y233        FDCE                                         r  u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[2]/C
                         clock pessimism              0.170     2.621    
    SLICE_X75Y233        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.601    u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.601    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_fec_tx/u_rs_encode_frontend/reset_sync_r2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.040ns (18.662%)  route 0.174ns (81.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Net Delay (Source):      1.626ns (routing 0.816ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.910ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.626     2.598    u_fec_tx/u_rs_encode_frontend/clk
    SLICE_X75Y237        FDPE                                         r  u_fec_tx/u_rs_encode_frontend/reset_sync_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y237        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.638 f  u_fec_tx/u_rs_encode_frontend/reset_sync_r2_reg/Q
                         net (fo=11, routed)          0.174     2.812    u_fec_tx/u_rs_encode_frontend/reset_sync
    SLICE_X75Y233        FDCE                                         f  u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.824     2.450    u_fec_tx/u_rs_encode_frontend/clk
    SLICE_X75Y233        FDCE                                         r  u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[3]/C
                         clock pessimism              0.170     2.621    
    SLICE_X75Y233        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.601    u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.601    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_fec_tx/u_rs_encode_frontend/reset_sync_r2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.040ns (18.662%)  route 0.174ns (81.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Net Delay (Source):      1.626ns (routing 0.816ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.910ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.626     2.598    u_fec_tx/u_rs_encode_frontend/clk
    SLICE_X75Y237        FDPE                                         r  u_fec_tx/u_rs_encode_frontend/reset_sync_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y237        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.638 f  u_fec_tx/u_rs_encode_frontend/reset_sync_r2_reg/Q
                         net (fo=11, routed)          0.174     2.812    u_fec_tx/u_rs_encode_frontend/reset_sync
    SLICE_X75Y233        FDCE                                         f  u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.824     2.450    u_fec_tx/u_rs_encode_frontend/clk
    SLICE_X75Y233        FDCE                                         r  u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[4]/C
                         clock pessimism              0.170     2.621    
    SLICE_X75Y233        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.601    u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.601    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_fec_tx/u_rs_encode_frontend/reset_sync_r2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.040ns (18.662%)  route 0.174ns (81.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Net Delay (Source):      1.626ns (routing 0.816ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.910ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.626     2.598    u_fec_tx/u_rs_encode_frontend/clk
    SLICE_X75Y237        FDPE                                         r  u_fec_tx/u_rs_encode_frontend/reset_sync_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y237        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.638 f  u_fec_tx/u_rs_encode_frontend/reset_sync_r2_reg/Q
                         net (fo=11, routed)          0.174     2.812    u_fec_tx/u_rs_encode_frontend/reset_sync
    SLICE_X75Y233        FDCE                                         f  u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.824     2.450    u_fec_tx/u_rs_encode_frontend/clk
    SLICE_X75Y233        FDCE                                         r  u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[5]/C
                         clock pessimism              0.170     2.621    
    SLICE_X75Y233        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.601    u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.601    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_fec_tx/u_rs_encode_frontend/reset_sync_r2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.040ns (18.662%)  route 0.174ns (81.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Net Delay (Source):      1.626ns (routing 0.816ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.910ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.626     2.598    u_fec_tx/u_rs_encode_frontend/clk
    SLICE_X75Y237        FDPE                                         r  u_fec_tx/u_rs_encode_frontend/reset_sync_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y237        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.638 f  u_fec_tx/u_rs_encode_frontend/reset_sync_r2_reg/Q
                         net (fo=11, routed)          0.174     2.812    u_fec_tx/u_rs_encode_frontend/reset_sync
    SLICE_X75Y233        FDCE                                         f  u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.824     2.450    u_fec_tx/u_rs_encode_frontend/clk
    SLICE_X75Y233        FDCE                                         r  u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[6]/C
                         clock pessimism              0.170     2.621    
    SLICE_X75Y233        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.601    u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.601    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_fec_tx/u_rs_encode_frontend/reset_sync_r2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.040ns (18.662%)  route 0.174ns (81.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Net Delay (Source):      1.626ns (routing 0.816ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.910ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.626     2.598    u_fec_tx/u_rs_encode_frontend/clk
    SLICE_X75Y237        FDPE                                         r  u_fec_tx/u_rs_encode_frontend/reset_sync_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y237        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.638 f  u_fec_tx/u_rs_encode_frontend/reset_sync_r2_reg/Q
                         net (fo=11, routed)          0.174     2.812    u_fec_tx/u_rs_encode_frontend/reset_sync
    SLICE_X75Y233        FDCE                                         f  u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.824     2.450    u_fec_tx/u_rs_encode_frontend/clk
    SLICE_X75Y233        FDCE                                         r  u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[7]/C
                         clock pessimism              0.170     2.621    
    SLICE_X75Y233        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.601    u_fec_tx/u_rs_encode_frontend/s_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.601    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_fec_tx/u_rs_encode_frontend/reset_sync_r2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/u_rs_encode_frontend/s_valid_reg_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.040ns (18.662%)  route 0.174ns (81.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Net Delay (Source):      1.626ns (routing 0.816ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.910ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.626     2.598    u_fec_tx/u_rs_encode_frontend/clk
    SLICE_X75Y237        FDPE                                         r  u_fec_tx/u_rs_encode_frontend/reset_sync_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y237        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.638 f  u_fec_tx/u_rs_encode_frontend/reset_sync_r2_reg/Q
                         net (fo=11, routed)          0.174     2.812    u_fec_tx/u_rs_encode_frontend/reset_sync
    SLICE_X75Y233        FDCE                                         f  u_fec_tx/u_rs_encode_frontend/s_valid_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.820     2.446    u_fec_tx/u_rs_encode_frontend/clk
    SLICE_X75Y233        FDCE                                         r  u_fec_tx/u_rs_encode_frontend/s_valid_reg_reg/C
                         clock pessimism              0.170     2.617    
    SLICE_X75Y233        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.597    u_fec_tx/u_rs_encode_frontend/s_valid_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 u_fec_rx/u_fso_deframer/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_rx/u_fso_deframer/u_crc32/lfsr_q_reg[11]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.061ns (15.902%)  route 0.323ns (84.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    -0.193ns
  Clock Net Delay (Source):      1.686ns (routing 0.816ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.910ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.686     2.658    u_fec_rx/u_fso_deframer/clk
    SLICE_X91Y348        FDRE                                         r  u_fec_rx/u_fso_deframer/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y348        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.697 f  u_fec_rx/u_fso_deframer/FSM_sequential_state_reg[2]/Q
                         net (fo=35, routed)          0.088     2.785    u_fec_rx/u_fso_deframer/u_crc32/lfsr_q_reg[0]_3[2]
    SLICE_X91Y351        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.022     2.807 f  u_fec_rx/u_fso_deframer/u_crc32/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.234     3.042    u_fec_rx/u_fso_deframer/u_crc32/rst05_out
    SLICE_X93Y350        FDPE                                         f  u_fec_rx/u_fso_deframer/u_crc32/lfsr_q_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.891     2.517    u_fec_rx/u_fso_deframer/u_crc32/clk
    SLICE_X93Y350        FDPE                                         r  u_fec_rx/u_fso_deframer/u_crc32/lfsr_q_reg[11]/C
                         clock pessimism              0.193     2.711    
    SLICE_X93Y350        FDPE (Remov_CFF_SLICEM_C_PRE)
                                                     -0.020     2.691    u_fec_rx/u_fso_deframer/u_crc32/lfsr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.691    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.351    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       47.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.065ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.190ns (7.360%)  route 2.391ns (92.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 53.452 - 50.000 ) 
    Source Clock Delay      (SCD):    8.200ns
    Clock Pessimism Removal (CPR):    4.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 1.005ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.913ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.180     8.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     8.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.670     8.951    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X104Y105       LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.109     9.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.722    10.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127    51.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.836    53.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.496    57.948    
                         clock uncertainty           -0.035    57.912    
    SLICE_X90Y267        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    57.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         57.846    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                 47.065    

Slack (MET) :             47.065ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.190ns (7.360%)  route 2.391ns (92.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 53.452 - 50.000 ) 
    Source Clock Delay      (SCD):    8.200ns
    Clock Pessimism Removal (CPR):    4.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 1.005ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.913ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.180     8.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     8.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.670     8.951    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X104Y105       LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.109     9.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.722    10.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127    51.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.836    53.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.496    57.948    
                         clock uncertainty           -0.035    57.912    
    SLICE_X90Y267        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    57.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         57.846    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                 47.065    

Slack (MET) :             47.067ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.190ns (7.369%)  route 2.388ns (92.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.451ns = ( 53.451 - 50.000 ) 
    Source Clock Delay      (SCD):    8.200ns
    Clock Pessimism Removal (CPR):    4.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 1.005ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.913ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.180     8.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     8.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.670     8.951    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X104Y105       LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.109     9.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.719    10.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127    51.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.835    53.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.496    57.947    
                         clock uncertainty           -0.035    57.911    
    SLICE_X90Y267        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    57.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         57.845    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                 47.067    

Slack (MET) :             47.067ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.190ns (7.369%)  route 2.388ns (92.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.451ns = ( 53.451 - 50.000 ) 
    Source Clock Delay      (SCD):    8.200ns
    Clock Pessimism Removal (CPR):    4.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 1.005ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.913ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.180     8.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     8.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.670     8.951    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X104Y105       LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.109     9.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.719    10.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127    51.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.835    53.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.496    57.947    
                         clock uncertainty           -0.035    57.911    
    SLICE_X90Y267        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    57.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         57.845    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                 47.067    

Slack (MET) :             47.067ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.190ns (7.369%)  route 2.388ns (92.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.451ns = ( 53.451 - 50.000 ) 
    Source Clock Delay      (SCD):    8.200ns
    Clock Pessimism Removal (CPR):    4.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 1.005ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.913ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.180     8.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     8.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.670     8.951    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X104Y105       LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.109     9.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.719    10.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127    51.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.835    53.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.496    57.947    
                         clock uncertainty           -0.035    57.911    
    SLICE_X90Y267        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    57.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         57.845    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                 47.067    

Slack (MET) :             47.067ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.190ns (7.369%)  route 2.388ns (92.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.451ns = ( 53.451 - 50.000 ) 
    Source Clock Delay      (SCD):    8.200ns
    Clock Pessimism Removal (CPR):    4.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 1.005ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.913ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.180     8.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     8.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.670     8.951    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X104Y105       LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.109     9.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.719    10.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127    51.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.835    53.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.496    57.947    
                         clock uncertainty           -0.035    57.911    
    SLICE_X90Y267        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    57.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         57.845    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                 47.067    

Slack (MET) :             47.067ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.190ns (7.369%)  route 2.388ns (92.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.451ns = ( 53.451 - 50.000 ) 
    Source Clock Delay      (SCD):    8.200ns
    Clock Pessimism Removal (CPR):    4.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 1.005ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.913ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.180     8.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     8.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.670     8.951    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X104Y105       LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.109     9.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.719    10.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127    51.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.835    53.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.496    57.947    
                         clock uncertainty           -0.035    57.911    
    SLICE_X90Y267        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    57.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         57.845    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                 47.067    

Slack (MET) :             47.067ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.190ns (7.369%)  route 2.388ns (92.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.451ns = ( 53.451 - 50.000 ) 
    Source Clock Delay      (SCD):    8.200ns
    Clock Pessimism Removal (CPR):    4.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 1.005ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.913ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.180     8.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     8.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.670     8.951    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X104Y105       LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.109     9.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.719    10.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127    51.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.835    53.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.496    57.947    
                         clock uncertainty           -0.035    57.911    
    SLICE_X90Y267        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    57.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         57.845    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                 47.067    

Slack (MET) :             47.067ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.190ns (7.369%)  route 2.388ns (92.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.451ns = ( 53.451 - 50.000 ) 
    Source Clock Delay      (SCD):    8.200ns
    Clock Pessimism Removal (CPR):    4.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 1.005ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.913ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.180     8.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     8.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.670     8.951    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X104Y105       LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.109     9.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.719    10.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127    51.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.835    53.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.496    57.947    
                         clock uncertainty           -0.035    57.911    
    SLICE_X90Y267        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    57.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         57.845    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                 47.067    

Slack (MET) :             47.067ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.190ns (7.369%)  route 2.388ns (92.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.451ns = ( 53.451 - 50.000 ) 
    Source Clock Delay      (SCD):    8.200ns
    Clock Pessimism Removal (CPR):    4.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 1.005ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.913ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.180     8.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     8.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.670     8.951    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X104Y105       LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.109     9.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.719    10.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127    51.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.835    53.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.496    57.947    
                         clock uncertainty           -0.035    57.911    
    SLICE_X90Y267        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    57.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         57.845    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                 47.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.279%)  route 0.078ns (66.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.810ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    4.270ns
  Clock Net Delay (Source):      1.158ns (routing 0.549ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.611ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.158     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y261        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y261        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.078     2.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X80Y261        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.311     6.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y261        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -4.270     2.540    
    SLICE_X80Y261        FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.279%)  route 0.078ns (66.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.810ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    4.270ns
  Clock Net Delay (Source):      1.158ns (routing 0.549ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.611ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.158     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y261        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y261        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.078     2.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X80Y261        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.311     6.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y261        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -4.270     2.540    
    SLICE_X80Y261        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.279%)  route 0.078ns (66.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.810ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    4.270ns
  Clock Net Delay (Source):      1.158ns (routing 0.549ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.611ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.158     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y261        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y261        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.078     2.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X80Y261        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.311     6.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y261        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -4.270     2.540    
    SLICE_X80Y261        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.279%)  route 0.078ns (66.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.810ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    4.270ns
  Clock Net Delay (Source):      1.158ns (routing 0.549ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.611ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.158     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y261        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y261        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.078     2.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X80Y261        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.311     6.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y261        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -4.270     2.540    
    SLICE_X80Y261        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.279%)  route 0.078ns (66.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.810ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    4.270ns
  Clock Net Delay (Source):      1.158ns (routing 0.549ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.611ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.158     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y261        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y261        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.078     2.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X80Y261        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.311     6.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y261        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -4.270     2.540    
    SLICE_X80Y261        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.393%)  route 0.071ns (64.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.802ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    4.270ns
  Clock Net Delay (Source):      1.158ns (routing 0.549ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.611ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.158     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y261        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y261        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.071     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X81Y261        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.303     6.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X81Y261        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -4.270     2.532    
    SLICE_X81Y261        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     2.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.393%)  route 0.071ns (64.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.802ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    4.270ns
  Clock Net Delay (Source):      1.158ns (routing 0.549ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.611ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.158     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y261        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y261        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.071     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X81Y261        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.303     6.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X81Y261        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -4.270     2.532    
    SLICE_X81Y261        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     2.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.393%)  route 0.071ns (64.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.802ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    4.270ns
  Clock Net Delay (Source):      1.158ns (routing 0.549ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.611ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.158     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y261        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y261        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.071     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X81Y261        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.303     6.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X81Y261        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -4.270     2.532    
    SLICE_X81Y261        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     2.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.393%)  route 0.071ns (64.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.802ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    4.270ns
  Clock Net Delay (Source):      1.158ns (routing 0.549ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.611ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.158     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y261        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y261        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.071     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X81Y261        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.303     6.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X81Y261        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -4.270     2.532    
    SLICE_X81Y261        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     2.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.393%)  route 0.071ns (64.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.802ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    4.270ns
  Clock Net Delay (Source):      1.158ns (routing 0.549ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.611ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.158     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y261        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y261        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.071     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X81Y261        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.303     6.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X81Y261        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -4.270     2.532    
    SLICE_X81Y261        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     2.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.122    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out2_clk_wiz_sys
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        9.539ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.539ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.486ns  (logic 0.079ns (16.255%)  route 0.407ns (83.745%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y222                                    0.000     0.000 r  <hidden>
    SLICE_X103Y222       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  <hidden>
                         net (fo=1, routed)           0.407     0.486    <hidden>
    SLICE_X103Y222       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X103Y222       FDRE (Setup_fdre_C_D)        0.025    10.025    <hidden>
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  9.539    

Slack (MET) :             9.573ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.452ns  (logic 0.080ns (17.699%)  route 0.372ns (82.301%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y327                                    0.000     0.000 r  <hidden>
    SLICE_X115Y327       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  <hidden>
                         net (fo=1, routed)           0.372     0.452    <hidden>
    SLICE_X114Y320       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X114Y320       FDRE (Setup_fdre_C_D)        0.025    10.025    <hidden>
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                  9.573    

Slack (MET) :             9.624ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.401ns  (logic 0.079ns (19.701%)  route 0.322ns (80.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y218                                    0.000     0.000 r  <hidden>
    SLICE_X103Y218       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  <hidden>
                         net (fo=1, routed)           0.322     0.401    <hidden>
    SLICE_X103Y218       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X103Y218       FDRE (Setup_fdre_C_D)        0.025    10.025    <hidden>
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  9.624    

Slack (MET) :             9.634ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.391ns  (logic 0.078ns (19.949%)  route 0.313ns (80.051%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y217                                    0.000     0.000 r  <hidden>
    SLICE_X102Y217       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  <hidden>
                         net (fo=1, routed)           0.313     0.391    <hidden>
    SLICE_X102Y217       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X102Y217       FDRE (Setup_fdre_C_D)        0.025    10.025    <hidden>
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  9.634    

Slack (MET) :             9.670ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.355ns  (logic 0.079ns (22.254%)  route 0.276ns (77.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y327                                    0.000     0.000 r  <hidden>
    SLICE_X114Y327       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  <hidden>
                         net (fo=1, routed)           0.276     0.355    <hidden>
    SLICE_X113Y321       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X113Y321       FDRE (Setup_fdre_C_D)        0.025    10.025    <hidden>
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  9.670    

Slack (MET) :             9.671ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.354ns  (logic 0.080ns (22.599%)  route 0.274ns (77.401%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y327                                    0.000     0.000 r  <hidden>
    SLICE_X114Y327       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  <hidden>
                         net (fo=1, routed)           0.274     0.354    <hidden>
    SLICE_X114Y320       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X114Y320       FDRE (Setup_fdre_C_D)        0.025    10.025    <hidden>
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  9.671    

Slack (MET) :             9.672ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.353ns  (logic 0.079ns (22.380%)  route 0.274ns (77.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y327                                    0.000     0.000 r  <hidden>
    SLICE_X115Y327       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  <hidden>
                         net (fo=1, routed)           0.274     0.353    <hidden>
    SLICE_X115Y321       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X115Y321       FDRE (Setup_fdre_C_D)        0.025    10.025    <hidden>
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  9.672    

Slack (MET) :             9.673ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.352ns  (logic 0.081ns (23.011%)  route 0.271ns (76.989%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y222                                    0.000     0.000 r  <hidden>
    SLICE_X103Y222       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  <hidden>
                         net (fo=1, routed)           0.271     0.352    <hidden>
    SLICE_X103Y222       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X103Y222       FDRE (Setup_fdre_C_D)        0.025    10.025    <hidden>
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  9.673    

Slack (MET) :             9.676ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.349ns  (logic 0.081ns (23.209%)  route 0.268ns (76.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y325                                    0.000     0.000 r  <hidden>
    SLICE_X114Y325       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  <hidden>
                         net (fo=1, routed)           0.268     0.349    <hidden>
    SLICE_X114Y320       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X114Y320       FDRE (Setup_fdre_C_D)        0.025    10.025    <hidden>
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  9.676    

Slack (MET) :             9.681ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.344ns  (logic 0.080ns (23.256%)  route 0.264ns (76.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y218                                    0.000     0.000 r  <hidden>
    SLICE_X103Y218       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  <hidden>
                         net (fo=1, routed)           0.264     0.344    <hidden>
    SLICE_X103Y218       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X103Y218       FDRE (Setup_fdre_C_D)        0.025    10.025    <hidden>
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  9.681    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.758ns  (logic 1.370ns (17.654%)  route 6.388ns (82.346%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 f  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 f  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          3.511     4.771    sys_rst_n_IBUF
    SLICE_X88Y291        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     4.881 r  u_fec_rx_i_1/O
                         net (fo=415, routed)         2.877     7.758    <hidden>
    SLICE_X113Y321       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fec_tx/rst_sync_d1_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.530ns  (logic 0.079ns (14.905%)  route 0.451ns (85.095%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y216       FDPE                         0.000     0.000 r  u_fec_tx/rst_sync_d1_reg/C
    SLICE_X100Y216       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  u_fec_tx/rst_sync_d1_reg/Q
                         net (fo=2, routed)           0.451     0.530    <hidden>
    SLICE_X104Y212       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_fec_tx/rst_sync_d1_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.039ns (17.205%)  route 0.188ns (82.795%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y216       FDPE                         0.000     0.000 r  u_fec_tx/rst_sync_d1_reg/C
    SLICE_X100Y216       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.039 r  u_fec_tx/rst_sync_d1_reg/Q
                         net (fo=2, routed)           0.188     0.227    <hidden>
    SLICE_X104Y212       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.929ns  (logic 0.048ns (1.639%)  route 2.881ns (98.361%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcme4_adv_inst/LOCKED
                         net (fo=12, routed)          1.404     1.404    clk_locked
    SLICE_X88Y291        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.048     1.452 r  u_fec_rx_i_1/O
                         net (fo=415, routed)         1.477     2.929    <hidden>
    SLICE_X113Y321       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_sys
  To Clock:  

Max Delay           179 Endpoints
Min Delay           179 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.718ns  (logic 0.674ns (39.232%)  route 1.044ns (60.768%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.186ns (routing 1.501ns, distribution 1.685ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.186     4.374    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X105Y257       SRLC32E                                      r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y257       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     4.766 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.467     5.233    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/lopt_8
    SLICE_X102Y257       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     5.389 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.415    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X102Y258       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     5.475 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.533     6.008    u_ila_2/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X107Y258       LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.066     6.074 r  u_ila_2/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.018     6.092    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X107Y258       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.586ns  (logic 0.544ns (34.300%)  route 1.042ns (65.700%))
  Logic Levels:           3  (CARRY8=3)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.187ns (routing 1.501ns, distribution 1.686ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.187     4.375    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X105Y289       SRL16E                                       r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y289       SRL16E (Prop_A5LUT_SLICEM_CLK_Q)
                                                      0.376     4.751 r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.586     5.337    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/lopt_4
    SLICE_X105Y290       CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     5.430 r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.456    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X105Y291       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.471 r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.497    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X105Y292       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     5.557 r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.404     5.961    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X103Y295       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_2/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.590ns  (logic 0.476ns (29.937%)  route 1.114ns (70.063%))
  Logic Levels:           1  (CARRY8=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.160ns (routing 1.501ns, distribution 1.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.160     4.348    u_ila_2/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X102Y263       SRL16E                                       r  u_ila_2/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y263       SRL16E (Prop_A5LUT_SLICEM_CLK_Q)
                                                      0.376     4.724 r  u_ila_2/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.365     5.089    u_ila_2/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/lopt_4
    SLICE_X102Y262       CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.100     5.189 r  u_ila_2/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.749     5.938    u_ila_2/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X109Y260       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.473ns  (logic 0.617ns (41.887%)  route 0.856ns (58.113%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.214ns (routing 1.501ns, distribution 1.713ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.214     4.402    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X105Y300       SRL16E                                       r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y300       SRL16E (Prop_A5LUT_SLICEM_CLK_Q)
                                                      0.376     4.778 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.586     5.364    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/lopt_4
    SLICE_X105Y301       CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     5.457 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.483    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X105Y302       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     5.543 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.172     5.715    u_ila_1/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q
    SLICE_X105Y299       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     5.803 r  u_ila_1/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.072     5.875    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X105Y299       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.451ns  (logic 0.555ns (38.244%)  route 0.896ns (61.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.190ns (routing 1.501ns, distribution 1.689ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.190     4.378    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X105Y297       SRLC32E                                      r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y297       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     4.770 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.154     4.924    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X105Y297       LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     5.087 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.742     5.829    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X104Y299       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.451ns  (logic 0.555ns (38.244%)  route 0.896ns (61.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.190ns (routing 1.501ns, distribution 1.689ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.190     4.378    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X105Y297       SRLC32E                                      r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y297       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     4.770 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.154     4.924    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X105Y297       LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     5.087 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.742     5.829    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X104Y299       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.451ns  (logic 0.555ns (38.244%)  route 0.896ns (61.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.190ns (routing 1.501ns, distribution 1.689ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.190     4.378    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X105Y297       SRLC32E                                      r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y297       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     4.770 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.154     4.924    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X105Y297       LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     5.087 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.742     5.829    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X104Y299       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.448ns  (logic 0.674ns (46.547%)  route 0.774ns (53.453%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.184ns (routing 1.501ns, distribution 1.683ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.184     4.372    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X105Y259       SRLC32E                                      r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y259       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     4.764 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.435     5.199    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/lopt_8
    SLICE_X102Y259       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     5.355 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.381    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X102Y260       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     5.441 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.283     5.724    u_ila_2/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q
    SLICE_X105Y258       LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     5.790 r  u_ila_2/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.030     5.820    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X105Y258       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.383ns  (logic 0.716ns (51.771%)  route 0.667ns (48.228%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.221ns (routing 1.501ns, distribution 1.720ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.221     4.409    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X108Y257       SRLC32E                                      r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y257       SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.387     4.796 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.362     5.158    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/lopt_5
    SLICE_X110Y257       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.275 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.301    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y258       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     5.361 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.221     5.582    u_ila_2/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q
    SLICE_X107Y258       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     5.734 r  u_ila_2/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.058     5.792    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X107Y258       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.435ns  (logic 0.579ns (40.348%)  route 0.856ns (59.652%))
  Logic Levels:           3  (CARRY8=3)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.152ns (routing 1.501ns, distribution 1.651ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.152     4.340    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X99Y285        SRLC32E                                      r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y285        SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.387     4.727 r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.388     5.115    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/lopt_5
    SLICE_X100Y285       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.232 r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.258    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y286       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.273 r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.299    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X100Y287       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     5.359 r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.416     5.775    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X102Y295       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/debug_data_in_sync1_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.712ns (routing 0.816ns, distribution 0.896ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.712     2.681    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X99Y292        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y292        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.720 r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/Q
                         net (fo=2, routed)           0.067     2.787    u_ila_1/inst/ila_core_inst/debug_data_in[14]
    SLICE_X99Y291        FDRE                                         r  u_ila_1/inst/ila_core_inst/debug_data_in_sync1_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/capture_qual_ctrl_2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.092ns  (logic 0.039ns (42.508%)  route 0.053ns (57.492%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.736ns (routing 0.816ns, distribution 0.920ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.736     2.705    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X101Y301       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y301       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.744 r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.053     2.797    u_ila_1/inst/ila_core_inst/capture_qual_ctrl_1[1]
    SLICE_X101Y301       FDRE                                         r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.098ns  (logic 0.039ns (39.758%)  route 0.059ns (60.242%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.732ns (routing 0.816ns, distribution 0.916ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.732     2.701    u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X102Y304       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y304       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.740 r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.059     2.799    u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg
    SLICE_X103Y304       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/debug_data_in_sync1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.125ns  (logic 0.039ns (31.238%)  route 0.086ns (68.762%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.708ns (routing 0.816ns, distribution 0.892ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.708     2.677    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X99Y291        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y291        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.716 r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/Q
                         net (fo=2, routed)           0.086     2.802    u_ila_1/inst/ila_core_inst/debug_data_in[6]
    SLICE_X99Y291        FDRE                                         r  u_ila_1/inst/ila_core_inst/debug_data_in_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.096ns  (logic 0.037ns (38.669%)  route 0.059ns (61.331%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.744ns (routing 0.816ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.744     2.713    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X108Y256       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y256       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.750 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/Q
                         net (fo=2, routed)           0.059     2.809    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[7]
    SLICE_X109Y256       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/capture_qual_ctrl_2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.108ns  (logic 0.039ns (36.217%)  route 0.069ns (63.783%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.739ns (routing 0.816ns, distribution 0.923ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.739     2.708    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X107Y262       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y262       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.747 r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.069     2.816    u_ila_2/inst/ila_core_inst/capture_qual_ctrl_1[1]
    SLICE_X107Y261       FDRE                                         r  u_ila_2/inst/ila_core_inst/capture_qual_ctrl_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.104ns  (logic 0.039ns (37.615%)  route 0.065ns (62.385%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.745ns (routing 0.816ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.745     2.714    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X110Y255       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y255       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.753 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/Q
                         net (fo=2, routed)           0.065     2.818    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[4]
    SLICE_X109Y255       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.732ns (routing 0.816ns, distribution 0.916ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.732     2.701    u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X100Y304       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y304       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.740 r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.079     2.819    u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg
    SLICE_X100Y304       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.128ns  (logic 0.040ns (31.328%)  route 0.088ns (68.672%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.724ns (routing 0.816ns, distribution 0.908ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.724     2.693    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X103Y261       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y261       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.733 r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/Q
                         net (fo=2, routed)           0.088     2.820    u_ila_2/inst/ila_core_inst/debug_data_in[8]
    SLICE_X103Y257       FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.128ns  (logic 0.041ns (32.111%)  route 0.087ns (67.889%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.726ns (routing 0.816ns, distribution 0.910ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.726     2.695    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X104Y298       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y298       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.736 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/Q
                         net (fo=2, routed)           0.087     2.822    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[8]
    SLICE_X104Y301       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_sys
  To Clock:  

Max Delay             3 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_rstn_cdc2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.310ns  (logic 0.234ns (7.069%)  route 3.076ns (92.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.051ns (routing 1.502ns, distribution 1.549ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.051     4.244    core_clk
    SLICE_X90Y291        FDCE                                         r  rx_rstn_cdc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y291        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.321 f  rx_rstn_cdc2_reg/Q
                         net (fo=1, routed)           0.199     4.520    rx_rstn_cdc2
    SLICE_X88Y291        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     4.677 r  u_fec_rx_i_1/O
                         net (fo=415, routed)         2.877     7.554    <hidden>
    SLICE_X113Y321       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.207ns  (logic 0.079ns (6.543%)  route 1.128ns (93.457%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.214ns (routing 1.502ns, distribution 1.712ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.214     4.407    <hidden>
    SLICE_X114Y324       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y324       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.486 r  <hidden>
                         net (fo=41, routed)          1.128     5.615    <hidden>
    SLICE_X113Y323       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.295ns  (logic 0.081ns (27.451%)  route 0.214ns (72.549%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.077ns (routing 1.502ns, distribution 1.575ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.077     4.270    <hidden>
    SLICE_X101Y216       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y216       FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.351 r  <hidden>
                         net (fo=53, routed)          0.214     4.565    <hidden>
    SLICE_X102Y215       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.689ns (routing 0.816ns, distribution 0.873ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.689     2.661    <hidden>
    SLICE_X103Y218       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y218       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.700 r  <hidden>
                         net (fo=1, routed)           0.055     2.755    <hidden>
    SLICE_X103Y217       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.687ns (routing 0.816ns, distribution 0.871ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.687     2.659    <hidden>
    SLICE_X102Y217       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y217       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.698 r  <hidden>
                         net (fo=1, routed)           0.061     2.759    <hidden>
    SLICE_X102Y217       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.695ns (routing 0.816ns, distribution 0.879ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.695     2.667    <hidden>
    SLICE_X102Y223       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y223       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.705 r  <hidden>
                         net (fo=1, routed)           0.063     2.768    <hidden>
    SLICE_X102Y223       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.115ns  (logic 0.039ns (33.913%)  route 0.076ns (66.087%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.687ns (routing 0.816ns, distribution 0.871ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.687     2.659    <hidden>
    SLICE_X103Y221       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y221       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.698 r  <hidden>
                         net (fo=1, routed)           0.076     2.774    <hidden>
    SLICE_X103Y221       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.121ns  (logic 0.038ns (31.405%)  route 0.083ns (68.595%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.695ns (routing 0.816ns, distribution 0.879ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.695     2.667    <hidden>
    SLICE_X102Y222       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y222       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.705 r  <hidden>
                         net (fo=1, routed)           0.083     2.788    <hidden>
    SLICE_X102Y222       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.133ns  (logic 0.041ns (30.742%)  route 0.092ns (69.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.684ns (routing 0.816ns, distribution 0.868ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.684     2.656    <hidden>
    SLICE_X101Y216       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y216       FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.697 r  <hidden>
                         net (fo=53, routed)          0.092     2.789    <hidden>
    SLICE_X102Y215       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.040ns (28.571%)  route 0.100ns (71.429%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.689ns (routing 0.816ns, distribution 0.873ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.689     2.661    <hidden>
    SLICE_X103Y218       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y218       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.701 r  <hidden>
                         net (fo=1, routed)           0.100     2.801    <hidden>
    SLICE_X102Y218       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.135ns  (logic 0.039ns (28.889%)  route 0.096ns (71.111%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.695ns (routing 0.816ns, distribution 0.879ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.695     2.667    <hidden>
    SLICE_X102Y223       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y223       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.706 r  <hidden>
                         net (fo=1, routed)           0.096     2.802    <hidden>
    SLICE_X102Y223       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.150ns  (logic 0.039ns (26.000%)  route 0.111ns (74.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.687ns (routing 0.816ns, distribution 0.871ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.687     2.659    <hidden>
    SLICE_X102Y217       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y217       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.698 r  <hidden>
                         net (fo=1, routed)           0.111     2.809    <hidden>
    SLICE_X102Y217       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.149ns  (logic 0.039ns (26.175%)  route 0.110ns (73.826%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.689ns (routing 0.816ns, distribution 0.873ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.689     2.661    <hidden>
    SLICE_X103Y218       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y218       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.700 r  <hidden>
                         net (fo=1, routed)           0.110     2.810    <hidden>
    SLICE_X103Y218       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_sys

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_gth_raw/u_rst_sync/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.765ns  (logic 1.372ns (20.274%)  route 5.394ns (79.726%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        4.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.533ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.802ns (routing 1.365ns, distribution 1.437ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          4.072     5.331    sys_rst_n_IBUF
    SLICE_X86Y306        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.112     5.443 f  u_gth_raw_i_1/O
                         net (fo=24, routed)          1.322     6.765    u_gth_raw/u_rst_sync/src_arst
    SLICE_X94Y283        FDPE                                         f  u_gth_raw/u_rst_sync/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.802     4.533    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X94Y283        FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_gth_raw/u_rst_sync/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.765ns  (logic 1.372ns (20.274%)  route 5.394ns (79.726%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        4.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.533ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.802ns (routing 1.365ns, distribution 1.437ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          4.072     5.331    sys_rst_n_IBUF
    SLICE_X86Y306        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.112     5.443 f  u_gth_raw_i_1/O
                         net (fo=24, routed)          1.322     6.765    u_gth_raw/u_rst_sync/src_arst
    SLICE_X94Y283        FDPE                                         f  u_gth_raw/u_rst_sync/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.802     4.533    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X94Y283        FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_gth_raw/u_rst_sync/arststages_ff_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.765ns  (logic 1.372ns (20.274%)  route 5.394ns (79.726%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        4.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.533ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.802ns (routing 1.365ns, distribution 1.437ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          4.072     5.331    sys_rst_n_IBUF
    SLICE_X86Y306        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.112     5.443 f  u_gth_raw_i_1/O
                         net (fo=24, routed)          1.322     6.765    u_gth_raw/u_rst_sync/src_arst
    SLICE_X94Y283        FDPE                                         f  u_gth_raw/u_rst_sync/arststages_ff_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.802     4.533    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X94Y283        FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_gth_raw/u_rst_sync/arststages_ff_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.765ns  (logic 1.372ns (20.274%)  route 5.394ns (79.726%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        4.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.533ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.802ns (routing 1.365ns, distribution 1.437ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          4.072     5.331    sys_rst_n_IBUF
    SLICE_X86Y306        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.112     5.443 f  u_gth_raw_i_1/O
                         net (fo=24, routed)          1.322     6.765    u_gth_raw/u_rst_sync/src_arst
    SLICE_X94Y283        FDPE                                         f  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.802     4.533    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X94Y283        FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                            (internal pin)
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.858ns  (logic 0.000ns (0.000%)  route 0.858ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.879ns (routing 1.365ns, distribution 1.514ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X1Y1    GTHE4_COMMON                 0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                         net (fo=7, routed)           0.858     0.858    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/qpll1lock_out[0]
    SLICE_X110Y293       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.879     4.610    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y293       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXCDRLOCK
                            (internal pin)
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.818ns  (logic 0.000ns (0.000%)  route 0.818ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.838ns (routing 1.365ns, distribution 1.473ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXCDRLOCK
                         net (fo=1, routed)           0.818     0.818    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/rxcdrlock_out[0]
    SLICE_X105Y281       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.838     4.569    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X105Y281       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                            (internal pin)
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.672ns  (logic 0.000ns (0.000%)  route 0.672ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.860ns (routing 1.365ns, distribution 1.495ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X1Y1    GTHE4_COMMON                 0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                         net (fo=7, routed)           0.672     0.672    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/qpll1lock_out[0]
    SLICE_X110Y275       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.860     4.591    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X110Y275       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.625ns  (logic 0.079ns (12.645%)  route 0.546ns (87.355%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.813ns (routing 1.365ns, distribution 1.448ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y297       FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/C
    SLICE_X105Y297       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/Q
                         net (fo=21, routed)          0.546     0.625    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/din_i[0]
    SLICE_X99Y290        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.813     4.544    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X99Y290        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXRESETDONE
                            (internal pin)
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.564ns  (logic 0.000ns (0.000%)  route 0.564ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.876ns (routing 1.365ns, distribution 1.511ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           0.564     0.564    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/rxresetdone_out[0]
    SLICE_X111Y294       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.876     4.607    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X111Y294       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.079ns (15.011%)  route 0.447ns (84.989%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.829ns (routing 1.365ns, distribution 1.464ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y298       FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/C
    SLICE_X103Y298       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/Q
                         net (fo=21, routed)          0.447     0.526    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/din_i[1]
    SLICE_X100Y291       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.829     4.560    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X100Y291       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.860%)  route 0.065ns (63.140%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.951ns (routing 0.909ns, distribution 1.042ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y303       FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
    SLICE_X100Y303       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.038 r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.065     0.103    u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg
    SLICE_X100Y302       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.951     2.573    u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X100Y302       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.760%)  route 0.067ns (63.240%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.949ns (routing 0.909ns, distribution 1.040ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y269       FDRE                         0.000     0.000 r  u_ila_2/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
    SLICE_X109Y269       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  u_ila_2/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/Q
                         net (fo=2, routed)           0.067     0.106    u_ila_2/inst/ila_core_inst/u_ila_regs/ila_clk_flag
    SLICE_X108Y269       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.949     2.572    u_ila_2/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X108Y269       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/C

Slack:                    inf
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.949ns (routing 0.909ns, distribution 1.040ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y261       FDRE                         0.000     0.000 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/C
    SLICE_X108Y261       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.038 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/Q
                         net (fo=1, routed)           0.074     0.112    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[6]
    SLICE_X108Y261       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.949     2.571    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X108Y261       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/C

Slack:                    inf
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.256%)  route 0.075ns (65.744%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.946ns (routing 0.909ns, distribution 1.037ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y261       FDRE                         0.000     0.000 r  u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
    SLICE_X109Y261       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.075     0.114    u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg
    SLICE_X109Y261       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.946     2.568    u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X109Y261       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.039ns (32.541%)  route 0.081ns (67.459%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.955ns (routing 0.909ns, distribution 1.046ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y260       FDRE                         0.000     0.000 r  u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
    SLICE_X111Y260       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.039 r  u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.081     0.120    u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg
    SLICE_X111Y260       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.955     2.577    u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X111Y260       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.040ns (33.145%)  route 0.081ns (66.855%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.950ns (routing 0.909ns, distribution 1.041ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y259       FDRE                         0.000     0.000 r  u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
    SLICE_X112Y259       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.040 r  u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.081     0.121    u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X112Y260       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.950     2.572    u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X112Y260       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.040ns (33.145%)  route 0.081ns (66.855%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.945ns (routing 0.909ns, distribution 1.036ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y261       FDRE                         0.000     0.000 r  u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
    SLICE_X112Y261       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.040 r  u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.081     0.121    u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X112Y262       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.945     2.567    u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X112Y262       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.039ns (32.231%)  route 0.082ns (67.769%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.950ns (routing 0.909ns, distribution 1.041ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y303       FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C
    SLICE_X101Y303       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.039 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/Q
                         net (fo=1, routed)           0.082     0.121    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[1]
    SLICE_X101Y302       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.950     2.572    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X101Y302       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/C

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.040ns (32.787%)  route 0.082ns (67.213%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.946ns (routing 0.909ns, distribution 1.037ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y301       FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/C
    SLICE_X103Y301       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.040 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/Q
                         net (fo=1, routed)           0.082     0.122    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[6]
    SLICE_X102Y301       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.946     2.568    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X102Y301       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/C

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.039ns (31.943%)  route 0.083ns (68.057%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.929ns (routing 0.909ns, distribution 1.020ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y307        FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
    SLICE_X97Y307        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.039 r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/Q
                         net (fo=2, routed)           0.083     0.122    u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag
    SLICE_X98Y307        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.929     2.551    u_ila_1/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X98Y307        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_sys
  To Clock:  clk_out1_clk_wiz_sys

Max Delay           260 Endpoints
Min Delay           260 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.802ns  (logic 0.722ns (40.067%)  route 1.080ns (59.933%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns
    Source Clock Delay      (SCD):    4.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.162ns (routing 1.501ns, distribution 1.661ns)
  Clock Net Delay (Destination): 2.824ns (routing 1.365ns, distribution 1.459ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.162     4.350    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X102Y282       SRLC32E                                      r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y282       SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.394     4.744 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.682     5.426    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/lopt_7
    SLICE_X105Y282       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.585 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.611    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X105Y283       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     5.671 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.354     6.025    u_ila_3/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X102Y284       LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.109     6.134 r  u_ila_3/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.018     6.152    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X102Y284       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.824     4.555    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X102Y284       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.735ns  (logic 0.765ns (44.092%)  route 0.970ns (55.908%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns
    Source Clock Delay      (SCD):    4.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.184ns (routing 1.501ns, distribution 1.683ns)
  Clock Net Delay (Destination): 2.824ns (routing 1.365ns, distribution 1.459ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.184     4.372    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X105Y284       SRLC32E                                      r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y284       SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.394     4.766 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.610     5.376    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/lopt_7
    SLICE_X105Y285       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.535 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.561    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X105Y286       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     5.621 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.276     5.897    u_ila_3/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q
    SLICE_X102Y284       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     6.049 r  u_ila_3/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.058     6.107    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X102Y284       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.824     4.555    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X102Y284       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.437ns  (logic 0.560ns (38.970%)  route 0.877ns (61.030%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    4.329ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.141ns (routing 1.501ns, distribution 1.640ns)
  Clock Net Delay (Destination): 2.816ns (routing 1.365ns, distribution 1.451ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.141     4.329    u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X100Y270       SRLC32E                                      r  u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y270       SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.394     4.723 r  u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.521     5.244    u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/lopt_7
    SLICE_X100Y271       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     5.410 r  u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.356     5.766    u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X100Y275       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.816     4.547    u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X100Y275       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.356ns  (logic 0.555ns (40.929%)  route 0.801ns (59.071%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.567ns
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 1.501ns, distribution 1.648ns)
  Clock Net Delay (Destination): 2.836ns (routing 1.365ns, distribution 1.471ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.149     4.337    u_ila_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X100Y267       SRLC32E                                      r  u_ila_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y267       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     4.729 r  u_ila_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.312     5.041    u_ila_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/lopt_8
    SLICE_X102Y267       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.163     5.204 r  u_ila_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.489     5.693    u_ila_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X105Y279       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.836     4.567    u_ila_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X105Y279       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.348ns  (logic 0.511ns (37.908%)  route 0.837ns (62.092%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.530ns
    Source Clock Delay      (SCD):    4.333ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.145ns (routing 1.501ns, distribution 1.644ns)
  Clock Net Delay (Destination): 2.799ns (routing 1.365ns, distribution 1.434ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.145     4.333    u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X97Y260        SRLC32E                                      r  u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y260        SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.387     4.720 r  u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.361     5.081    u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/lopt_5
    SLICE_X99Y260        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     5.205 r  u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.476     5.681    u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X99Y274        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.799     4.530    u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X99Y274        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.253ns  (logic 0.555ns (44.279%)  route 0.698ns (55.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.564ns
    Source Clock Delay      (SCD):    4.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.164ns (routing 1.501ns, distribution 1.663ns)
  Clock Net Delay (Destination): 2.833ns (routing 1.365ns, distribution 1.468ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.164     4.352    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X102Y284       SRLC32E                                      r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y284       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     4.744 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.175     4.919    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X102Y284       LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     5.082 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.523     5.606    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X104Y283       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.833     4.564    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X104Y283       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.253ns  (logic 0.555ns (44.279%)  route 0.698ns (55.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.564ns
    Source Clock Delay      (SCD):    4.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.164ns (routing 1.501ns, distribution 1.663ns)
  Clock Net Delay (Destination): 2.833ns (routing 1.365ns, distribution 1.468ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.164     4.352    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X102Y284       SRLC32E                                      r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y284       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     4.744 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.175     4.919    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X102Y284       LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     5.082 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.523     5.606    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X104Y283       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.833     4.564    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X104Y283       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.253ns  (logic 0.555ns (44.279%)  route 0.698ns (55.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.564ns
    Source Clock Delay      (SCD):    4.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.164ns (routing 1.501ns, distribution 1.663ns)
  Clock Net Delay (Destination): 2.833ns (routing 1.365ns, distribution 1.468ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.164     4.352    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X102Y284       SRLC32E                                      r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y284       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     4.744 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.175     4.919    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X102Y284       LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     5.082 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.523     5.606    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X104Y283       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.833     4.564    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X104Y283       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.253ns  (logic 0.555ns (44.279%)  route 0.698ns (55.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.564ns
    Source Clock Delay      (SCD):    4.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.164ns (routing 1.501ns, distribution 1.663ns)
  Clock Net Delay (Destination): 2.833ns (routing 1.365ns, distribution 1.468ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.164     4.352    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X102Y284       SRLC32E                                      r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y284       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     4.744 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.175     4.919    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X102Y284       LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     5.082 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.523     5.606    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X104Y283       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.833     4.564    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X104Y283       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.253ns  (logic 0.555ns (44.279%)  route 0.698ns (55.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.564ns
    Source Clock Delay      (SCD):    4.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.164ns (routing 1.501ns, distribution 1.663ns)
  Clock Net Delay (Destination): 2.833ns (routing 1.365ns, distribution 1.468ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.164     4.352    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X102Y284       SRLC32E                                      r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y284       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     4.744 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.175     4.919    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X102Y284       LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     5.082 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.523     5.606    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X104Y283       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.833     4.564    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X104Y283       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.053ns (42.170%)  route 0.073ns (57.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.658ns (routing 0.816ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.909ns, distribution 0.959ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.658     2.627    <hidden>
    SLICE_X86Y282        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y282        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.666 r  <hidden>
                         net (fo=2, routed)           0.055     2.721    <hidden>
    SLICE_X87Y282        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.014     2.735 r  <hidden>
                         net (fo=1, routed)           0.018     2.753    <hidden>
    SLICE_X87Y282        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.868     2.491    <hidden>
    SLICE_X87Y282        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.059ns (49.712%)  route 0.060ns (50.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.666ns (routing 0.816ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.909ns, distribution 0.958ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.666     2.635    <hidden>
    SLICE_X88Y282        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y282        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.674 r  <hidden>
                         net (fo=2, routed)           0.053     2.727    <hidden>
    SLICE_X88Y281        LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.020     2.747 r  <hidden>
                         net (fo=1, routed)           0.007     2.754    <hidden>
    SLICE_X88Y281        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.867     2.489    <hidden>
    SLICE_X88Y281        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.053ns (43.556%)  route 0.069ns (56.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.666ns (routing 0.816ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.909ns, distribution 0.958ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.666     2.635    <hidden>
    SLICE_X88Y282        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y282        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.674 r  <hidden>
                         net (fo=2, routed)           0.053     2.727    <hidden>
    SLICE_X88Y281        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     2.741 r  <hidden>
                         net (fo=1, routed)           0.016     2.757    <hidden>
    SLICE_X88Y281        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.867     2.489    <hidden>
    SLICE_X88Y281        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.134ns  (logic 0.061ns (45.682%)  route 0.073ns (54.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.657ns (routing 0.816ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.909ns, distribution 0.947ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.657     2.626    <hidden>
    SLICE_X79Y283        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y283        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.665 r  <hidden>
                         net (fo=3, routed)           0.049     2.713    <hidden>
    SLICE_X79Y283        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     2.735 r  <hidden>
                         net (fo=1, routed)           0.024     2.759    <hidden>
    SLICE_X79Y283        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.856     2.478    <hidden>
    SLICE_X79Y283        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.546ns
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.816ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.909ns, distribution 1.015ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.723     2.692    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X104Y278       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y278       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.731 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/Q
                         net (fo=1, routed)           0.035     2.766    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[5]
    SLICE_X104Y278       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.924     2.546    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X104Y278       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/C

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.531%)  route 0.037ns (48.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.726ns (routing 0.816ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.909ns, distribution 1.019ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.726     2.695    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X104Y285       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y285       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.734 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/Q
                         net (fo=2, routed)           0.037     2.770    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[3]
    SLICE_X104Y285       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.928     2.550    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X104Y285       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/C

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.093ns  (logic 0.039ns (42.004%)  route 0.054ns (57.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.710ns (routing 0.816ns, distribution 0.894ns)
  Clock Net Delay (Destination): 1.912ns (routing 0.909ns, distribution 1.003ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.710     2.679    u_ila_3/inst/ila_core_inst/u_ila_regs/DESIGN_CLK_I
    SLICE_X98Y280        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y280        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.718 r  u_ila_3/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/Q
                         net (fo=2, routed)           0.054     2.772    u_ila_3/inst/ila_core_inst/u_ila_regs/ila_clk_flag
    SLICE_X98Y280        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.912     2.534    u_ila_3/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X98Y280        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/C

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/debug_data_in_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.093ns  (logic 0.039ns (42.079%)  route 0.054ns (57.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.816ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.910ns (routing 0.909ns, distribution 1.001ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.711     2.680    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X98Y277        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y277        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.719 r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.054     2.772    u_ila_3/inst/ila_core_inst/debug_data_in[2]
    SLICE_X98Y277        FDRE                                         r  u_ila_3/inst/ila_core_inst/debug_data_in_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.910     2.532    u_ila_3/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X98Y277        FDRE                                         r  u_ila_3/inst/ila_core_inst/debug_data_in_sync1_reg[2]/C

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/debug_data_in_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.522%)  route 0.060ns (60.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.706ns (routing 0.816ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.907ns (routing 0.909ns, distribution 0.998ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.706     2.675    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X99Y277        FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y277        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.714 r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q
                         net (fo=2, routed)           0.060     2.773    u_ila_3/inst/ila_core_inst/debug_data_in[1]
    SLICE_X99Y277        FDRE                                         r  u_ila_3/inst/ila_core_inst/debug_data_in_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.907     2.529    u_ila_3/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X99Y277        FDRE                                         r  u_ila_3/inst/ila_core_inst/debug_data_in_sync1_reg[1]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.139ns  (logic 0.064ns (46.148%)  route 0.075ns (53.852%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.667ns (routing 0.816ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.909ns, distribution 0.960ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.667     2.636    <hidden>
    SLICE_X87Y287        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y287        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     2.676 r  <hidden>
                         net (fo=2, routed)           0.056     2.731    <hidden>
    SLICE_X87Y285        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014     2.745 r  <hidden>
                         net (fo=1, routed)           0.012     2.757    <hidden>
    SLICE_X87Y285        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.010     2.767 r  <hidden>
                         net (fo=1, routed)           0.007     2.774    <hidden>
    SLICE_X87Y285        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.869     2.492    <hidden>
    SLICE_X87Y285        FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_sys
  To Clock:  clk_out1_clk_wiz_sys

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.594ns  (logic 0.079ns (13.300%)  route 0.515ns (86.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.067ns (routing 1.502ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.743ns (routing 1.365ns, distribution 1.378ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.067     4.260    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X92Y290        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y290        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.339 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/Q
                         net (fo=1, routed)           0.515     4.854    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[8]
    SLICE_X91Y290        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.743     4.474    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X91Y290        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.599ns  (logic 0.079ns (13.189%)  route 0.520ns (86.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.060ns (routing 1.502ns, distribution 1.558ns)
  Clock Net Delay (Destination): 2.738ns (routing 1.365ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.060     4.253    <hidden>
    SLICE_X83Y309        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y309        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     4.332 r  <hidden>
                         net (fo=1, routed)           0.520     4.852    <hidden>
    SLICE_X83Y285        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.738     4.469    <hidden>
    SLICE_X83Y285        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.602ns  (logic 0.079ns (13.123%)  route 0.523ns (86.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.051ns (routing 1.502ns, distribution 1.549ns)
  Clock Net Delay (Destination): 2.751ns (routing 1.365ns, distribution 1.386ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.051     4.244    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X92Y294        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y294        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     4.323 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/Q
                         net (fo=1, routed)           0.523     4.846    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[5]
    SLICE_X92Y294        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.751     4.482    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X92Y294        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.525ns  (logic 0.079ns (15.048%)  route 0.446ns (84.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.098ns (routing 1.502ns, distribution 1.596ns)
  Clock Net Delay (Destination): 2.738ns (routing 1.365ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.098     4.291    <hidden>
    SLICE_X85Y310        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y310        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.370 r  <hidden>
                         net (fo=1, routed)           0.446     4.816    <hidden>
    SLICE_X85Y286        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.738     4.469    <hidden>
    SLICE_X85Y286        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.553ns  (logic 0.081ns (14.647%)  route 0.472ns (85.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.060ns (routing 1.502ns, distribution 1.558ns)
  Clock Net Delay (Destination): 2.730ns (routing 1.365ns, distribution 1.365ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.060     4.253    <hidden>
    SLICE_X83Y309        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y309        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     4.334 r  <hidden>
                         net (fo=1, routed)           0.472     4.806    <hidden>
    SLICE_X83Y286        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.730     4.461    <hidden>
    SLICE_X83Y286        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.522ns  (logic 0.079ns (15.131%)  route 0.443ns (84.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns
    Source Clock Delay      (SCD):    4.274ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.081ns (routing 1.502ns, distribution 1.579ns)
  Clock Net Delay (Destination): 2.759ns (routing 1.365ns, distribution 1.394ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.081     4.274    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/CLK_I
    SLICE_X89Y291        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y291        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     4.353 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/Q
                         net (fo=21, routed)          0.443     4.796    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/din_i[1]
    SLICE_X91Y292        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.759     4.490    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X91Y292        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.516ns  (logic 0.079ns (15.313%)  route 0.437ns (84.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns
    Source Clock Delay      (SCD):    4.274ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.081ns (routing 1.502ns, distribution 1.579ns)
  Clock Net Delay (Destination): 2.754ns (routing 1.365ns, distribution 1.389ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.081     4.274    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/CLK_I
    SLICE_X89Y291        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y291        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.353 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/Q
                         net (fo=21, routed)          0.437     4.790    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/din_i[0]
    SLICE_X91Y295        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.754     4.485    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X91Y295        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.490ns  (logic 0.079ns (16.122%)  route 0.411ns (83.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns
    Source Clock Delay      (SCD):    4.276ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.083ns (routing 1.502ns, distribution 1.581ns)
  Clock Net Delay (Destination): 2.733ns (routing 1.365ns, distribution 1.368ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.083     4.276    <hidden>
    SLICE_X83Y305        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y305        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     4.355 r  <hidden>
                         net (fo=1, routed)           0.411     4.766    <hidden>
    SLICE_X83Y288        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.733     4.464    <hidden>
    SLICE_X83Y288        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.502ns  (logic 0.079ns (15.737%)  route 0.423ns (84.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.060ns (routing 1.502ns, distribution 1.558ns)
  Clock Net Delay (Destination): 2.732ns (routing 1.365ns, distribution 1.367ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.060     4.253    <hidden>
    SLICE_X83Y309        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y309        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.332 r  <hidden>
                         net (fo=1, routed)           0.423     4.755    <hidden>
    SLICE_X83Y286        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.732     4.463    <hidden>
    SLICE_X83Y286        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.475ns  (logic 0.081ns (17.053%)  route 0.394ns (82.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    4.276ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.083ns (routing 1.502ns, distribution 1.581ns)
  Clock Net Delay (Destination): 2.731ns (routing 1.365ns, distribution 1.366ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.083     4.276    <hidden>
    SLICE_X83Y305        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y305        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     4.357 r  <hidden>
                         net (fo=1, routed)           0.394     4.751    <hidden>
    SLICE_X84Y287        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.731     4.462    <hidden>
    SLICE_X84Y287        FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.039ns (33.621%)  route 0.077ns (66.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.661ns (routing 0.816ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.909ns, distribution 0.956ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.661     2.633    <hidden>
    SLICE_X82Y286        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y286        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.672 r  <hidden>
                         net (fo=1, routed)           0.077     2.749    <hidden>
    SLICE_X83Y285        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.865     2.487    <hidden>
    SLICE_X83Y285        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.760%)  route 0.067ns (63.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    2.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.673ns (routing 0.816ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.909ns, distribution 0.962ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.673     2.645    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X93Y290        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y290        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.684 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.067     2.751    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg
    SLICE_X93Y289        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.871     2.493    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X93Y289        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.040ns (32.787%)  route 0.082ns (67.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.661ns (routing 0.816ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.857ns (routing 0.909ns, distribution 0.948ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.661     2.633    <hidden>
    SLICE_X82Y286        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y286        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.673 r  <hidden>
                         net (fo=1, routed)           0.082     2.755    <hidden>
    SLICE_X83Y286        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.857     2.479    <hidden>
    SLICE_X83Y286        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.039ns (32.207%)  route 0.082ns (67.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.663ns (routing 0.816ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.909ns, distribution 0.959ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.663     2.635    u_ila_0/inst/ila_core_inst/u_ila_regs/DESIGN_CLK_I
    SLICE_X92Y285        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y285        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.674 r  u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/Q
                         net (fo=2, routed)           0.082     2.756    u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag
    SLICE_X92Y285        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.868     2.490    u_ila_0/inst/ila_core_inst/u_ila_regs/S_DCLK_O
    SLICE_X92Y285        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.483%)  route 0.076ns (65.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.676ns (routing 0.816ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.880ns (routing 0.909ns, distribution 0.971ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.676     2.648    <hidden>
    SLICE_X83Y309        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y309        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.688 r  <hidden>
                         net (fo=1, routed)           0.076     2.764    <hidden>
    SLICE_X82Y308        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.880     2.502    <hidden>
    SLICE_X82Y308        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.040ns (32.258%)  route 0.084ns (67.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.668ns (routing 0.816ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.909ns, distribution 0.952ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.668     2.640    <hidden>
    SLICE_X83Y292        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y292        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.680 r  <hidden>
                         net (fo=1, routed)           0.084     2.764    <hidden>
    SLICE_X83Y288        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.861     2.483    <hidden>
    SLICE_X83Y288        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.040ns (32.258%)  route 0.084ns (67.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.669ns (routing 0.816ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.909ns, distribution 0.962ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.669     2.641    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X92Y294        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y294        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.681 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/Q
                         net (fo=1, routed)           0.084     2.765    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[4]
    SLICE_X92Y294        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.871     2.494    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X92Y294        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.200%)  route 0.086ns (68.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.669ns (routing 0.816ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.909ns, distribution 0.962ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.669     2.641    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X92Y294        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y294        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.680 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/Q
                         net (fo=1, routed)           0.086     2.766    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[2]
    SLICE_X92Y294        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.871     2.494    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X92Y294        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.040ns (32.000%)  route 0.085ns (68.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.669ns (routing 0.816ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.909ns, distribution 0.962ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.669     2.641    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X92Y294        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y294        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.681 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/Q
                         net (fo=1, routed)           0.085     2.766    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[9]
    SLICE_X92Y294        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.871     2.494    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X92Y294        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.040ns (32.604%)  route 0.083ns (67.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.672ns (routing 0.816ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.909ns, distribution 0.957ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.672     2.644    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X92Y290        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y290        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.684 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.083     2.767    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X92Y291        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.866     2.488    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X92Y291        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out1_clk_wiz_sys

Max Delay            83 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.763ns  (logic 0.080ns (10.490%)  route 0.683ns (89.510%))
  Logic Levels:           0  
  Clock Path Skew:        -3.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns
    Source Clock Delay      (SCD):    8.095ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      2.075ns (routing 1.005ns, distribution 1.070ns)
  Clock Net Delay (Destination): 2.717ns (routing 1.365ns, distribution 1.352ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.075     8.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X87Y270        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y270        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     8.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.683     8.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[0]
    SLICE_X83Y270        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.717     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X83Y270        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.727ns  (logic 0.304ns (41.816%)  route 0.423ns (58.184%))
  Logic Levels:           0  
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns
    Source Clock Delay      (SCD):    8.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      2.102ns (routing 1.005ns, distribution 1.097ns)
  Clock Net Delay (Destination): 2.725ns (routing 1.365ns, distribution 1.360ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.102     8.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X84Y265        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y265        RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.304     8.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/O
                         net (fo=1, routed)           0.423     8.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X84Y267        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.725     4.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X84Y267        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.665ns  (logic 0.289ns (43.459%)  route 0.376ns (56.541%))
  Logic Levels:           0  
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns
    Source Clock Delay      (SCD):    8.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      2.102ns (routing 1.005ns, distribution 1.097ns)
  Clock Net Delay (Destination): 2.725ns (routing 1.365ns, distribution 1.360ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.102     8.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X84Y265        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y265        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.289     8.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.376     8.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X84Y267        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.725     4.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X84Y267        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.656ns  (logic 0.287ns (43.750%)  route 0.369ns (56.250%))
  Logic Levels:           0  
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns
    Source Clock Delay      (SCD):    8.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      2.102ns (routing 1.005ns, distribution 1.097ns)
  Clock Net Delay (Destination): 2.724ns (routing 1.365ns, distribution 1.359ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.102     8.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X84Y265        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y265        RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.287     8.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/O
                         net (fo=1, routed)           0.369     8.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X84Y267        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.724     4.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X84Y267        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.655ns  (logic 0.295ns (45.038%)  route 0.360ns (54.962%))
  Logic Levels:           0  
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns
    Source Clock Delay      (SCD):    8.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      2.102ns (routing 1.005ns, distribution 1.097ns)
  Clock Net Delay (Destination): 2.725ns (routing 1.365ns, distribution 1.360ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.102     8.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X84Y265        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y265        RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.295     8.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/O
                         net (fo=1, routed)           0.360     8.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X84Y267        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.725     4.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X84Y267        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.687ns  (logic 0.078ns (11.353%)  route 0.609ns (88.647%))
  Logic Levels:           0  
  Clock Path Skew:        -3.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns
    Source Clock Delay      (SCD):    8.089ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      2.069ns (routing 1.005ns, distribution 1.064ns)
  Clock Net Delay (Destination): 2.724ns (routing 1.365ns, distribution 1.359ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.069     8.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X87Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y268        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     8.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.609     8.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X84Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.724     4.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X84Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.650ns  (logic 0.301ns (46.308%)  route 0.349ns (53.692%))
  Logic Levels:           0  
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns
    Source Clock Delay      (SCD):    8.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      2.102ns (routing 1.005ns, distribution 1.097ns)
  Clock Net Delay (Destination): 2.725ns (routing 1.365ns, distribution 1.360ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.102     8.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X84Y265        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y265        RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.301     8.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/O
                         net (fo=1, routed)           0.349     8.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X84Y267        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.725     4.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X84Y267        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.628ns  (logic 0.281ns (44.745%)  route 0.347ns (55.255%))
  Logic Levels:           0  
  Clock Path Skew:        -3.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns
    Source Clock Delay      (SCD):    8.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      2.103ns (routing 1.005ns, distribution 1.098ns)
  Clock Net Delay (Destination): 2.724ns (routing 1.365ns, distribution 1.359ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.103     8.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X84Y264        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y264        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.281     8.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/O
                         net (fo=1, routed)           0.347     8.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X84Y267        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.724     4.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X84Y267        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.629ns  (logic 0.288ns (45.787%)  route 0.341ns (54.213%))
  Logic Levels:           0  
  Clock Path Skew:        -3.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns
    Source Clock Delay      (SCD):    8.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      2.102ns (routing 1.005ns, distribution 1.097ns)
  Clock Net Delay (Destination): 2.723ns (routing 1.365ns, distribution 1.358ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.102     8.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X84Y265        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y265        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.288     8.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/O
                         net (fo=1, routed)           0.341     8.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X84Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.723     4.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X84Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.653ns  (logic 0.079ns (12.102%)  route 0.574ns (87.898%))
  Logic Levels:           0  
  Clock Path Skew:        -3.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns
    Source Clock Delay      (SCD):    8.087ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      2.067ns (routing 1.005ns, distribution 1.062ns)
  Clock Net Delay (Destination): 2.725ns (routing 1.365ns, distribution 1.360ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.067     8.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X87Y269        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y269        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/Q
                         net (fo=2, routed)           0.574     8.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[16]
    SLICE_X85Y270        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.725     4.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X85Y270        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.041ns (39.544%)  route 0.063ns (60.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.133ns (routing 0.549ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.862ns (routing 0.909ns, distribution 0.953ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.133     2.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X88Y274        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y274        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.063     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[4]
    SLICE_X88Y275        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.862     2.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X88Y275        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.107ns  (logic 0.040ns (37.383%)  route 0.067ns (62.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.133ns (routing 0.549ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.862ns (routing 0.909ns, distribution 0.953ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.133     2.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X88Y274        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y274        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.067     2.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[1]
    SLICE_X88Y275        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.862     2.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X88Y275        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.240%)  route 0.060ns (60.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.143ns (routing 0.549ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.909ns, distribution 0.946ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.143     2.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X82Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y272        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.548 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.060     2.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[6]
    SLICE_X82Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.855     2.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X82Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.981%)  route 0.064ns (62.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.140ns (routing 0.549ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.909ns, distribution 0.946ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.140     2.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X82Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y272        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.064     2.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X82Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.855     2.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X82Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.039ns (38.964%)  route 0.061ns (61.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.143ns (routing 0.549ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.909ns, distribution 0.937ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.143     2.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X82Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y272        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.548 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.061     2.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[8]
    SLICE_X81Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.846     2.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X81Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.108ns  (logic 0.039ns (36.249%)  route 0.069ns (63.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.143ns (routing 0.549ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.909ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.143     2.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X82Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y272        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.548 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.069     2.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X84Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.852     2.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X84Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.111ns  (logic 0.040ns (36.139%)  route 0.071ns (63.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.140ns (routing 0.549ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.909ns, distribution 0.944ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.140     2.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X82Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y272        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.071     2.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[10]
    SLICE_X82Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.853     2.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X82Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.111ns  (logic 0.040ns (36.139%)  route 0.071ns (63.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.140ns (routing 0.549ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.909ns, distribution 0.954ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.140     2.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X86Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y266        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.071     2.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[0]
    SLICE_X86Y265        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.863     2.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X86Y265        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.037ns (32.430%)  route 0.077ns (67.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.138ns (routing 0.549ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.909ns, distribution 0.954ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.138     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X87Y269        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y269        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.077     2.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X87Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.863     2.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X87Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.041ns (37.615%)  route 0.068ns (62.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.143ns (routing 0.549ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.909ns, distribution 0.951ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.143     2.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X91Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y275        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.068     2.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X90Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.860     2.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X90Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_sys

Max Delay             6 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.622ns  (logic 1.370ns (17.969%)  route 6.252ns (82.031%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        4.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.887ns (routing 1.364ns, distribution 1.523ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 f  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 f  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          3.511     4.771    sys_rst_n_IBUF
    SLICE_X88Y291        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     4.881 r  u_fec_rx_i_1/O
                         net (fo=415, routed)         2.741     7.622    <hidden>
    SLICE_X114Y324       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.887     4.623    <hidden>
    SLICE_X114Y324       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.606ns  (logic 1.370ns (20.732%)  route 5.236ns (79.268%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        4.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.583ns (routing 1.364ns, distribution 1.219ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 f  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 f  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          3.511     4.771    sys_rst_n_IBUF
    SLICE_X88Y291        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     4.881 r  u_fec_rx_i_1/O
                         net (fo=415, routed)         1.725     6.606    <hidden>
    SLICE_X51Y233        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.583     4.319    <hidden>
    SLICE_X51Y233        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.414ns  (logic 1.370ns (21.353%)  route 5.044ns (78.647%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        4.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.581ns (routing 1.364ns, distribution 1.217ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 f  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 f  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          3.511     4.771    sys_rst_n_IBUF
    SLICE_X88Y291        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     4.881 r  u_fec_rx_i_1/O
                         net (fo=415, routed)         1.533     6.414    <hidden>
    SLICE_X54Y238        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.581     4.317    <hidden>
    SLICE_X54Y238        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.401ns  (logic 0.079ns (19.704%)  route 0.322ns (80.296%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.791ns (routing 1.364ns, distribution 1.427ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y212       FDRE                         0.000     0.000 r  <hidden>
    SLICE_X104Y212       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  <hidden>
                         net (fo=59, routed)          0.322     0.401    <hidden>
    SLICE_X104Y216       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.791     4.527    <hidden>
    SLICE_X104Y216       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_fec_tx/rst_sync_d1_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.353ns  (logic 0.079ns (22.377%)  route 0.274ns (77.623%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.772ns (routing 1.364ns, distribution 1.408ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y216       FDPE                         0.000     0.000 r  u_fec_tx/rst_sync_d1_reg/C
    SLICE_X100Y216       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  u_fec_tx/rst_sync_d1_reg/Q
                         net (fo=2, routed)           0.274     0.353    <hidden>
    SLICE_X102Y216       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.772     4.508    <hidden>
    SLICE_X102Y216       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.348ns  (logic 0.080ns (22.961%)  route 0.268ns (77.039%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.889ns (routing 1.364ns, distribution 1.525ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y320       FDSE                         0.000     0.000 r  <hidden>
    SLICE_X113Y320       FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  <hidden>
                         net (fo=41, routed)          0.268     0.348    <hidden>
    SLICE_X114Y323       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.889     4.625    <hidden>
    SLICE_X114Y323       FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.089ns  (logic 0.039ns (43.820%)  route 0.050ns (56.180%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.959ns (routing 0.910ns, distribution 1.049ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y330       FDRE                         0.000     0.000 r  <hidden>
    SLICE_X114Y330       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  <hidden>
                         net (fo=1, routed)           0.050     0.089    <hidden>
    SLICE_X114Y330       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.959     2.585    <hidden>
    SLICE_X114Y330       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.089ns  (logic 0.039ns (43.820%)  route 0.050ns (56.180%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.960ns (routing 0.910ns, distribution 1.050ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y329       FDRE                         0.000     0.000 r  <hidden>
    SLICE_X115Y329       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  <hidden>
                         net (fo=1, routed)           0.050     0.089    <hidden>
    SLICE_X115Y329       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.960     2.586    <hidden>
    SLICE_X115Y329       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.090ns  (logic 0.039ns (43.333%)  route 0.051ns (56.667%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.887ns (routing 0.910ns, distribution 0.977ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y219       FDRE                         0.000     0.000 r  <hidden>
    SLICE_X103Y219       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.039 r  <hidden>
                         net (fo=1, routed)           0.051     0.090    <hidden>
    SLICE_X103Y219       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.887     2.513    <hidden>
    SLICE_X103Y219       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.893ns (routing 0.910ns, distribution 0.983ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y223       FDRE                         0.000     0.000 r  <hidden>
    SLICE_X103Y223       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.039 r  <hidden>
                         net (fo=1, routed)           0.055     0.094    <hidden>
    SLICE_X103Y223       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.893     2.519    <hidden>
    SLICE_X103Y223       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.892ns (routing 0.910ns, distribution 0.982ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y219       FDRE                         0.000     0.000 r  <hidden>
    SLICE_X103Y219       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.039 r  <hidden>
                         net (fo=1, routed)           0.061     0.100    <hidden>
    SLICE_X102Y219       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.892     2.518    <hidden>
    SLICE_X102Y219       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.957ns (routing 0.910ns, distribution 1.047ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y330       FDRE                         0.000     0.000 r  <hidden>
    SLICE_X115Y330       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.039 r  <hidden>
                         net (fo=1, routed)           0.074     0.113    <hidden>
    SLICE_X115Y330       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.957     2.583    <hidden>
    SLICE_X115Y330       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.960ns (routing 0.910ns, distribution 1.050ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y331       FDRE                         0.000     0.000 r  <hidden>
    SLICE_X114Y331       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  <hidden>
                         net (fo=1, routed)           0.074     0.113    <hidden>
    SLICE_X114Y331       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.960     2.586    <hidden>
    SLICE_X114Y331       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.973ns (routing 0.910ns, distribution 1.063ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y328       FDRE                         0.000     0.000 r  <hidden>
    SLICE_X115Y328       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  <hidden>
                         net (fo=1, routed)           0.074     0.113    <hidden>
    SLICE_X115Y328       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.973     2.600    <hidden>
    SLICE_X115Y328       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.893ns (routing 0.910ns, distribution 0.983ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y223       FDRE                         0.000     0.000 r  <hidden>
    SLICE_X103Y223       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  <hidden>
                         net (fo=1, routed)           0.074     0.113    <hidden>
    SLICE_X103Y223       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.893     2.519    <hidden>
    SLICE_X103Y223       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.039ns (33.621%)  route 0.077ns (66.379%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.966ns (routing 0.910ns, distribution 1.056ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y327       FDRE                         0.000     0.000 r  <hidden>
    SLICE_X115Y327       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  <hidden>
                         net (fo=1, routed)           0.077     0.116    <hidden>
    SLICE_X115Y327       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.966     2.592    <hidden>
    SLICE_X115Y327       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_sys
  To Clock:  clk_out2_clk_wiz_sys

Max Delay           421 Endpoints
Min Delay           421 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.970ns  (logic 0.683ns (34.670%)  route 1.287ns (65.330%))
  Logic Levels:           7  (CARRY8=7)
  Clock Path Skew:        0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns
    Source Clock Delay      (SCD):    4.273ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.085ns (routing 1.501ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.754ns (routing 1.364ns, distribution 1.390ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.085     4.273    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X79Y315        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y315        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     4.665 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.486     5.151    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/lopt_8
    SLICE_X77Y315        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     5.307 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.333    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X77Y316        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.348 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.374    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X77Y317        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.389 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.415    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X77Y318        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.430 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.456    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/CI_I
    SLICE_X77Y319        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.471 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.497    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/CI_I
    SLICE_X77Y320        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.512 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.538    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_carry4_inst_0
    SLICE_X77Y321        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     5.598 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.645     6.243    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X87Y321        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.754     4.490    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/CLK_I
    SLICE_X87Y321        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.892ns  (logic 0.624ns (32.981%)  route 1.268ns (67.019%))
  Logic Levels:           6  (CARRY8=6)
  Clock Path Skew:        0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns
    Source Clock Delay      (SCD):    4.292ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.104ns (routing 1.501ns, distribution 1.603ns)
  Clock Net Delay (Destination): 2.747ns (routing 1.364ns, distribution 1.383ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.104     4.292    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X85Y329        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y329        SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.387     4.679 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.457     5.136    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/lopt_5
    SLICE_X87Y329        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.253 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.052     5.305    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X87Y330        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.320 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.346    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X87Y331        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.361 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.387    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X87Y332        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.402 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.428    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/CI_I
    SLICE_X87Y333        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.443 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.469    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X87Y334        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     5.529 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.655     6.184    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X89Y293        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.747     4.483    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/CLK_I
    SLICE_X89Y293        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.718ns  (logic 0.653ns (38.009%)  route 1.065ns (61.991%))
  Logic Levels:           5  (CARRY8=5)
  Clock Path Skew:        0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.095ns (routing 1.501ns, distribution 1.594ns)
  Clock Net Delay (Destination): 2.739ns (routing 1.364ns, distribution 1.375ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.095     4.283    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X84Y352        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y352        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     4.675 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.382     5.057    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/lopt_8
    SLICE_X80Y353        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     5.213 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.239    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X80Y354        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.254 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.280    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X80Y355        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.295 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.321    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X80Y356        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.336 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.362    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X80Y357        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     5.422 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.579     6.001    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X88Y332        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.739     4.475    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/CLK_I
    SLICE_X88Y332        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.668ns  (logic 0.608ns (36.451%)  route 1.060ns (63.549%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.132ns (routing 1.501ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.741ns (routing 1.364ns, distribution 1.377ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.132     4.320    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X93Y369        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y369        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     4.712 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.403     5.115    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/lopt_8
    SLICE_X91Y369        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     5.271 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.297    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X91Y370        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     5.357 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.631     5.988    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X90Y330        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.741     4.477    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CLK_I
    SLICE_X90Y330        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[69].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[69].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 0.511ns (30.077%)  route 1.188ns (69.924%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.478ns
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.094ns (routing 1.501ns, distribution 1.593ns)
  Clock Net Delay (Destination): 2.742ns (routing 1.364ns, distribution 1.378ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.094     4.282    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[69].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X87Y321        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[69].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y321        SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.387     4.669 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[69].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.489     5.158    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[69].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/lopt_5
    SLICE_X90Y321        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     5.282 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[69].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.699     5.981    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[69].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X88Y333        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[69].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.742     4.478    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[69].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X88Y333        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[69].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[53].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[53].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.605ns  (logic 0.560ns (34.891%)  route 1.045ns (65.109%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns
    Source Clock Delay      (SCD):    4.364ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.176ns (routing 1.501ns, distribution 1.675ns)
  Clock Net Delay (Destination): 2.744ns (routing 1.364ns, distribution 1.380ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.176     4.364    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[53].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X96Y315        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[53].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y315        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.394     4.758 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[53].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.388     5.146    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[53].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/lopt_7
    SLICE_X96Y316        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     5.312 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[53].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.657     5.969    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[53].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X89Y333        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[53].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.744     4.480    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[53].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X89Y333        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[53].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.572ns  (logic 0.623ns (39.631%)  route 0.949ns (60.369%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    4.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.162ns (routing 1.501ns, distribution 1.661ns)
  Clock Net Delay (Destination): 2.738ns (routing 1.364ns, distribution 1.374ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.162     4.350    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X94Y349        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y349        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     4.742 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.302     5.044    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/lopt_8
    SLICE_X96Y349        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     5.200 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.226    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X96Y350        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.241 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.267    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X96Y351        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     5.327 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.595     5.922    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X88Y331        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.738     4.474    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CLK_I
    SLICE_X88Y331        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.605ns  (logic 0.658ns (40.997%)  route 0.947ns (59.003%))
  Logic Levels:           5  (CARRY8=5)
  Clock Path Skew:        0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.123ns (routing 1.501ns, distribution 1.622ns)
  Clock Net Delay (Destination): 2.737ns (routing 1.364ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.123     4.311    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X85Y368        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y368        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.394     4.705 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.337     5.042    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/lopt_7
    SLICE_X87Y367        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.201 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.227    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X87Y368        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.242 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.268    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X87Y369        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.283 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.309    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X87Y370        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.324 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.350    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X87Y371        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     5.410 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.506     5.916    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X88Y330        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.737     4.473    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/CLK_I
    SLICE_X88Y330        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.546ns  (logic 0.555ns (35.899%)  route 0.991ns (64.101%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns
    Source Clock Delay      (SCD):    4.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.163ns (routing 1.501ns, distribution 1.662ns)
  Clock Net Delay (Destination): 2.745ns (routing 1.364ns, distribution 1.381ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.163     4.351    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X96Y317        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y317        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     4.743 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.405     5.148    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/lopt_8
    SLICE_X94Y317        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.163     5.311 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.586     5.897    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X89Y325        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.745     4.481    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X89Y325        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[47].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[47].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.536ns  (logic 0.555ns (36.133%)  route 0.981ns (63.867%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns
    Source Clock Delay      (SCD):    4.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.167ns (routing 1.501ns, distribution 1.666ns)
  Clock Net Delay (Destination): 2.750ns (routing 1.364ns, distribution 1.386ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.167     4.355    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[47].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X100Y334       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[47].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y334       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     4.747 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[47].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.375     5.122    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[47].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/lopt_8
    SLICE_X99Y334        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.163     5.285 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[47].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.606     5.891    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[47].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X90Y334        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[47].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.750     4.486    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[47].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X90Y334        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[47].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.355%)  route 0.063ns (61.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.658ns (routing 0.816ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.910ns, distribution 0.953ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.658     2.627    <hidden>
    SLICE_X86Y282        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y282        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.666 r  <hidden>
                         net (fo=2, routed)           0.063     2.729    <hidden>
    SLICE_X86Y282        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.863     2.489    <hidden>
    SLICE_X86Y282        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.102ns  (logic 0.041ns (40.022%)  route 0.061ns (59.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.658ns (routing 0.816ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.910ns, distribution 0.950ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.658     2.627    <hidden>
    SLICE_X86Y283        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y283        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.668 r  <hidden>
                         net (fo=2, routed)           0.061     2.730    <hidden>
    SLICE_X86Y284        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.860     2.486    <hidden>
    SLICE_X86Y284        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.663ns (routing 0.816ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.910ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.663     2.632    <hidden>
    SLICE_X80Y283        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y283        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.671 r  <hidden>
                         net (fo=2, routed)           0.061     2.732    <hidden>
    SLICE_X80Y283        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.855     2.481    <hidden>
    SLICE_X80Y283        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.735%)  route 0.062ns (61.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.665ns (routing 0.816ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.910ns, distribution 0.956ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.665     2.634    <hidden>
    SLICE_X88Y286        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y286        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.673 r  <hidden>
                         net (fo=2, routed)           0.062     2.734    <hidden>
    SLICE_X88Y286        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.866     2.492    <hidden>
    SLICE_X88Y286        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.040ns (40.127%)  route 0.060ns (59.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.667ns (routing 0.816ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.862ns (routing 0.910ns, distribution 0.952ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.667     2.636    <hidden>
    SLICE_X87Y287        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y287        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     2.676 r  <hidden>
                         net (fo=2, routed)           0.060     2.735    <hidden>
    SLICE_X88Y287        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.862     2.488    <hidden>
    SLICE_X88Y287        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.218%)  route 0.060ns (60.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.667ns (routing 0.816ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.910ns, distribution 0.951ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.667     2.636    <hidden>
    SLICE_X88Y284        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y284        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.675 r  <hidden>
                         net (fo=2, routed)           0.060     2.736    <hidden>
    SLICE_X88Y284        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.861     2.487    <hidden>
    SLICE_X88Y284        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.110ns  (logic 0.040ns (36.218%)  route 0.070ns (63.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.658ns (routing 0.816ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.910ns, distribution 0.950ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.658     2.627    <hidden>
    SLICE_X86Y283        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y283        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.667 r  <hidden>
                         net (fo=2, routed)           0.070     2.738    <hidden>
    SLICE_X86Y284        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.860     2.486    <hidden>
    SLICE_X86Y284        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.228%)  route 0.075ns (65.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.657ns (routing 0.816ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.910ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.657     2.626    <hidden>
    SLICE_X79Y283        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y283        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.665 r  <hidden>
                         net (fo=2, routed)           0.075     2.740    <hidden>
    SLICE_X80Y283        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.855     2.481    <hidden>
    SLICE_X80Y283        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.255%)  route 0.066ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.668ns (routing 0.816ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.910ns, distribution 0.955ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.668     2.637    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X90Y290        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y290        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.676 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/Q
                         net (fo=2, routed)           0.066     2.742    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[1]
    SLICE_X90Y289        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.865     2.491    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X90Y289        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.041ns (39.166%)  route 0.064ns (60.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.670ns (routing 0.816ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.910ns, distribution 0.961ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.670     2.639    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X88Y294        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y294        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.680 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/Q
                         net (fo=2, routed)           0.064     2.744    u_ila_0/inst/ila_core_inst/debug_data_in[4]
    SLICE_X88Y292        FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.871     2.498    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X88Y292        FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_sys
  To Clock:  clk_out2_clk_wiz_sys

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_rstn_cdc2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.174ns  (logic 0.234ns (7.372%)  route 2.940ns (92.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.051ns (routing 1.502ns, distribution 1.549ns)
  Clock Net Delay (Destination): 2.887ns (routing 1.364ns, distribution 1.523ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.051     4.244    core_clk
    SLICE_X90Y291        FDCE                                         r  rx_rstn_cdc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y291        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.321 f  rx_rstn_cdc2_reg/Q
                         net (fo=1, routed)           0.199     4.520    rx_rstn_cdc2
    SLICE_X88Y291        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     4.677 r  u_fec_rx_i_1/O
                         net (fo=415, routed)         2.741     7.418    <hidden>
    SLICE_X114Y324       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.887     4.623    <hidden>
    SLICE_X114Y324       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 rx_rstn_cdc2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.158ns  (logic 0.234ns (10.842%)  route 1.924ns (89.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.051ns (routing 1.502ns, distribution 1.549ns)
  Clock Net Delay (Destination): 2.583ns (routing 1.364ns, distribution 1.219ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.051     4.244    core_clk
    SLICE_X90Y291        FDCE                                         r  rx_rstn_cdc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y291        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.321 f  rx_rstn_cdc2_reg/Q
                         net (fo=1, routed)           0.199     4.520    rx_rstn_cdc2
    SLICE_X88Y291        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     4.677 r  u_fec_rx_i_1/O
                         net (fo=415, routed)         1.725     6.402    <hidden>
    SLICE_X51Y233        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.583     4.319    <hidden>
    SLICE_X51Y233        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 rx_rstn_cdc2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.966ns  (logic 0.234ns (11.902%)  route 1.732ns (88.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.051ns (routing 1.502ns, distribution 1.549ns)
  Clock Net Delay (Destination): 2.581ns (routing 1.364ns, distribution 1.217ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.051     4.244    core_clk
    SLICE_X90Y291        FDCE                                         r  rx_rstn_cdc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y291        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.321 f  rx_rstn_cdc2_reg/Q
                         net (fo=1, routed)           0.199     4.520    rx_rstn_cdc2
    SLICE_X88Y291        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     4.677 r  u_fec_rx_i_1/O
                         net (fo=415, routed)         1.533     6.210    <hidden>
    SLICE_X54Y238        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.581     4.317    <hidden>
    SLICE_X54Y238        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.594ns  (logic 0.079ns (13.289%)  route 0.515ns (86.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns
    Source Clock Delay      (SCD):    4.080ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.887ns (routing 1.502ns, distribution 1.385ns)
  Clock Net Delay (Destination): 2.585ns (routing 1.364ns, distribution 1.221ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.887     4.080    <hidden>
    SLICE_X54Y238        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y238        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     4.159 r  <hidden>
                         net (fo=29, routed)          0.515     4.675    <hidden>
    SLICE_X50Y230        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.585     4.321    <hidden>
    SLICE_X50Y230        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.377ns  (logic 0.081ns (21.506%)  route 0.296ns (78.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns
    Source Clock Delay      (SCD):    4.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.882ns (routing 1.502ns, distribution 1.380ns)
  Clock Net Delay (Destination): 2.589ns (routing 1.364ns, distribution 1.225ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.882     4.075    <hidden>
    SLICE_X50Y233        FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y233        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.156 r  <hidden>
                         net (fo=23, routed)          0.296     4.452    <hidden>
    SLICE_X52Y235        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.589     4.325    <hidden>
    SLICE_X52Y235        FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.041ns (23.668%)  route 0.132ns (76.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.573ns (routing 0.816ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.910ns, distribution 0.858ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.573     2.545    <hidden>
    SLICE_X50Y233        FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y233        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.586 r  <hidden>
                         net (fo=23, routed)          0.132     2.718    <hidden>
    SLICE_X52Y235        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.768     2.394    <hidden>
    SLICE_X52Y235        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.039ns (13.938%)  route 0.241ns (86.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.573ns (routing 0.816ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.910ns, distribution 0.854ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.573     2.545    <hidden>
    SLICE_X54Y238        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y238        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.584 r  <hidden>
                         net (fo=29, routed)          0.241     2.825    <hidden>
    SLICE_X50Y230        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.764     2.390    <hidden>
    SLICE_X50Y230        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 rx_done_cdc2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.922ns  (logic 0.073ns (7.919%)  route 0.849ns (92.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.668ns (routing 0.816ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.910ns, distribution 0.851ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.668     2.640    core_clk
    SLICE_X88Y287        FDCE                                         r  rx_done_cdc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y287        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.680 f  rx_done_cdc2_reg/Q
                         net (fo=1, routed)           0.077     2.757    rx_done_cdc2
    SLICE_X88Y291        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.033     2.790 r  u_fec_rx_i_1/O
                         net (fo=415, routed)         0.772     3.561    <hidden>
    SLICE_X54Y238        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.761     2.388    <hidden>
    SLICE_X54Y238        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 rx_done_cdc2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.073ns (7.172%)  route 0.945ns (92.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.668ns (routing 0.816ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.910ns, distribution 0.852ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.668     2.640    core_clk
    SLICE_X88Y287        FDCE                                         r  rx_done_cdc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y287        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.680 f  rx_done_cdc2_reg/Q
                         net (fo=1, routed)           0.077     2.757    rx_done_cdc2
    SLICE_X88Y291        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.033     2.790 r  u_fec_rx_i_1/O
                         net (fo=415, routed)         0.868     3.658    <hidden>
    SLICE_X51Y233        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.762     2.388    <hidden>
    SLICE_X51Y233        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 rx_done_cdc2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.558ns  (logic 0.073ns (4.685%)  route 1.485ns (95.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.668ns (routing 0.816ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.970ns (routing 0.910ns, distribution 1.060ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.668     2.640    core_clk
    SLICE_X88Y287        FDCE                                         r  rx_done_cdc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y287        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.680 f  rx_done_cdc2_reg/Q
                         net (fo=1, routed)           0.077     2.757    rx_done_cdc2
    SLICE_X88Y291        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.033     2.790 r  u_fec_rx_i_1/O
                         net (fo=415, routed)         1.408     4.198    <hidden>
    SLICE_X114Y324       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.970     2.596    <hidden>
    SLICE_X114Y324       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_sys
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay            99 Endpoints
Min Delay           107 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.117ns  (logic 0.079ns (7.073%)  route 1.038ns (92.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.054ns (routing 1.501ns, distribution 1.553ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.913ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.054     4.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X88Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y273        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         1.038     5.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X86Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.841     3.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X86Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.117ns  (logic 0.079ns (7.073%)  route 1.038ns (92.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.054ns (routing 1.501ns, distribution 1.553ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.913ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.054     4.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X88Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y273        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         1.038     5.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X86Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.841     3.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X86Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.117ns  (logic 0.079ns (7.073%)  route 1.038ns (92.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.054ns (routing 1.501ns, distribution 1.553ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.913ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.054     4.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X88Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y273        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         1.038     5.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X86Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.841     3.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X86Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.890ns  (logic 0.079ns (8.872%)  route 0.811ns (91.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.054ns (routing 1.501ns, distribution 1.553ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.913ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.054     4.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X88Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y273        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         0.811     5.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst
    SLICE_X85Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.839     3.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X85Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.771ns  (logic 0.281ns (36.446%)  route 0.490ns (63.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.073ns (routing 1.501ns, distribution 1.572ns)
  Clock Net Delay (Destination): 1.832ns (routing 0.913ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.073     4.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X91Y276        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y276        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.281     4.542 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/O
                         net (fo=1, routed)           0.490     5.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X89Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.832     3.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X89Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.723ns  (logic 0.307ns (42.462%)  route 0.416ns (57.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.074ns (routing 1.501ns, distribution 1.573ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.913ns, distribution 0.923ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.074     4.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X91Y277        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y277        RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.307     4.569 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/O
                         net (fo=1, routed)           0.416     4.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X90Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.836     3.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X90Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.684ns  (logic 0.292ns (42.690%)  route 0.392ns (57.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.074ns (routing 1.501ns, distribution 1.573ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.913ns, distribution 0.923ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.074     4.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X91Y277        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y277        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.292     4.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/O
                         net (fo=1, routed)           0.392     4.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X90Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.836     3.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X90Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.685ns  (logic 0.079ns (11.525%)  route 0.606ns (88.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.054ns (routing 1.501ns, distribution 1.553ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.913ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.054     4.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X88Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y273        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         0.606     4.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X82Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.837     3.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X82Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.685ns  (logic 0.079ns (11.525%)  route 0.606ns (88.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.054ns (routing 1.501ns, distribution 1.553ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.913ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.054     4.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X88Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y273        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         0.606     4.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X82Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.837     3.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X82Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.685ns  (logic 0.079ns (11.525%)  route 0.606ns (88.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.054ns (routing 1.501ns, distribution 1.553ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.913ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.054     4.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X88Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y273        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         0.606     4.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X82Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.837     3.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X82Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        4.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.777ns
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.655ns (routing 0.816ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.611ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.655     2.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X89Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y273        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[5]/Q
                         net (fo=1, routed)           0.079     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[5]
    SLICE_X89Y274        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.278     6.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X89Y274        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        4.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.787ns
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.658ns (routing 0.816ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.288ns (routing 0.611ns, distribution 0.677ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.658     2.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X92Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y275        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.079     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X92Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.288     6.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X92Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        4.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.772ns
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.658ns (routing 0.816ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.611ns, distribution 0.662ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.658     2.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X89Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y271        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[4]/Q
                         net (fo=1, routed)           0.079     2.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[4]
    SLICE_X89Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.273     6.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X89Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        4.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.777ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.663ns (routing 0.816ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.611ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.663     2.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X88Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y271        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.079     2.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X88Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.278     6.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X88Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        4.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.787ns
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.658ns (routing 0.816ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.288ns (routing 0.611ns, distribution 0.677ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.658     2.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X87Y267        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y267        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.085     2.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X87Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.288     6.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X87Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        4.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.788ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.660ns (routing 0.816ns, distribution 0.844ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.611ns, distribution 0.678ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.660     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X85Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y268        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.085     2.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X85Y269        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.289     6.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X85Y269        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        4.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.781ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.665ns (routing 0.816ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.611ns, distribution 0.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.665     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X86Y267        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y267        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.079     2.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X86Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.282     6.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X86Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        4.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.789ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.660ns (routing 0.816ns, distribution 0.844ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.611ns, distribution 0.679ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.660     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X87Y265        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y265        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.085     2.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X87Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.290     6.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X87Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.200%)  route 0.086ns (68.800%))
  Logic Levels:           0  
  Clock Path Skew:        4.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.780ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.660ns (routing 0.816ns, distribution 0.844ns)
  Clock Net Delay (Destination): 1.281ns (routing 0.611ns, distribution 0.670ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.660     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X85Y270        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y270        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.086     2.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X85Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.281     6.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X85Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        4.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.780ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.662ns (routing 0.816ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.281ns (routing 0.611ns, distribution 0.670ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.662     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X90Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y271        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.085     2.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[3]
    SLICE_X90Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.281     6.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X90Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2235 Endpoints
Min Delay          2235 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_fec_tx/tx_data_out_reg_reg[28]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.019ns  (logic 1.423ns (15.772%)  route 7.597ns (84.228%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          3.994     5.254    sys_rst_n_IBUF
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     5.389 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     7.388    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.416 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.603     9.019    u_fec_tx/rst_n
    SLICE_X105Y306       FDCE                                         f  u_fec_tx/tx_data_out_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_fec_tx/tx_data_out_reg_reg[29]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.019ns  (logic 1.423ns (15.772%)  route 7.597ns (84.228%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          3.994     5.254    sys_rst_n_IBUF
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     5.389 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     7.388    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.416 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.603     9.019    u_fec_tx/rst_n
    SLICE_X105Y306       FDCE                                         f  u_fec_tx/tx_data_out_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_fec_tx/tx_data_out_reg_reg[30]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.019ns  (logic 1.423ns (15.772%)  route 7.597ns (84.228%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          3.994     5.254    sys_rst_n_IBUF
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     5.389 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     7.388    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.416 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.603     9.019    u_fec_tx/rst_n
    SLICE_X105Y306       FDCE                                         f  u_fec_tx/tx_data_out_reg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_fec_tx/tx_data_out_reg_reg[31]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.019ns  (logic 1.423ns (15.772%)  route 7.597ns (84.228%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          3.994     5.254    sys_rst_n_IBUF
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     5.389 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     7.388    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.416 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.603     9.019    u_fec_tx/rst_n
    SLICE_X105Y306       FDCE                                         f  u_fec_tx/tx_data_out_reg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_fec_tx/tx_data_out_reg_reg[18]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.016ns  (logic 1.423ns (15.777%)  route 7.594ns (84.223%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          3.994     5.254    sys_rst_n_IBUF
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     5.389 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     7.388    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.416 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.600     9.016    u_fec_tx/rst_n
    SLICE_X105Y306       FDPE                                         f  u_fec_tx/tx_data_out_reg_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_fec_tx/tx_data_out_reg_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.016ns  (logic 1.423ns (15.777%)  route 7.594ns (84.223%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          3.994     5.254    sys_rst_n_IBUF
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     5.389 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     7.388    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.416 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.600     9.016    u_fec_tx/rst_n
    SLICE_X105Y306       FDPE                                         f  u_fec_tx/tx_data_out_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_fec_tx/tx_data_out_reg_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.009ns  (logic 1.423ns (15.789%)  route 7.587ns (84.211%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          3.994     5.254    sys_rst_n_IBUF
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     5.389 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     7.388    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.416 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.593     9.009    u_fec_tx/rst_n
    SLICE_X105Y304       FDCE                                         f  u_fec_tx/tx_data_out_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_fec_tx/tx_data_out_reg_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.002ns  (logic 1.423ns (15.802%)  route 7.580ns (84.198%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          3.994     5.254    sys_rst_n_IBUF
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     5.389 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     7.388    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.416 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.586     9.002    u_fec_tx/rst_n
    SLICE_X104Y304       FDCE                                         f  u_fec_tx/tx_data_out_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_fec_tx/tx_data_out_reg_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.002ns  (logic 1.423ns (15.802%)  route 7.580ns (84.198%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          3.994     5.254    sys_rst_n_IBUF
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     5.389 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     7.388    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.416 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.586     9.002    u_fec_tx/rst_n
    SLICE_X104Y304       FDCE                                         f  u_fec_tx/tx_data_out_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_fec_tx/tx_data_out_reg_reg[8]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.002ns  (logic 1.423ns (15.802%)  route 7.580ns (84.198%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          3.994     5.254    sys_rst_n_IBUF
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     5.389 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     7.388    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.416 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.586     9.002    u_fec_tx/rst_n
    SLICE_X104Y304       FDPE                                         f  u_fec_tx/tx_data_out_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.085ns  (logic 0.039ns (46.054%)  route 0.046ns (53.946%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y292       FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]/C
    SLICE_X104Y292       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]/Q
                         net (fo=3, routed)           0.046     0.085    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[60]
    SLICE_X104Y292       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.086ns  (logic 0.039ns (45.517%)  route 0.047ns (54.483%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y305       FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]/C
    SLICE_X103Y305       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.039 r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[0]/Q
                         net (fo=3, routed)           0.047     0.086    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[0]
    SLICE_X103Y305       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_2/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_2/inst/ila_core_inst/basic_trigger_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.091ns  (logic 0.038ns (41.758%)  route 0.053ns (58.242%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y260       FDRE                         0.000     0.000 r  u_ila_2/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[0]/C
    SLICE_X108Y260       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.038 r  u_ila_2/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[0]/Q
                         net (fo=1, routed)           0.053     0.091    u_ila_2/inst/ila_core_inst/TRIGGER_EQ
    SLICE_X108Y260       FDRE                                         r  u_ila_2/inst/ila_core_inst/basic_trigger_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.092ns  (logic 0.059ns (64.352%)  route 0.033ns (35.648%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y298       FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/C
    SLICE_X103Y298       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/Q
                         net (fo=21, routed)          0.027     0.066    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/I[1]
    SLICE_X103Y298       LUT4 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.020     0.086 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_in/O
                         net (fo=1, routed)           0.006     0.092    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_in__0
    SLICE_X103Y298       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fec_tx/tx_data_out_reg_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.092ns  (logic 0.059ns (64.352%)  route 0.033ns (35.648%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y307       FDCE                         0.000     0.000 r  u_fec_tx/tx_data_out_reg_reg[23]/C
    SLICE_X104Y307       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.039 r  u_fec_tx/tx_data_out_reg_reg[23]/Q
                         net (fo=3, routed)           0.027     0.066    u_ila_1/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[55]
    SLICE_X104Y307       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     0.086 r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_9/O
                         net (fo=1, routed)           0.006     0.092    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[23]
    SLICE_X104Y307       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fec_tx/burst_rem_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_fec_tx/burst_rem_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.092ns  (logic 0.060ns (65.325%)  route 0.032ns (34.675%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y224       FDCE                         0.000     0.000 r  u_fec_tx/burst_rem_reg[2]/C
    SLICE_X104Y224       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  u_fec_tx/burst_rem_reg[2]/Q
                         net (fo=4, routed)           0.025     0.064    u_fec_tx/burst_rem_reg_n_0_[2]
    SLICE_X104Y224       LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     0.085 r  u_fec_tx/burst_rem[3]_i_1/O
                         net (fo=1, routed)           0.007     0.092    u_fec_tx/p_1_in[3]
    SLICE_X104Y224       FDCE                                         r  u_fec_tx/burst_rem_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fec_rx/u_bit_aligner_ind/slide_cooldown_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_fec_rx/u_bit_aligner_ind/slide_cooldown_cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.093ns  (logic 0.059ns (63.481%)  route 0.034ns (36.519%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y291        FDCE                         0.000     0.000 r  u_fec_rx/u_bit_aligner_ind/slide_cooldown_cnt_reg[5]/C
    SLICE_X88Y291        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.039 r  u_fec_rx/u_bit_aligner_ind/slide_cooldown_cnt_reg[5]/Q
                         net (fo=5, routed)           0.028     0.067    u_fec_rx/u_bit_aligner_ind/slide_cooldown_cnt_reg_n_0_[5]
    SLICE_X88Y291        LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.020     0.087 r  u_fec_rx/u_bit_aligner_ind/slide_cooldown_cnt[6]_i_1/O
                         net (fo=1, routed)           0.006     0.093    u_fec_rx/u_bit_aligner_ind/slide_cooldown_cnt[6]_i_1_n_0
    SLICE_X88Y291        FDCE                                         r  u_fec_rx/u_bit_aligner_ind/slide_cooldown_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.094ns  (logic 0.059ns (63.081%)  route 0.035ns (36.919%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y300       FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
    SLICE_X104Y300       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/Q
                         net (fo=8, routed)           0.029     0.068    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt[6]
    SLICE_X104Y300       LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     0.088 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt[7]_i_1/O
                         net (fo=1, routed)           0.006     0.094    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/p_0_in[7]
    SLICE_X104Y300       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.094ns  (logic 0.059ns (63.081%)  route 0.035ns (36.919%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y300       FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
    SLICE_X104Y300       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/Q
                         net (fo=8, routed)           0.029     0.068    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt[6]
    SLICE_X104Y300       LUT5 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.020     0.088 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt[9]_i_1/O
                         net (fo=1, routed)           0.006     0.094    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/p_0_in[9]
    SLICE_X104Y300       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fec_rx/u_bit_aligner_ind/loss_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_fec_rx/u_bit_aligner_ind/loss_cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.096ns  (logic 0.053ns (55.391%)  route 0.043ns (44.609%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y285        FDCE                         0.000     0.000 r  u_fec_rx/u_bit_aligner_ind/loss_cnt_reg[12]/C
    SLICE_X86Y285        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  u_fec_rx/u_bit_aligner_ind/loss_cnt_reg[12]/Q
                         net (fo=2, routed)           0.027     0.066    u_fec_rx/u_bit_aligner_ind/loss_cnt[12]
    SLICE_X86Y285        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.080 r  u_fec_rx/u_bit_aligner_ind/loss_cnt[12]_i_2/O
                         net (fo=1, routed)           0.016     0.096    u_fec_rx/u_bit_aligner_ind/loss_cnt[12]_i_2_n_0
    SLICE_X86Y285        FDCE                                         r  u_fec_rx/u_bit_aligner_ind/loss_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_sys
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_gth_raw/tx_active_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/tx_act_u1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.183ns  (logic 0.079ns (6.679%)  route 1.104ns (93.321%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.153ns (routing 1.501ns, distribution 1.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.153     4.341    u_gth_raw/freerun_clk
    SLICE_X105Y279       FDCE                                         r  u_gth_raw/tx_active_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y279       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.420 r  u_gth_raw/tx_active_reg_reg/Q
                         net (fo=6, routed)           1.104     5.524    u_gth_raw/o_tx_active
    SLICE_X94Y286        FDCE                                         r  u_gth_raw/tx_act_u1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/rx_active_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/rx_act_u1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.754ns  (logic 0.078ns (10.349%)  route 0.676ns (89.651%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.153ns (routing 1.501ns, distribution 1.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.153     4.341    u_gth_raw/freerun_clk
    SLICE_X105Y279       FDCE                                         r  u_gth_raw/rx_active_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y279       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     4.419 r  u_gth_raw/rx_active_reg_reg/Q
                         net (fo=6, routed)           0.676     5.095    u_gth_raw/o_rx_active
    SLICE_X94Y287        FDCE                                         r  u_gth_raw/rx_act_u1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/rx_active_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            rx_act_l1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.730ns  (logic 0.078ns (10.682%)  route 0.652ns (89.318%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.153ns (routing 1.501ns, distribution 1.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.153     4.341    u_gth_raw/freerun_clk
    SLICE_X105Y279       FDCE                                         r  u_gth_raw/rx_active_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y279       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     4.419 r  u_gth_raw/rx_active_reg_reg/Q
                         net (fo=6, routed)           0.652     5.071    rx_active
    SLICE_X93Y288        FDCE                                         r  rx_act_l1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            cdr_st_l1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.661ns  (logic 0.076ns (11.496%)  route 0.585ns (88.504%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.155ns (routing 1.501ns, distribution 1.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.155     4.343    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X105Y281       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y281       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.419 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=6, routed)           0.585     5.004    cdr_stable
    SLICE_X93Y288        FDCE                                         r  cdr_st_l1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/rx_rst_shift_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.453ns  (logic 0.077ns (16.995%)  route 0.376ns (83.005%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.125ns (routing 1.501ns, distribution 1.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.125     4.313    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X94Y283        FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y283        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.390 f  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/Q
                         net (fo=23, routed)          0.376     4.766    u_gth_raw/gth_reset_sync
    SLICE_X92Y288        FDCE                                         f  u_gth_raw/rx_rst_shift_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/rx_rst_shift_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.453ns  (logic 0.077ns (16.995%)  route 0.376ns (83.005%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.125ns (routing 1.501ns, distribution 1.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.125     4.313    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X94Y283        FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y283        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.390 f  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/Q
                         net (fo=23, routed)          0.376     4.766    u_gth_raw/gth_reset_sync
    SLICE_X92Y288        FDCE                                         f  u_gth_raw/rx_rst_shift_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/rx_rst_shift_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.453ns  (logic 0.077ns (16.995%)  route 0.376ns (83.005%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.125ns (routing 1.501ns, distribution 1.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.125     4.313    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X94Y283        FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y283        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.390 f  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/Q
                         net (fo=23, routed)          0.376     4.766    u_gth_raw/gth_reset_sync
    SLICE_X92Y288        FDCE                                         f  u_gth_raw/rx_rst_shift_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/rx_rst_shift_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.453ns  (logic 0.077ns (16.995%)  route 0.376ns (83.005%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.125ns (routing 1.501ns, distribution 1.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.125     4.313    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X94Y283        FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y283        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.390 f  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/Q
                         net (fo=23, routed)          0.376     4.766    u_gth_raw/gth_reset_sync
    SLICE_X92Y288        FDCE                                         f  u_gth_raw/rx_rst_shift_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/rx_act_u1_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.425ns  (logic 0.077ns (18.105%)  route 0.348ns (81.895%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.125ns (routing 1.501ns, distribution 1.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.125     4.313    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X94Y283        FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y283        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.390 f  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/Q
                         net (fo=23, routed)          0.348     4.738    u_gth_raw/gth_reset_sync
    SLICE_X94Y287        FDCE                                         f  u_gth_raw/rx_act_u1_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/rx_act_u2_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.425ns  (logic 0.077ns (18.105%)  route 0.348ns (81.895%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.125ns (routing 1.501ns, distribution 1.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       3.125     4.313    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X94Y283        FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y283        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.390 f  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/Q
                         net (fo=23, routed)          0.348     4.738    u_gth_raw/gth_reset_sync
    SLICE_X94Y287        FDCE                                         f  u_gth_raw/rx_act_u2_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/tx_act_u1_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.180ns  (logic 0.039ns (21.713%)  route 0.141ns (78.287%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.705ns (routing 0.816ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.705     2.674    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X94Y283        FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y283        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.713 f  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/Q
                         net (fo=23, routed)          0.141     2.854    u_gth_raw/gth_reset_sync
    SLICE_X94Y286        FDCE                                         f  u_gth_raw/tx_act_u1_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/tx_act_u2_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.180ns  (logic 0.039ns (21.713%)  route 0.141ns (78.287%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.705ns (routing 0.816ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.705     2.674    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X94Y283        FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y283        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.713 f  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/Q
                         net (fo=23, routed)          0.141     2.854    u_gth_raw/gth_reset_sync
    SLICE_X94Y286        FDCE                                         f  u_gth_raw/tx_act_u2_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/tx_done_u1_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.180ns  (logic 0.039ns (21.713%)  route 0.141ns (78.287%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.705ns (routing 0.816ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.705     2.674    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X94Y283        FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y283        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.713 f  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/Q
                         net (fo=23, routed)          0.141     2.854    u_gth_raw/gth_reset_sync
    SLICE_X94Y286        FDCE                                         f  u_gth_raw/tx_done_u1_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/tx_done_u2_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.180ns  (logic 0.039ns (21.713%)  route 0.141ns (78.287%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.705ns (routing 0.816ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.705     2.674    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X94Y283        FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y283        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.713 f  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/Q
                         net (fo=23, routed)          0.141     2.854    u_gth_raw/gth_reset_sync
    SLICE_X94Y286        FDCE                                         f  u_gth_raw/tx_done_u2_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/tx_rst_shift_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.181ns  (logic 0.039ns (21.593%)  route 0.142ns (78.408%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.705ns (routing 0.816ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.705     2.674    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X94Y283        FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y283        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.713 f  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/Q
                         net (fo=23, routed)          0.142     2.855    u_gth_raw/gth_reset_sync
    SLICE_X94Y286        FDCE                                         f  u_gth_raw/tx_rst_shift_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/tx_rst_shift_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.181ns  (logic 0.039ns (21.593%)  route 0.142ns (78.408%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.705ns (routing 0.816ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.705     2.674    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X94Y283        FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y283        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.713 f  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/Q
                         net (fo=23, routed)          0.142     2.855    u_gth_raw/gth_reset_sync
    SLICE_X94Y286        FDCE                                         f  u_gth_raw/tx_rst_shift_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/tx_rst_shift_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.181ns  (logic 0.039ns (21.593%)  route 0.142ns (78.408%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.705ns (routing 0.816ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.705     2.674    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X94Y283        FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y283        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.713 f  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/Q
                         net (fo=23, routed)          0.142     2.855    u_gth_raw/gth_reset_sync
    SLICE_X94Y286        FDCE                                         f  u_gth_raw/tx_rst_shift_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/tx_rst_shift_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.181ns  (logic 0.039ns (21.593%)  route 0.142ns (78.408%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.705ns (routing 0.816ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.705     2.674    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X94Y283        FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y283        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.713 f  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/Q
                         net (fo=23, routed)          0.142     2.855    u_gth_raw/gth_reset_sync
    SLICE_X94Y286        FDCE                                         f  u_gth_raw/tx_rst_shift_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/rx_act_u1_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.039ns (19.556%)  route 0.160ns (80.444%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.705ns (routing 0.816ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.705     2.674    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X94Y283        FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y283        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.713 f  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/Q
                         net (fo=23, routed)          0.160     2.874    u_gth_raw/gth_reset_sync
    SLICE_X94Y287        FDCE                                         f  u_gth_raw/rx_act_u1_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/rx_act_u2_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.039ns (19.556%)  route 0.160ns (80.444%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.705ns (routing 0.816ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.705     2.674    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X94Y283        FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y283        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.713 f  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/Q
                         net (fo=23, routed)          0.160     2.874    u_gth_raw/gth_reset_sync
    SLICE_X94Y287        FDCE                                         f  u_gth_raw/rx_act_u2_reg/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_sys
  To Clock:  

Max Delay           171 Endpoints
Min Delay           171 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_pat_hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/tx_data_out_reg_reg[28]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.355ns  (logic 0.364ns (8.358%)  route 3.991ns (91.642%))
  Logic Levels:           3  (BUFGCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.078ns (routing 1.502ns, distribution 1.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.078     4.271    core_clk
    SLICE_X84Y303        FDRE                                         r  tx_pat_hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y303        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.351 f  tx_pat_hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.106     4.457    tx_pat_hold_cnt[1]
    SLICE_X84Y303        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.555 f  tx_pat_hold_inferred_i_1/O
                         net (fo=17, routed)          0.283     4.838    tx_pat_hold
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.996 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     6.995    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.023 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.603     8.626    u_fec_tx/rst_n
    SLICE_X105Y306       FDCE                                         f  u_fec_tx/tx_data_out_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_pat_hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/tx_data_out_reg_reg[29]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.355ns  (logic 0.364ns (8.358%)  route 3.991ns (91.642%))
  Logic Levels:           3  (BUFGCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.078ns (routing 1.502ns, distribution 1.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.078     4.271    core_clk
    SLICE_X84Y303        FDRE                                         r  tx_pat_hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y303        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.351 f  tx_pat_hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.106     4.457    tx_pat_hold_cnt[1]
    SLICE_X84Y303        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.555 f  tx_pat_hold_inferred_i_1/O
                         net (fo=17, routed)          0.283     4.838    tx_pat_hold
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.996 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     6.995    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.023 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.603     8.626    u_fec_tx/rst_n
    SLICE_X105Y306       FDCE                                         f  u_fec_tx/tx_data_out_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_pat_hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/tx_data_out_reg_reg[30]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.355ns  (logic 0.364ns (8.358%)  route 3.991ns (91.642%))
  Logic Levels:           3  (BUFGCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.078ns (routing 1.502ns, distribution 1.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.078     4.271    core_clk
    SLICE_X84Y303        FDRE                                         r  tx_pat_hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y303        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.351 f  tx_pat_hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.106     4.457    tx_pat_hold_cnt[1]
    SLICE_X84Y303        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.555 f  tx_pat_hold_inferred_i_1/O
                         net (fo=17, routed)          0.283     4.838    tx_pat_hold
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.996 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     6.995    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.023 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.603     8.626    u_fec_tx/rst_n
    SLICE_X105Y306       FDCE                                         f  u_fec_tx/tx_data_out_reg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_pat_hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/tx_data_out_reg_reg[31]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.355ns  (logic 0.364ns (8.358%)  route 3.991ns (91.642%))
  Logic Levels:           3  (BUFGCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.078ns (routing 1.502ns, distribution 1.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.078     4.271    core_clk
    SLICE_X84Y303        FDRE                                         r  tx_pat_hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y303        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.351 f  tx_pat_hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.106     4.457    tx_pat_hold_cnt[1]
    SLICE_X84Y303        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.555 f  tx_pat_hold_inferred_i_1/O
                         net (fo=17, routed)          0.283     4.838    tx_pat_hold
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.996 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     6.995    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.023 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.603     8.626    u_fec_tx/rst_n
    SLICE_X105Y306       FDCE                                         f  u_fec_tx/tx_data_out_reg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_pat_hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/tx_data_out_reg_reg[18]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.352ns  (logic 0.364ns (8.363%)  route 3.988ns (91.637%))
  Logic Levels:           3  (BUFGCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.078ns (routing 1.502ns, distribution 1.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.078     4.271    core_clk
    SLICE_X84Y303        FDRE                                         r  tx_pat_hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y303        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.351 f  tx_pat_hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.106     4.457    tx_pat_hold_cnt[1]
    SLICE_X84Y303        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.555 f  tx_pat_hold_inferred_i_1/O
                         net (fo=17, routed)          0.283     4.838    tx_pat_hold
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.996 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     6.995    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.023 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.600     8.623    u_fec_tx/rst_n
    SLICE_X105Y306       FDPE                                         f  u_fec_tx/tx_data_out_reg_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_pat_hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/tx_data_out_reg_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.352ns  (logic 0.364ns (8.363%)  route 3.988ns (91.637%))
  Logic Levels:           3  (BUFGCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.078ns (routing 1.502ns, distribution 1.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.078     4.271    core_clk
    SLICE_X84Y303        FDRE                                         r  tx_pat_hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y303        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.351 f  tx_pat_hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.106     4.457    tx_pat_hold_cnt[1]
    SLICE_X84Y303        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.555 f  tx_pat_hold_inferred_i_1/O
                         net (fo=17, routed)          0.283     4.838    tx_pat_hold
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.996 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     6.995    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.023 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.600     8.623    u_fec_tx/rst_n
    SLICE_X105Y306       FDPE                                         f  u_fec_tx/tx_data_out_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_pat_hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/tx_data_out_reg_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.345ns  (logic 0.364ns (8.377%)  route 3.981ns (91.623%))
  Logic Levels:           3  (BUFGCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.078ns (routing 1.502ns, distribution 1.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.078     4.271    core_clk
    SLICE_X84Y303        FDRE                                         r  tx_pat_hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y303        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.351 f  tx_pat_hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.106     4.457    tx_pat_hold_cnt[1]
    SLICE_X84Y303        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.555 f  tx_pat_hold_inferred_i_1/O
                         net (fo=17, routed)          0.283     4.838    tx_pat_hold
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.996 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     6.995    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.023 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.593     8.616    u_fec_tx/rst_n
    SLICE_X105Y304       FDCE                                         f  u_fec_tx/tx_data_out_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_pat_hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/tx_data_out_reg_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.338ns  (logic 0.364ns (8.390%)  route 3.974ns (91.610%))
  Logic Levels:           3  (BUFGCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.078ns (routing 1.502ns, distribution 1.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.078     4.271    core_clk
    SLICE_X84Y303        FDRE                                         r  tx_pat_hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y303        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.351 f  tx_pat_hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.106     4.457    tx_pat_hold_cnt[1]
    SLICE_X84Y303        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.555 f  tx_pat_hold_inferred_i_1/O
                         net (fo=17, routed)          0.283     4.838    tx_pat_hold
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.996 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     6.995    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.023 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.586     8.609    u_fec_tx/rst_n
    SLICE_X104Y304       FDCE                                         f  u_fec_tx/tx_data_out_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_pat_hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/tx_data_out_reg_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.338ns  (logic 0.364ns (8.390%)  route 3.974ns (91.610%))
  Logic Levels:           3  (BUFGCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.078ns (routing 1.502ns, distribution 1.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.078     4.271    core_clk
    SLICE_X84Y303        FDRE                                         r  tx_pat_hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y303        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.351 f  tx_pat_hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.106     4.457    tx_pat_hold_cnt[1]
    SLICE_X84Y303        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.555 f  tx_pat_hold_inferred_i_1/O
                         net (fo=17, routed)          0.283     4.838    tx_pat_hold
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.996 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     6.995    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.023 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.586     8.609    u_fec_tx/rst_n
    SLICE_X104Y304       FDCE                                         f  u_fec_tx/tx_data_out_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_pat_hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_tx/tx_data_out_reg_reg[8]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.338ns  (logic 0.364ns (8.390%)  route 3.974ns (91.610%))
  Logic Levels:           3  (BUFGCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      3.078ns (routing 1.502ns, distribution 1.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       3.078     4.271    core_clk
    SLICE_X84Y303        FDRE                                         r  tx_pat_hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y303        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.351 f  tx_pat_hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.106     4.457    tx_pat_hold_cnt[1]
    SLICE_X84Y303        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.555 f  tx_pat_hold_inferred_i_1/O
                         net (fo=17, routed)          0.283     4.838    tx_pat_hold
    SLICE_X85Y306        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.996 f  u_fec_tx_i_1/O
                         net (fo=9, routed)           1.999     6.995    tx_path_rst_n_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.023 f  u_fec_tx_i_1_bufg_place/O
                         net (fo=4941, routed)        1.586     8.609    u_fec_tx/rst_n
    SLICE_X104Y304       FDPE                                         f  u_fec_tx/tx_data_out_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_rx/u_bit_aligner_ind/timeout_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.075ns (26.522%)  route 0.208ns (73.478%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.665ns (routing 0.816ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.665     2.637    <hidden>
    SLICE_X88Y287        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y287        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.677 f  <hidden>
                         net (fo=2, routed)           0.118     2.794    u_fec_rx/u_bit_aligner_ind/cfg_err_th[5]
    SLICE_X85Y288        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     2.808 f  u_fec_rx/u_bit_aligner_ind/aligned_valid_reg_i_3/O
                         net (fo=22, routed)          0.083     2.891    u_fec_rx/u_bit_aligner_ind/header_match0
    SLICE_X86Y289        LUT5 (Prop_F5LUT_SLICEL_I3_O)
                                                      0.021     2.912 r  u_fec_rx/u_bit_aligner_ind/timeout_counter[0]_i_1/O
                         net (fo=1, routed)           0.007     2.919    u_fec_rx/u_bit_aligner_ind/timeout_counter[0]_i_1_n_0
    SLICE_X86Y289        FDCE                                         r  u_fec_rx/u_bit_aligner_ind/timeout_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_done_cdc2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_rx/u_bit_aligner_ind/slide_cooldown_cnt_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.073ns (26.034%)  route 0.207ns (73.966%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.668ns (routing 0.816ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.668     2.640    core_clk
    SLICE_X88Y287        FDCE                                         r  rx_done_cdc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y287        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.680 r  rx_done_cdc2_reg/Q
                         net (fo=1, routed)           0.077     2.757    rx_done_cdc2
    SLICE_X88Y291        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.033     2.790 f  u_fec_rx_i_1/O
                         net (fo=415, routed)         0.130     2.920    u_fec_rx/u_bit_aligner_ind/o_rxslide_i_2_n_0
    SLICE_X88Y291        FDCE                                         f  u_fec_rx/u_bit_aligner_ind/slide_cooldown_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_done_cdc2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_rx/u_bit_aligner_ind/slide_cooldown_cnt_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.073ns (26.034%)  route 0.207ns (73.966%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.668ns (routing 0.816ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.668     2.640    core_clk
    SLICE_X88Y287        FDCE                                         r  rx_done_cdc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y287        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.680 r  rx_done_cdc2_reg/Q
                         net (fo=1, routed)           0.077     2.757    rx_done_cdc2
    SLICE_X88Y291        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.033     2.790 f  u_fec_rx_i_1/O
                         net (fo=415, routed)         0.130     2.920    u_fec_rx/u_bit_aligner_ind/o_rxslide_i_2_n_0
    SLICE_X88Y291        FDCE                                         f  u_fec_rx/u_bit_aligner_ind/slide_cooldown_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_done_cdc2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_rx/u_bit_aligner_ind/slide_cooldown_cnt_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.073ns (26.034%)  route 0.207ns (73.966%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.668ns (routing 0.816ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.668     2.640    core_clk
    SLICE_X88Y287        FDCE                                         r  rx_done_cdc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y287        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.680 r  rx_done_cdc2_reg/Q
                         net (fo=1, routed)           0.077     2.757    rx_done_cdc2
    SLICE_X88Y291        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.033     2.790 f  u_fec_rx_i_1/O
                         net (fo=415, routed)         0.130     2.920    u_fec_rx/u_bit_aligner_ind/o_rxslide_i_2_n_0
    SLICE_X88Y291        FDCE                                         f  u_fec_rx/u_bit_aligner_ind/slide_cooldown_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_rx/u_bit_aligner_ind/locked_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.130ns (44.849%)  route 0.160ns (55.151%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.663ns (routing 0.816ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.663     2.635    <hidden>
    SLICE_X86Y286        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y286        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.674 r  <hidden>
                         net (fo=18, routed)          0.061     2.735    u_fec_rx/u_bit_aligner_ind/cfg_verify_cnt_max[6]
    SLICE_X86Y288        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     2.785 r  u_fec_rx/u_bit_aligner_ind/aligned_valid_reg_i_12/O
                         net (fo=1, routed)           0.008     2.793    u_fec_rx/u_bit_aligner_ind/aligned_valid_reg_i_12_n_0
    SLICE_X86Y288        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[2])
                                                      0.018     2.811 r  u_fec_rx/u_bit_aligner_ind/aligned_valid_reg_reg_i_4/CO[2]
                         net (fo=2, routed)           0.083     2.894    u_fec_rx/u_bit_aligner_ind/lock_now0
    SLICE_X85Y289        LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.023     2.917 r  u_fec_rx/u_bit_aligner_ind/locked_reg_i_1/O
                         net (fo=1, routed)           0.008     2.925    u_fec_rx/u_bit_aligner_ind/locked_reg
    SLICE_X85Y289        FDCE                                         r  u_fec_rx/u_bit_aligner_ind/locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_rx/u_bit_aligner_ind/loss_cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.068ns (22.747%)  route 0.231ns (77.253%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.665ns (routing 0.816ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.665     2.637    <hidden>
    SLICE_X88Y287        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y287        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.677 f  <hidden>
                         net (fo=2, routed)           0.118     2.794    u_fec_rx/u_bit_aligner_ind/cfg_err_th[5]
    SLICE_X85Y288        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     2.808 f  u_fec_rx/u_bit_aligner_ind/aligned_valid_reg_i_3/O
                         net (fo=22, routed)          0.092     2.901    u_fec_rx/u_bit_aligner_ind/header_match0
    SLICE_X85Y285        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     2.915 r  u_fec_rx/u_bit_aligner_ind/loss_cnt[6]_i_1/O
                         net (fo=1, routed)           0.021     2.936    u_fec_rx/u_bit_aligner_ind/loss_cnt[6]_i_1_n_0
    SLICE_X85Y285        FDCE                                         r  u_fec_rx/u_bit_aligner_ind/loss_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_rx/u_bit_aligner_ind/verify_cnt_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.068ns (21.762%)  route 0.244ns (78.238%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.665ns (routing 0.816ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.665     2.637    <hidden>
    SLICE_X88Y287        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y287        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.677 r  <hidden>
                         net (fo=2, routed)           0.118     2.794    u_fec_rx/u_bit_aligner_ind/cfg_err_th[5]
    SLICE_X85Y288        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     2.808 r  u_fec_rx/u_bit_aligner_ind/aligned_valid_reg_i_3/O
                         net (fo=22, routed)          0.038     2.846    u_fec_rx/u_bit_aligner_ind/header_match0
    SLICE_X85Y288        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.014     2.860 r  u_fec_rx/u_bit_aligner_ind/verify_cnt[7]_i_1/O
                         net (fo=8, routed)           0.089     2.949    u_fec_rx/u_bit_aligner_ind/verify_cnt[7]_i_1_n_0
    SLICE_X85Y286        FDCE                                         r  u_fec_rx/u_bit_aligner_ind/verify_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_rx/u_bit_aligner_ind/verify_cnt_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.068ns (21.762%)  route 0.244ns (78.238%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.665ns (routing 0.816ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.665     2.637    <hidden>
    SLICE_X88Y287        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y287        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.677 r  <hidden>
                         net (fo=2, routed)           0.118     2.794    u_fec_rx/u_bit_aligner_ind/cfg_err_th[5]
    SLICE_X85Y288        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     2.808 r  u_fec_rx/u_bit_aligner_ind/aligned_valid_reg_i_3/O
                         net (fo=22, routed)          0.038     2.846    u_fec_rx/u_bit_aligner_ind/header_match0
    SLICE_X85Y288        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.014     2.860 r  u_fec_rx/u_bit_aligner_ind/verify_cnt[7]_i_1/O
                         net (fo=8, routed)           0.089     2.949    u_fec_rx/u_bit_aligner_ind/verify_cnt[7]_i_1_n_0
    SLICE_X85Y286        FDCE                                         r  u_fec_rx/u_bit_aligner_ind/verify_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_rx/u_bit_aligner_ind/verify_cnt_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.068ns (21.762%)  route 0.244ns (78.238%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.665ns (routing 0.816ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.665     2.637    <hidden>
    SLICE_X88Y287        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y287        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.677 r  <hidden>
                         net (fo=2, routed)           0.118     2.794    u_fec_rx/u_bit_aligner_ind/cfg_err_th[5]
    SLICE_X85Y288        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     2.808 r  u_fec_rx/u_bit_aligner_ind/aligned_valid_reg_i_3/O
                         net (fo=22, routed)          0.038     2.846    u_fec_rx/u_bit_aligner_ind/header_match0
    SLICE_X85Y288        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.014     2.860 r  u_fec_rx/u_bit_aligner_ind/verify_cnt[7]_i_1/O
                         net (fo=8, routed)           0.089     2.949    u_fec_rx/u_bit_aligner_ind/verify_cnt[7]_i_1_n_0
    SLICE_X85Y286        FDCE                                         r  u_fec_rx/u_bit_aligner_ind/verify_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fec_rx/u_bit_aligner_ind/verify_cnt_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.068ns (21.762%)  route 0.244ns (78.238%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.665ns (routing 0.816ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.665     2.637    <hidden>
    SLICE_X88Y287        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y287        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.677 r  <hidden>
                         net (fo=2, routed)           0.118     2.794    u_fec_rx/u_bit_aligner_ind/cfg_err_th[5]
    SLICE_X85Y288        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     2.808 r  u_fec_rx/u_bit_aligner_ind/aligned_valid_reg_i_3/O
                         net (fo=22, routed)          0.038     2.846    u_fec_rx/u_bit_aligner_ind/header_match0
    SLICE_X85Y288        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.014     2.860 r  u_fec_rx/u_bit_aligner_ind/verify_cnt[7]_i_1/O
                         net (fo=8, routed)           0.089     2.949    u_fec_rx/u_bit_aligner_ind/verify_cnt[7]_i_1_n_0
    SLICE_X85Y286        FDCE                                         r  u_fec_rx/u_bit_aligner_ind/verify_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_sys

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            loopback_fr1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.377ns  (logic 1.372ns (21.506%)  route 5.006ns (78.494%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.730ns (routing 1.365ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 f  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 f  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          4.072     5.331    sys_rst_n_IBUF
    SLICE_X86Y306        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.112     5.443 r  u_gth_raw_i_1/O
                         net (fo=24, routed)          0.934     6.377    logic_rst
    SLICE_X84Y285        FDRE                                         r  loopback_fr1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.730     4.461    freerun_clk
    SLICE_X84Y285        FDRE                                         r  loopback_fr1_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            loopback_fr1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.377ns  (logic 1.372ns (21.506%)  route 5.006ns (78.494%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.730ns (routing 1.365ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 f  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 f  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          4.072     5.331    sys_rst_n_IBUF
    SLICE_X86Y306        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.112     5.443 r  u_gth_raw_i_1/O
                         net (fo=24, routed)          0.934     6.377    logic_rst
    SLICE_X84Y285        FDRE                                         r  loopback_fr1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.730     4.461    freerun_clk
    SLICE_X84Y285        FDRE                                         r  loopback_fr1_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            loopback_fr1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.377ns  (logic 1.372ns (21.506%)  route 5.006ns (78.494%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.730ns (routing 1.365ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 f  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 f  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          4.072     5.331    sys_rst_n_IBUF
    SLICE_X86Y306        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.112     5.443 r  u_gth_raw_i_1/O
                         net (fo=24, routed)          0.934     6.377    logic_rst
    SLICE_X84Y285        FDRE                                         r  loopback_fr1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.730     4.461    freerun_clk
    SLICE_X84Y285        FDRE                                         r  loopback_fr1_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            loopback_fr2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.377ns  (logic 1.372ns (21.506%)  route 5.006ns (78.494%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.730ns (routing 1.365ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 f  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 f  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          4.072     5.331    sys_rst_n_IBUF
    SLICE_X86Y306        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.112     5.443 r  u_gth_raw_i_1/O
                         net (fo=24, routed)          0.934     6.377    logic_rst
    SLICE_X84Y285        FDRE                                         r  loopback_fr2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.730     4.461    freerun_clk
    SLICE_X84Y285        FDRE                                         r  loopback_fr2_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            loopback_fr2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.377ns  (logic 1.372ns (21.506%)  route 5.006ns (78.494%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.730ns (routing 1.365ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 f  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 f  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          4.072     5.331    sys_rst_n_IBUF
    SLICE_X86Y306        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.112     5.443 r  u_gth_raw_i_1/O
                         net (fo=24, routed)          0.934     6.377    logic_rst
    SLICE_X84Y285        FDRE                                         r  loopback_fr2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.730     4.461    freerun_clk
    SLICE_X84Y285        FDRE                                         r  loopback_fr2_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            loopback_fr2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.377ns  (logic 1.372ns (21.506%)  route 5.006ns (78.494%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.730ns (routing 1.365ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 f  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 f  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          4.072     5.331    sys_rst_n_IBUF
    SLICE_X86Y306        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.112     5.443 r  u_gth_raw_i_1/O
                         net (fo=24, routed)          0.934     6.377    logic_rst
    SLICE_X84Y285        FDRE                                         r  loopback_fr2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.730     4.461    freerun_clk
    SLICE_X84Y285        FDRE                                         r  loopback_fr2_reg[2]/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                            (internal pin)
  Destination:            u_gth_raw/tx_active_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.947ns  (logic 0.125ns (13.200%)  route 0.822ns (86.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.835ns (routing 1.365ns, distribution 1.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                         net (fo=1, routed)           0.764     0.764    u_gth_raw/txpmaresetdone_out
    SLICE_X105Y279       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     0.889 r  u_gth_raw/tx_active_reg_i_1/O
                         net (fo=1, routed)           0.058     0.947    u_gth_raw/tx_active_reg_i_1_n_0
    SLICE_X105Y279       FDCE                                         r  u_gth_raw/tx_active_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.835     4.566    u_gth_raw/freerun_clk
    SLICE_X105Y279       FDCE                                         r  u_gth_raw/tx_active_reg_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXPMARESETDONE
                            (internal pin)
  Destination:            u_gth_raw/rx_active_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.888ns  (logic 0.161ns (18.131%)  route 0.727ns (81.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.835ns (routing 1.365ns, distribution 1.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXPMARESETDONE
                         net (fo=1, routed)           0.709     0.709    u_gth_raw/rxpmaresetdone_out
    SLICE_X105Y279       LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     0.870 r  u_gth_raw/rx_active_reg_i_1/O
                         net (fo=1, routed)           0.018     0.888    u_gth_raw/rx_active_reg_i_1_n_0
    SLICE_X105Y279       FDCE                                         r  u_gth_raw/rx_active_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       2.835     4.566    u_gth_raw/freerun_clk
    SLICE_X105Y279       FDCE                                         r  u_gth_raw/rx_active_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXPMARESETDONE
                            (internal pin)
  Destination:            u_gth_raw/rx_active_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.059ns (12.967%)  route 0.396ns (87.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.928ns (routing 0.909ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXPMARESETDONE
                         net (fo=1, routed)           0.390     0.390    u_gth_raw/rxpmaresetdone_out
    SLICE_X105Y279       LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.059     0.449 r  u_gth_raw/rx_active_reg_i_1/O
                         net (fo=1, routed)           0.006     0.455    u_gth_raw/rx_active_reg_i_1_n_0
    SLICE_X105Y279       FDCE                                         r  u_gth_raw/rx_active_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.928     2.550    u_gth_raw/freerun_clk
    SLICE_X105Y279       FDCE                                         r  u_gth_raw/rx_active_reg_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                            (internal pin)
  Destination:            u_gth_raw/tx_active_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.051ns (10.387%)  route 0.440ns (89.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.928ns (routing 0.909ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                         net (fo=1, routed)           0.419     0.419    u_gth_raw/txpmaresetdone_out
    SLICE_X105Y279       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.051     0.470 r  u_gth_raw/tx_active_reg_i_1/O
                         net (fo=1, routed)           0.021     0.491    u_gth_raw/tx_active_reg_i_1_n_0
    SLICE_X105Y279       FDCE                                         r  u_gth_raw/tx_active_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.928     2.550    u_gth_raw/freerun_clk
    SLICE_X105Y279       FDCE                                         r  u_gth_raw/tx_active_reg_reg/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            loopback_fr1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.896ns  (logic 0.032ns (1.688%)  route 1.864ns (98.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.858ns (routing 0.909ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcme4_adv_inst/LOCKED
                         net (fo=12, routed)          1.402     1.402    clk_locked
    SLICE_X86Y306        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.032     1.434 r  u_gth_raw_i_1/O
                         net (fo=24, routed)          0.462     1.896    logic_rst
    SLICE_X84Y285        FDRE                                         r  loopback_fr1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.858     2.480    freerun_clk
    SLICE_X84Y285        FDRE                                         r  loopback_fr1_reg[0]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            loopback_fr1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.896ns  (logic 0.032ns (1.688%)  route 1.864ns (98.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.858ns (routing 0.909ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcme4_adv_inst/LOCKED
                         net (fo=12, routed)          1.402     1.402    clk_locked
    SLICE_X86Y306        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.032     1.434 r  u_gth_raw_i_1/O
                         net (fo=24, routed)          0.462     1.896    logic_rst
    SLICE_X84Y285        FDRE                                         r  loopback_fr1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.858     2.480    freerun_clk
    SLICE_X84Y285        FDRE                                         r  loopback_fr1_reg[1]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            loopback_fr1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.896ns  (logic 0.032ns (1.688%)  route 1.864ns (98.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.858ns (routing 0.909ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcme4_adv_inst/LOCKED
                         net (fo=12, routed)          1.402     1.402    clk_locked
    SLICE_X86Y306        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.032     1.434 r  u_gth_raw_i_1/O
                         net (fo=24, routed)          0.462     1.896    logic_rst
    SLICE_X84Y285        FDRE                                         r  loopback_fr1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.858     2.480    freerun_clk
    SLICE_X84Y285        FDRE                                         r  loopback_fr1_reg[2]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            loopback_fr2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.896ns  (logic 0.032ns (1.688%)  route 1.864ns (98.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.858ns (routing 0.909ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcme4_adv_inst/LOCKED
                         net (fo=12, routed)          1.402     1.402    clk_locked
    SLICE_X86Y306        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.032     1.434 r  u_gth_raw_i_1/O
                         net (fo=24, routed)          0.462     1.896    logic_rst
    SLICE_X84Y285        FDRE                                         r  loopback_fr2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.858     2.480    freerun_clk
    SLICE_X84Y285        FDRE                                         r  loopback_fr2_reg[0]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            loopback_fr2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.896ns  (logic 0.032ns (1.688%)  route 1.864ns (98.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.858ns (routing 0.909ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcme4_adv_inst/LOCKED
                         net (fo=12, routed)          1.402     1.402    clk_locked
    SLICE_X86Y306        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.032     1.434 r  u_gth_raw_i_1/O
                         net (fo=24, routed)          0.462     1.896    logic_rst
    SLICE_X84Y285        FDRE                                         r  loopback_fr2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.858     2.480    freerun_clk
    SLICE_X84Y285        FDRE                                         r  loopback_fr2_reg[1]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            loopback_fr2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.896ns  (logic 0.032ns (1.688%)  route 1.864ns (98.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.858ns (routing 0.909ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcme4_adv_inst/LOCKED
                         net (fo=12, routed)          1.402     1.402    clk_locked
    SLICE_X86Y306        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.032     1.434 r  u_gth_raw_i_1/O
                         net (fo=24, routed)          0.462     1.896    logic_rst
    SLICE_X84Y285        FDRE                                         r  loopback_fr2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=11257, routed)       1.858     2.480    freerun_clk
    SLICE_X84Y285        FDRE                                         r  loopback_fr2_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_sys

Max Delay          9331 Endpoints
Min Delay          9331 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_141/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.884ns  (logic 1.581ns (14.522%)  route 9.303ns (85.478%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        4.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.910ns (routing 1.364ns, distribution 1.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 f  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 f  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          3.511     4.771    sys_rst_n_IBUF
    SLICE_X88Y291        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     4.881 r  u_fec_rx_i_1/O
                         net (fo=415, routed)         0.888     5.768    u_fec_rx/u_deinterleaver/u_out_fifo/rst
    SLICE_X81Y353        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.891 r  u_fec_rx/u_deinterleaver/u_out_fifo/u_mem0_i_4/O
                         net (fo=2196, routed)        3.583     9.474    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/rstb
    SLICE_X65Y61         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     9.562 r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_141_i_1/O
                         net (fo=1, routed)           1.321    10.884    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_141_i_1_n_0
    RAMB36_X10Y17        RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_141/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.910     4.646    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/clka
    RAMB36_X10Y17        RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_141/CLKBWRCLK

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_142/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.806ns  (logic 1.544ns (14.284%)  route 9.263ns (85.716%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        4.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.904ns (routing 1.364ns, distribution 1.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 f  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 f  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          3.511     4.771    sys_rst_n_IBUF
    SLICE_X88Y291        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     4.881 r  u_fec_rx_i_1/O
                         net (fo=415, routed)         0.888     5.768    u_fec_rx/u_deinterleaver/u_out_fifo/rst
    SLICE_X81Y353        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.891 r  u_fec_rx/u_deinterleaver/u_out_fifo/u_mem0_i_4/O
                         net (fo=2196, routed)        3.528     9.420    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/rstb
    SLICE_X64Y68         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     9.471 r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_142_i_1/O
                         net (fo=1, routed)           1.335    10.806    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_142_i_1_n_0
    RAMB36_X10Y18        RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_142/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.904     4.640    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/clka
    RAMB36_X10Y18        RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_142/CLKBWRCLK

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_140/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.799ns  (logic 1.543ns (14.284%)  route 9.256ns (85.716%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        4.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.917ns (routing 1.364ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 f  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 f  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          3.511     4.771    sys_rst_n_IBUF
    SLICE_X88Y291        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     4.881 r  u_fec_rx_i_1/O
                         net (fo=415, routed)         0.888     5.768    u_fec_rx/u_deinterleaver/u_out_fifo/rst
    SLICE_X81Y353        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.891 r  u_fec_rx/u_deinterleaver/u_out_fifo/u_mem0_i_4/O
                         net (fo=2196, routed)        3.582     9.473    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/rstb
    SLICE_X65Y61         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     9.523 r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_140_i_1/O
                         net (fo=1, routed)           1.275    10.799    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_140_i_1_n_0
    RAMB36_X10Y16        RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_140/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.917     4.653    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/clka
    RAMB36_X10Y16        RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_140/CLKBWRCLK

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_172/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.799ns  (logic 1.641ns (15.192%)  route 9.158ns (84.808%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        4.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.847ns (routing 1.364ns, distribution 1.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 f  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 f  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          3.511     4.771    sys_rst_n_IBUF
    SLICE_X88Y291        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     4.881 r  u_fec_rx_i_1/O
                         net (fo=415, routed)         0.888     5.768    u_fec_rx/u_deinterleaver/u_out_fifo/rst
    SLICE_X81Y353        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.891 r  u_fec_rx/u_deinterleaver/u_out_fifo/u_mem0_i_4/O
                         net (fo=2196, routed)        3.593     9.484    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/rstb
    SLICE_X65Y61         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     9.632 r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_172_i_1/O
                         net (fo=1, routed)           1.166    10.799    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_172_i_1_n_0
    RAMB36_X9Y20         RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_172/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.847     4.583    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/clka
    RAMB36_X9Y20         RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_172/CLKBWRCLK

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_143/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.787ns  (logic 1.591ns (14.745%)  route 9.197ns (85.255%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        4.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.910ns (routing 1.364ns, distribution 1.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 f  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 f  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          3.511     4.771    sys_rst_n_IBUF
    SLICE_X88Y291        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     4.881 r  u_fec_rx_i_1/O
                         net (fo=415, routed)         0.888     5.768    u_fec_rx/u_deinterleaver/u_out_fifo/rst
    SLICE_X81Y353        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.891 r  u_fec_rx/u_deinterleaver/u_out_fifo/u_mem0_i_4/O
                         net (fo=2196, routed)        3.482     9.374    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/rstb
    SLICE_X64Y68         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     9.472 r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_143_i_1/O
                         net (fo=1, routed)           1.315    10.787    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_143_i_1_n_0
    RAMB36_X10Y19        RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_143/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.910     4.646    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/clka
    RAMB36_X10Y19        RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_143/CLKBWRCLK

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_170/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.742ns  (logic 1.645ns (15.309%)  route 9.098ns (84.691%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        4.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.835ns (routing 1.364ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 f  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 f  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          3.511     4.771    sys_rst_n_IBUF
    SLICE_X88Y291        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     4.881 r  u_fec_rx_i_1/O
                         net (fo=415, routed)         0.888     5.768    u_fec_rx/u_deinterleaver/u_out_fifo/rst
    SLICE_X81Y353        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.891 r  u_fec_rx/u_deinterleaver/u_out_fifo/u_mem0_i_4/O
                         net (fo=2196, routed)        3.538     9.430    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/rstb
    SLICE_X64Y60         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     9.582 r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_170_i_1/O
                         net (fo=1, routed)           1.160    10.742    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_170_i_1_n_0
    RAMB36_X9Y18         RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_170/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.835     4.571    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/clka
    RAMB36_X9Y18         RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_170/CLKBWRCLK

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_138/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.736ns  (logic 1.591ns (14.815%)  route 9.146ns (85.185%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        4.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.926ns (routing 1.364ns, distribution 1.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 f  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 f  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          3.511     4.771    sys_rst_n_IBUF
    SLICE_X88Y291        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     4.881 r  u_fec_rx_i_1/O
                         net (fo=415, routed)         0.888     5.768    u_fec_rx/u_deinterleaver/u_out_fifo/rst
    SLICE_X81Y353        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.891 r  u_fec_rx/u_deinterleaver/u_out_fifo/u_mem0_i_4/O
                         net (fo=2196, routed)        3.509     9.401    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/rstb
    SLICE_X64Y60         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     9.499 r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_138_i_1/O
                         net (fo=1, routed)           1.237    10.736    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_138_i_1_n_0
    RAMB36_X10Y14        RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_138/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.926     4.662    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/clka
    RAMB36_X10Y14        RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_138/CLKBWRCLK

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_136/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.702ns  (logic 1.592ns (14.872%)  route 9.110ns (85.128%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        4.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.666ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.930ns (routing 1.364ns, distribution 1.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 f  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 f  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          3.511     4.771    sys_rst_n_IBUF
    SLICE_X88Y291        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     4.881 r  u_fec_rx_i_1/O
                         net (fo=415, routed)         0.888     5.768    u_fec_rx/u_deinterleaver/u_out_fifo/rst
    SLICE_X81Y353        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.891 r  u_fec_rx/u_deinterleaver/u_out_fifo/u_mem0_i_4/O
                         net (fo=2196, routed)        3.512     9.404    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/rstb
    SLICE_X64Y60         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     9.503 r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_136_i_1/O
                         net (fo=1, routed)           1.199    10.702    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_136_i_1_n_0
    RAMB36_X10Y12        RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_136/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.930     4.666    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/clka
    RAMB36_X10Y12        RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_136/CLKBWRCLK

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_171/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.658ns  (logic 1.592ns (14.933%)  route 9.066ns (85.067%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        4.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.577ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.841ns (routing 1.364ns, distribution 1.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 f  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 f  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          3.511     4.771    sys_rst_n_IBUF
    SLICE_X88Y291        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     4.881 r  u_fec_rx_i_1/O
                         net (fo=415, routed)         0.888     5.768    u_fec_rx/u_deinterleaver/u_out_fifo/rst
    SLICE_X81Y353        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.891 r  u_fec_rx/u_deinterleaver/u_out_fifo/u_mem0_i_4/O
                         net (fo=2196, routed)        3.481     9.372    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/rstb
    SLICE_X65Y63         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     9.471 r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_171_i_1/O
                         net (fo=1, routed)           1.186    10.658    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_171_i_1_n_0
    RAMB36_X9Y19         RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_171/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.841     4.577    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/clka
    RAMB36_X9Y19         RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_171/CLKBWRCLK

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_168/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.596ns  (logic 1.593ns (15.029%)  route 9.004ns (84.971%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        4.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 2.848ns (routing 1.364ns, distribution 1.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 f  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 f  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          3.511     4.771    sys_rst_n_IBUF
    SLICE_X88Y291        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     4.881 r  u_fec_rx_i_1/O
                         net (fo=415, routed)         0.888     5.768    u_fec_rx/u_deinterleaver/u_out_fifo/rst
    SLICE_X81Y353        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.891 r  u_fec_rx/u_deinterleaver/u_out_fifo/u_mem0_i_4/O
                         net (fo=2196, routed)        3.495     9.387    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/rstb
    SLICE_X64Y60         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     9.487 r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_168_i_1/O
                         net (fo=1, routed)           1.109    10.596    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_168_i_1_n_0
    RAMB36_X9Y16         RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_168/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       2.848     4.584    u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/clka
    RAMB36_X9Y16         RAMB36E2                                     r  u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_168/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_gth_raw/rx_rst_shift_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_rstn_cdc1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.040ns (21.427%)  route 0.147ns (78.573%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.870ns (routing 0.910ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y288        FDCE                         0.000     0.000 r  u_gth_raw/rx_rst_shift_reg[3]/C
    SLICE_X92Y288        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.040 r  u_gth_raw/rx_rst_shift_reg[3]/Q
                         net (fo=5, routed)           0.147     0.187    rx_rst_n
    SLICE_X89Y289        FDCE                                         r  rx_rstn_cdc1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.870     2.496    core_clk
    SLICE_X89Y289        FDCE                                         r  rx_rstn_cdc1_reg/C

Slack:                    inf
  Source:                 u_gth_raw/tx_rst_shift_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_rstn_cdc1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.039ns (15.354%)  route 0.215ns (84.646%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.866ns (routing 0.910ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y286        FDCE                         0.000     0.000 r  u_gth_raw/tx_rst_shift_reg[3]/C
    SLICE_X94Y286        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.039 r  u_gth_raw/tx_rst_shift_reg[3]/Q
                         net (fo=1, routed)           0.215     0.254    tx_rst_n
    SLICE_X88Y287        FDCE                                         r  tx_rstn_cdc1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.866     2.492    core_clk
    SLICE_X88Y287        FDCE                                         r  tx_rstn_cdc1_reg/C

Slack:                    inf
  Source:                 u_fec_rx/u_bit_aligner_ind/locked_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_cnt_word_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.080ns (29.915%)  route 0.187ns (70.085%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.893ns (routing 0.910ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y289        FDCE                         0.000     0.000 r  u_fec_rx/u_bit_aligner_ind/locked_reg_reg/C
    SLICE_X85Y289        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.039 r  u_fec_rx/u_bit_aligner_ind/locked_reg_reg/Q
                         net (fo=17, routed)          0.171     0.210    bit_locked
    SLICE_X86Y306        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     0.251 r  rx_cnt_word_valid_i_1/O
                         net (fo=1, routed)           0.016     0.267    rx_cnt_word_valid_i_1_n_0
    SLICE_X86Y306        FDRE                                         r  rx_cnt_word_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.893     2.519    core_clk
    SLICE_X86Y306        FDRE                                         r  rx_cnt_word_valid_reg/C

Slack:                    inf
  Source:                 u_fec_rx/u_bit_aligner_ind/locked_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.053ns (18.091%)  route 0.240ns (81.909%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.887ns (routing 0.910ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y289        FDCE                         0.000     0.000 r  u_fec_rx/u_bit_aligner_ind/locked_reg_reg/C
    SLICE_X85Y289        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.039 f  u_fec_rx/u_bit_aligner_ind/locked_reg_reg/Q
                         net (fo=17, routed)          0.216     0.255    bit_locked
    SLICE_X84Y306        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.014     0.269 r  u_ber_calc_i_1/O
                         net (fo=1, routed)           0.024     0.293    <hidden>
    SLICE_X84Y306        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.887     2.513    <hidden>
    SLICE_X84Y306        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_fec_rx/u_bit_aligner_ind/locked_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            div_clr_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.089ns (24.140%)  route 0.280ns (75.860%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.885ns (routing 0.910ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y289        FDCE                         0.000     0.000 r  u_fec_rx/u_bit_aligner_ind/locked_reg_reg/C
    SLICE_X85Y289        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.039 f  u_fec_rx/u_bit_aligner_ind/locked_reg_reg/Q
                         net (fo=17, routed)          0.171     0.210    bit_locked
    SLICE_X86Y306        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.050     0.260 r  prbs_locked_internal_i_1/O
                         net (fo=181, routed)         0.109     0.369    good_cnt1
    SLICE_X84Y306        FDRE                                         r  div_clr_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.885     2.511    core_clk
    SLICE_X84Y306        FDRE                                         r  div_clr_cnt_reg[0]/C

Slack:                    inf
  Source:                 u_fec_rx/u_bit_aligner_ind/locked_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            div_clr_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.089ns (24.140%)  route 0.280ns (75.860%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.885ns (routing 0.910ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y289        FDCE                         0.000     0.000 r  u_fec_rx/u_bit_aligner_ind/locked_reg_reg/C
    SLICE_X85Y289        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.039 f  u_fec_rx/u_bit_aligner_ind/locked_reg_reg/Q
                         net (fo=17, routed)          0.171     0.210    bit_locked
    SLICE_X86Y306        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.050     0.260 r  prbs_locked_internal_i_1/O
                         net (fo=181, routed)         0.109     0.369    good_cnt1
    SLICE_X84Y306        FDRE                                         r  div_clr_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.885     2.511    core_clk
    SLICE_X84Y306        FDRE                                         r  div_clr_cnt_reg[1]/C

Slack:                    inf
  Source:                 u_fec_rx/u_bit_aligner_ind/locked_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_cnt_word_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.099ns (26.749%)  route 0.271ns (73.251%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.897ns (routing 0.910ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y289        FDCE                         0.000     0.000 r  u_fec_rx/u_bit_aligner_ind/locked_reg_reg/C
    SLICE_X85Y289        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.039 f  u_fec_rx/u_bit_aligner_ind/locked_reg_reg/Q
                         net (fo=17, routed)          0.178     0.217    bit_locked
    SLICE_X86Y306        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.060     0.277 r  cnt_enable_i_1/O
                         net (fo=222, routed)         0.093     0.370    cnt_seeded_reg0
    SLICE_X86Y306        FDRE                                         r  rx_cnt_word_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.897     2.523    core_clk
    SLICE_X86Y306        FDRE                                         r  rx_cnt_word_reg[4]/C

Slack:                    inf
  Source:                 u_fec_rx/u_bit_aligner_ind/locked_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_pack_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.099ns (26.749%)  route 0.271ns (73.251%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.897ns (routing 0.910ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y289        FDCE                         0.000     0.000 r  u_fec_rx/u_bit_aligner_ind/locked_reg_reg/C
    SLICE_X85Y289        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.039 f  u_fec_rx/u_bit_aligner_ind/locked_reg_reg/Q
                         net (fo=17, routed)          0.178     0.217    bit_locked
    SLICE_X86Y306        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.060     0.277 r  cnt_enable_i_1/O
                         net (fo=222, routed)         0.093     0.370    cnt_seeded_reg0
    SLICE_X86Y306        FDRE                                         r  rx_pack_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.897     2.523    core_clk
    SLICE_X86Y306        FDRE                                         r  rx_pack_cnt_reg[0]/C

Slack:                    inf
  Source:                 u_fec_rx/u_bit_aligner_ind/locked_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_pack_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.099ns (26.749%)  route 0.271ns (73.251%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.897ns (routing 0.910ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y289        FDCE                         0.000     0.000 r  u_fec_rx/u_bit_aligner_ind/locked_reg_reg/C
    SLICE_X85Y289        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.039 f  u_fec_rx/u_bit_aligner_ind/locked_reg_reg/Q
                         net (fo=17, routed)          0.178     0.217    bit_locked
    SLICE_X86Y306        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.060     0.277 r  cnt_enable_i_1/O
                         net (fo=222, routed)         0.093     0.370    cnt_seeded_reg0
    SLICE_X86Y306        FDRE                                         r  rx_pack_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.897     2.523    core_clk
    SLICE_X86Y306        FDRE                                         r  rx_pack_cnt_reg[1]/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_done_cdc1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.038ns (9.930%)  route 0.345ns (90.070%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.866ns (routing 0.910ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y280       FDCE                         0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
    SLICE_X105Y280       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.038 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.345     0.383    rx_done
    SLICE_X88Y287        FDCE                                         r  rx_done_cdc1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=19178, routed)       1.866     2.492    core_clk
    SLICE_X88Y287        FDCE                                         r  rx_done_cdc1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.244ns  (logic 4.300ns (68.866%)  route 1.944ns (31.134%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.837ns (routing 0.913ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           1.944     6.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X91Y263        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.837     3.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X91Y263        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.042ns  (logic 4.400ns (87.259%)  route 0.642ns (12.741%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.886ns (routing 0.913ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.587     4.887    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X105Y134       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     4.987 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.055     5.042    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X105Y134       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.886     3.502    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X105Y134       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.936ns  (logic 4.390ns (88.945%)  route 0.546ns (11.055%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.934ns (routing 0.913ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.500     4.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X106Y99        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.046     4.936    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X106Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.934     3.550    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.821ns  (logic 4.425ns (91.789%)  route 0.396ns (8.211%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.905ns (routing 0.913ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.337     4.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X105Y108       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     4.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.059     4.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X105Y108       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.905     3.521    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y108       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.515ns (72.234%)  route 0.198ns (27.766%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.333ns (routing 0.611ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.177     0.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X105Y108       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.050     0.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.021     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X105Y108       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.333     6.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y108       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.500ns (64.205%)  route 0.279ns (35.795%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.352ns (routing 0.611ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.264     0.729    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X106Y99        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     0.764 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.015     0.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X106Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.352     6.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.505ns (60.553%)  route 0.329ns (39.447%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.311ns (routing 0.611ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.310     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X105Y134       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.040     0.815 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.019     0.834    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X105Y134       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.311     6.810    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X105Y134       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.465ns (32.224%)  route 0.978ns (67.776%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.287ns (routing 0.611ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.978     1.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X91Y263        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.287     6.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X91Y263        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C





