component Controller
	port (
		reset: in STD_LOGIC;
		clock: in STD_LOGIC;
		input: in STD_LOGIC;
		brst: out STD_LOGIC;
		bgo: out STD_LOGIC);
end component;


instance_name : Controller
( reset => ,
 clock => ,
 input => ,
 brst => ,
 bgo => );
