#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Apr 26 14:21:44 2024
# Process ID: 1844
# Current directory: H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.runs/synth_1
# Command line: vivado.exe -log Host_to_Display_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Host_to_Display_top.tcl
# Log file: H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.runs/synth_1/Host_to_Display_top.vds
# Journal file: H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.runs/synth_1\vivado.jou
# Running On: ARM144-12, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 34050 MB
#-----------------------------------------------------------
source Host_to_Display_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/Senior-Project-2023/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1253.992 ; gain = 0.000
Command: read_checkpoint -auto_incremental -incremental H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.srcs/utils_1/imports/synth_1/Host_to_Display_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.srcs/utils_1/imports/synth_1/Host_to_Display_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Host_to_Display_top -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7508
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1253.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Host_to_Display_top' [H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.srcs/sources_1/new/Host_to_Display_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.runs/synth_1/.Xil/Vivado-1844-ARM144-12/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.runs/synth_1/.Xil/Vivado-1844-ARM144-12/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'TopLevelInterface' [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sources_1/new/TopLevelInterface.sv:3]
INFO: [Synth 8-6157] synthesizing module 'host_interface' [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_1/new/interface.v:6]
INFO: [Synth 8-6155] done synthesizing module 'host_interface' (2#1) [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_1/new/interface.v:6]
INFO: [Synth 8-6157] synthesizing module 'command_queue' [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_1/new/command_queue.sv:3]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'command_queue' (3#1) [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_1/new/command_queue.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CMDproc' [H:/Senior-Project-2023/vivado/project_1/CMDproc.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'CMDproc' (4#1) [H:/Senior-Project-2023/vivado/project_1/CMDproc.sv:9]
WARNING: [Synth 8-7071] port 'ENGINE_ID' of module 'CMDproc' is unconnected for instance 'CMDP' [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sources_1/new/TopLevelInterface.sv:92]
WARNING: [Synth 8-7023] instance 'CMDP' of module 'CMDproc' has 9 connections declared, but only 8 given [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sources_1/new/TopLevelInterface.sv:92]
INFO: [Synth 8-6157] synthesizing module 'Register' [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sources_1/new/Register.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sources_1/new/Register.sv:41]
WARNING: [Synth 8-6014] Unused sequential element reg_4_reg was removed.  [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sources_1/new/Register.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'Register' (5#1) [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sources_1/new/Register.sv:3]
WARNING: [Synth 8-3848] Net led0 in module/entity TopLevelInterface does not have driver. [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sources_1/new/TopLevelInterface.sv:23]
WARNING: [Synth 8-3848] Net led2 in module/entity TopLevelInterface does not have driver. [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sources_1/new/TopLevelInterface.sv:25]
WARNING: [Synth 8-3848] Net led3 in module/entity TopLevelInterface does not have driver. [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sources_1/new/TopLevelInterface.sv:26]
WARNING: [Synth 8-3848] Net led4 in module/entity TopLevelInterface does not have driver. [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sources_1/new/TopLevelInterface.sv:27]
WARNING: [Synth 8-3848] Net led5 in module/entity TopLevelInterface does not have driver. [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sources_1/new/TopLevelInterface.sv:28]
WARNING: [Synth 8-3848] Net led6 in module/entity TopLevelInterface does not have driver. [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sources_1/new/TopLevelInterface.sv:29]
WARNING: [Synth 8-3848] Net led7 in module/entity TopLevelInterface does not have driver. [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sources_1/new/TopLevelInterface.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'TopLevelInterface' (6#1) [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sources_1/new/TopLevelInterface.sv:3]
WARNING: [Synth 8-7071] port 'test_pat_mode' of module 'TopLevelInterface' is unconnected for instance 'Host' [H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.srcs/sources_1/new/Host_to_Display_top.sv:80]
WARNING: [Synth 8-7071] port 'led0' of module 'TopLevelInterface' is unconnected for instance 'Host' [H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.srcs/sources_1/new/Host_to_Display_top.sv:80]
WARNING: [Synth 8-7071] port 'led2' of module 'TopLevelInterface' is unconnected for instance 'Host' [H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.srcs/sources_1/new/Host_to_Display_top.sv:80]
WARNING: [Synth 8-7071] port 'led3' of module 'TopLevelInterface' is unconnected for instance 'Host' [H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.srcs/sources_1/new/Host_to_Display_top.sv:80]
WARNING: [Synth 8-7071] port 'led4' of module 'TopLevelInterface' is unconnected for instance 'Host' [H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.srcs/sources_1/new/Host_to_Display_top.sv:80]
WARNING: [Synth 8-7071] port 'led5' of module 'TopLevelInterface' is unconnected for instance 'Host' [H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.srcs/sources_1/new/Host_to_Display_top.sv:80]
WARNING: [Synth 8-7071] port 'led6' of module 'TopLevelInterface' is unconnected for instance 'Host' [H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.srcs/sources_1/new/Host_to_Display_top.sv:80]
WARNING: [Synth 8-7071] port 'led7' of module 'TopLevelInterface' is unconnected for instance 'Host' [H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.srcs/sources_1/new/Host_to_Display_top.sv:80]
WARNING: [Synth 8-7023] instance 'Host' of module 'TopLevelInterface' has 22 connections declared, but only 14 given [H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.srcs/sources_1/new/Host_to_Display_top.sv:80]
INFO: [Synth 8-6157] synthesizing module 'Display_gen' [H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/top.sv:4]
INFO: [Synth 8-6157] synthesizing module 'pattern_gen' [H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/pattern_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'pattern_gen' (7#1) [H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/pattern_gen.sv:3]
INFO: [Synth 8-6157] synthesizing module 'LineEngine' [H:/Senior-Project-2023/SENIOR_PROJECT/LineEngine/LineEngine.srcs/sources_1/new/LineEngine.sv:3]
WARNING: [Synth 8-6014] Unused sequential element potential_next_acc_reg was removed.  [H:/Senior-Project-2023/SENIOR_PROJECT/LineEngine/LineEngine.srcs/sources_1/new/LineEngine.sv:106]
INFO: [Synth 8-6155] done synthesizing module 'LineEngine' (8#1) [H:/Senior-Project-2023/SENIOR_PROJECT/LineEngine/LineEngine.srcs/sources_1/new/LineEngine.sv:3]
INFO: [Synth 8-6157] synthesizing module 'RectFill' [H:/Senior-Project-2023/SENIOR_PROJECT/Rectangle_Fill_Engine/Rectangle_Fill_Engine.srcs/sources_1/new/RectFill.sv:3]
WARNING: [Synth 8-6014] Unused sequential element pace_counter_reg was removed.  [H:/Senior-Project-2023/SENIOR_PROJECT/Rectangle_Fill_Engine/Rectangle_Fill_Engine.srcs/sources_1/new/RectFill.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'RectFill' (9#1) [H:/Senior-Project-2023/SENIOR_PROJECT/Rectangle_Fill_Engine/Rectangle_Fill_Engine.srcs/sources_1/new/RectFill.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VRAM' [H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/VRAM.sv:1]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.runs/synth_1/.Xil/Vivado-1844-ARM144-12/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (10#1) [H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.runs/synth_1/.Xil/Vivado-1844-ARM144-12/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'VRAM' (11#1) [H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/VRAM.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Display_Gen_Digilent' [H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/imports/new/Display_Generator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rgb2dvi_0' [H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.runs/synth_1/.Xil/Vivado-1844-ARM144-12/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2dvi_0' (12#1) [H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.runs/synth_1/.Xil/Vivado-1844-ARM144-12/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'v_tc_0' [H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.runs/synth_1/.Xil/Vivado-1844-ARM144-12/realtime/v_tc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'v_tc_0' (13#1) [H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.runs/synth_1/.Xil/Vivado-1844-ARM144-12/realtime/v_tc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'sof_state' of module 'v_tc_0' is unconnected for instance 'vtc' [H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/imports/new/Display_Generator.sv:98]
WARNING: [Synth 8-7071] port 'fsync_out' of module 'v_tc_0' is unconnected for instance 'vtc' [H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/imports/new/Display_Generator.sv:98]
WARNING: [Synth 8-7023] instance 'vtc' of module 'v_tc_0' has 11 connections declared, but only 9 given [H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/imports/new/Display_Generator.sv:98]
WARNING: [Synth 8-6014] Unused sequential element v_blank_p1_reg was removed.  [H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/imports/new/Display_Generator.sv:124]
INFO: [Synth 8-6155] done synthesizing module 'Display_Gen_Digilent' (14#1) [H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/imports/new/Display_Generator.sv:3]
WARNING: [Synth 8-6014] Unused sequential element pat_wr_en_p1_reg was removed.  [H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/top.sv:75]
INFO: [Synth 8-6155] done synthesizing module 'Display_gen' (15#1) [H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/top.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'Host_to_Display_top' (16#1) [H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.srcs/sources_1/new/Host_to_Display_top.sv:23]
WARNING: [Synth 8-7129] Port foreground_color[20] in module RectFill is either unconnected or has no load
WARNING: [Synth 8-7129] Port foreground_color[19] in module RectFill is either unconnected or has no load
WARNING: [Synth 8-7129] Port foreground_color[18] in module RectFill is either unconnected or has no load
WARNING: [Synth 8-7129] Port foreground_color[17] in module RectFill is either unconnected or has no load
WARNING: [Synth 8-7129] Port foreground_color[16] in module RectFill is either unconnected or has no load
WARNING: [Synth 8-7129] Port foreground_color[13] in module RectFill is either unconnected or has no load
WARNING: [Synth 8-7129] Port foreground_color[12] in module RectFill is either unconnected or has no load
WARNING: [Synth 8-7129] Port foreground_color[11] in module RectFill is either unconnected or has no load
WARNING: [Synth 8-7129] Port foreground_color[10] in module RectFill is either unconnected or has no load
WARNING: [Synth 8-7129] Port foreground_color[9] in module RectFill is either unconnected or has no load
WARNING: [Synth 8-7129] Port foreground_color[8] in module RectFill is either unconnected or has no load
WARNING: [Synth 8-7129] Port foreground_color[4] in module RectFill is either unconnected or has no load
WARNING: [Synth 8-7129] Port foreground_color[3] in module RectFill is either unconnected or has no load
WARNING: [Synth 8-7129] Port foreground_color[2] in module RectFill is either unconnected or has no load
WARNING: [Synth 8-7129] Port foreground_color[1] in module RectFill is either unconnected or has no load
WARNING: [Synth 8-7129] Port foreground_color[0] in module RectFill is either unconnected or has no load
WARNING: [Synth 8-7129] Port top[10] in module RectFill is either unconnected or has no load
WARNING: [Synth 8-7129] Port color[20] in module LineEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port color[19] in module LineEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port color[18] in module LineEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port color[17] in module LineEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port color[16] in module LineEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port color[13] in module LineEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port color[12] in module LineEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port color[11] in module LineEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port color[10] in module LineEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port color[9] in module LineEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port color[8] in module LineEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port color[4] in module LineEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port color[3] in module LineEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port color[2] in module LineEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port color[1] in module LineEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port color[0] in module LineEngine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hostif_queue_RTR in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port led0 in module TopLevelInterface is either unconnected or has no load
WARNING: [Synth 8-7129] Port led2 in module TopLevelInterface is either unconnected or has no load
WARNING: [Synth 8-7129] Port led3 in module TopLevelInterface is either unconnected or has no load
WARNING: [Synth 8-7129] Port led4 in module TopLevelInterface is either unconnected or has no load
WARNING: [Synth 8-7129] Port led5 in module TopLevelInterface is either unconnected or has no load
WARNING: [Synth 8-7129] Port led6 in module TopLevelInterface is either unconnected or has no load
WARNING: [Synth 8-7129] Port led7 in module TopLevelInterface is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1253.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1253.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1253.992 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1253.992 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/v_tc_0/v_tc_0/v_tc_1_in_context.xdc] for cell 'Display/Display_Gen/vtc'
Finished Parsing XDC File [h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/v_tc_0/v_tc_0/v_tc_1_in_context.xdc] for cell 'Display/Display_Gen/vtc'
Parsing XDC File [h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'Display/Display_Gen/rgb2dvi'
Finished Parsing XDC File [h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'Display/Display_Gen/rgb2dvi'
Parsing XDC File [h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'Display/VRAM/blk_mem'
Finished Parsing XDC File [h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'Display/VRAM/blk_mem'
Parsing XDC File [h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [H:/Senior-Project-2023/Nexys-Video-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led0'. [H:/Senior-Project-2023/Nexys-Video-Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'led2'. [H:/Senior-Project-2023/Nexys-Video-Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'led3'. [H:/Senior-Project-2023/Nexys-Video-Master.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'led4'. [H:/Senior-Project-2023/Nexys-Video-Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'led5'. [H:/Senior-Project-2023/Nexys-Video-Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'led6'. [H:/Senior-Project-2023/Nexys-Video-Master.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'led7'. [H:/Senior-Project-2023/Nexys-Video-Master.xdc:29]
Finished Parsing XDC File [H:/Senior-Project-2023/Nexys-Video-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [H:/Senior-Project-2023/Nexys-Video-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Host_to_Display_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/Senior-Project-2023/Nexys-Video-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Host_to_Display_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Host_to_Display_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1328.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1328.539 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Display/VRAM/blk_mem' at clock pin 'clka' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1333.176 ; gain = 79.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1333.176 ; gain = 79.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  h:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for Display/Display_Gen/vtc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Display/Display_Gen/rgb2dvi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Display/VRAM/blk_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1333.176 ; gain = 79.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1333.176 ; gain = 79.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 4     
	   3 Input   13 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 5     
	   3 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 18    
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 6     
	   4 Input   13 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 8     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 35    
	   6 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1333.176 ; gain = 79.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1333.176 ; gain = 79.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1333.176 ; gain = 79.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1333.176 ; gain = 79.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \Display/Display_Gen/vtc  has unconnected pin sof_state
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1333.176 ; gain = 79.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1333.176 ; gain = 79.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1333.176 ; gain = 79.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1333.176 ; gain = 79.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1333.176 ; gain = 79.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1333.176 ; gain = 79.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |rgb2dvi_0     |         1|
|3     |v_tc_0        |         1|
|4     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |clk_wiz     |     1|
|3     |rgb2dvi     |     1|
|4     |v_tc        |     1|
|5     |CARRY4      |    85|
|6     |LUT1        |    18|
|7     |LUT2        |   154|
|8     |LUT3        |    74|
|9     |LUT4        |   149|
|10    |LUT5        |    79|
|11    |LUT6        |   188|
|12    |MUXF7       |     2|
|13    |FDRE        |   371|
|14    |IBUF        |    11|
|15    |OBUF        |     1|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1333.176 ; gain = 79.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1333.176 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1333.176 ; gain = 79.184
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1335.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1342.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a02e83d8
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 79 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1342.594 ; gain = 88.602
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'H:/Senior-Project-2023/Psoc_FPGA_Connect/Psoc_FPGA_Connect.runs/synth_1/Host_to_Display_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Host_to_Display_top_utilization_synth.rpt -pb Host_to_Display_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 14:22:24 2024...
