{"Source Block": ["oh/src/common/hdl/oh_clockgate.v@14:45@HdlStmIf", "     input  en, // enable (from positive edge FF)\n     output eclk // enabled clock output\n     );\n\n   generate\n      if(ASIC)\t     \n\tbegin : asic\n\t   asic_icg  #(.PROJ(PROJ))\n\t   asic_icg (.en(en),\n\t\t     .te(te),\n\t\t     .clk(clk),\n\t\t     .eclk(eclk));\n\tend\n      else\n\tbegin : generic\n\t   wire    en_sh;\n\t   wire    en_sl;\n\t   //Stable low/valid rising edge enable\n\t   assign   en_sl = en | te;\n\t   \n\t   //Stable high enable signal\n\t   oh_lat0 lat0 (.out (en_sh),\n\t\t\t .in  (en_sl),\n\t\t\t .clk (clk));\n\t   \n\t   assign eclk =  clk & en_sh;\n\tend \n   endgenerate\n        \nendmodule // oh_clockgate\n\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[21, "\t   asic_icg  #(.PROJ(PROJ))\n"], [22, "\t   asic_icg (.en(en),\n"], [23, "\t\t     .te(te),\n"], [24, "\t\t     .clk(clk),\n"], [25, "\t\t     .eclk(eclk));\n"]], "Add": [[25, "\t   asic_icg asic_icg (.en(en),\n"], [25, "\t\t\t      .te(te),\n"], [25, "\t\t\t      .clk(clk),\n"], [25, "\t\t\t      .eclk(eclk));\n"]]}}