// Seed: 2377549134
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8 = id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd5
) (
    output uwire _id_0,
    input  wor   id_1,
    output uwire id_2
);
  logic [id_0 : 1] id_4;
  assign id_2 = (id_4);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
