///Register `VCTR46` reader
pub type R = crate::R<VCTR46rs>;
///Register `VCTR46` writer
pub type W = crate::W<VCTR46rs>;
///Field `B1472` reader - B1472
pub type B1472_R = crate::BitReader;
///Field `B1472` writer - B1472
pub type B1472_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1473` reader - B1473
pub type B1473_R = crate::BitReader;
///Field `B1473` writer - B1473
pub type B1473_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1474` reader - B1474
pub type B1474_R = crate::BitReader;
///Field `B1474` writer - B1474
pub type B1474_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1475` reader - B1475
pub type B1475_R = crate::BitReader;
///Field `B1475` writer - B1475
pub type B1475_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1476` reader - B1476
pub type B1476_R = crate::BitReader;
///Field `B1476` writer - B1476
pub type B1476_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1477` reader - B1477
pub type B1477_R = crate::BitReader;
///Field `B1477` writer - B1477
pub type B1477_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1478` reader - B1478
pub type B1478_R = crate::BitReader;
///Field `B1478` writer - B1478
pub type B1478_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1479` reader - B1479
pub type B1479_R = crate::BitReader;
///Field `B1479` writer - B1479
pub type B1479_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1480` reader - B1480
pub type B1480_R = crate::BitReader;
///Field `B1480` writer - B1480
pub type B1480_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1481` reader - B1481
pub type B1481_R = crate::BitReader;
///Field `B1481` writer - B1481
pub type B1481_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1482` reader - B1482
pub type B1482_R = crate::BitReader;
///Field `B1482` writer - B1482
pub type B1482_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1483` reader - B1483
pub type B1483_R = crate::BitReader;
///Field `B1483` writer - B1483
pub type B1483_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1484` reader - B1484
pub type B1484_R = crate::BitReader;
///Field `B1484` writer - B1484
pub type B1484_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1485` reader - B1485
pub type B1485_R = crate::BitReader;
///Field `B1485` writer - B1485
pub type B1485_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1486` reader - B1486
pub type B1486_R = crate::BitReader;
///Field `B1486` writer - B1486
pub type B1486_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1487` reader - B1487
pub type B1487_R = crate::BitReader;
///Field `B1487` writer - B1487
pub type B1487_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1488` reader - B1488
pub type B1488_R = crate::BitReader;
///Field `B1488` writer - B1488
pub type B1488_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1489` reader - B1489
pub type B1489_R = crate::BitReader;
///Field `B1489` writer - B1489
pub type B1489_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1490` reader - B1490
pub type B1490_R = crate::BitReader;
///Field `B1490` writer - B1490
pub type B1490_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1491` reader - B1491
pub type B1491_R = crate::BitReader;
///Field `B1491` writer - B1491
pub type B1491_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1492` reader - B1492
pub type B1492_R = crate::BitReader;
///Field `B1492` writer - B1492
pub type B1492_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1493` reader - B1493
pub type B1493_R = crate::BitReader;
///Field `B1493` writer - B1493
pub type B1493_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1494` reader - B1494
pub type B1494_R = crate::BitReader;
///Field `B1494` writer - B1494
pub type B1494_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1495` reader - B1495
pub type B1495_R = crate::BitReader;
///Field `B1495` writer - B1495
pub type B1495_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1496` reader - B1496
pub type B1496_R = crate::BitReader;
///Field `B1496` writer - B1496
pub type B1496_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1497` reader - B1497
pub type B1497_R = crate::BitReader;
///Field `B1497` writer - B1497
pub type B1497_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1498` reader - B1498
pub type B1498_R = crate::BitReader;
///Field `B1498` writer - B1498
pub type B1498_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1499` reader - B1499
pub type B1499_R = crate::BitReader;
///Field `B1499` writer - B1499
pub type B1499_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1500` reader - B1500
pub type B1500_R = crate::BitReader;
///Field `B1500` writer - B1500
pub type B1500_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1501` reader - B1501
pub type B1501_R = crate::BitReader;
///Field `B1501` writer - B1501
pub type B1501_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1502` reader - B1502
pub type B1502_R = crate::BitReader;
///Field `B1502` writer - B1502
pub type B1502_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1503` reader - B1503
pub type B1503_R = crate::BitReader;
///Field `B1503` writer - B1503
pub type B1503_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - B1472
    #[inline(always)]
    pub fn b1472(&self) -> B1472_R {
        B1472_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - B1473
    #[inline(always)]
    pub fn b1473(&self) -> B1473_R {
        B1473_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - B1474
    #[inline(always)]
    pub fn b1474(&self) -> B1474_R {
        B1474_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - B1475
    #[inline(always)]
    pub fn b1475(&self) -> B1475_R {
        B1475_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - B1476
    #[inline(always)]
    pub fn b1476(&self) -> B1476_R {
        B1476_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - B1477
    #[inline(always)]
    pub fn b1477(&self) -> B1477_R {
        B1477_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - B1478
    #[inline(always)]
    pub fn b1478(&self) -> B1478_R {
        B1478_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - B1479
    #[inline(always)]
    pub fn b1479(&self) -> B1479_R {
        B1479_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - B1480
    #[inline(always)]
    pub fn b1480(&self) -> B1480_R {
        B1480_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - B1481
    #[inline(always)]
    pub fn b1481(&self) -> B1481_R {
        B1481_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - B1482
    #[inline(always)]
    pub fn b1482(&self) -> B1482_R {
        B1482_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - B1483
    #[inline(always)]
    pub fn b1483(&self) -> B1483_R {
        B1483_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - B1484
    #[inline(always)]
    pub fn b1484(&self) -> B1484_R {
        B1484_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - B1485
    #[inline(always)]
    pub fn b1485(&self) -> B1485_R {
        B1485_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - B1486
    #[inline(always)]
    pub fn b1486(&self) -> B1486_R {
        B1486_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - B1487
    #[inline(always)]
    pub fn b1487(&self) -> B1487_R {
        B1487_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - B1488
    #[inline(always)]
    pub fn b1488(&self) -> B1488_R {
        B1488_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - B1489
    #[inline(always)]
    pub fn b1489(&self) -> B1489_R {
        B1489_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - B1490
    #[inline(always)]
    pub fn b1490(&self) -> B1490_R {
        B1490_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - B1491
    #[inline(always)]
    pub fn b1491(&self) -> B1491_R {
        B1491_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - B1492
    #[inline(always)]
    pub fn b1492(&self) -> B1492_R {
        B1492_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - B1493
    #[inline(always)]
    pub fn b1493(&self) -> B1493_R {
        B1493_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - B1494
    #[inline(always)]
    pub fn b1494(&self) -> B1494_R {
        B1494_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - B1495
    #[inline(always)]
    pub fn b1495(&self) -> B1495_R {
        B1495_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - B1496
    #[inline(always)]
    pub fn b1496(&self) -> B1496_R {
        B1496_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - B1497
    #[inline(always)]
    pub fn b1497(&self) -> B1497_R {
        B1497_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - B1498
    #[inline(always)]
    pub fn b1498(&self) -> B1498_R {
        B1498_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - B1499
    #[inline(always)]
    pub fn b1499(&self) -> B1499_R {
        B1499_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - B1500
    #[inline(always)]
    pub fn b1500(&self) -> B1500_R {
        B1500_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - B1501
    #[inline(always)]
    pub fn b1501(&self) -> B1501_R {
        B1501_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - B1502
    #[inline(always)]
    pub fn b1502(&self) -> B1502_R {
        B1502_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - B1503
    #[inline(always)]
    pub fn b1503(&self) -> B1503_R {
        B1503_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("VCTR46")
            .field("b1472", &self.b1472())
            .field("b1473", &self.b1473())
            .field("b1474", &self.b1474())
            .field("b1475", &self.b1475())
            .field("b1476", &self.b1476())
            .field("b1477", &self.b1477())
            .field("b1478", &self.b1478())
            .field("b1479", &self.b1479())
            .field("b1480", &self.b1480())
            .field("b1481", &self.b1481())
            .field("b1482", &self.b1482())
            .field("b1483", &self.b1483())
            .field("b1484", &self.b1484())
            .field("b1485", &self.b1485())
            .field("b1486", &self.b1486())
            .field("b1487", &self.b1487())
            .field("b1488", &self.b1488())
            .field("b1489", &self.b1489())
            .field("b1490", &self.b1490())
            .field("b1491", &self.b1491())
            .field("b1492", &self.b1492())
            .field("b1493", &self.b1493())
            .field("b1494", &self.b1494())
            .field("b1495", &self.b1495())
            .field("b1496", &self.b1496())
            .field("b1497", &self.b1497())
            .field("b1498", &self.b1498())
            .field("b1499", &self.b1499())
            .field("b1500", &self.b1500())
            .field("b1501", &self.b1501())
            .field("b1502", &self.b1502())
            .field("b1503", &self.b1503())
            .finish()
    }
}
impl W {
    ///Bit 0 - B1472
    #[inline(always)]
    pub fn b1472(&mut self) -> B1472_W<'_, VCTR46rs> {
        B1472_W::new(self, 0)
    }
    ///Bit 1 - B1473
    #[inline(always)]
    pub fn b1473(&mut self) -> B1473_W<'_, VCTR46rs> {
        B1473_W::new(self, 1)
    }
    ///Bit 2 - B1474
    #[inline(always)]
    pub fn b1474(&mut self) -> B1474_W<'_, VCTR46rs> {
        B1474_W::new(self, 2)
    }
    ///Bit 3 - B1475
    #[inline(always)]
    pub fn b1475(&mut self) -> B1475_W<'_, VCTR46rs> {
        B1475_W::new(self, 3)
    }
    ///Bit 4 - B1476
    #[inline(always)]
    pub fn b1476(&mut self) -> B1476_W<'_, VCTR46rs> {
        B1476_W::new(self, 4)
    }
    ///Bit 5 - B1477
    #[inline(always)]
    pub fn b1477(&mut self) -> B1477_W<'_, VCTR46rs> {
        B1477_W::new(self, 5)
    }
    ///Bit 6 - B1478
    #[inline(always)]
    pub fn b1478(&mut self) -> B1478_W<'_, VCTR46rs> {
        B1478_W::new(self, 6)
    }
    ///Bit 7 - B1479
    #[inline(always)]
    pub fn b1479(&mut self) -> B1479_W<'_, VCTR46rs> {
        B1479_W::new(self, 7)
    }
    ///Bit 8 - B1480
    #[inline(always)]
    pub fn b1480(&mut self) -> B1480_W<'_, VCTR46rs> {
        B1480_W::new(self, 8)
    }
    ///Bit 9 - B1481
    #[inline(always)]
    pub fn b1481(&mut self) -> B1481_W<'_, VCTR46rs> {
        B1481_W::new(self, 9)
    }
    ///Bit 10 - B1482
    #[inline(always)]
    pub fn b1482(&mut self) -> B1482_W<'_, VCTR46rs> {
        B1482_W::new(self, 10)
    }
    ///Bit 11 - B1483
    #[inline(always)]
    pub fn b1483(&mut self) -> B1483_W<'_, VCTR46rs> {
        B1483_W::new(self, 11)
    }
    ///Bit 12 - B1484
    #[inline(always)]
    pub fn b1484(&mut self) -> B1484_W<'_, VCTR46rs> {
        B1484_W::new(self, 12)
    }
    ///Bit 13 - B1485
    #[inline(always)]
    pub fn b1485(&mut self) -> B1485_W<'_, VCTR46rs> {
        B1485_W::new(self, 13)
    }
    ///Bit 14 - B1486
    #[inline(always)]
    pub fn b1486(&mut self) -> B1486_W<'_, VCTR46rs> {
        B1486_W::new(self, 14)
    }
    ///Bit 15 - B1487
    #[inline(always)]
    pub fn b1487(&mut self) -> B1487_W<'_, VCTR46rs> {
        B1487_W::new(self, 15)
    }
    ///Bit 16 - B1488
    #[inline(always)]
    pub fn b1488(&mut self) -> B1488_W<'_, VCTR46rs> {
        B1488_W::new(self, 16)
    }
    ///Bit 17 - B1489
    #[inline(always)]
    pub fn b1489(&mut self) -> B1489_W<'_, VCTR46rs> {
        B1489_W::new(self, 17)
    }
    ///Bit 18 - B1490
    #[inline(always)]
    pub fn b1490(&mut self) -> B1490_W<'_, VCTR46rs> {
        B1490_W::new(self, 18)
    }
    ///Bit 19 - B1491
    #[inline(always)]
    pub fn b1491(&mut self) -> B1491_W<'_, VCTR46rs> {
        B1491_W::new(self, 19)
    }
    ///Bit 20 - B1492
    #[inline(always)]
    pub fn b1492(&mut self) -> B1492_W<'_, VCTR46rs> {
        B1492_W::new(self, 20)
    }
    ///Bit 21 - B1493
    #[inline(always)]
    pub fn b1493(&mut self) -> B1493_W<'_, VCTR46rs> {
        B1493_W::new(self, 21)
    }
    ///Bit 22 - B1494
    #[inline(always)]
    pub fn b1494(&mut self) -> B1494_W<'_, VCTR46rs> {
        B1494_W::new(self, 22)
    }
    ///Bit 23 - B1495
    #[inline(always)]
    pub fn b1495(&mut self) -> B1495_W<'_, VCTR46rs> {
        B1495_W::new(self, 23)
    }
    ///Bit 24 - B1496
    #[inline(always)]
    pub fn b1496(&mut self) -> B1496_W<'_, VCTR46rs> {
        B1496_W::new(self, 24)
    }
    ///Bit 25 - B1497
    #[inline(always)]
    pub fn b1497(&mut self) -> B1497_W<'_, VCTR46rs> {
        B1497_W::new(self, 25)
    }
    ///Bit 26 - B1498
    #[inline(always)]
    pub fn b1498(&mut self) -> B1498_W<'_, VCTR46rs> {
        B1498_W::new(self, 26)
    }
    ///Bit 27 - B1499
    #[inline(always)]
    pub fn b1499(&mut self) -> B1499_W<'_, VCTR46rs> {
        B1499_W::new(self, 27)
    }
    ///Bit 28 - B1500
    #[inline(always)]
    pub fn b1500(&mut self) -> B1500_W<'_, VCTR46rs> {
        B1500_W::new(self, 28)
    }
    ///Bit 29 - B1501
    #[inline(always)]
    pub fn b1501(&mut self) -> B1501_W<'_, VCTR46rs> {
        B1501_W::new(self, 29)
    }
    ///Bit 30 - B1502
    #[inline(always)]
    pub fn b1502(&mut self) -> B1502_W<'_, VCTR46rs> {
        B1502_W::new(self, 30)
    }
    ///Bit 31 - B1503
    #[inline(always)]
    pub fn b1503(&mut self) -> B1503_W<'_, VCTR46rs> {
        B1503_W::new(self, 31)
    }
}
/**MPCBBx vector register

You can [`read`](crate::Reg::read) this register and get [`vctr46::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`vctr46::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L552.html#GTZC_MPCBB1:VCTR46)*/
pub struct VCTR46rs;
impl crate::RegisterSpec for VCTR46rs {
    type Ux = u32;
}
///`read()` method returns [`vctr46::R`](R) reader structure
impl crate::Readable for VCTR46rs {}
///`write(|w| ..)` method takes [`vctr46::W`](W) writer structure
impl crate::Writable for VCTR46rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets VCTR46 to value 0xffff_ffff
impl crate::Resettable for VCTR46rs {
    const RESET_VALUE: u32 = 0xffff_ffff;
}
