
---------- Begin Simulation Statistics ----------
final_tick                                 4139118125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 288986                       # Simulator instruction rate (inst/s)
host_mem_usage                                 690628                       # Number of bytes of host memory used
host_op_rate                                   317773                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    34.60                       # Real time elapsed on the host
host_tick_rate                              119614462                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      10996144                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004139                       # Number of seconds simulated
sim_ticks                                  4139118125                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.850447                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  887865                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               966642                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             41361                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1810850                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              34476                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           34843                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              367                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2311990                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  149833                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           86                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  40032619                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6702618                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             29065                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2038663                       # Number of branches committed
system.cpu.commit.bw_lim_events                264528                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           22975                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          445199                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000001                       # Number of instructions committed
system.cpu.commit.committedOps               10996144                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      6528339                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.684371                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.119289                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2492098     38.17%     38.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1640684     25.13%     63.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       747359     11.45%     74.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       624618      9.57%     84.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       307110      4.70%     89.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       190147      2.91%     91.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       141076      2.16%     94.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       120719      1.85%     95.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       264528      4.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6528339                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               120234                       # Number of function calls committed.
system.cpu.commit.int_insts                   8939850                       # Number of committed integer instructions.
system.cpu.commit.loads                       2156323                       # Number of loads committed
system.cpu.commit.membars                       11474                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7047458     64.09%     64.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           37530      0.34%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2156323     19.61%     84.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1754833     15.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10996144                       # Class of committed instruction
system.cpu.commit.refs                        3911156                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      10996144                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.662259                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.662259                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1575137                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                 12399                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               872420                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11692800                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   421827                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   4197322                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  29219                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                228174                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                373435                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2311990                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2782775                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       6505374                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   240                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          400                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       11235599                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           333                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   83032                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.349107                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              49284                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1072174                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.696557                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6596940                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.874049                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.216051                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1457010     22.09%     22.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   974453     14.77%     36.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1107897     16.79%     53.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3057580     46.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6596940                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           25650                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29231                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2067932                       # Number of branches executed
system.cpu.iew.exec_nop                            35                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.699402                       # Inst execution rate
system.cpu.iew.exec_refs                      4027035                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1766224                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   39606                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2285208                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              11526                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1785938                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11501746                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2260811                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             54356                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11254446                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 87455                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  29219                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 87457                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1508                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           192919                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        23328                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       128879                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        31102                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            135                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        28091                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1140                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9879970                       # num instructions consuming a value
system.cpu.iew.wb_count                      11194839                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.594438                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5873034                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.690402                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11201089                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 11455152                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5697541                       # number of integer regfile writes
system.cpu.ipc                               1.509983                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.509983                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 1      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7229684     63.93%     63.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                37531      0.33%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   42      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 2      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 18      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2273965     20.11%     84.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1767562     15.63%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11308805                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3644876                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.322304                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1949680     53.49%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     53.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 963640     26.44%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                731556     20.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               14953680                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           32913922                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11194839                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12007386                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11478705                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11308805                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               23006                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          505545                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             54499                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             31                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1180241                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6596940                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.714250                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.197057                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1560328     23.65%     23.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              961769     14.58%     38.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2158482     32.72%     70.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1650022     25.01%     95.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              251689      3.82%     99.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               14650      0.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6596940                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.707611                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            148875                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            94646                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2285208                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1785938                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 4273547                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  45893                       # number of misc regfile writes
system.cpu.numCycles                          6622590                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  180243                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12254905                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    597                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   744569                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                 99164                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              50916302                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11554331                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12966763                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   4234329                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 749718                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  29219                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                 61660                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles               1043601                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   711831                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         11988188                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         364979                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              11551                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    680673                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          11531                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            11890                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     17704777                       # The number of ROB reads
system.cpu.rob.rob_writes                    22951311                       # The number of ROB writes
system.cpu.timesIdled                             299                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    11636                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   11572                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued            92364                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               92364                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 20828                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2379                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         21654                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        19050                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           22                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        38969                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             22                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   4139118125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              15311                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2330                       # Transaction distribution
system.membus.trans_dist::CleanEvict               26                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3987                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3987                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          15311                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        40952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  40952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1384192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1384192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19298                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19298    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19298                       # Request fanout histogram
system.membus.respLayer1.occupancy          100673898                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            37925118                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   4139118125                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2875                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20510                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          866                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              26                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            19353                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            17048                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           17048                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           402                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2473                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        58051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 58892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        28096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2465920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2494016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           21709                       # Total snoops (count)
system.tol2bus.snoopTraffic                    149120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            41632                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001225                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034979                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  41581     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     51      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41632                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           48163125                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          36604995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            754374                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   4139118125                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   10                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                13840                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13850                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  10                       # number of overall hits
system.l2.overall_hits::.cpu.data               13840                       # number of overall hits
system.l2.overall_hits::total                   13850                       # number of overall hits
system.l2.demand_misses::.cpu.inst                392                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5681                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6073                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               392                       # number of overall misses
system.l2.overall_misses::.cpu.data              5681                       # number of overall misses
system.l2.overall_misses::total                  6073                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     28916250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    473650000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        502566250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     28916250                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    473650000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       502566250                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              402                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            19521                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                19923                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             402                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           19521                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               19923                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.975124                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.291020                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.304824                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.975124                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.291020                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.304824                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73765.943878                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83374.405914                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82754.198913                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73765.943878                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83374.405914                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82754.198913                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     13188                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                2330                       # number of writebacks
system.l2.writebacks::total                      2330                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5676                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6067                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5676                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        13253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19320                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25871125                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    429345375                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    455216500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25871125                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    429345375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    934252755                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1389469255                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.972637                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.290764                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.304522                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.972637                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.290764                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.969733                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66166.560102                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75642.243658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75031.564200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66166.560102                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75642.243658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 70493.681053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71918.698499                       # average overall mshr miss latency
system.l2.replacements                           2356                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18180                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18180                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18180                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18180                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          841                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              841                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          841                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          841                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        13253                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          13253                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    934252755                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    934252755                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 70493.681053                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 70493.681053                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             13061                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13061                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3987                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3987                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    340752500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     340752500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         17048                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             17048                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.233869                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.233869                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85465.889140                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85465.889140                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3987                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3987                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    309856250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    309856250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.233869                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.233869                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77716.641585                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77716.641585                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          392                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              392                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     28916250                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28916250                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.975124                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.975124                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73765.943878                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73765.943878                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          391                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          391                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25871125                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25871125                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.972637                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.972637                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66166.560102                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66166.560102                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           779                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               779                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1694                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1694                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    132897500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    132897500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2473                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2473                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.684998                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.684998                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78451.889020                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78451.889020                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1689                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1689                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    119489125                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    119489125                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.682976                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.682976                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70745.485494                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70745.485494                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED   4139118125                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   4139118125                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  9023.460481                       # Cycle average of tags in use
system.l2.tags.total_refs                       46102                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     32252                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.429431                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2548000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    8972.301871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    51.158609                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.547626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.003122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.550748                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         16003                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          401                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3591                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11968                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.002625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.976746                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    343804                       # Number of tag accesses
system.l2.tags.data_accesses                   343804                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4139118125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          25024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         363264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       846784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1235072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        25024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       149120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          149120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        13231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2330                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2330                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           6045732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          87763622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    204580776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             298390131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      6045732                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6045732                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       36026998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             36026998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       36026998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          6045732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         87763622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    204580776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            334417129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     13231.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001250038750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          129                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          129                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               39310                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2189                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19298                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2330                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19298                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2330                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              164                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       6.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    375229787                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   96490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               737067287                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19443.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38193.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    16564                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1310                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                56.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19298                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2330                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    370.042280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   234.910535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   322.972502                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          995     26.63%     26.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          845     22.61%     49.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          324      8.67%     57.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          295      7.89%     65.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          366      9.79%     75.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          347      9.29%     84.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           98      2.62%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           58      1.55%     89.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          409     10.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3737                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     149.596899                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.269265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1432.513648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           128     99.22%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           129                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.945736                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.837345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.055139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               49     37.98%     37.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               43     33.33%     71.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20     15.50%     86.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.78%     87.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      3.10%     90.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      5.43%     96.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      2.33%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      1.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           129                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1235072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  148160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1235072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               149120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       298.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        35.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    298.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     36.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4138552500                       # Total gap between requests
system.mem_ctrls.avgGap                     191351.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        25024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       363264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher       846784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       148160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 6045732.265734745190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 87763622.353735074401                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 204580776.490885972977                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 35795064.437790118158                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          391                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5676                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        13231                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2330                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10643750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    207816927                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    518606610                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  25787473495                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27221.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36613.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     39196.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11067585.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             13373220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              7104240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            67423020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            5705460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     326373840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1612264950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        231724800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2263969530                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.969055                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    580353246                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    138060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3420704879                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             13323240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              7077675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            70364700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            6378840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     326373840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1708849170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        150390720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2282758185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        551.508345                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    375592376                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    138060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3625465749                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      4139118125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4139118125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2782277                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2782277                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2782277                       # number of overall hits
system.cpu.icache.overall_hits::total         2782277                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          498                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            498                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          498                       # number of overall misses
system.cpu.icache.overall_misses::total           498                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34573743                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34573743                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34573743                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34573743                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2782775                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2782775                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2782775                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2782775                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000179                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000179                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000179                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000179                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 69425.186747                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69425.186747                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 69425.186747                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69425.186747                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         9148                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               105                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    87.123810                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           22                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           37                       # number of writebacks
system.cpu.icache.writebacks::total                37                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           96                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           96                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           96                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           96                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          402                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          402                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     29506870                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29506870                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     29506870                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29506870                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000144                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000144                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000144                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000144                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73400.174129                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73400.174129                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73400.174129                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73400.174129                       # average overall mshr miss latency
system.cpu.icache.replacements                     37                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2782277                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2782277                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          498                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           498                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34573743                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34573743                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2782775                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2782775                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000179                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000179                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 69425.186747                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69425.186747                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           96                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           96                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          402                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     29506870                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29506870                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000144                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000144                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73400.174129                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73400.174129                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4139118125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           363.538441                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2782679                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               402                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6922.087065                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             85625                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   363.538441                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.710036                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.710036                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          365                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          365                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.712891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11131502                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11131502                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4139118125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   4139118125                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4139118125                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4139118125                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4139118125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   4139118125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4139118125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4139118125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4139118125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3591721                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3591721                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3591743                       # number of overall hits
system.cpu.dcache.overall_hits::total         3591743                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        76710                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          76710                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        76724                       # number of overall misses
system.cpu.dcache.overall_misses::total         76724                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2194197499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2194197499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2194197499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2194197499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3668431                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3668431                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3668467                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3668467                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020911                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020911                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020914                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020914                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28603.800013                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28603.800013                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28598.580614                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28598.580614                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        18127                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1511                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    11.996691                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19009                       # number of writebacks
system.cpu.dcache.writebacks::total             19009                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        57201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        57201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        57201                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        57201                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        19509                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        19509                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        19519                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        19519                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    624031250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    624031250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    624838750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    624838750                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005318                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005318                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005321                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005321                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31986.839407                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31986.839407                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32011.821815                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32011.821815                       # average overall mshr miss latency
system.cpu.dcache.replacements                  19009                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2004719                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2004719                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         7637                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7637                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    299637500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    299637500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2012356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2012356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003795                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003795                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39234.974466                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39234.974466                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3911                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3911                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3726                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3726                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    245451250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    245451250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001852                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001852                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65875.268384                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65875.268384                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1587002                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1587002                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        69073                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        69073                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1894559999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1894559999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1656075                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1656075                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.041709                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041709                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 27428.372866                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27428.372866                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        53290                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        53290                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15783                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15783                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    378580000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    378580000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009530                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009530                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 23986.567826                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23986.567826                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.388889                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.388889                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       807500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       807500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.277778                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.277778                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        80750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        80750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        11475                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        11475                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       315625                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       315625                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000348                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000348                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78906.250000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78906.250000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       148125                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       148125                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000174                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000174                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74062.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74062.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11473                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11473                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11473                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11473                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4139118125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.995334                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3634212                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             19521                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            186.169356                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            221250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.995334                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986319                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986319                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          356                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14785197                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14785197                       # Number of data accesses

---------- End Simulation Statistics   ----------
