-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn_2d_conv_d4x4_k3x3 is
generic (
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    inStream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    inStream_TVALID : IN STD_LOGIC;
    inStream_TREADY : OUT STD_LOGIC;
    inStream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    inStream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    inStream_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
    inStream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    inStream_TID : IN STD_LOGIC_VECTOR (4 downto 0);
    inStream_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
    outStream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    outStream_TVALID : OUT STD_LOGIC;
    outStream_TREADY : IN STD_LOGIC;
    outStream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    outStream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    outStream_TUSER : OUT STD_LOGIC_VECTOR (1 downto 0);
    outStream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    outStream_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
    outStream_TDEST : OUT STD_LOGIC_VECTOR (5 downto 0);
    s_axi_CTRL_AWVALID : IN STD_LOGIC;
    s_axi_CTRL_AWREADY : OUT STD_LOGIC;
    s_axi_CTRL_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_WVALID : IN STD_LOGIC;
    s_axi_CTRL_WREADY : OUT STD_LOGIC;
    s_axi_CTRL_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_CTRL_ARVALID : IN STD_LOGIC;
    s_axi_CTRL_ARREADY : OUT STD_LOGIC;
    s_axi_CTRL_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_RVALID : OUT STD_LOGIC;
    s_axi_CTRL_RREADY : IN STD_LOGIC;
    s_axi_CTRL_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CTRL_BVALID : OUT STD_LOGIC;
    s_axi_CTRL_BREADY : IN STD_LOGIC;
    s_axi_CTRL_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of cnn_2d_conv_d4x4_k3x3 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "cnn_2d_conv_d4x4_k3x3,hls_ip_2016_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.520000,HLS_SYN_LAT=42,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=36,HLS_SYN_FF=1848,HLS_SYN_LUT=2797}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv28_1 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal inStream_V_data_V_0_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal inStream_V_data_V_0_vld_in : STD_LOGIC;
    signal inStream_V_data_V_0_vld_out : STD_LOGIC;
    signal inStream_V_data_V_0_ack_in : STD_LOGIC;
    signal inStream_V_data_V_0_ack_out : STD_LOGIC;
    signal inStream_V_data_V_0_payload_A : STD_LOGIC_VECTOR (31 downto 0);
    signal inStream_V_data_V_0_payload_B : STD_LOGIC_VECTOR (31 downto 0);
    signal inStream_V_data_V_0_sel_rd : STD_LOGIC := '0';
    signal inStream_V_data_V_0_sel_wr : STD_LOGIC := '0';
    signal inStream_V_data_V_0_sel : STD_LOGIC;
    signal inStream_V_data_V_0_load_A : STD_LOGIC;
    signal inStream_V_data_V_0_load_B : STD_LOGIC;
    signal inStream_V_data_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal inStream_V_data_V_0_state_cmp_full : STD_LOGIC;
    signal inStream_V_dest_V_0_vld_in : STD_LOGIC;
    signal inStream_V_dest_V_0_ack_out : STD_LOGIC;
    signal inStream_V_dest_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_data_V_1_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal outStream_V_data_V_1_vld_in : STD_LOGIC;
    signal outStream_V_data_V_1_vld_out : STD_LOGIC;
    signal outStream_V_data_V_1_ack_in : STD_LOGIC;
    signal outStream_V_data_V_1_ack_out : STD_LOGIC;
    signal outStream_V_data_V_1_payload_A : STD_LOGIC_VECTOR (31 downto 0);
    signal outStream_V_data_V_1_payload_B : STD_LOGIC_VECTOR (31 downto 0);
    signal outStream_V_data_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_data_V_1_sel_wr : STD_LOGIC := '0';
    signal outStream_V_data_V_1_sel : STD_LOGIC;
    signal outStream_V_data_V_1_load_A : STD_LOGIC;
    signal outStream_V_data_V_1_load_B : STD_LOGIC;
    signal outStream_V_data_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_data_V_1_state_cmp_full : STD_LOGIC;
    signal outStream_V_keep_V_1_data_out : STD_LOGIC_VECTOR (3 downto 0);
    signal outStream_V_keep_V_1_vld_in : STD_LOGIC;
    signal outStream_V_keep_V_1_vld_out : STD_LOGIC;
    signal outStream_V_keep_V_1_ack_in : STD_LOGIC;
    signal outStream_V_keep_V_1_ack_out : STD_LOGIC;
    signal outStream_V_keep_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_keep_V_1_sel : STD_LOGIC;
    signal outStream_V_keep_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_strb_V_1_data_out : STD_LOGIC_VECTOR (3 downto 0);
    signal outStream_V_strb_V_1_vld_in : STD_LOGIC;
    signal outStream_V_strb_V_1_vld_out : STD_LOGIC;
    signal outStream_V_strb_V_1_ack_in : STD_LOGIC;
    signal outStream_V_strb_V_1_ack_out : STD_LOGIC;
    signal outStream_V_strb_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_strb_V_1_sel : STD_LOGIC;
    signal outStream_V_strb_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_user_V_1_data_out : STD_LOGIC_VECTOR (1 downto 0);
    signal outStream_V_user_V_1_vld_in : STD_LOGIC;
    signal outStream_V_user_V_1_vld_out : STD_LOGIC;
    signal outStream_V_user_V_1_ack_in : STD_LOGIC;
    signal outStream_V_user_V_1_ack_out : STD_LOGIC;
    signal outStream_V_user_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_user_V_1_sel : STD_LOGIC;
    signal outStream_V_user_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal outStream_V_last_V_1_vld_in : STD_LOGIC;
    signal outStream_V_last_V_1_vld_out : STD_LOGIC;
    signal outStream_V_last_V_1_ack_in : STD_LOGIC;
    signal outStream_V_last_V_1_ack_out : STD_LOGIC;
    signal outStream_V_last_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal outStream_V_last_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal outStream_V_last_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_last_V_1_sel_wr : STD_LOGIC := '0';
    signal outStream_V_last_V_1_sel : STD_LOGIC;
    signal outStream_V_last_V_1_load_A : STD_LOGIC;
    signal outStream_V_last_V_1_load_B : STD_LOGIC;
    signal outStream_V_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_last_V_1_state_cmp_full : STD_LOGIC;
    signal outStream_V_id_V_1_data_out : STD_LOGIC_VECTOR (4 downto 0);
    signal outStream_V_id_V_1_vld_in : STD_LOGIC;
    signal outStream_V_id_V_1_vld_out : STD_LOGIC;
    signal outStream_V_id_V_1_ack_in : STD_LOGIC;
    signal outStream_V_id_V_1_ack_out : STD_LOGIC;
    signal outStream_V_id_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_id_V_1_sel : STD_LOGIC;
    signal outStream_V_id_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_dest_V_1_data_out : STD_LOGIC_VECTOR (5 downto 0);
    signal outStream_V_dest_V_1_vld_in : STD_LOGIC;
    signal outStream_V_dest_V_1_vld_out : STD_LOGIC;
    signal outStream_V_dest_V_1_ack_in : STD_LOGIC;
    signal outStream_V_dest_V_1_ack_out : STD_LOGIC;
    signal outStream_V_dest_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_dest_V_1_sel : STD_LOGIC;
    signal outStream_V_dest_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ctrl : STD_LOGIC_VECTOR (31 downto 0);
    signal kernelData_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernelData_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernelData_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernelData_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernelData_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernelData_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernelData_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernelData_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernelData_8 : STD_LOGIC_VECTOR (31 downto 0);
    signal inStream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal exitcond1_reg_1389 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal exitcond4_reg_1414 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal exitcond_flatten8_reg_1554 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1563 : STD_LOGIC_VECTOR (0 downto 0);
    signal outStream_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp3_iter8 : STD_LOGIC := '0';
    signal p_i_reg_1578 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter7_p_i_reg_1578 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp3_iter9 : STD_LOGIC := '0';
    signal ap_pipeline_reg_pp3_iter8_p_i_reg_1578 : STD_LOGIC_VECTOR (0 downto 0);
    signal lineBuffer_0_3_reg_288 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_0_2_reg_300 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_reg_312 : STD_LOGIC_VECTOR (2 downto 0);
    signal lineBuffer_1_3_reg_323 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_2_reg_335 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_3_5_reg_347 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_3_8_reg_359 : STD_LOGIC_VECTOR (31 downto 0);
    signal x1_reg_371 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten6_reg_451 : STD_LOGIC_VECTOR (4 downto 0);
    signal y_assign_reg_462 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_assign_reg_473 : STD_LOGIC_VECTOR (2 downto 0);
    signal lineBuffer_1_3_3_reg_484 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_2_3_reg_494 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_3_17_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_3_1_reg_514 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_0_3_3_reg_524 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_0_2_s_reg_534 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_0_reg_544 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_977 : BOOLEAN;
    signal window_1_1_reg_555 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_0_reg_566 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond1_fu_585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond_fu_595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond_reg_1393 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_1_fu_601_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal lineBuffer_0_3_1_fu_607_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_0_3_4_fu_614_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond4_fu_621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_2_fu_627_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal tmp_3_fu_633_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_reg_1423 : STD_LOGIC_VECTOR (1 downto 0);
    signal lineBuffer_1_3_2_fu_666_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_3_4_fu_682_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_3_7_fu_698_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_3_9_fu_706_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten_next_fu_720_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal y3_mid2_fu_766_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond_flatten_fu_714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_3_fu_774_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal window_2_2_6_fu_850_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_7_fu_858_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_8_fu_866_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_flatten8_fu_894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next7_fu_900_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal icmp_fu_919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal window_2_1_2_reg_1567 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_assign_mid2_fu_999_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_i_fu_1031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter2_p_i_reg_1578 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter3_p_i_reg_1578 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter4_p_i_reg_1578 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter5_p_i_reg_1578 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter6_p_i_reg_1578 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_1037_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_reg_1582 : STD_LOGIC_VECTOR (1 downto 0);
    signal x_4_fu_1046_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal lineBuffer_0_3_15_fu_1162_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_0_3_15_reg_1666 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp3_iter2 : STD_LOGIC := '0';
    signal lineBuffer_0_3_6_fu_1204_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_0_3_7_fu_1220_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_3_10_fu_1278_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_3_11_fu_1294_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_3_19_fu_1310_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_3_20_fu_1318_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1114_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_1_1_i_reg_1701 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1120_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_1_2_i_reg_1706 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1126_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_2_i_reg_1711 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1132_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_2_1_i_reg_1716 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1138_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_2_2_i_reg_1721 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp3_fu_1326_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp3_reg_1726 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp4_fu_1332_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp4_reg_1731 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_V_fu_1370_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_last_V_fu_1377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_enable_reg_pp3_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter7 : STD_LOGIC := '0';
    signal indvar_flatten_reg_382 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal y3_reg_393 : STD_LOGIC_VECTOR (1 downto 0);
    signal window_2_1_1_reg_404 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_2_1_reg_416 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_1_1_reg_428 : STD_LOGIC_VECTOR (31 downto 0);
    signal x4_reg_440 : STD_LOGIC_VECTOR (1 downto 0);
    signal window_2_0_phi_fu_547_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_1_phi_fu_558_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_0_phi_fu_569_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_2_fu_142 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_5_fu_842_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_0_0_read_as_fu_146 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_0_0_fu_150 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_0_1_fu_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal windowRightCol_0_fu_1149_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_0_read_as_fu_158 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_0_read_as_fu_162 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_0_3_5_fu_166 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_0_3_14_fu_1244_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_0_3_8_fu_170 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_0_3_13_fu_1236_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_1_fu_174 : STD_LOGIC_VECTOR (31 downto 0);
    signal writeCount_1_fu_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal writeCount_fu_1341_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal readCount_1_fu_182 : STD_LOGIC_VECTOR (31 downto 0);
    signal readCount_fu_925_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_591_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp9_fu_647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel_fu_658_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel2_fu_674_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_3_6_fu_690_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_fu_726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond1_mid1_fu_740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond1_fu_746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y9_fu_760_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal x4_mid2_fu_732_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal cond2_fu_780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond1_mid2_fu_752_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal lineBuffer_load37_ph_fu_786_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_load38_ph_fu_794_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_1_2_fu_802_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_3_fu_826_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_4_fu_834_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_fu_810_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_1_fu_818_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_909_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal exitcond2_fu_939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_s_fu_953_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_i_mid1_fu_959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_fu_965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_mid1_fu_979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_fu_985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_assign_mid2_fu_945_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_i_15_fu_1007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_mid2_fu_971_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_fu_1013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_mid2_fu_991_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_1025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_1019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_1185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_fu_1180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_1175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond2_fu_1190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel4_fu_1196_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel6_fu_1212_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_0_3_9_fu_1228_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel8_fu_1270_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel1_fu_1286_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_3_18_fu_1302_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1096_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1090_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1102_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1108_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp7_fu_1355_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp8_fu_1359_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp6_fu_1351_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp9_fu_1364_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp5_fu_1347_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1090_ce : STD_LOGIC;
    signal grp_fu_1096_ce : STD_LOGIC;
    signal grp_fu_1102_ce : STD_LOGIC;
    signal grp_fu_1108_ce : STD_LOGIC;
    signal grp_fu_1114_ce : STD_LOGIC;
    signal grp_fu_1120_ce : STD_LOGIC;
    signal grp_fu_1126_ce : STD_LOGIC;
    signal grp_fu_1132_ce : STD_LOGIC;
    signal grp_fu_1138_ce : STD_LOGIC;
    signal ap_CS_fsm_state20 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_condition_1897 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_condition_988 : BOOLEAN;

    component cnn_2d_conv_d4x4_bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_2d_conv_d4x4_cud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_2d_conv_d4x4_k3x3_CTRL_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        ctrl : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernelData_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernelData_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernelData_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernelData_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernelData_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernelData_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernelData_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernelData_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernelData_8 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    cnn_2d_conv_d4x4_k3x3_CTRL_s_axi_U : component cnn_2d_conv_d4x4_k3x3_CTRL_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CTRL_AWVALID,
        AWREADY => s_axi_CTRL_AWREADY,
        AWADDR => s_axi_CTRL_AWADDR,
        WVALID => s_axi_CTRL_WVALID,
        WREADY => s_axi_CTRL_WREADY,
        WDATA => s_axi_CTRL_WDATA,
        WSTRB => s_axi_CTRL_WSTRB,
        ARVALID => s_axi_CTRL_ARVALID,
        ARREADY => s_axi_CTRL_ARREADY,
        ARADDR => s_axi_CTRL_ARADDR,
        RVALID => s_axi_CTRL_RVALID,
        RREADY => s_axi_CTRL_RREADY,
        RDATA => s_axi_CTRL_RDATA,
        RRESP => s_axi_CTRL_RRESP,
        BVALID => s_axi_CTRL_BVALID,
        BREADY => s_axi_CTRL_BREADY,
        BRESP => s_axi_CTRL_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        ctrl => ctrl,
        kernelData_0 => kernelData_0,
        kernelData_1 => kernelData_1,
        kernelData_2 => kernelData_2,
        kernelData_3 => kernelData_3,
        kernelData_4 => kernelData_4,
        kernelData_5 => kernelData_5,
        kernelData_6 => kernelData_6,
        kernelData_7 => kernelData_7,
        kernelData_8 => kernelData_8);

    cnn_2d_conv_d4x4_bkb_U0 : component cnn_2d_conv_d4x4_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => kernelData_0,
        din1 => window_0_0_read_as_fu_146,
        ce => grp_fu_1090_ce,
        dout => grp_fu_1090_p2);

    cnn_2d_conv_d4x4_bkb_U1 : component cnn_2d_conv_d4x4_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => kernelData_1,
        din1 => window_0_0_fu_150,
        ce => grp_fu_1096_ce,
        dout => grp_fu_1096_p2);

    cnn_2d_conv_d4x4_bkb_U2 : component cnn_2d_conv_d4x4_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => kernelData_2,
        din1 => window_0_1_fu_154,
        ce => grp_fu_1102_ce,
        dout => grp_fu_1102_p2);

    cnn_2d_conv_d4x4_bkb_U3 : component cnn_2d_conv_d4x4_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => kernelData_3,
        din1 => window_1_0_read_as_fu_158,
        ce => grp_fu_1108_ce,
        dout => grp_fu_1108_p2);

    cnn_2d_conv_d4x4_bkb_U4 : component cnn_2d_conv_d4x4_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => kernelData_4,
        din1 => window_1_0_phi_fu_569_p4,
        ce => grp_fu_1114_ce,
        dout => grp_fu_1114_p2);

    cnn_2d_conv_d4x4_bkb_U5 : component cnn_2d_conv_d4x4_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => kernelData_5,
        din1 => window_1_1_phi_fu_558_p4,
        ce => grp_fu_1120_ce,
        dout => grp_fu_1120_p2);

    cnn_2d_conv_d4x4_bkb_U6 : component cnn_2d_conv_d4x4_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => kernelData_6,
        din1 => window_2_0_read_as_fu_162,
        ce => grp_fu_1126_ce,
        dout => grp_fu_1126_p2);

    cnn_2d_conv_d4x4_bkb_U7 : component cnn_2d_conv_d4x4_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => kernelData_7,
        din1 => window_2_0_phi_fu_547_p4,
        ce => grp_fu_1132_ce,
        dout => grp_fu_1132_p2);

    cnn_2d_conv_d4x4_bkb_U8 : component cnn_2d_conv_d4x4_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => kernelData_8,
        din1 => window_2_1_2_reg_1567,
        ce => grp_fu_1138_ce,
        dout => grp_fu_1138_p2);

    cnn_2d_conv_d4x4_cud_U9 : component cnn_2d_conv_d4x4_cud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din1 => lineBuffer_0_3_5_fu_166,
        din2 => lineBuffer_0_3_8_fu_170,
        din3 => lineBuffer_0_2_s_reg_534,
        din4 => lineBuffer_0_3_3_reg_524,
        din5 => tmp_6_reg_1582,
        dout => windowRightCol_0_fu_1149_p6);

    cnn_2d_conv_d4x4_cud_U10 : component cnn_2d_conv_d4x4_cud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din1 => lineBuffer_1_3_1_reg_514,
        din2 => lineBuffer_1_3_17_reg_504,
        din3 => lineBuffer_1_2_3_reg_494,
        din4 => lineBuffer_1_3_3_reg_484,
        din5 => tmp_6_reg_1582,
        dout => lineBuffer_0_3_15_fu_1162_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1389) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and not((ap_const_lv1_0 = exitcond1_fu_585_p2)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1389) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_lv1_0 = exitcond1_fu_585_p2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                elsif ((((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1389) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and not((ap_const_lv1_0 = exitcond1_fu_585_p2))))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1414) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and not((ap_const_lv1_0 = exitcond4_fu_621_p2)))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1414) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_lv1_0 = exitcond4_fu_621_p2))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_1;
                elsif ((((ap_const_lv1_1 = ap_CS_fsm_state4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1414) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and not((ap_const_lv1_0 = exitcond4_fu_621_p2))))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and not((ap_const_lv1_0 = exitcond_flatten8_fu_894_p2)))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                    ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter2 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter3 <= ap_const_logic_0;
            else
                if ((ap_condition_988 = ap_const_boolean_1)) then
                    if (not((ap_const_logic_1 = ap_enable_reg_pp3_iter1))) then 
                        ap_enable_reg_pp3_iter3 <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = ap_enable_reg_pp3_iter1)) then 
                        ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter4 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter5 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter6 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter6 <= ap_enable_reg_pp3_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter7 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter7 <= ap_enable_reg_pp3_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter8 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter8 <= ap_enable_reg_pp3_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter9 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter9 <= ap_enable_reg_pp3_iter8;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                    ap_enable_reg_pp3_iter9 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    inStream_V_data_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                inStream_V_data_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = inStream_V_data_V_0_ack_out) and (ap_const_logic_1 = inStream_V_data_V_0_vld_out))) then 
                                        inStream_V_data_V_0_sel_rd <= not(inStream_V_data_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    inStream_V_data_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                inStream_V_data_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = inStream_V_data_V_0_vld_in) and (ap_const_logic_1 = inStream_V_data_V_0_ack_in))) then 
                                        inStream_V_data_V_0_sel_wr <= not(inStream_V_data_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    inStream_V_data_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                inStream_V_data_V_0_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = inStream_V_data_V_0_vld_in) and (ap_const_logic_1 = inStream_V_data_V_0_ack_out) and (inStream_V_data_V_0_state = ap_const_lv2_3)) or ((ap_const_logic_0 = inStream_V_data_V_0_vld_in) and (inStream_V_data_V_0_state = ap_const_lv2_2)))) then 
                    inStream_V_data_V_0_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = inStream_V_data_V_0_vld_in) and (ap_const_logic_0 = inStream_V_data_V_0_ack_out) and (inStream_V_data_V_0_state = ap_const_lv2_3)) or ((ap_const_logic_0 = inStream_V_data_V_0_ack_out) and (inStream_V_data_V_0_state = ap_const_lv2_1)))) then 
                    inStream_V_data_V_0_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = inStream_V_data_V_0_vld_in) and (inStream_V_data_V_0_state = ap_const_lv2_2)) or ((ap_const_logic_1 = inStream_V_data_V_0_ack_out) and (inStream_V_data_V_0_state = ap_const_lv2_1)) or ((inStream_V_data_V_0_state = ap_const_lv2_3) and not(((ap_const_logic_1 = inStream_V_data_V_0_vld_in) and (ap_const_logic_0 = inStream_V_data_V_0_ack_out))) and not(((ap_const_logic_0 = inStream_V_data_V_0_vld_in) and (ap_const_logic_1 = inStream_V_data_V_0_ack_out)))))) then 
                    inStream_V_data_V_0_state <= ap_const_lv2_3;
                else 
                    inStream_V_data_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    inStream_V_dest_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                inStream_V_dest_V_0_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = inStream_V_dest_V_0_vld_in) and (ap_const_logic_1 = inStream_V_dest_V_0_ack_out) and (ap_const_lv2_3 = inStream_V_dest_V_0_state)) or ((ap_const_logic_0 = inStream_V_dest_V_0_vld_in) and (ap_const_lv2_2 = inStream_V_dest_V_0_state)))) then 
                    inStream_V_dest_V_0_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = inStream_V_dest_V_0_vld_in) and (ap_const_logic_0 = inStream_V_dest_V_0_ack_out) and (ap_const_lv2_3 = inStream_V_dest_V_0_state)) or ((ap_const_logic_0 = inStream_V_dest_V_0_ack_out) and (ap_const_lv2_1 = inStream_V_dest_V_0_state)))) then 
                    inStream_V_dest_V_0_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = inStream_V_dest_V_0_vld_in) and (ap_const_lv2_2 = inStream_V_dest_V_0_state)) or ((ap_const_logic_1 = inStream_V_dest_V_0_ack_out) and (ap_const_lv2_1 = inStream_V_dest_V_0_state)) or ((ap_const_lv2_3 = inStream_V_dest_V_0_state) and not(((ap_const_logic_1 = inStream_V_dest_V_0_vld_in) and (ap_const_logic_0 = inStream_V_dest_V_0_ack_out))) and not(((ap_const_logic_0 = inStream_V_dest_V_0_vld_in) and (ap_const_logic_1 = inStream_V_dest_V_0_ack_out)))))) then 
                    inStream_V_dest_V_0_state <= ap_const_lv2_3;
                else 
                    inStream_V_dest_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_data_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_data_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_data_V_1_ack_out) and (ap_const_logic_1 = outStream_V_data_V_1_vld_out))) then 
                                        outStream_V_data_V_1_sel_rd <= not(outStream_V_data_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_data_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_data_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_data_V_1_vld_in) and (ap_const_logic_1 = outStream_V_data_V_1_ack_in))) then 
                                        outStream_V_data_V_1_sel_wr <= not(outStream_V_data_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_data_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_data_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_data_V_1_vld_in) and (ap_const_logic_1 = outStream_V_data_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_data_V_1_state)) or ((ap_const_logic_0 = outStream_V_data_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_data_V_1_state)))) then 
                    outStream_V_data_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_data_V_1_vld_in) and (ap_const_logic_0 = outStream_V_data_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_data_V_1_state)) or ((ap_const_logic_0 = outStream_V_data_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_data_V_1_state)))) then 
                    outStream_V_data_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_data_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_data_V_1_state)) or ((ap_const_logic_1 = outStream_V_data_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_data_V_1_state)) or ((ap_const_lv2_3 = outStream_V_data_V_1_state) and not(((ap_const_logic_1 = outStream_V_data_V_1_vld_in) and (ap_const_logic_0 = outStream_V_data_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_data_V_1_vld_in) and (ap_const_logic_1 = outStream_V_data_V_1_ack_out)))))) then 
                    outStream_V_data_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_data_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_dest_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_dest_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_dest_V_1_ack_out) and (ap_const_logic_1 = outStream_V_dest_V_1_vld_out))) then 
                                        outStream_V_dest_V_1_sel_rd <= not(outStream_V_dest_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_dest_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_dest_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_dest_V_1_vld_in) and (ap_const_logic_1 = outStream_V_dest_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_dest_V_1_state)) or ((ap_const_logic_0 = outStream_V_dest_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_dest_V_1_state)))) then 
                    outStream_V_dest_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_dest_V_1_vld_in) and (ap_const_logic_0 = outStream_V_dest_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_dest_V_1_state)) or ((ap_const_logic_0 = outStream_V_dest_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_dest_V_1_state)))) then 
                    outStream_V_dest_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_dest_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_dest_V_1_state)) or ((ap_const_logic_1 = outStream_V_dest_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_dest_V_1_state)) or ((ap_const_lv2_3 = outStream_V_dest_V_1_state) and not(((ap_const_logic_1 = outStream_V_dest_V_1_vld_in) and (ap_const_logic_0 = outStream_V_dest_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_dest_V_1_vld_in) and (ap_const_logic_1 = outStream_V_dest_V_1_ack_out)))))) then 
                    outStream_V_dest_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_dest_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_id_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_id_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_id_V_1_ack_out) and (ap_const_logic_1 = outStream_V_id_V_1_vld_out))) then 
                                        outStream_V_id_V_1_sel_rd <= not(outStream_V_id_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_id_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_id_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_id_V_1_vld_in) and (ap_const_logic_1 = outStream_V_id_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_id_V_1_state)) or ((ap_const_logic_0 = outStream_V_id_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_id_V_1_state)))) then 
                    outStream_V_id_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_id_V_1_vld_in) and (ap_const_logic_0 = outStream_V_id_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_id_V_1_state)) or ((ap_const_logic_0 = outStream_V_id_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_id_V_1_state)))) then 
                    outStream_V_id_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_id_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_id_V_1_state)) or ((ap_const_logic_1 = outStream_V_id_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_id_V_1_state)) or ((ap_const_lv2_3 = outStream_V_id_V_1_state) and not(((ap_const_logic_1 = outStream_V_id_V_1_vld_in) and (ap_const_logic_0 = outStream_V_id_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_id_V_1_vld_in) and (ap_const_logic_1 = outStream_V_id_V_1_ack_out)))))) then 
                    outStream_V_id_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_id_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_keep_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_keep_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_keep_V_1_ack_out) and (ap_const_logic_1 = outStream_V_keep_V_1_vld_out))) then 
                                        outStream_V_keep_V_1_sel_rd <= not(outStream_V_keep_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_keep_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_keep_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_keep_V_1_vld_in) and (ap_const_logic_1 = outStream_V_keep_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_keep_V_1_state)) or ((ap_const_logic_0 = outStream_V_keep_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_keep_V_1_state)))) then 
                    outStream_V_keep_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_keep_V_1_vld_in) and (ap_const_logic_0 = outStream_V_keep_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_keep_V_1_state)) or ((ap_const_logic_0 = outStream_V_keep_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_keep_V_1_state)))) then 
                    outStream_V_keep_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_keep_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_keep_V_1_state)) or ((ap_const_logic_1 = outStream_V_keep_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_keep_V_1_state)) or ((ap_const_lv2_3 = outStream_V_keep_V_1_state) and not(((ap_const_logic_1 = outStream_V_keep_V_1_vld_in) and (ap_const_logic_0 = outStream_V_keep_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_keep_V_1_vld_in) and (ap_const_logic_1 = outStream_V_keep_V_1_ack_out)))))) then 
                    outStream_V_keep_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_keep_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_last_V_1_ack_out) and (ap_const_logic_1 = outStream_V_last_V_1_vld_out))) then 
                                        outStream_V_last_V_1_sel_rd <= not(outStream_V_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_last_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_last_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_last_V_1_vld_in) and (ap_const_logic_1 = outStream_V_last_V_1_ack_in))) then 
                                        outStream_V_last_V_1_sel_wr <= not(outStream_V_last_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_last_V_1_vld_in) and (ap_const_logic_1 = outStream_V_last_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_last_V_1_state)) or ((ap_const_logic_0 = outStream_V_last_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_last_V_1_state)))) then 
                    outStream_V_last_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_last_V_1_vld_in) and (ap_const_logic_0 = outStream_V_last_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_last_V_1_state)) or ((ap_const_logic_0 = outStream_V_last_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_last_V_1_state)))) then 
                    outStream_V_last_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_last_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_last_V_1_state)) or ((ap_const_logic_1 = outStream_V_last_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_last_V_1_state)) or ((ap_const_lv2_3 = outStream_V_last_V_1_state) and not(((ap_const_logic_1 = outStream_V_last_V_1_vld_in) and (ap_const_logic_0 = outStream_V_last_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_last_V_1_vld_in) and (ap_const_logic_1 = outStream_V_last_V_1_ack_out)))))) then 
                    outStream_V_last_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_strb_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_strb_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_strb_V_1_ack_out) and (ap_const_logic_1 = outStream_V_strb_V_1_vld_out))) then 
                                        outStream_V_strb_V_1_sel_rd <= not(outStream_V_strb_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_strb_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_strb_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_strb_V_1_vld_in) and (ap_const_logic_1 = outStream_V_strb_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_strb_V_1_state)) or ((ap_const_logic_0 = outStream_V_strb_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_strb_V_1_state)))) then 
                    outStream_V_strb_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_strb_V_1_vld_in) and (ap_const_logic_0 = outStream_V_strb_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_strb_V_1_state)) or ((ap_const_logic_0 = outStream_V_strb_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_strb_V_1_state)))) then 
                    outStream_V_strb_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_strb_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_strb_V_1_state)) or ((ap_const_logic_1 = outStream_V_strb_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_strb_V_1_state)) or ((ap_const_lv2_3 = outStream_V_strb_V_1_state) and not(((ap_const_logic_1 = outStream_V_strb_V_1_vld_in) and (ap_const_logic_0 = outStream_V_strb_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_strb_V_1_vld_in) and (ap_const_logic_1 = outStream_V_strb_V_1_ack_out)))))) then 
                    outStream_V_strb_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_strb_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_user_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_user_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_user_V_1_ack_out) and (ap_const_logic_1 = outStream_V_user_V_1_vld_out))) then 
                                        outStream_V_user_V_1_sel_rd <= not(outStream_V_user_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_user_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_user_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_user_V_1_vld_in) and (ap_const_logic_1 = outStream_V_user_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_user_V_1_state)) or ((ap_const_logic_0 = outStream_V_user_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_user_V_1_state)))) then 
                    outStream_V_user_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_user_V_1_vld_in) and (ap_const_logic_0 = outStream_V_user_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_user_V_1_state)) or ((ap_const_logic_0 = outStream_V_user_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_user_V_1_state)))) then 
                    outStream_V_user_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_user_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_user_V_1_state)) or ((ap_const_logic_1 = outStream_V_user_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_user_V_1_state)) or ((ap_const_lv2_3 = outStream_V_user_V_1_state) and not(((ap_const_logic_1 = outStream_V_user_V_1_vld_in) and (ap_const_logic_0 = outStream_V_user_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_user_V_1_vld_in) and (ap_const_logic_1 = outStream_V_user_V_1_ack_out)))))) then 
                    outStream_V_user_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_user_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten6_reg_451_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                indvar_flatten6_reg_451 <= ap_const_lv5_0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond_flatten8_fu_894_p2))) then 
                indvar_flatten6_reg_451 <= indvar_flatten_next7_fu_900_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
                indvar_flatten_reg_382 <= ap_const_lv3_0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state8) and (ap_const_lv1_0 = exitcond_flatten_fu_714_p2))) then 
                indvar_flatten_reg_382 <= indvar_flatten_next_fu_720_p2;
            end if; 
        end if;
    end process;

    lineBuffer_0_2_s_reg_534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                lineBuffer_0_2_s_reg_534 <= lineBuffer_0_2_reg_300;
            elsif ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2))) then 
                lineBuffer_0_2_s_reg_534 <= lineBuffer_0_3_7_fu_1220_p3;
            end if; 
        end if;
    end process;

    lineBuffer_0_3_3_reg_524_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                lineBuffer_0_3_3_reg_524 <= lineBuffer_0_3_reg_288;
            elsif ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2))) then 
                lineBuffer_0_3_3_reg_524 <= lineBuffer_0_3_6_fu_1204_p3;
            end if; 
        end if;
    end process;

    lineBuffer_1_2_3_reg_494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                lineBuffer_1_2_3_reg_494 <= lineBuffer_1_2_reg_335;
            elsif ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2))) then 
                lineBuffer_1_2_3_reg_494 <= lineBuffer_1_3_11_fu_1294_p3;
            end if; 
        end if;
    end process;

    lineBuffer_1_3_17_reg_504_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                lineBuffer_1_3_17_reg_504 <= lineBuffer_1_3_5_reg_347;
            elsif ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2))) then 
                lineBuffer_1_3_17_reg_504 <= lineBuffer_1_3_19_fu_1310_p3;
            end if; 
        end if;
    end process;

    lineBuffer_1_3_1_reg_514_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                lineBuffer_1_3_1_reg_514 <= lineBuffer_1_3_8_reg_359;
            elsif ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2))) then 
                lineBuffer_1_3_1_reg_514 <= lineBuffer_1_3_20_fu_1318_p3;
            end if; 
        end if;
    end process;

    lineBuffer_1_3_3_reg_484_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                lineBuffer_1_3_3_reg_484 <= lineBuffer_1_3_reg_323;
            elsif ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2))) then 
                lineBuffer_1_3_3_reg_484 <= lineBuffer_1_3_10_fu_1278_p3;
            end if; 
        end if;
    end process;

    readCount_1_fu_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond_flatten8_fu_894_p2) and not((ap_const_lv1_0 = icmp_fu_919_p2)))) then 
                readCount_1_fu_182 <= readCount_fu_925_p2;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                readCount_1_fu_182 <= ap_const_lv32_6;
            end if; 
        end if;
    end process;

    window_1_0_reg_566_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                window_1_0_reg_566 <= window_1_1_1_reg_428;
            elsif ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter3) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554))) then 
                window_1_0_reg_566 <= window_1_1_reg_555;
            end if; 
        end if;
    end process;

    window_1_1_reg_555_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                window_1_1_reg_555 <= window_1_2_1_reg_416;
            elsif ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter3) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554))) then 
                window_1_1_reg_555 <= lineBuffer_0_3_15_reg_1666;
            end if; 
        end if;
    end process;

    window_2_0_reg_544_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                window_2_0_reg_544 <= window_2_1_1_reg_404;
            elsif ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter3) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554))) then 
                window_2_0_reg_544 <= ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567;
            end if; 
        end if;
    end process;

    window_2_1_fu_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1554) and not((ap_const_lv1_0 = icmp_reg_1563)) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
                window_2_1_fu_174 <= inStream_V_data_V_0_data_out;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                window_2_1_fu_174 <= window_2_2_2_fu_142;
            end if; 
        end if;
    end process;

    writeCount_1_fu_178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
                writeCount_1_fu_178 <= writeCount_fu_1341_p2;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                writeCount_1_fu_178 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    x1_reg_371_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
                x1_reg_371 <= ap_const_lv3_0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1414) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_const_lv1_0 = exitcond4_fu_621_p2))) then 
                x1_reg_371 <= x_2_fu_627_p2;
            end if; 
        end if;
    end process;

    x4_reg_440_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
                x4_reg_440 <= ap_const_lv2_1;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state8) and (ap_const_lv1_0 = exitcond_flatten_fu_714_p2))) then 
                x4_reg_440 <= x_3_fu_774_p2;
            end if; 
        end if;
    end process;

    x_assign_reg_473_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                x_assign_reg_473 <= ap_const_lv3_0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1554) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
                x_assign_reg_473 <= x_4_fu_1046_p2;
            end if; 
        end if;
    end process;

    x_reg_312_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1389) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_lv1_0 = exitcond1_fu_585_p2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
                x_reg_312 <= x_1_fu_601_p2;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                x_reg_312 <= ap_const_lv3_2;
            end if; 
        end if;
    end process;

    y3_reg_393_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
                y3_reg_393 <= ap_const_lv2_1;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state8) and (ap_const_lv1_0 = exitcond_flatten_fu_714_p2))) then 
                y3_reg_393 <= y3_mid2_fu_766_p3;
            end if; 
        end if;
    end process;

    y_assign_reg_462_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                y_assign_reg_462 <= ap_const_lv3_0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1554) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
                y_assign_reg_462 <= y_assign_mid2_fu_999_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then
                ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554 <= exitcond_flatten8_reg_1554;
                exitcond_flatten8_reg_1554 <= exitcond_flatten8_fu_894_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then
                ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554 <= ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554;
                ap_pipeline_reg_pp3_iter2_p_i_reg_1578 <= p_i_reg_1578;
                ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567 <= window_2_1_2_reg_1567;
                ap_pipeline_reg_pp3_iter3_p_i_reg_1578 <= ap_pipeline_reg_pp3_iter2_p_i_reg_1578;
                ap_pipeline_reg_pp3_iter4_p_i_reg_1578 <= ap_pipeline_reg_pp3_iter3_p_i_reg_1578;
                ap_pipeline_reg_pp3_iter5_p_i_reg_1578 <= ap_pipeline_reg_pp3_iter4_p_i_reg_1578;
                ap_pipeline_reg_pp3_iter6_p_i_reg_1578 <= ap_pipeline_reg_pp3_iter5_p_i_reg_1578;
                ap_pipeline_reg_pp3_iter7_p_i_reg_1578 <= ap_pipeline_reg_pp3_iter6_p_i_reg_1578;
                ap_pipeline_reg_pp3_iter8_p_i_reg_1578 <= ap_pipeline_reg_pp3_iter7_p_i_reg_1578;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1389) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_lv1_0 = exitcond1_fu_585_p2))) then
                cond_reg_1393 <= cond_fu_595_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1389) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))))) then
                exitcond1_reg_1389 <= exitcond1_fu_585_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1414) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))))) then
                exitcond4_reg_1414 <= exitcond4_fu_621_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = exitcond_flatten8_fu_894_p2))) then
                icmp_reg_1563 <= icmp_fu_919_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = inStream_V_data_V_0_load_A)) then
                inStream_V_data_V_0_payload_A <= inStream_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = inStream_V_data_V_0_load_B)) then
                inStream_V_data_V_0_payload_B <= inStream_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1389) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1389) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))))) then
                lineBuffer_0_2_reg_300 <= lineBuffer_0_3_4_fu_614_p3;
                lineBuffer_0_3_reg_288 <= lineBuffer_0_3_1_fu_607_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2))) then
                lineBuffer_0_3_15_reg_1666 <= lineBuffer_0_3_15_fu_1162_p6;
                lineBuffer_0_3_5_fu_166 <= lineBuffer_0_3_14_fu_1244_p3;
                lineBuffer_0_3_8_fu_170 <= lineBuffer_0_3_13_fu_1236_p3;
                window_0_1_fu_154 <= windowRightCol_0_fu_1149_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1414) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1414) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))))) then
                lineBuffer_1_2_reg_335 <= lineBuffer_1_3_4_fu_682_p3;
                lineBuffer_1_3_5_reg_347 <= lineBuffer_1_3_7_fu_698_p3;
                lineBuffer_1_3_8_reg_359 <= lineBuffer_1_3_9_fu_706_p3;
                lineBuffer_1_3_reg_323 <= lineBuffer_1_3_2_fu_666_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = outStream_V_data_V_1_load_A)) then
                outStream_V_data_V_1_payload_A <= tmp_data_V_fu_1370_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = outStream_V_data_V_1_load_B)) then
                outStream_V_data_V_1_payload_B <= tmp_data_V_fu_1370_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = outStream_V_last_V_1_load_A)) then
                outStream_V_last_V_1_payload_A <= tmp_last_V_fu_1377_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = outStream_V_last_V_1_load_B)) then
                outStream_V_last_V_1_payload_B <= tmp_last_V_fu_1377_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_lv1_0 = exitcond_flatten8_reg_1554) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then
                p_i_reg_1578 <= p_i_fu_1031_p2;
                tmp_6_reg_1582 <= tmp_6_fu_1037_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_p_i_reg_1578))) then
                tmp3_reg_1726 <= tmp3_fu_1326_p2;
                tmp4_reg_1731 <= tmp4_fu_1332_p2;
                tmp_8_1_1_i_reg_1701 <= grp_fu_1114_p2;
                tmp_8_1_2_i_reg_1706 <= grp_fu_1120_p2;
                tmp_8_2_1_i_reg_1716 <= grp_fu_1132_p2;
                tmp_8_2_2_i_reg_1721 <= grp_fu_1138_p2;
                tmp_8_2_i_reg_1711 <= grp_fu_1126_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1414) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_lv1_0 = exitcond4_fu_621_p2))) then
                tmp_3_reg_1423 <= tmp_3_fu_633_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2))) then
                window_0_0_fu_150 <= window_0_1_fu_154;
                window_0_0_read_as_fu_146 <= window_0_0_fu_150;
                window_1_0_read_as_fu_158 <= window_1_0_phi_fu_569_p4;
                window_2_0_read_as_fu_162 <= window_2_0_phi_fu_547_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state8) and (ap_const_lv1_0 = exitcond_flatten_fu_714_p2))) then
                window_1_1_1_reg_428 <= window_2_2_8_fu_866_p3;
                window_1_2_1_reg_416 <= window_2_2_7_fu_858_p3;
                window_2_1_1_reg_404 <= window_2_2_6_fu_850_p3;
                window_2_2_2_fu_142 <= window_2_2_5_fu_842_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then
                window_2_1_2_reg_1567 <= window_2_1_fu_174;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, inStream_V_data_V_0_vld_out, outStream_V_data_V_1_ack_in, ap_enable_reg_pp0_iter1, exitcond1_reg_1389, ap_enable_reg_pp1_iter1, exitcond4_reg_1414, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter8, ap_pipeline_reg_pp3_iter7_p_i_reg_1578, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1578, ap_condition_977, exitcond1_fu_585_p2, ap_enable_reg_pp0_iter0, exitcond4_fu_621_p2, ap_enable_reg_pp1_iter0, exitcond_flatten_fu_714_p2, ap_enable_reg_pp3_iter2, ap_enable_reg_pp3_iter3, ap_condition_1897)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1389) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = exitcond1_fu_585_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1389) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = exitcond1_fu_585_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if (not((not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1414) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and not((ap_const_lv1_0 = exitcond4_fu_621_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1414) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and not((ap_const_lv1_0 = exitcond4_fu_621_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if ((ap_const_lv1_0 = exitcond_flatten_fu_714_p2)) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
            when ap_ST_fsm_pp3_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter8)))) and not((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter1)) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter3)))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif ((((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter8))) or (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter1)) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter3))))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state20 => 
                if (not((ap_condition_1897 = ap_const_boolean_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(3 downto 3);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(7 downto 7);
    ap_CS_fsm_state1 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_state20 <= ap_CS_fsm(8 downto 8);
    ap_CS_fsm_state4 <= ap_CS_fsm(2 downto 2);
    ap_CS_fsm_state7 <= ap_CS_fsm(4 downto 4);
    ap_CS_fsm_state8 <= ap_CS_fsm(5 downto 5);
    ap_CS_fsm_state9 <= ap_CS_fsm(6 downto 6);

    ap_condition_1897_assign_proc : process(outStream_V_data_V_1_ack_in, outStream_V_keep_V_1_ack_in, outStream_V_strb_V_1_ack_in, outStream_V_user_V_1_ack_in, outStream_V_last_V_1_ack_in, outStream_V_id_V_1_ack_in, outStream_V_dest_V_1_ack_in)
    begin
                ap_condition_1897 <= ((outStream_V_data_V_1_ack_in = ap_const_logic_0) or (outStream_V_keep_V_1_ack_in = ap_const_logic_0) or (outStream_V_strb_V_1_ack_in = ap_const_logic_0) or (outStream_V_user_V_1_ack_in = ap_const_logic_0) or (outStream_V_last_V_1_ack_in = ap_const_logic_0) or (outStream_V_id_V_1_ack_in = ap_const_logic_0) or (outStream_V_dest_V_1_ack_in = ap_const_logic_0));
    end process;


    ap_condition_977_assign_proc : process(inStream_V_data_V_0_vld_out, exitcond_flatten8_reg_1554, icmp_reg_1563)
    begin
                ap_condition_977 <= ((ap_const_lv1_0 = exitcond_flatten8_reg_1554) and not((ap_const_lv1_0 = icmp_reg_1563)) and (inStream_V_data_V_0_vld_out = ap_const_logic_0));
    end process;


    ap_condition_988_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter8, ap_pipeline_reg_pp3_iter7_p_i_reg_1578, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1578, ap_condition_977)
    begin
                ap_condition_988 <= not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state20, ap_condition_1897)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state20) and not((ap_condition_1897 = ap_const_boolean_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state20, ap_condition_1897)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state20) and not((ap_condition_1897 = ap_const_boolean_1)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    cond1_fu_746_p2 <= "1" when (y3_reg_393 = ap_const_lv2_1) else "0";
    cond1_mid1_fu_740_p2 <= "1" when (y3_reg_393 = ap_const_lv2_0) else "0";
    cond1_mid2_fu_752_p3 <= 
        cond1_mid1_fu_740_p2 when (exitcond_fu_726_p2(0) = '1') else 
        cond1_fu_746_p2;
    cond2_fu_780_p2 <= "1" when (x4_mid2_fu_732_p3 = ap_const_lv2_1) else "0";
    cond_fu_595_p2 <= "1" when (tmp_2_fu_591_p1 = ap_const_lv2_2) else "0";
    exitcond1_fu_585_p2 <= "1" when (x_reg_312 = ap_const_lv3_4) else "0";
    exitcond2_fu_939_p2 <= "1" when (x_assign_reg_473 = ap_const_lv3_4) else "0";
    exitcond4_fu_621_p2 <= "1" when (x1_reg_371 = ap_const_lv3_4) else "0";
    exitcond_flatten8_fu_894_p2 <= "1" when (indvar_flatten6_reg_451 = ap_const_lv5_10) else "0";
    exitcond_flatten_fu_714_p2 <= "1" when (indvar_flatten_reg_382 = ap_const_lv3_4) else "0";
    exitcond_fu_726_p2 <= "1" when (x4_reg_440 = ap_const_lv2_3) else "0";

    grp_fu_1090_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter8, ap_pipeline_reg_pp3_iter7_p_i_reg_1578, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1578, ap_condition_977)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fu_1090_ce <= ap_const_logic_1;
        else 
            grp_fu_1090_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1096_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter8, ap_pipeline_reg_pp3_iter7_p_i_reg_1578, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1578, ap_condition_977)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fu_1096_ce <= ap_const_logic_1;
        else 
            grp_fu_1096_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1102_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter8, ap_pipeline_reg_pp3_iter7_p_i_reg_1578, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1578, ap_condition_977)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fu_1102_ce <= ap_const_logic_1;
        else 
            grp_fu_1102_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1108_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter8, ap_pipeline_reg_pp3_iter7_p_i_reg_1578, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1578, ap_condition_977)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fu_1108_ce <= ap_const_logic_1;
        else 
            grp_fu_1108_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1114_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter8, ap_pipeline_reg_pp3_iter7_p_i_reg_1578, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1578, ap_condition_977)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fu_1114_ce <= ap_const_logic_1;
        else 
            grp_fu_1114_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1120_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter8, ap_pipeline_reg_pp3_iter7_p_i_reg_1578, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1578, ap_condition_977)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fu_1120_ce <= ap_const_logic_1;
        else 
            grp_fu_1120_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1126_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter8, ap_pipeline_reg_pp3_iter7_p_i_reg_1578, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1578, ap_condition_977)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fu_1126_ce <= ap_const_logic_1;
        else 
            grp_fu_1126_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1132_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter8, ap_pipeline_reg_pp3_iter7_p_i_reg_1578, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1578, ap_condition_977)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fu_1132_ce <= ap_const_logic_1;
        else 
            grp_fu_1132_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1138_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter8, ap_pipeline_reg_pp3_iter7_p_i_reg_1578, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1578, ap_condition_977)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fu_1138_ce <= ap_const_logic_1;
        else 
            grp_fu_1138_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_fu_919_p2 <= "1" when (signed(tmp_7_fu_909_p4) < signed(ap_const_lv28_1)) else "0";

    inStream_TDATA_blk_n_assign_proc : process(inStream_V_data_V_0_state, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_reg_1389, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond4_reg_1414, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, exitcond_flatten8_reg_1554, icmp_reg_1563)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1389)) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1414)) or ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1554) and not((ap_const_lv1_0 = icmp_reg_1563))))) then 
            inStream_TDATA_blk_n <= inStream_V_data_V_0_state(0);
        else 
            inStream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    inStream_TREADY <= inStream_V_dest_V_0_state(1);
    inStream_V_data_V_0_ack_in <= inStream_V_data_V_0_state(1);

    inStream_V_data_V_0_ack_out_assign_proc : process(inStream_V_data_V_0_vld_out, outStream_V_data_V_1_ack_in, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_reg_1389, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond4_reg_1414, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, exitcond_flatten8_reg_1554, icmp_reg_1563, ap_enable_reg_pp3_iter8, ap_pipeline_reg_pp3_iter7_p_i_reg_1578, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1578, ap_condition_977)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1389) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1389) and (inStream_V_data_V_0_vld_out = ap_const_logic_0)))) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1414) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1414) and (inStream_V_data_V_0_vld_out = ap_const_logic_0)))) or ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1554) and not((ap_const_lv1_0 = icmp_reg_1563)) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))))) then 
            inStream_V_data_V_0_ack_out <= ap_const_logic_1;
        else 
            inStream_V_data_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    inStream_V_data_V_0_data_out_assign_proc : process(inStream_V_data_V_0_payload_A, inStream_V_data_V_0_payload_B, inStream_V_data_V_0_sel)
    begin
        if ((ap_const_logic_1 = inStream_V_data_V_0_sel)) then 
            inStream_V_data_V_0_data_out <= inStream_V_data_V_0_payload_B;
        else 
            inStream_V_data_V_0_data_out <= inStream_V_data_V_0_payload_A;
        end if; 
    end process;

    inStream_V_data_V_0_load_A <= (inStream_V_data_V_0_state_cmp_full and not(inStream_V_data_V_0_sel_wr));
    inStream_V_data_V_0_load_B <= (inStream_V_data_V_0_sel_wr and inStream_V_data_V_0_state_cmp_full);
    inStream_V_data_V_0_sel <= inStream_V_data_V_0_sel_rd;
    inStream_V_data_V_0_state_cmp_full <= '0' when (inStream_V_data_V_0_state = ap_const_lv2_1) else '1';
    inStream_V_data_V_0_vld_in <= inStream_TVALID;
    inStream_V_data_V_0_vld_out <= inStream_V_data_V_0_state(0);

    inStream_V_dest_V_0_ack_out_assign_proc : process(inStream_V_data_V_0_vld_out, outStream_V_data_V_1_ack_in, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_reg_1389, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond4_reg_1414, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, exitcond_flatten8_reg_1554, icmp_reg_1563, ap_enable_reg_pp3_iter8, ap_pipeline_reg_pp3_iter7_p_i_reg_1578, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1578, ap_condition_977)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1389) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1389) and (inStream_V_data_V_0_vld_out = ap_const_logic_0)))) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1414) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1414) and (inStream_V_data_V_0_vld_out = ap_const_logic_0)))) or ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1554) and not((ap_const_lv1_0 = icmp_reg_1563)) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))))) then 
            inStream_V_dest_V_0_ack_out <= ap_const_logic_1;
        else 
            inStream_V_dest_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;

    inStream_V_dest_V_0_vld_in <= inStream_TVALID;
    indvar_flatten_next7_fu_900_p2 <= std_logic_vector(unsigned(indvar_flatten6_reg_451) + unsigned(ap_const_lv5_1));
    indvar_flatten_next_fu_720_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_382) + unsigned(ap_const_lv3_1));
    lineBuffer_0_3_13_fu_1236_p3 <= 
        lineBuffer_0_3_8_fu_170 when (sel_tmp4_fu_1185_p2(0) = '1') else 
        lineBuffer_0_3_9_fu_1228_p3;
    lineBuffer_0_3_14_fu_1244_p3 <= 
        lineBuffer_0_3_15_fu_1162_p6 when (sel_tmp4_fu_1185_p2(0) = '1') else 
        lineBuffer_0_3_5_fu_166;
    lineBuffer_0_3_1_fu_607_p3 <= 
        lineBuffer_0_3_reg_288 when (cond_reg_1393(0) = '1') else 
        inStream_V_data_V_0_data_out;
    lineBuffer_0_3_4_fu_614_p3 <= 
        inStream_V_data_V_0_data_out when (cond_reg_1393(0) = '1') else 
        lineBuffer_0_2_reg_300;
    lineBuffer_0_3_6_fu_1204_p3 <= 
        lineBuffer_0_3_3_reg_524 when (or_cond2_fu_1190_p2(0) = '1') else 
        newSel4_fu_1196_p3;
    lineBuffer_0_3_7_fu_1220_p3 <= 
        lineBuffer_0_2_s_reg_534 when (or_cond2_fu_1190_p2(0) = '1') else 
        newSel6_fu_1212_p3;
    lineBuffer_0_3_9_fu_1228_p3 <= 
        lineBuffer_0_3_15_fu_1162_p6 when (sel_tmp3_fu_1180_p2(0) = '1') else 
        lineBuffer_0_3_8_fu_170;
    lineBuffer_1_3_10_fu_1278_p3 <= 
        lineBuffer_1_3_3_reg_484 when (or_cond2_fu_1190_p2(0) = '1') else 
        newSel8_fu_1270_p3;
    lineBuffer_1_3_11_fu_1294_p3 <= 
        lineBuffer_1_2_3_reg_494 when (or_cond2_fu_1190_p2(0) = '1') else 
        newSel1_fu_1286_p3;
    lineBuffer_1_3_18_fu_1302_p3 <= 
        window_2_1_fu_174 when (sel_tmp3_fu_1180_p2(0) = '1') else 
        lineBuffer_1_3_17_reg_504;
    lineBuffer_1_3_19_fu_1310_p3 <= 
        lineBuffer_1_3_17_reg_504 when (sel_tmp4_fu_1185_p2(0) = '1') else 
        lineBuffer_1_3_18_fu_1302_p3;
    lineBuffer_1_3_20_fu_1318_p3 <= 
        window_2_1_fu_174 when (sel_tmp4_fu_1185_p2(0) = '1') else 
        lineBuffer_1_3_1_reg_514;
    lineBuffer_1_3_2_fu_666_p3 <= 
        lineBuffer_1_3_reg_323 when (or_cond_fu_652_p2(0) = '1') else 
        newSel_fu_658_p3;
    lineBuffer_1_3_4_fu_682_p3 <= 
        lineBuffer_1_2_reg_335 when (or_cond_fu_652_p2(0) = '1') else 
        newSel2_fu_674_p3;
    lineBuffer_1_3_6_fu_690_p3 <= 
        inStream_V_data_V_0_data_out when (sel_tmp7_fu_642_p2(0) = '1') else 
        lineBuffer_1_3_5_reg_347;
    lineBuffer_1_3_7_fu_698_p3 <= 
        lineBuffer_1_3_5_reg_347 when (sel_tmp9_fu_647_p2(0) = '1') else 
        lineBuffer_1_3_6_fu_690_p3;
    lineBuffer_1_3_9_fu_706_p3 <= 
        inStream_V_data_V_0_data_out when (sel_tmp9_fu_647_p2(0) = '1') else 
        lineBuffer_1_3_8_reg_359;
    lineBuffer_load37_ph_fu_786_p3 <= 
        lineBuffer_0_2_reg_300 when (cond2_fu_780_p2(0) = '1') else 
        lineBuffer_0_3_reg_288;
    lineBuffer_load38_ph_fu_794_p3 <= 
        lineBuffer_1_2_reg_335 when (cond2_fu_780_p2(0) = '1') else 
        lineBuffer_1_3_reg_323;
    newSel1_fu_1286_p3 <= 
        window_2_1_fu_174 when (sel_tmp2_fu_1175_p2(0) = '1') else 
        lineBuffer_1_2_3_reg_494;
    newSel2_fu_674_p3 <= 
        inStream_V_data_V_0_data_out when (sel_tmp_fu_637_p2(0) = '1') else 
        lineBuffer_1_2_reg_335;
    newSel4_fu_1196_p3 <= 
        lineBuffer_0_3_3_reg_524 when (sel_tmp2_fu_1175_p2(0) = '1') else 
        lineBuffer_0_3_15_fu_1162_p6;
    newSel6_fu_1212_p3 <= 
        lineBuffer_0_3_15_fu_1162_p6 when (sel_tmp2_fu_1175_p2(0) = '1') else 
        lineBuffer_0_2_s_reg_534;
    newSel8_fu_1270_p3 <= 
        lineBuffer_1_3_3_reg_484 when (sel_tmp2_fu_1175_p2(0) = '1') else 
        window_2_1_fu_174;
    newSel_fu_658_p3 <= 
        lineBuffer_1_3_reg_323 when (sel_tmp_fu_637_p2(0) = '1') else 
        inStream_V_data_V_0_data_out;
    or_cond2_fu_1190_p2 <= (sel_tmp4_fu_1185_p2 or sel_tmp3_fu_1180_p2);
    or_cond_fu_652_p2 <= (sel_tmp9_fu_647_p2 or sel_tmp7_fu_642_p2);
    outStream_TDATA <= outStream_V_data_V_1_data_out;

    outStream_TDATA_blk_n_assign_proc : process(outStream_V_data_V_1_state, ap_enable_reg_pp3_iter8, ap_pipeline_reg_pp3_iter7_p_i_reg_1578, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1578)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578)))) then 
            outStream_TDATA_blk_n <= outStream_V_data_V_1_state(1);
        else 
            outStream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    outStream_TDEST <= outStream_V_dest_V_1_data_out;
    outStream_TID <= outStream_V_id_V_1_data_out;
    outStream_TKEEP <= outStream_V_keep_V_1_data_out;
    outStream_TLAST <= outStream_V_last_V_1_data_out;
    outStream_TSTRB <= outStream_V_strb_V_1_data_out;
    outStream_TUSER <= outStream_V_user_V_1_data_out;
    outStream_TVALID <= outStream_V_dest_V_1_state(0);
    outStream_V_data_V_1_ack_in <= outStream_V_data_V_1_state(1);
    outStream_V_data_V_1_ack_out <= outStream_TREADY;

    outStream_V_data_V_1_data_out_assign_proc : process(outStream_V_data_V_1_payload_A, outStream_V_data_V_1_payload_B, outStream_V_data_V_1_sel)
    begin
        if ((ap_const_logic_1 = outStream_V_data_V_1_sel)) then 
            outStream_V_data_V_1_data_out <= outStream_V_data_V_1_payload_B;
        else 
            outStream_V_data_V_1_data_out <= outStream_V_data_V_1_payload_A;
        end if; 
    end process;

    outStream_V_data_V_1_load_A <= (outStream_V_data_V_1_state_cmp_full and not(outStream_V_data_V_1_sel_wr));
    outStream_V_data_V_1_load_B <= (outStream_V_data_V_1_sel_wr and outStream_V_data_V_1_state_cmp_full);
    outStream_V_data_V_1_sel <= outStream_V_data_V_1_sel_rd;
    outStream_V_data_V_1_state_cmp_full <= '0' when (outStream_V_data_V_1_state = ap_const_lv2_1) else '1';

    outStream_V_data_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter8, ap_pipeline_reg_pp3_iter7_p_i_reg_1578, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1578, ap_condition_977)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_data_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_data_V_1_vld_out <= outStream_V_data_V_1_state(0);
    outStream_V_dest_V_1_ack_in <= outStream_V_dest_V_1_state(1);
    outStream_V_dest_V_1_ack_out <= outStream_TREADY;
    outStream_V_dest_V_1_data_out <= ap_const_lv6_0;
    outStream_V_dest_V_1_sel <= outStream_V_dest_V_1_sel_rd;

    outStream_V_dest_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter8, ap_pipeline_reg_pp3_iter7_p_i_reg_1578, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1578, ap_condition_977)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_dest_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_dest_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_dest_V_1_vld_out <= outStream_V_dest_V_1_state(0);
    outStream_V_id_V_1_ack_in <= outStream_V_id_V_1_state(1);
    outStream_V_id_V_1_ack_out <= outStream_TREADY;
    outStream_V_id_V_1_data_out <= ap_const_lv5_0;
    outStream_V_id_V_1_sel <= outStream_V_id_V_1_sel_rd;

    outStream_V_id_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter8, ap_pipeline_reg_pp3_iter7_p_i_reg_1578, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1578, ap_condition_977)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_id_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_id_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_id_V_1_vld_out <= outStream_V_id_V_1_state(0);
    outStream_V_keep_V_1_ack_in <= outStream_V_keep_V_1_state(1);
    outStream_V_keep_V_1_ack_out <= outStream_TREADY;
    outStream_V_keep_V_1_data_out <= ap_const_lv4_F;
    outStream_V_keep_V_1_sel <= outStream_V_keep_V_1_sel_rd;

    outStream_V_keep_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter8, ap_pipeline_reg_pp3_iter7_p_i_reg_1578, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1578, ap_condition_977)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_keep_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_keep_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_keep_V_1_vld_out <= outStream_V_keep_V_1_state(0);
    outStream_V_last_V_1_ack_in <= outStream_V_last_V_1_state(1);
    outStream_V_last_V_1_ack_out <= outStream_TREADY;

    outStream_V_last_V_1_data_out_assign_proc : process(outStream_V_last_V_1_payload_A, outStream_V_last_V_1_payload_B, outStream_V_last_V_1_sel)
    begin
        if ((ap_const_logic_1 = outStream_V_last_V_1_sel)) then 
            outStream_V_last_V_1_data_out <= outStream_V_last_V_1_payload_B;
        else 
            outStream_V_last_V_1_data_out <= outStream_V_last_V_1_payload_A;
        end if; 
    end process;

    outStream_V_last_V_1_load_A <= (outStream_V_last_V_1_state_cmp_full and not(outStream_V_last_V_1_sel_wr));
    outStream_V_last_V_1_load_B <= (outStream_V_last_V_1_sel_wr and outStream_V_last_V_1_state_cmp_full);
    outStream_V_last_V_1_sel <= outStream_V_last_V_1_sel_rd;
    outStream_V_last_V_1_state_cmp_full <= '0' when (outStream_V_last_V_1_state = ap_const_lv2_1) else '1';

    outStream_V_last_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter8, ap_pipeline_reg_pp3_iter7_p_i_reg_1578, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1578, ap_condition_977)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_last_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_last_V_1_vld_out <= outStream_V_last_V_1_state(0);
    outStream_V_strb_V_1_ack_in <= outStream_V_strb_V_1_state(1);
    outStream_V_strb_V_1_ack_out <= outStream_TREADY;
    outStream_V_strb_V_1_data_out <= ap_const_lv4_0;
    outStream_V_strb_V_1_sel <= outStream_V_strb_V_1_sel_rd;

    outStream_V_strb_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter8, ap_pipeline_reg_pp3_iter7_p_i_reg_1578, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1578, ap_condition_977)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_strb_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_strb_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_strb_V_1_vld_out <= outStream_V_strb_V_1_state(0);
    outStream_V_user_V_1_ack_in <= outStream_V_user_V_1_state(1);
    outStream_V_user_V_1_ack_out <= outStream_TREADY;
    outStream_V_user_V_1_data_out <= ap_const_lv2_0;
    outStream_V_user_V_1_sel <= outStream_V_user_V_1_sel_rd;

    outStream_V_user_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter8, ap_pipeline_reg_pp3_iter7_p_i_reg_1578, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1578, ap_condition_977)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter8) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1578) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_user_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_user_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_user_V_1_vld_out <= outStream_V_user_V_1_state(0);
    p_i_fu_1031_p2 <= (tmp2_fu_1025_p2 or tmp1_fu_1019_p2);
    readCount_fu_925_p2 <= std_logic_vector(unsigned(readCount_1_fu_182) + unsigned(ap_const_lv32_1));
    sel_tmp2_fu_1175_p2 <= "1" when (tmp_6_reg_1582 = ap_const_lv2_2) else "0";
    sel_tmp3_fu_1180_p2 <= "1" when (tmp_6_reg_1582 = ap_const_lv2_1) else "0";
    sel_tmp4_fu_1185_p2 <= "1" when (tmp_6_reg_1582 = ap_const_lv2_0) else "0";
    sel_tmp7_fu_642_p2 <= "1" when (tmp_3_reg_1423 = ap_const_lv2_1) else "0";
    sel_tmp9_fu_647_p2 <= "1" when (tmp_3_reg_1423 = ap_const_lv2_0) else "0";
    sel_tmp_fu_637_p2 <= "1" when (tmp_3_reg_1423 = ap_const_lv2_2) else "0";
    tmp1_fu_1019_p2 <= (tmp_i_15_fu_1007_p2 or tmp_i_mid2_fu_971_p3);
    tmp2_fu_1025_p2 <= (tmp_1_i_fu_1013_p2 or tmp_2_i_mid2_fu_991_p3);
    tmp3_fu_1326_p2 <= std_logic_vector(unsigned(grp_fu_1096_p2) + unsigned(grp_fu_1090_p2));
    tmp4_fu_1332_p2 <= std_logic_vector(unsigned(grp_fu_1102_p2) + unsigned(grp_fu_1108_p2));
    tmp5_fu_1347_p2 <= std_logic_vector(unsigned(tmp4_reg_1731) + unsigned(tmp3_reg_1726));
    tmp6_fu_1351_p2 <= std_logic_vector(unsigned(tmp_8_1_1_i_reg_1701) + unsigned(tmp_8_1_2_i_reg_1706));
    tmp7_fu_1355_p2 <= std_logic_vector(unsigned(tmp_8_2_1_i_reg_1716) + unsigned(tmp_8_2_2_i_reg_1721));
    tmp8_fu_1359_p2 <= std_logic_vector(unsigned(tmp7_fu_1355_p2) + unsigned(tmp_8_2_i_reg_1711));
    tmp9_fu_1364_p2 <= std_logic_vector(unsigned(tmp8_fu_1359_p2) + unsigned(tmp6_fu_1351_p2));
    tmp_1_i_fu_1013_p2 <= "1" when (unsigned(x_assign_mid2_fu_945_p3) > unsigned(ap_const_lv3_2)) else "0";
    tmp_2_fu_591_p1 <= x_reg_312(2 - 1 downto 0);
    tmp_2_i_fu_985_p2 <= "1" when (unsigned(y_assign_reg_462) > unsigned(ap_const_lv3_2)) else "0";
    tmp_2_i_mid1_fu_979_p2 <= "1" when (unsigned(y_s_fu_953_p2) > unsigned(ap_const_lv3_2)) else "0";
    tmp_2_i_mid2_fu_991_p3 <= 
        tmp_2_i_mid1_fu_979_p2 when (exitcond2_fu_939_p2(0) = '1') else 
        tmp_2_i_fu_985_p2;
    tmp_3_fu_633_p1 <= x1_reg_371(2 - 1 downto 0);
    tmp_6_fu_1037_p1 <= x_assign_mid2_fu_945_p3(2 - 1 downto 0);
    tmp_7_fu_909_p4 <= readCount_1_fu_182(31 downto 4);
    tmp_data_V_fu_1370_p2 <= std_logic_vector(unsigned(tmp9_fu_1364_p2) + unsigned(tmp5_fu_1347_p2));
    tmp_i_15_fu_1007_p2 <= "1" when (x_assign_mid2_fu_945_p3 = ap_const_lv3_0) else "0";
    tmp_i_fu_965_p2 <= "1" when (y_assign_reg_462 = ap_const_lv3_0) else "0";
    tmp_i_mid1_fu_959_p2 <= "1" when (y_s_fu_953_p2 = ap_const_lv3_0) else "0";
    tmp_i_mid2_fu_971_p3 <= 
        tmp_i_mid1_fu_959_p2 when (exitcond2_fu_939_p2(0) = '1') else 
        tmp_i_fu_965_p2;
    tmp_last_V_fu_1377_p2 <= "1" when (writeCount_fu_1341_p2 = ap_const_lv32_4) else "0";

    window_1_0_phi_fu_569_p4_assign_proc : process(window_1_1_reg_555, window_1_0_reg_566, ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554, ap_enable_reg_pp3_iter3)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter3) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554))) then 
            window_1_0_phi_fu_569_p4 <= window_1_1_reg_555;
        else 
            window_1_0_phi_fu_569_p4 <= window_1_0_reg_566;
        end if; 
    end process;

    window_1_1_2_fu_802_p3 <= 
        lineBuffer_load37_ph_fu_786_p3 when (cond1_mid2_fu_752_p3(0) = '1') else 
        lineBuffer_load38_ph_fu_794_p3;

    window_1_1_phi_fu_558_p4_assign_proc : process(window_1_1_reg_555, ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554, lineBuffer_0_3_15_reg_1666, ap_enable_reg_pp3_iter3)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter3) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554))) then 
            window_1_1_phi_fu_558_p4 <= lineBuffer_0_3_15_reg_1666;
        else 
            window_1_1_phi_fu_558_p4 <= window_1_1_reg_555;
        end if; 
    end process;


    window_2_0_phi_fu_547_p4_assign_proc : process(window_2_0_reg_544, ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554, ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567, ap_enable_reg_pp3_iter3)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter3) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554))) then 
            window_2_0_phi_fu_547_p4 <= ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567;
        else 
            window_2_0_phi_fu_547_p4 <= window_2_0_reg_544;
        end if; 
    end process;

    window_2_2_1_fu_818_p3 <= 
        window_1_1_2_fu_802_p3 when (cond2_fu_780_p2(0) = '1') else 
        window_1_1_1_reg_428;
    window_2_2_3_fu_826_p3 <= 
        window_2_2_2_fu_142 when (cond2_fu_780_p2(0) = '1') else 
        window_1_1_2_fu_802_p3;
    window_2_2_4_fu_834_p3 <= 
        window_1_1_2_fu_802_p3 when (cond2_fu_780_p2(0) = '1') else 
        window_2_1_1_reg_404;
    window_2_2_5_fu_842_p3 <= 
        window_2_2_2_fu_142 when (cond1_mid2_fu_752_p3(0) = '1') else 
        window_2_2_3_fu_826_p3;
    window_2_2_6_fu_850_p3 <= 
        window_2_1_1_reg_404 when (cond1_mid2_fu_752_p3(0) = '1') else 
        window_2_2_4_fu_834_p3;
    window_2_2_7_fu_858_p3 <= 
        window_2_2_fu_810_p3 when (cond1_mid2_fu_752_p3(0) = '1') else 
        window_1_2_1_reg_416;
    window_2_2_8_fu_866_p3 <= 
        window_2_2_1_fu_818_p3 when (cond1_mid2_fu_752_p3(0) = '1') else 
        window_1_1_1_reg_428;
    window_2_2_fu_810_p3 <= 
        window_1_2_1_reg_416 when (cond2_fu_780_p2(0) = '1') else 
        window_1_1_2_fu_802_p3;
    writeCount_fu_1341_p2 <= std_logic_vector(unsigned(writeCount_1_fu_178) + unsigned(ap_const_lv32_1));
    x4_mid2_fu_732_p3 <= 
        ap_const_lv2_1 when (exitcond_fu_726_p2(0) = '1') else 
        x4_reg_440;
    x_1_fu_601_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(x_reg_312));
    x_2_fu_627_p2 <= std_logic_vector(unsigned(x1_reg_371) + unsigned(ap_const_lv3_1));
    x_3_fu_774_p2 <= std_logic_vector(unsigned(x4_mid2_fu_732_p3) + unsigned(ap_const_lv2_1));
    x_4_fu_1046_p2 <= std_logic_vector(unsigned(x_assign_mid2_fu_945_p3) + unsigned(ap_const_lv3_1));
    x_assign_mid2_fu_945_p3 <= 
        ap_const_lv3_0 when (exitcond2_fu_939_p2(0) = '1') else 
        x_assign_reg_473;
    y3_mid2_fu_766_p3 <= 
        y9_fu_760_p2 when (exitcond_fu_726_p2(0) = '1') else 
        y3_reg_393;
    y9_fu_760_p2 <= std_logic_vector(unsigned(y3_reg_393) + unsigned(ap_const_lv2_1));
    y_assign_mid2_fu_999_p3 <= 
        y_s_fu_953_p2 when (exitcond2_fu_939_p2(0) = '1') else 
        y_assign_reg_462;
    y_s_fu_953_p2 <= std_logic_vector(unsigned(y_assign_reg_462) + unsigned(ap_const_lv3_1));
end behav;
