#ifndef _FPGA_ADDR_MAP_H_
#define _FPGA_ADDR_MAP_H_

#define VDMA_RX_1_OFFSET		0x00001000
#define VDMA_RX_0_OFFSET		0x00003000
#define VDMA_SDI_TX_0_OFFSET	0x00004000
#define VDMA_SDI_TX_1_OFFSET	0x00005000

#define YUV422_TO_DMA_0_OFFSET	0x00002000
#define SWITCH_0_OFFSET			0x00006000
#define ENC_0_RESET_OFFSET		0x00007000
#define GPIO_0_OFFSET			0x00008000
#define BT656_0_OFFSET			0x00009000
#define BT656_1_OFFSET			0x0000A000
#define YUV422_TO_DMA_1_OFFSET	0x0000B000
#define GPIO_2_OFFSET			0x0000C000
#define DECODER_IIC_OFFSET		0x0000E000
#define ENC_1_RESET_OFFSET		0x0000F000
#define ENCODER_IIC_OFFSET		0x00010000

#define SWITCH_1_OFFSET			0x00012000
#define ADI_8108_OFFSET			0x00013000


#define VID_PROC_SS_1_OFFSET	0x00100000
#define VID_PROC_SS_0_OFFSET	0x00200000

#define SDI_RX_SS_0_OFFSET		0x0000D000
#define RX_SS_0_IRQ				0x00000002

#define SDI_RX_SS_1_OFFSET		0x00011000
#define RX_SS_1_IRQ				0x00000005

#define SDI_TX_SS_0_OFFSET		0x00040000
#define TX_SS_VTC_0_IRQ			0x00000000
#define TX_SS_0_IRQ				0x00000001

#define SDI_TX_SS_1_OFFSET		0x00060000
#define TX_SS_VTC_1_IRQ			0x00000003
#define TX_SS_1_IRQ				0x00000004





#define NUM_OF_SDI_IN_CHANNELS	2
#define NUM_OF_SDI_OUT_CHANNELS 2
#define NUM_OF_ANALOG_IN_CHANNELS	2
#define NUM_OF_ANALOG_OUT_CHANNELS 2



#endif


