==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_nlp 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 239.910 MB.
INFO: [HLS 200-10] Analyzing design file 'code_generated.cpp' ... 
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (code_generated.cpp:161:34)
WARNING: [HLS 207-5292] unused parameter 'alpha' (code_generated.cpp:114:76)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:114:90)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:114:108)
WARNING: [HLS 207-5292] unused parameter 'vB2' (code_generated.cpp:114:126)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:140:51)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:140:69)
WARNING: [HLS 207-5292] unused parameter 'vB2' (code_generated.cpp:140:87)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.41 seconds. CPU system time: 0.7 seconds. Elapsed time: 5.42 seconds; current allocated memory: 243.227 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,407 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/trmm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,954 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/trmm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,198 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/trmm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,908 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/trmm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,628 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/trmm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 2,179,302 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/trmm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,718 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/trmm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,719 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/trmm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,966 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/trmm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,279 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/trmm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,285 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/trmm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,276 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/trmm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,276 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/trmm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,276 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/trmm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,310 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/trmm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,409 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/trmm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_147_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:147:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_148_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:148:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_123_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:123:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_124_6' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:124:47)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_125_7' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:125:43)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_4' (code_generated.cpp:147:20) in function 'task1' completely with a factor of 240 (code_generated.cpp:140:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_5' (code_generated.cpp:148:39) in function 'task1' completely with a factor of 4 (code_generated.cpp:140:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_5' (code_generated.cpp:123:20) in function 'task0' completely with a factor of 240 (code_generated.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_6' (code_generated.cpp:124:47) in function 'task0' completely with a factor of 1 (code_generated.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_125_7' (code_generated.cpp:125:43) in function 'task0' completely with a factor of 4 (code_generated.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_B2(float (*) [240], hls::vector<float, 16ul>*)' (code_generated.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_B(float (*) [240], hls::vector<float, 16ul>*)' (code_generated.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 8ul>::_S_ref(float const (&) [8], unsigned long)' into 'std::array<float, 8ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 8ul>::operator[](unsigned long)' into 'load_A(float (*) [200], hls::vector<float, 8ul>*)' (code_generated.cpp:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_B(float (*) [240], hls::vector<float, 16ul>*)' (code_generated.cpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'B2': Cyclic partitioning with factor 4 on dimension 1. Complete partitioning on dimension 2. (code_generated.cpp:171:8)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 4 on dimension 1. Complete partitioning on dimension 2. (code_generated.cpp:172:11)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 4 on dimension 1. Cyclic partitioning with factor 24 on dimension 2. (code_generated.cpp:173:11)
INFO: [HLS 214-241] Aggregating maxi variable 'vA' with compact=none mode in 256-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vB' with compact=none mode in 512-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vB2' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 3000 and bit width 512 in loop 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) has been inferred on bundle 'kernel_B2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:14:19)
INFO: [HLS 214-115] Multiple burst reads of length 3000 and bit width 512 in loop 'VITIS_LOOP_39_1'(code_generated.cpp:39:19) has been inferred on bundle 'kernel_B'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:39:19)
INFO: [HLS 214-115] Multiple burst reads of length 5000 and bit width 256 in loop 'VITIS_LOOP_64_1'(code_generated.cpp:64:19) has been inferred on bundle 'kernel_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:64:19)
INFO: [HLS 214-115] Multiple burst writes of length 3000 and bit width 512 in loop 'VITIS_LOOP_81_1'(code_generated.cpp:81:19) has been inferred on bundle 'kernel_B'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:81:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 168.95 seconds. CPU system time: 1.54 seconds. Elapsed time: 186.73 seconds; current allocated memory: 252.918 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 252.918 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 89.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 90.87 seconds; current allocated memory: 276.398 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 11.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 14.68 seconds; current allocated memory: 320.234 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 120 seconds. CPU system time: 0.03 seconds. Elapsed time: 120.05 seconds; current allocated memory: 354.844 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_119_2'(code_generated.cpp:119:27) and 'VITIS_LOOP_121_4'(code_generated.cpp:121:35) in function 'task0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_81_1'(code_generated.cpp:81:19) and 'VITIS_LOOP_82_2'(code_generated.cpp:82:26) in function 'store_B' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) and 'VITIS_LOOP_15_2'(code_generated.cpp:15:26) in function 'load_B2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_39_1'(code_generated.cpp:39:19) and 'VITIS_LOOP_40_2'(code_generated.cpp:40:26) in function 'load_B' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_64_1'(code_generated.cpp:64:19) and 'VITIS_LOOP_65_2'(code_generated.cpp:65:26) in function 'load_A' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_2' (code_generated.cpp:119:27) in function 'task0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_1' (code_generated.cpp:81:19) in function 'store_B'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (code_generated.cpp:14:19) in function 'load_B2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (code_generated.cpp:39:19) in function 'load_B'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_1' (code_generated.cpp:64:19) in function 'load_A'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 223.84 seconds. CPU system time: 0.11 seconds. Elapsed time: 229.04 seconds; current allocated memory: 545.297 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_nlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_B2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.47 seconds. CPU system time: 0.1 seconds. Elapsed time: 13.91 seconds; current allocated memory: 583.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.31 seconds; current allocated memory: 583.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_B2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.11 seconds; current allocated memory: 583.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.86 seconds; current allocated memory: 583.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 18.29 seconds; current allocated memory: 600.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.99 seconds; current allocated memory: 600.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.29 seconds; current allocated memory: 600.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 600.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_64_1_VITIS_LOOP_65_2'
WARNING: [HLS 200-871] Estimated clock period (3.097 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [108]  (0.387 ns)
	'load' operation 5 bit ('indvar_load', code_generated.cpp:65) on local variable 'indvar' [112]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln65', code_generated.cpp:65) [124]  (0.707 ns)
	'select' operation 8 bit ('select_ln64', code_generated.cpp:64) [125]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln65', code_generated.cpp:65) [134]  (1.700 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.84 seconds; current allocated memory: 623.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.27 seconds; current allocated memory: 623.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 2.58 seconds; current allocated memory: 623.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.64 seconds; current allocated memory: 623.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_operation_task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_operation_task0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, function 'compute_operation_task0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.48 seconds; current allocated memory: 623.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 623.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_2_VITIS_LOOP_121_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 61, loop 'VITIS_LOOP_119_2_VITIS_LOOP_121_4'
WARNING: [HLS 200-871] Estimated clock period (3.095 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'task0' consists of the following:
	'store' operation 0 bit ('i_write_ln117', code_generated.cpp:117) of constant 0 on local variable 'i', code_generated.cpp:117 [2022]  (0.387 ns)
	'load' operation 8 bit ('i_load', code_generated.cpp:121) on local variable 'i', code_generated.cpp:117 [2030]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln121', code_generated.cpp:121) [2035]  (0.705 ns)
	'select' operation 8 bit ('select_ln119', code_generated.cpp:119) [2036]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln121', code_generated.cpp:121) [3971]  (1.700 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 267.48 seconds. CPU system time: 0.12 seconds. Elapsed time: 269.71 seconds; current allocated memory: 727.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.13 seconds; current allocated memory: 727.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_145_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.12 seconds. CPU system time: 0.09 seconds. Elapsed time: 14.99 seconds; current allocated memory: 755.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.35 seconds; current allocated memory: 757.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_B_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_81_1_VITIS_LOOP_82_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.4 seconds. CPU system time: 0.07 seconds. Elapsed time: 15.83 seconds; current allocated memory: 785.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.14 seconds; current allocated memory: 785.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.5 seconds; current allocated memory: 785.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 785.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.11 seconds; current allocated memory: 802.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 8.57 seconds; current allocated memory: 802.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_B2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_B2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline 'VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_B2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_B2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_B2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_B2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_B2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_B2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_B2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_B2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_B2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_B2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_B2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_B2_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_B2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' is 36480 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_B2_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.96 seconds; current allocated memory: 818.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_B2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_B2' is 38400 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_B2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.13 seconds. Elapsed time: 6.41 seconds; current allocated memory: 878.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' pipeline 'VITIS_LOOP_39_1_VITIS_LOOP_40_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_B_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' is 36480 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_B_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 8.36 seconds; current allocated memory: 903.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_B' is 38400 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_B'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.12 seconds. Elapsed time: 8.5 seconds; current allocated memory: 962.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2' pipeline 'VITIS_LOOP_64_1_VITIS_LOOP_65_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_5_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.24 seconds; current allocated memory: 977.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.92 seconds; current allocated memory: 994.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_operation_task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_operation_task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.66 seconds. CPU system time: 0 seconds. Elapsed time: 15.31 seconds; current allocated memory: 998.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task0' pipeline 'VITIS_LOOP_119_2_VITIS_LOOP_121_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task0' is 1332775 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_49_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 240 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_5_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.25 seconds. CPU system time: 0.21 seconds. Elapsed time: 10.01 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task1' pipeline 'VITIS_LOOP_145_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task1' is 53763 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 960 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.89 seconds. CPU system time: 0.43 seconds. Elapsed time: 16.76 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_B_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_B_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' pipeline 'VITIS_LOOP_81_1_VITIS_LOOP_82_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_B_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2/m_axi_kernel_B_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_B_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2/m_axi_kernel_B_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_B_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2/m_axi_kernel_B_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_B_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2/m_axi_kernel_B_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_B_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2/m_axi_kernel_B_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_B_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2/m_axi_kernel_B_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_B_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2/m_axi_kernel_B_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_B_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2/m_axi_kernel_B_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_B_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2/m_axi_kernel_B_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_B_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2/m_axi_kernel_B_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_B_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2/m_axi_kernel_B_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_B_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2/m_axi_kernel_B_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_B_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2/m_axi_kernel_B_BREADY' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'store_B_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' is 5760 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'sparsemux_31_8_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_B_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.65 seconds. CPU system time: 0.19 seconds. Elapsed time: 21 seconds; current allocated memory: 1.495 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_B' is 6720 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_B'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.1 seconds. Elapsed time: 5.51 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_B2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vB2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_nlp' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'alpha', 'vA', 'vB', 'vB2' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp' is 52800 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_B2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_B_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.35 seconds. CPU system time: 0.13 seconds. Elapsed time: 11.89 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.49 seconds. CPU system time: 0.33 seconds. Elapsed time: 19.43 seconds; current allocated memory: 1.792 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 8.02 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.29 seconds; current allocated memory: 1.913 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_nlp.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_nlp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 322.87 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 970.26 seconds. CPU system time: 4.99 seconds. Elapsed time: 1230.14 seconds; current allocated memory: 1.679 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file kernel_nlp/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 87.87 seconds. CPU system time: 1.98 seconds. Elapsed time: 121.94 seconds; current allocated memory: 18.840 MB.
INFO: [HLS 200-1510] Running: close_project 
