// Seed: 2783849379
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    input wand id_2,
    input wor id_3,
    input supply1 id_4,
    input supply0 id_5,
    output tri0 id_6,
    input supply1 module_0
    , id_11,
    input tri1 id_8,
    output supply0 id_9
);
  logic id_12;
  ;
  assign id_12[-1] = 1 > id_12;
endmodule
module module_1 #(
    parameter id_8 = 32'd94
) (
    input tri id_0,
    input tri id_1,
    input uwire id_2,
    input wor id_3,
    output wire id_4,
    input tri0 id_5,
    output tri0 id_6,
    input tri id_7,
    input supply0 _id_8,
    input tri0 id_9,
    output tri id_10,
    output logic id_11,
    output wire id_12,
    output tri0 id_13,
    input wor id_14,
    input wand id_15,
    input tri0 id_16,
    input tri1 id_17,
    input wire id_18,
    output tri1 id_19,
    output supply0 id_20,
    output tri id_21,
    input wire id_22
    , id_43,
    output tri id_23,
    input tri id_24,
    output tri1 id_25,
    input supply1 id_26,
    input supply0 id_27,
    output wand id_28,
    output uwire id_29,
    input supply1 id_30,
    output supply1 id_31,
    input wor id_32
    , id_44,
    input tri0 id_33,
    input wor id_34,
    output wor id_35,
    output wire id_36,
    input tri1 id_37,
    output supply1 id_38,
    output tri1 id_39,
    output tri0 id_40,
    input supply0 id_41
);
  assign id_31 = 1 - id_5;
  assign id_20 = id_43[1];
  wire id_45;
  nor primCall (
      id_13,
      id_34,
      id_45,
      id_0,
      id_44,
      id_30,
      id_17,
      id_37,
      id_26,
      id_3,
      id_32,
      id_9,
      id_7,
      id_22,
      id_33,
      id_5,
      id_24,
      id_43,
      id_1,
      id_41,
      id_14,
      id_15,
      id_2,
      id_27,
      id_16,
      id_18
  );
  module_0 modCall_1 (
      id_34,
      id_38,
      id_41,
      id_1,
      id_17,
      id_0,
      id_38,
      id_34,
      id_26,
      id_13
  );
  assign modCall_1.id_6 = 0;
  wire id_46;
  wire [id_8 : -1 'b0] id_47;
  if (-1)
    always @(posedge 1 or posedge 1) begin : LABEL_0
      id_11 = id_27 == id_43;
    end
  else logic id_48;
  wire id_49;
endmodule
