<stg><name>viterbi_Pipeline_L_end</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %min_p_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="min_p_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %min_s = alloca i32 1

]]></Node>
<StgValue><ssdm name="min_s"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %min_s_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="min_s_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %min_p_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %min_p

]]></Node>
<StgValue><ssdm name="min_p_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 1, i7 %min_s_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i8 0, i8 %min_s

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i64 %min_p_read, i64 %min_p_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.body82

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body82:0 %s = load i7 %min_s_1

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body82:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body82:2 %icmp_ln40 = icmp_eq  i7 %s, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body82:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 63, i64 63, i64 63

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body82:4 %br_ln40 = br i1 %icmp_ln40, void %for.body82.split, void %for.end91.exitStub

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="7">
<![CDATA[
for.body82.split:2 %zext_ln41 = zext i7 %s

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body82.split:3 %add_ln41 = add i14 %zext_ln41, i14 8896

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="7">
<![CDATA[
for.body82.split:24 %trunc_ln42_2 = trunc i7 %s

]]></Node>
<StgValue><ssdm name="trunc_ln42_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body82.split:27 %add_ln40 = add i7 %s, i7 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body82.split:28 %store_ln40 = store i7 %add_ln40, i7 %min_s_1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="14">
<![CDATA[
for.body82.split:4 %zext_ln41_1 = zext i14 %add_ln41

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body82.split:5 %llike_addr_3 = getelementptr i64 %llike, i64 0, i64 %zext_ln41_1

]]></Node>
<StgValue><ssdm name="llike_addr_3"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="14">
<![CDATA[
for.body82.split:7 %p = load i14 %llike_addr_3

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="14">
<![CDATA[
for.body82.split:7 %p = load i14 %llike_addr_3

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body82.split:0 %min_p_1_load = load i64 %min_p_1

]]></Node>
<StgValue><ssdm name="min_p_1_load"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64">
<![CDATA[
for.body82.split:8 %bitcast_ln42 = bitcast i64 %p

]]></Node>
<StgValue><ssdm name="bitcast_ln42"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body82.split:9 %tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln42, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="52" op_0_bw="64">
<![CDATA[
for.body82.split:10 %trunc_ln42 = trunc i64 %bitcast_ln42

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64">
<![CDATA[
for.body82.split:11 %bitcast_ln42_1 = bitcast i64 %min_p_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln42_1"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body82.split:12 %tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln42_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="52" op_0_bw="64">
<![CDATA[
for.body82.split:13 %trunc_ln42_1 = trunc i64 %bitcast_ln42_1

]]></Node>
<StgValue><ssdm name="trunc_ln42_1"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body82.split:14 %icmp_ln42 = icmp_ne  i11 %tmp, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.body82.split:15 %icmp_ln42_1 = icmp_eq  i52 %trunc_ln42, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body82.split:17 %icmp_ln42_2 = icmp_ne  i11 %tmp_1, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln42_2"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.body82.split:18 %icmp_ln42_3 = icmp_eq  i52 %trunc_ln42_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_3"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body82.split:20 %tmp_2 = fcmp_olt  i64 %p, i64 %min_p_1_load

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.end91.exitStub:0 %min_s_load = load i8 %min_s

]]></Node>
<StgValue><ssdm name="min_s_load"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.end91.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %min_s_out, i8 %min_s_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0">
<![CDATA[
for.end91.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body82.split:1 %min_s_load_1 = load i8 %min_s

]]></Node>
<StgValue><ssdm name="min_s_load_1"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body82.split:6 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body82.split:16 %or_ln42 = or i1 %icmp_ln42_1, i1 %icmp_ln42

]]></Node>
<StgValue><ssdm name="or_ln42"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body82.split:19 %or_ln42_1 = or i1 %icmp_ln42_3, i1 %icmp_ln42_2

]]></Node>
<StgValue><ssdm name="or_ln42_1"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body82.split:20 %tmp_2 = fcmp_olt  i64 %p, i64 %min_p_1_load

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body82.split:21 %and_ln42 = and i1 %tmp_2, i1 %or_ln42_1

]]></Node>
<StgValue><ssdm name="and_ln42"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body82.split:22 %and_ln42_1 = and i1 %and_ln42, i1 %or_ln42

]]></Node>
<StgValue><ssdm name="and_ln42_1"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body82.split:23 %min_p_3 = select i1 %and_ln42_1, i64 %p, i64 %min_p_1_load

]]></Node>
<StgValue><ssdm name="min_p_3"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="6">
<![CDATA[
for.body82.split:25 %zext_ln42 = zext i6 %trunc_ln42_2

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body82.split:26 %min_s_4 = select i1 %and_ln42_1, i8 %zext_ln42, i8 %min_s_load_1

]]></Node>
<StgValue><ssdm name="min_s_4"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body82.split:29 %store_ln40 = store i8 %min_s_4, i8 %min_s

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body82.split:30 %store_ln40 = store i64 %min_p_3, i64 %min_p_1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
for.body82.split:31 %br_ln40 = br void %for.body82

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="73" name="min_p" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="min_p"/></StgValue>
</port>
<port id="74" name="llike" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="llike"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="75" name="min_s_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="min_s_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="77" from="StgValue_76" to="min_p_1" fromId="76" toId="8">
</dataflow>
<dataflow id="78" from="StgValue_76" to="min_s" fromId="76" toId="9">
</dataflow>
<dataflow id="79" from="StgValue_76" to="min_s_1" fromId="76" toId="10">
</dataflow>
<dataflow id="81" from="_ssdm_op_Read.ap_auto.double" to="min_p_read" fromId="80" toId="11">
</dataflow>
<dataflow id="82" from="min_p" to="min_p_read" fromId="73" toId="11">
</dataflow>
<dataflow id="84" from="StgValue_83" to="store_ln0" fromId="83" toId="12">
</dataflow>
<dataflow id="85" from="min_s_1" to="store_ln0" fromId="10" toId="12">
</dataflow>
<dataflow id="87" from="StgValue_86" to="store_ln0" fromId="86" toId="13">
</dataflow>
<dataflow id="88" from="min_s" to="store_ln0" fromId="9" toId="13">
</dataflow>
<dataflow id="89" from="min_p_read" to="store_ln0" fromId="11" toId="14">
</dataflow>
<dataflow id="90" from="min_p_1" to="store_ln0" fromId="8" toId="14">
</dataflow>
<dataflow id="91" from="min_s_1" to="s" fromId="10" toId="16">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="92" toId="17">
</dataflow>
<dataflow id="95" from="StgValue_94" to="specpipeline_ln0" fromId="94" toId="17">
</dataflow>
<dataflow id="97" from="StgValue_96" to="specpipeline_ln0" fromId="96" toId="17">
</dataflow>
<dataflow id="98" from="StgValue_76" to="specpipeline_ln0" fromId="76" toId="17">
</dataflow>
<dataflow id="99" from="StgValue_96" to="specpipeline_ln0" fromId="96" toId="17">
</dataflow>
<dataflow id="101" from="p_str" to="specpipeline_ln0" fromId="100" toId="17">
</dataflow>
<dataflow id="102" from="s" to="icmp_ln40" fromId="16" toId="18">
</dataflow>
<dataflow id="104" from="StgValue_103" to="icmp_ln40" fromId="103" toId="18">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="105" toId="19">
</dataflow>
<dataflow id="108" from="StgValue_107" to="empty" fromId="107" toId="19">
</dataflow>
<dataflow id="109" from="StgValue_107" to="empty" fromId="107" toId="19">
</dataflow>
<dataflow id="110" from="StgValue_107" to="empty" fromId="107" toId="19">
</dataflow>
<dataflow id="111" from="icmp_ln40" to="br_ln40" fromId="18" toId="20">
</dataflow>
<dataflow id="112" from="s" to="zext_ln41" fromId="16" toId="21">
</dataflow>
<dataflow id="113" from="zext_ln41" to="add_ln41" fromId="21" toId="22">
</dataflow>
<dataflow id="115" from="StgValue_114" to="add_ln41" fromId="114" toId="22">
</dataflow>
<dataflow id="116" from="s" to="trunc_ln42_2" fromId="16" toId="23">
</dataflow>
<dataflow id="117" from="s" to="add_ln40" fromId="16" toId="24">
</dataflow>
<dataflow id="118" from="StgValue_83" to="add_ln40" fromId="83" toId="24">
</dataflow>
<dataflow id="119" from="add_ln40" to="store_ln40" fromId="24" toId="25">
</dataflow>
<dataflow id="120" from="min_s_1" to="store_ln40" fromId="10" toId="25">
</dataflow>
<dataflow id="121" from="add_ln41" to="zext_ln41_1" fromId="22" toId="26">
</dataflow>
<dataflow id="122" from="llike" to="llike_addr_3" fromId="74" toId="27">
</dataflow>
<dataflow id="124" from="StgValue_123" to="llike_addr_3" fromId="123" toId="27">
</dataflow>
<dataflow id="125" from="zext_ln41_1" to="llike_addr_3" fromId="26" toId="27">
</dataflow>
<dataflow id="126" from="llike_addr_3" to="p" fromId="27" toId="28">
</dataflow>
<dataflow id="127" from="llike_addr_3" to="p" fromId="27" toId="29">
</dataflow>
<dataflow id="128" from="min_p_1" to="min_p_1_load" fromId="8" toId="30">
</dataflow>
<dataflow id="129" from="p" to="bitcast_ln42" fromId="29" toId="31">
</dataflow>
<dataflow id="131" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp" fromId="130" toId="32">
</dataflow>
<dataflow id="132" from="bitcast_ln42" to="tmp" fromId="31" toId="32">
</dataflow>
<dataflow id="134" from="StgValue_133" to="tmp" fromId="133" toId="32">
</dataflow>
<dataflow id="136" from="StgValue_135" to="tmp" fromId="135" toId="32">
</dataflow>
<dataflow id="137" from="bitcast_ln42" to="trunc_ln42" fromId="31" toId="33">
</dataflow>
<dataflow id="138" from="min_p_1_load" to="bitcast_ln42_1" fromId="30" toId="34">
</dataflow>
<dataflow id="139" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_1" fromId="130" toId="35">
</dataflow>
<dataflow id="140" from="bitcast_ln42_1" to="tmp_1" fromId="34" toId="35">
</dataflow>
<dataflow id="141" from="StgValue_133" to="tmp_1" fromId="133" toId="35">
</dataflow>
<dataflow id="142" from="StgValue_135" to="tmp_1" fromId="135" toId="35">
</dataflow>
<dataflow id="143" from="bitcast_ln42_1" to="trunc_ln42_1" fromId="34" toId="36">
</dataflow>
<dataflow id="144" from="tmp" to="icmp_ln42" fromId="32" toId="37">
</dataflow>
<dataflow id="146" from="StgValue_145" to="icmp_ln42" fromId="145" toId="37">
</dataflow>
<dataflow id="147" from="trunc_ln42" to="icmp_ln42_1" fromId="33" toId="38">
</dataflow>
<dataflow id="149" from="StgValue_148" to="icmp_ln42_1" fromId="148" toId="38">
</dataflow>
<dataflow id="150" from="tmp_1" to="icmp_ln42_2" fromId="35" toId="39">
</dataflow>
<dataflow id="151" from="StgValue_145" to="icmp_ln42_2" fromId="145" toId="39">
</dataflow>
<dataflow id="152" from="trunc_ln42_1" to="icmp_ln42_3" fromId="36" toId="40">
</dataflow>
<dataflow id="153" from="StgValue_148" to="icmp_ln42_3" fromId="148" toId="40">
</dataflow>
<dataflow id="154" from="p" to="tmp_2" fromId="29" toId="41">
</dataflow>
<dataflow id="155" from="min_p_1_load" to="tmp_2" fromId="30" toId="41">
</dataflow>
<dataflow id="156" from="min_s" to="min_s_load_1" fromId="9" toId="42">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecLoopName" to="specloopname_ln8" fromId="157" toId="43">
</dataflow>
<dataflow id="160" from="empty_3" to="specloopname_ln8" fromId="159" toId="43">
</dataflow>
<dataflow id="161" from="icmp_ln42_1" to="or_ln42" fromId="38" toId="44">
</dataflow>
<dataflow id="162" from="icmp_ln42" to="or_ln42" fromId="37" toId="44">
</dataflow>
<dataflow id="163" from="icmp_ln42_3" to="or_ln42_1" fromId="40" toId="45">
</dataflow>
<dataflow id="164" from="icmp_ln42_2" to="or_ln42_1" fromId="39" toId="45">
</dataflow>
<dataflow id="165" from="p" to="tmp_2" fromId="29" toId="46">
</dataflow>
<dataflow id="166" from="min_p_1_load" to="tmp_2" fromId="30" toId="46">
</dataflow>
<dataflow id="167" from="tmp_2" to="and_ln42" fromId="46" toId="47">
</dataflow>
<dataflow id="168" from="or_ln42_1" to="and_ln42" fromId="45" toId="47">
</dataflow>
<dataflow id="169" from="and_ln42" to="and_ln42_1" fromId="47" toId="48">
</dataflow>
<dataflow id="170" from="or_ln42" to="and_ln42_1" fromId="44" toId="48">
</dataflow>
<dataflow id="171" from="and_ln42_1" to="min_p_3" fromId="48" toId="49">
</dataflow>
<dataflow id="172" from="p" to="min_p_3" fromId="29" toId="49">
</dataflow>
<dataflow id="173" from="min_p_1_load" to="min_p_3" fromId="30" toId="49">
</dataflow>
<dataflow id="174" from="trunc_ln42_2" to="zext_ln42" fromId="23" toId="50">
</dataflow>
<dataflow id="175" from="and_ln42_1" to="min_s_4" fromId="48" toId="51">
</dataflow>
<dataflow id="176" from="zext_ln42" to="min_s_4" fromId="50" toId="51">
</dataflow>
<dataflow id="177" from="min_s_load_1" to="min_s_4" fromId="42" toId="51">
</dataflow>
<dataflow id="178" from="min_s_4" to="store_ln40" fromId="51" toId="52">
</dataflow>
<dataflow id="179" from="min_s" to="store_ln40" fromId="9" toId="52">
</dataflow>
<dataflow id="180" from="min_p_3" to="store_ln40" fromId="49" toId="53">
</dataflow>
<dataflow id="181" from="min_p_1" to="store_ln40" fromId="8" toId="53">
</dataflow>
<dataflow id="182" from="min_s" to="min_s_load" fromId="9" toId="55">
</dataflow>
<dataflow id="184" from="_ssdm_op_Write.ap_auto.i8P0A" to="write_ln0" fromId="183" toId="56">
</dataflow>
<dataflow id="185" from="min_s_out" to="write_ln0" fromId="75" toId="56">
</dataflow>
<dataflow id="186" from="min_s_load" to="write_ln0" fromId="55" toId="56">
</dataflow>
<dataflow id="187" from="icmp_ln40" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="188" from="icmp_ln40" to="StgValue_5" fromId="18" toId="5">
</dataflow>
</dataflows>


</stg>
