m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/17.1
vram
!s110 1520870916
!i10b 1
!s100 >;[:Lcof>BV5[H39IU2_J2
I^i3zK86>dhA9XNS4S^d6j2
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dC:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/testbench
w1520560315
8C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/ram.v
FC:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/ram.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
Z3 !s108 1520870915.000000
!s107 C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/ram.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/ram.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
vrc4
Z6 !s110 1520870915
!i10b 1
!s100 6AEnnFeHgUfo:eT5bL^3?1
I:o1MdJHRXW0FPPg?0cS:U2
R0
R1
w1520870906
8C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v
FC:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v
L0 1
R2
r1
!s85 0
31
R3
!s107 C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v|
!i113 1
R4
R5
vrc4_tb
R6
!i10b 1
!s100 WniZacV`K3BNTao159O>m0
I@0OW=9[jMeKA9d1zJ9bl_0
R0
R1
w1520870585
8C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4_tb.v
FC:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4_tb.v
L0 4
R2
r1
!s85 0
31
R3
!s107 C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4_tb.v|
!i113 1
R4
R5
