{"vcs1":{"timestamp_begin":1740969811.610920369, "rt":2.01, "ut":0.40, "st":0.47}}
{"vcselab":{"timestamp_begin":1740969813.748562832, "rt":0.66, "ut":0.25, "st":0.10}}
{"link":{"timestamp_begin":1740969814.508119971, "rt":0.95, "ut":0.35, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740969810.566602587}
{"VCS_COMP_START_TIME": 1740969810.566602587}
{"VCS_COMP_END_TIME": 1740969815.916995287}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_access -timescale=10ns/1ns -lca -kdb ../rtl/priority_fsm.sv ./tb/priority_fsm_tb.sv -t priority_fsm +define+SIM_TASKS"}
{"vcs1": {"peak_mem": 518412}}
{"vcselab": {"peak_mem": 224068}}
