{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683207947837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683207947845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 21:45:47 2023 " "Processing started: Thu May 04 21:45:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683207947845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683207947845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fft_myown -c fft_myown " "Command: quartus_map --read_settings_files=on --write_settings_files=off fft_myown -c fft_myown" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683207947845 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683207948518 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683207948518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/1_learning/4_signal_processing_code/fft/fft_verilog/testbench/tb_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/1_learning/4_signal_processing_code/fft/fft_verilog/testbench/tb_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top " "Found entity 1: tb_top" {  } { { "../testbench/tb_top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/testbench/tb_top.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683207962153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683207962153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/1_learning/4_signal_processing_code/fft/fft_verilog/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/1_learning/4_signal_processing_code/fft/fft_verilog/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683207962156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683207962156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/1_learning/4_signal_processing_code/fft/fft_verilog/rtl/ram_contral.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/1_learning/4_signal_processing_code/fft/fft_verilog/rtl/ram_contral.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_contral " "Found entity 1: ram_contral" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/ram_contral.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683207962160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683207962160 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "A_RAM.v(82) " "Verilog HDL information at A_RAM.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/A_RAM.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/A_RAM.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683207962163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/1_learning/4_signal_processing_code/fft/fft_verilog/rtl/a_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/1_learning/4_signal_processing_code/fft/fft_verilog/rtl/a_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 A_RAM " "Found entity 1: A_RAM" {  } { { "../rtl/A_RAM.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/A_RAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683207962164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683207962164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/1_learning/4_signal_processing_code/fft/fft_verilog/rtl/butterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/1_learning/4_signal_processing_code/fft/fft_verilog/rtl/butterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly " "Found entity 1: butterfly" {  } { { "../rtl/butterfly.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/butterfly.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683207962167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683207962167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ip_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ip_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_multi " "Found entity 1: ip_multi" {  } { { "ip/ip_multi.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/ip/ip_multi.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683207962170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683207962170 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683207962236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_contral ram_contral:ctrl " "Elaborating entity \"ram_contral\" for hierarchy \"ram_contral:ctrl\"" {  } { { "../rtl/top.v" "ctrl" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683207962240 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 255 ram_contral.v(51) " "Verilog HDL warning at ram_contral.v(51): number of words (4) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/ram_contral.v" 51 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1683207962243 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "factor_rom ram_contral.v(50) " "Verilog HDL warning at ram_contral.v(50): initial value for variable factor_rom should be constant" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/ram_contral.v" 50 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1683207962243 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ram_contral.v(109) " "Verilog HDL assignment warning at ram_contral.v(109): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/ram_contral.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683207962243 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ram_contral.v(110) " "Verilog HDL assignment warning at ram_contral.v(110): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/ram_contral.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683207962243 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ram_contral.v(123) " "Verilog HDL assignment warning at ram_contral.v(123): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/ram_contral.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683207962243 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ram_contral.v(124) " "Verilog HDL assignment warning at ram_contral.v(124): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/ram_contral.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683207962243 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag_fftfinish ram_contral.v(54) " "Verilog HDL Always Construct warning at ram_contral.v(54): inferring latch(es) for variable \"flag_fftfinish\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/ram_contral.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683207962243 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "factor_rom\[3\] 0 ram_contral.v(49) " "Net \"factor_rom\[3\]\" at ram_contral.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/ram_contral.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683207962243 "|top|ram_contral:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_fftfinish ram_contral.v(54) " "Inferred latch for \"flag_fftfinish\" at ram_contral.v(54)" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/ram_contral.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683207962243 "|top|ram_contral:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_RAM A_RAM:ram1 " "Elaborating entity \"A_RAM\" for hierarchy \"A_RAM:ram1\"" {  } { { "../rtl/top.v" "ram1" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683207962247 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "initial_flag A_RAM.v(82) " "Verilog HDL Always Construct warning at A_RAM.v(82): inferring latch(es) for variable \"initial_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/A_RAM.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/A_RAM.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683207962276 "|top|A_RAM:ram1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "initial_flag A_RAM.v(82) " "Inferred latch for \"initial_flag\" at A_RAM.v(82)" {  } { { "../rtl/A_RAM.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/A_RAM.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683207962334 "|top|A_RAM:ram1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly butterfly:butterfly1 " "Elaborating entity \"butterfly\" for hierarchy \"butterfly:butterfly1\"" {  } { { "../rtl/top.v" "butterfly1" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683207962479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_multi butterfly:butterfly1\|ip_multi:mult0 " "Elaborating entity \"ip_multi\" for hierarchy \"butterfly:butterfly1\|ip_multi:mult0\"" {  } { { "../rtl/butterfly.v" "mult0" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/butterfly.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683207962491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component\"" {  } { { "ip/ip_multi.v" "lpm_mult_component" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/ip/ip_multi.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683207962539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component\"" {  } { { "ip/ip_multi.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/ip/ip_multi.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683207962540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683207962541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683207962541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683207962541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683207962541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683207962541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683207962541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 40 " "Parameter \"lpm_widthp\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683207962541 ""}  } { { "ip/ip_multi.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/ip/ip_multi.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683207962541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_q5q.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_q5q.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_q5q " "Found entity 1: mult_q5q" {  } { { "db/mult_q5q.tdf" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/db/mult_q5q.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683207962608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683207962608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_q5q butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated " "Elaborating entity \"mult_q5q\" for hierarchy \"butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683207962609 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "butterfly:butterfly1\|ip_multi:mult3\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|mac_mult1 " "Synthesized away node \"butterfly:butterfly1\|ip_multi:mult3\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|mac_mult1\"" {  } { { "db/mult_q5q.tdf" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/db/mult_q5q.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ip/ip_multi.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/ip/ip_multi.v" 65 0 0 } } { "../rtl/butterfly.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/butterfly.v" 111 0 0 } } { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207962908 "|top|butterfly:butterfly1|ip_multi:mult3|lpm_mult:lpm_mult_component|mult_q5q:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "butterfly:butterfly1\|ip_multi:mult3\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|mac_mult3 " "Synthesized away node \"butterfly:butterfly1\|ip_multi:mult3\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|mac_mult3\"" {  } { { "db/mult_q5q.tdf" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/db/mult_q5q.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ip/ip_multi.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/ip/ip_multi.v" 65 0 0 } } { "../rtl/butterfly.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/butterfly.v" 111 0 0 } } { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207962908 "|top|butterfly:butterfly1|ip_multi:mult3|lpm_mult:lpm_mult_component|mult_q5q:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "butterfly:butterfly1\|ip_multi:mult3\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|w230w\[0\] " "Synthesized away node \"butterfly:butterfly1\|ip_multi:mult3\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|w230w\[0\]\"" {  } { { "db/mult_q5q.tdf" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/db/mult_q5q.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ip/ip_multi.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/ip/ip_multi.v" 65 0 0 } } { "../rtl/butterfly.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/butterfly.v" 111 0 0 } } { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207962908 "|top|butterfly:butterfly1|ip_multi:mult3|lpm_mult:lpm_mult_component|mult_q5q:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "butterfly:butterfly1\|ip_multi:mult3\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|mac_out4 " "Synthesized away node \"butterfly:butterfly1\|ip_multi:mult3\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|mac_out4\"" {  } { { "db/mult_q5q.tdf" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/db/mult_q5q.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ip/ip_multi.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/ip/ip_multi.v" 65 0 0 } } { "../rtl/butterfly.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/butterfly.v" 111 0 0 } } { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207962908 "|top|butterfly:butterfly1|ip_multi:mult3|lpm_mult:lpm_mult_component|mult_q5q:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "butterfly:butterfly1\|ip_multi:mult2\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|mac_mult1 " "Synthesized away node \"butterfly:butterfly1\|ip_multi:mult2\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|mac_mult1\"" {  } { { "db/mult_q5q.tdf" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/db/mult_q5q.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ip/ip_multi.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/ip/ip_multi.v" 65 0 0 } } { "../rtl/butterfly.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/butterfly.v" 102 0 0 } } { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207962908 "|top|butterfly:butterfly1|ip_multi:mult2|lpm_mult:lpm_mult_component|mult_q5q:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "butterfly:butterfly1\|ip_multi:mult2\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|mac_mult3 " "Synthesized away node \"butterfly:butterfly1\|ip_multi:mult2\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|mac_mult3\"" {  } { { "db/mult_q5q.tdf" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/db/mult_q5q.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ip/ip_multi.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/ip/ip_multi.v" 65 0 0 } } { "../rtl/butterfly.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/butterfly.v" 102 0 0 } } { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207962908 "|top|butterfly:butterfly1|ip_multi:mult2|lpm_mult:lpm_mult_component|mult_q5q:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "butterfly:butterfly1\|ip_multi:mult2\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|w230w\[0\] " "Synthesized away node \"butterfly:butterfly1\|ip_multi:mult2\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|w230w\[0\]\"" {  } { { "db/mult_q5q.tdf" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/db/mult_q5q.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ip/ip_multi.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/ip/ip_multi.v" 65 0 0 } } { "../rtl/butterfly.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/butterfly.v" 102 0 0 } } { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207962908 "|top|butterfly:butterfly1|ip_multi:mult2|lpm_mult:lpm_mult_component|mult_q5q:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "butterfly:butterfly1\|ip_multi:mult2\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|mac_out4 " "Synthesized away node \"butterfly:butterfly1\|ip_multi:mult2\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|mac_out4\"" {  } { { "db/mult_q5q.tdf" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/db/mult_q5q.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ip/ip_multi.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/ip/ip_multi.v" 65 0 0 } } { "../rtl/butterfly.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/butterfly.v" 102 0 0 } } { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207962908 "|top|butterfly:butterfly1|ip_multi:mult2|lpm_mult:lpm_mult_component|mult_q5q:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "butterfly:butterfly1\|ip_multi:mult1\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|mac_mult1 " "Synthesized away node \"butterfly:butterfly1\|ip_multi:mult1\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|mac_mult1\"" {  } { { "db/mult_q5q.tdf" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/db/mult_q5q.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ip/ip_multi.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/ip/ip_multi.v" 65 0 0 } } { "../rtl/butterfly.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/butterfly.v" 92 0 0 } } { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207962908 "|top|butterfly:butterfly1|ip_multi:mult1|lpm_mult:lpm_mult_component|mult_q5q:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "butterfly:butterfly1\|ip_multi:mult1\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|mac_mult3 " "Synthesized away node \"butterfly:butterfly1\|ip_multi:mult1\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|mac_mult3\"" {  } { { "db/mult_q5q.tdf" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/db/mult_q5q.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ip/ip_multi.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/ip/ip_multi.v" 65 0 0 } } { "../rtl/butterfly.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/butterfly.v" 92 0 0 } } { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207962908 "|top|butterfly:butterfly1|ip_multi:mult1|lpm_mult:lpm_mult_component|mult_q5q:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "butterfly:butterfly1\|ip_multi:mult1\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|w230w\[0\] " "Synthesized away node \"butterfly:butterfly1\|ip_multi:mult1\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|w230w\[0\]\"" {  } { { "db/mult_q5q.tdf" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/db/mult_q5q.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ip/ip_multi.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/ip/ip_multi.v" 65 0 0 } } { "../rtl/butterfly.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/butterfly.v" 92 0 0 } } { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207962908 "|top|butterfly:butterfly1|ip_multi:mult1|lpm_mult:lpm_mult_component|mult_q5q:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "butterfly:butterfly1\|ip_multi:mult1\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|mac_out4 " "Synthesized away node \"butterfly:butterfly1\|ip_multi:mult1\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|mac_out4\"" {  } { { "db/mult_q5q.tdf" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/db/mult_q5q.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ip/ip_multi.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/ip/ip_multi.v" 65 0 0 } } { "../rtl/butterfly.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/butterfly.v" 92 0 0 } } { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207962908 "|top|butterfly:butterfly1|ip_multi:mult1|lpm_mult:lpm_mult_component|mult_q5q:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|mac_mult1 " "Synthesized away node \"butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|mac_mult1\"" {  } { { "db/mult_q5q.tdf" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/db/mult_q5q.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ip/ip_multi.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/ip/ip_multi.v" 65 0 0 } } { "../rtl/butterfly.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/butterfly.v" 82 0 0 } } { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207962908 "|top|butterfly:butterfly1|ip_multi:mult0|lpm_mult:lpm_mult_component|mult_q5q:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|mac_mult3 " "Synthesized away node \"butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|mac_mult3\"" {  } { { "db/mult_q5q.tdf" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/db/mult_q5q.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ip/ip_multi.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/ip/ip_multi.v" 65 0 0 } } { "../rtl/butterfly.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/butterfly.v" 82 0 0 } } { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207962908 "|top|butterfly:butterfly1|ip_multi:mult0|lpm_mult:lpm_mult_component|mult_q5q:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|w230w\[0\] " "Synthesized away node \"butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|w230w\[0\]\"" {  } { { "db/mult_q5q.tdf" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/db/mult_q5q.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ip/ip_multi.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/ip/ip_multi.v" 65 0 0 } } { "../rtl/butterfly.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/butterfly.v" 82 0 0 } } { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207962908 "|top|butterfly:butterfly1|ip_multi:mult0|lpm_mult:lpm_mult_component|mult_q5q:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|mac_out4 " "Synthesized away node \"butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\|mac_out4\"" {  } { { "db/mult_q5q.tdf" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/db/mult_q5q.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ip/ip_multi.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/ip/ip_multi.v" 65 0 0 } } { "../rtl/butterfly.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/butterfly.v" 82 0 0 } } { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207962908 "|top|butterfly:butterfly1|ip_multi:mult0|lpm_mult:lpm_mult_component|mult_q5q:auto_generated|mac_out4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1683207962908 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1683207962908 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_re\[0\] GND " "Pin \"dataout_re\[0\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_re[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_re\[1\] GND " "Pin \"dataout_re\[1\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_re[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_re\[2\] GND " "Pin \"dataout_re\[2\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_re[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_re\[3\] GND " "Pin \"dataout_re\[3\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_re[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_re\[4\] GND " "Pin \"dataout_re\[4\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_re[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_re\[5\] GND " "Pin \"dataout_re\[5\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_re[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_re\[6\] GND " "Pin \"dataout_re\[6\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_re[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_re\[7\] GND " "Pin \"dataout_re\[7\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_re[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_re\[8\] GND " "Pin \"dataout_re\[8\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_re[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_re\[9\] GND " "Pin \"dataout_re\[9\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_re[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_re\[10\] GND " "Pin \"dataout_re\[10\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_re[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_re\[11\] GND " "Pin \"dataout_re\[11\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_re[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_re\[12\] GND " "Pin \"dataout_re\[12\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_re[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_re\[13\] GND " "Pin \"dataout_re\[13\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_re[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_re\[14\] GND " "Pin \"dataout_re\[14\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_re[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_re\[15\] GND " "Pin \"dataout_re\[15\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_re[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_re\[16\] GND " "Pin \"dataout_re\[16\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_re[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_re\[17\] GND " "Pin \"dataout_re\[17\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_re[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_re\[18\] GND " "Pin \"dataout_re\[18\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_re[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_re\[19\] GND " "Pin \"dataout_re\[19\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_re[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_re\[20\] GND " "Pin \"dataout_re\[20\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_re[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_re\[21\] GND " "Pin \"dataout_re\[21\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_re[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_re\[22\] GND " "Pin \"dataout_re\[22\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_re[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_re\[23\] GND " "Pin \"dataout_re\[23\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_re[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_im\[0\] GND " "Pin \"dataout_im\[0\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_im[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_im\[1\] GND " "Pin \"dataout_im\[1\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_im[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_im\[2\] GND " "Pin \"dataout_im\[2\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_im[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_im\[3\] GND " "Pin \"dataout_im\[3\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_im[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_im\[4\] GND " "Pin \"dataout_im\[4\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_im[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_im\[5\] GND " "Pin \"dataout_im\[5\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_im[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_im\[6\] GND " "Pin \"dataout_im\[6\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_im[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_im\[7\] GND " "Pin \"dataout_im\[7\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_im[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_im\[8\] GND " "Pin \"dataout_im\[8\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_im[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_im\[9\] GND " "Pin \"dataout_im\[9\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_im[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_im\[10\] GND " "Pin \"dataout_im\[10\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_im[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_im\[11\] GND " "Pin \"dataout_im\[11\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_im[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_im\[12\] GND " "Pin \"dataout_im\[12\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_im[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_im\[13\] GND " "Pin \"dataout_im\[13\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_im[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_im\[14\] GND " "Pin \"dataout_im\[14\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_im[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_im\[15\] GND " "Pin \"dataout_im\[15\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_im[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_im\[16\] GND " "Pin \"dataout_im\[16\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_im[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_im\[17\] GND " "Pin \"dataout_im\[17\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_im[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_im\[18\] GND " "Pin \"dataout_im\[18\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_im[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_im\[19\] GND " "Pin \"dataout_im\[19\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_im[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_im\[20\] GND " "Pin \"dataout_im\[20\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_im[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_im\[21\] GND " "Pin \"dataout_im\[21\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_im[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_im\[22\] GND " "Pin \"dataout_im\[22\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_im[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout_im\[23\] GND " "Pin \"dataout_im\[23\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|dataout_im[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_fftfinish GND " "Pin \"flag_fftfinish\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683207963310 "|top|flag_fftfinish"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683207963310 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "626 " "626 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683207963334 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/output_files/fft_myown.map.smsg " "Generated suppressed messages file F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/output_files/fft_myown.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683207963417 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683207963556 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683207963556 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "54 " "Design contains 54 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_re\[0\] " "No output dependent on input pin \"datain_re\[0\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_re[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_re\[1\] " "No output dependent on input pin \"datain_re\[1\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_re[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_re\[2\] " "No output dependent on input pin \"datain_re\[2\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_re[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_re\[3\] " "No output dependent on input pin \"datain_re\[3\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_re[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_re\[4\] " "No output dependent on input pin \"datain_re\[4\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_re[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_re\[5\] " "No output dependent on input pin \"datain_re\[5\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_re[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_re\[6\] " "No output dependent on input pin \"datain_re\[6\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_re[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_re\[7\] " "No output dependent on input pin \"datain_re\[7\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_re[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_re\[8\] " "No output dependent on input pin \"datain_re\[8\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_re[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_re\[9\] " "No output dependent on input pin \"datain_re\[9\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_re[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_re\[10\] " "No output dependent on input pin \"datain_re\[10\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_re[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_re\[11\] " "No output dependent on input pin \"datain_re\[11\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_re[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_re\[12\] " "No output dependent on input pin \"datain_re\[12\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_re[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_re\[13\] " "No output dependent on input pin \"datain_re\[13\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_re[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_re\[14\] " "No output dependent on input pin \"datain_re\[14\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_re[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_re\[15\] " "No output dependent on input pin \"datain_re\[15\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_re[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_re\[16\] " "No output dependent on input pin \"datain_re\[16\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_re[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_re\[17\] " "No output dependent on input pin \"datain_re\[17\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_re[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_re\[18\] " "No output dependent on input pin \"datain_re\[18\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_re[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_re\[19\] " "No output dependent on input pin \"datain_re\[19\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_re[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_re\[20\] " "No output dependent on input pin \"datain_re\[20\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_re[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_re\[21\] " "No output dependent on input pin \"datain_re\[21\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_re[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_re\[22\] " "No output dependent on input pin \"datain_re\[22\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_re[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_re\[23\] " "No output dependent on input pin \"datain_re\[23\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_re[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_im\[0\] " "No output dependent on input pin \"datain_im\[0\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_im[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_im\[1\] " "No output dependent on input pin \"datain_im\[1\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_im[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_im\[2\] " "No output dependent on input pin \"datain_im\[2\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_im[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_im\[3\] " "No output dependent on input pin \"datain_im\[3\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_im[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_im\[4\] " "No output dependent on input pin \"datain_im\[4\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_im[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_im\[5\] " "No output dependent on input pin \"datain_im\[5\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_im[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_im\[6\] " "No output dependent on input pin \"datain_im\[6\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_im[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_im\[7\] " "No output dependent on input pin \"datain_im\[7\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_im[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_im\[8\] " "No output dependent on input pin \"datain_im\[8\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_im[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_im\[9\] " "No output dependent on input pin \"datain_im\[9\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_im[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_im\[10\] " "No output dependent on input pin \"datain_im\[10\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_im[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_im\[11\] " "No output dependent on input pin \"datain_im\[11\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_im[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_im\[12\] " "No output dependent on input pin \"datain_im\[12\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_im[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_im\[13\] " "No output dependent on input pin \"datain_im\[13\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_im[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_im\[14\] " "No output dependent on input pin \"datain_im\[14\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_im[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_im\[15\] " "No output dependent on input pin \"datain_im\[15\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_im[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_im\[16\] " "No output dependent on input pin \"datain_im\[16\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_im[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_im\[17\] " "No output dependent on input pin \"datain_im\[17\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_im[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_im\[18\] " "No output dependent on input pin \"datain_im\[18\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_im[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_im\[19\] " "No output dependent on input pin \"datain_im\[19\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_im[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_im\[20\] " "No output dependent on input pin \"datain_im\[20\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_im[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_im\[21\] " "No output dependent on input pin \"datain_im\[21\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_im[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_im\[22\] " "No output dependent on input pin \"datain_im\[22\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_im[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain_im\[23\] " "No output dependent on input pin \"datain_im\[23\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|datain_im[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[0\] " "No output dependent on input pin \"read_addr\[0\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|read_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[1\] " "No output dependent on input pin \"read_addr\[1\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|read_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[2\] " "No output dependent on input pin \"read_addr\[2\]\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|read_addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "initial_en " "No output dependent on input pin \"initial_en\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|initial_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683207963655 "|top|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683207963655 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "54 " "Implemented 54 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683207963657 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683207963657 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683207963657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683207963690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 21:46:03 2023 " "Processing ended: Thu May 04 21:46:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683207963690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683207963690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683207963690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683207963690 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683207965772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683207965780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 21:46:05 2023 " "Processing started: Thu May 04 21:46:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683207965780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683207965780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fft_myown -c fft_myown " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fft_myown -c fft_myown" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683207965780 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683207965962 ""}
{ "Info" "0" "" "Project  = fft_myown" {  } {  } 0 0 "Project  = fft_myown" 0 0 "Fitter" 0 0 1683207965963 ""}
{ "Info" "0" "" "Revision = fft_myown" {  } {  } 0 0 "Revision = fft_myown" 0 0 "Fitter" 0 0 1683207965963 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683207966043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683207966045 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fft_myown EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"fft_myown\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683207966069 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683207966138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683207966138 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683207966337 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683207966698 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683207966698 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683207966698 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1683207966698 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683207966700 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683207966700 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683207966700 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683207966700 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_18/quartus_prime18_install_file/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683207966700 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1683207966700 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683207966703 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "103 103 " "No exact pin location assignment(s) for 103 pins of 103 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1683207966982 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fft_myown.sdc " "Synopsys Design Constraints File file not found: 'fft_myown.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683207967217 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1683207967217 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1683207967217 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1683207967222 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1683207967240 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1683207967241 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1683207967241 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683207967245 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683207967246 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683207967246 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683207967247 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683207967248 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683207967249 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683207967249 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683207967250 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683207967250 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1683207967250 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683207967250 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "103 unused 2.5V 54 49 0 " "Number of I/O pins in group: 103 (unused VREF, 2.5V VCCIO, 54 input, 49 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1683207967255 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1683207967255 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1683207967255 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 13 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683207967256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683207967256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683207967256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683207967256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683207967256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683207967256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683207967256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683207967256 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1683207967256 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1683207967256 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683207967327 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1683207967331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683207967914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683207967941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683207967955 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683207968135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683207968136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683207968494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683207968905 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683207968905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1683207968952 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1683207968952 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683207968952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683207968954 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683207969098 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683207969105 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683207969288 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683207969288 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683207969528 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683207970009 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/output_files/fft_myown.fit.smsg " "Generated suppressed messages file F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/output_files/fft_myown.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683207970372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5508 " "Peak virtual memory: 5508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683207970838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 21:46:10 2023 " "Processing ended: Thu May 04 21:46:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683207970838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683207970838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683207970838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683207970838 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1683207972545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683207972553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 21:46:12 2023 " "Processing started: Thu May 04 21:46:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683207972553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1683207972553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fft_myown -c fft_myown " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fft_myown -c fft_myown" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1683207972553 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1683207972879 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1683207973298 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1683207973325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683207973519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 21:46:13 2023 " "Processing ended: Thu May 04 21:46:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683207973519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683207973519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683207973519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1683207973519 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1683207974165 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1683207975407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683207975414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 21:46:14 2023 " "Processing started: Thu May 04 21:46:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683207975414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683207975414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fft_myown -c fft_myown " "Command: quartus_sta fft_myown -c fft_myown" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683207975414 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1683207975599 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1683207976044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1683207976044 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683207976105 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683207976105 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fft_myown.sdc " "Synopsys Design Constraints File file not found: 'fft_myown.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1683207976329 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683207976329 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1683207976330 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1683207976330 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1683207976330 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1683207976330 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683207976331 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1683207976381 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683207976383 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683207976384 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683207976409 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683207976412 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683207976422 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683207976425 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683207976432 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683207976438 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683207976464 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683207976872 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683207977030 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1683207977030 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1683207977030 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1683207977030 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683207977032 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683207977044 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683207977047 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683207977054 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683207977058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683207977067 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683207977071 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683207977217 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1683207977217 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1683207977217 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1683207977217 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683207977220 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683207977227 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683207977230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683207977238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683207977241 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683207978056 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683207978056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683207978114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 21:46:18 2023 " "Processing ended: Thu May 04 21:46:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683207978114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683207978114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683207978114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683207978114 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1683207979595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683207979602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 21:46:19 2023 " "Processing started: Thu May 04 21:46:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683207979602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683207979602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fft_myown -c fft_myown " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fft_myown -c fft_myown" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683207979603 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1683207980314 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fft_myown_8_1200mv_85c_slow.vo F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/simulation/modelsim/ simulation " "Generated file fft_myown_8_1200mv_85c_slow.vo in folder \"F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1683207980467 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fft_myown_8_1200mv_0c_slow.vo F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/simulation/modelsim/ simulation " "Generated file fft_myown_8_1200mv_0c_slow.vo in folder \"F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1683207980498 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fft_myown_min_1200mv_0c_fast.vo F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/simulation/modelsim/ simulation " "Generated file fft_myown_min_1200mv_0c_fast.vo in folder \"F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1683207980537 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fft_myown.vo F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/simulation/modelsim/ simulation " "Generated file fft_myown.vo in folder \"F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1683207980581 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fft_myown_8_1200mv_85c_v_slow.sdo F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/simulation/modelsim/ simulation " "Generated file fft_myown_8_1200mv_85c_v_slow.sdo in folder \"F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1683207980604 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fft_myown_8_1200mv_0c_v_slow.sdo F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/simulation/modelsim/ simulation " "Generated file fft_myown_8_1200mv_0c_v_slow.sdo in folder \"F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1683207980624 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fft_myown_min_1200mv_0c_v_fast.sdo F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/simulation/modelsim/ simulation " "Generated file fft_myown_min_1200mv_0c_v_fast.sdo in folder \"F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1683207980644 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fft_myown_v.sdo F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/simulation/modelsim/ simulation " "Generated file fft_myown_v.sdo in folder \"F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1683207980665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683207980894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 21:46:20 2023 " "Processing ended: Thu May 04 21:46:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683207980894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683207980894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683207980894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1683207980894 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 145 s " "Quartus Prime Full Compilation was successful. 0 errors, 145 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1683207981581 ""}
