@N: MF248 |Running in 64-bit mode.
@N: BN362 :"d:\myducuments\_junior_1\electricsystemdesign\isp_lab3\random_gen.v":11:4:11:9|Removing sequential instance randomNumGenetate_2.odd of view:PrimLib.dff(prim) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N: BN362 :"d:\myducuments\_junior_1\electricsystemdesign\isp_lab3\random_gen.v":11:4:11:9|Removing sequential instance randomNumGenetate_1.odd of view:PrimLib.dff(prim) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N: MO225 :"d:\myducuments\_junior_1\electricsystemdesign\isp_lab3\controller.v":7:4:7:9|No possible illegal states for state machine state[3:0],safe FSM implementation is disabled
@N: FC100 |Timing Report not generated for this device, please use place and route tools for timing analysis.
