

================================================================
== Vitis HLS Report for 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4'
================================================================
* Date:           Wed Nov  1 03:32:20 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      267|      267|  2.670 us|  2.670 us|  267|  267|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_121_4  |      265|      265|        18|          8|          8|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 8, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%nout = alloca i32 1"   --->   Operation 21 'alloca' 'nout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %params, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_25, void @empty_6, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights"   --->   Operation 23 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tn0_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %tn0"   --->   Operation 24 'read' 'tn0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %nout"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc63.7"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%nout_1 = load i6 %nout" [src/conv2.cpp:127]   --->   Operation 27 'load' 'nout_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.78ns)   --->   "%icmp_ln121 = icmp_eq  i6 %nout_1, i6 32" [src/conv2.cpp:121]   --->   Operation 28 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%add_ln121 = add i6 %nout_1, i6 1" [src/conv2.cpp:121]   --->   Operation 29 'add' 'add_ln121' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %for.inc63.7.split, void %for.end74.exitStub" [src/conv2.cpp:121]   --->   Operation 30 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i6 %nout_1" [src/conv2.cpp:127]   --->   Operation 31 'trunc' 'trunc_ln127' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln127, i8 0" [src/conv2.cpp:127]   --->   Operation 32 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i13 %shl_ln1" [src/conv2.cpp:127]   --->   Operation 33 'zext' 'zext_ln127' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln127_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tn0_read, i2 0" [src/conv2.cpp:127]   --->   Operation 34 'bitconcatenate' 'shl_ln127_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i8 %shl_ln127_1" [src/conv2.cpp:127]   --->   Operation 35 'zext' 'zext_ln127_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln127 = add i64 %zext_ln127, i64 %conv2_weights_read" [src/conv2.cpp:127]   --->   Operation 36 'add' 'add_ln127' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln127_1 = add i64 %add_ln127, i64 %zext_ln127_1" [src/conv2.cpp:127]   --->   Operation 37 'add' 'add_ln127_1' <Predicate = (!icmp_ln121)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln127_1, i32 2, i32 63" [src/conv2.cpp:127]   --->   Operation 38 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln127 = sext i62 %trunc_ln5" [src/conv2.cpp:127]   --->   Operation 39 'sext' 'sext_ln127' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%params_addr = getelementptr i32 %params, i64 %sext_ln127" [src/conv2.cpp:127]   --->   Operation 40 'getelementptr' 'params_addr' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln121 = store i6 %add_ln121, i6 %nout" [src/conv2.cpp:121]   --->   Operation 41 'store' 'store_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 42 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %params_addr, i32 8" [src/conv2.cpp:127]   --->   Operation 42 'readreq' 'empty' <Predicate = (!icmp_ln121)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 43 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %params_addr, i32 8" [src/conv2.cpp:127]   --->   Operation 43 'readreq' 'empty' <Predicate = (!icmp_ln121)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 44 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %params_addr, i32 8" [src/conv2.cpp:127]   --->   Operation 44 'readreq' 'empty' <Predicate = (!icmp_ln121)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 45 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %params_addr, i32 8" [src/conv2.cpp:127]   --->   Operation 45 'readreq' 'empty' <Predicate = (!icmp_ln121)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 46 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %params_addr, i32 8" [src/conv2.cpp:127]   --->   Operation 46 'readreq' 'empty' <Predicate = (!icmp_ln121)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 47 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %params_addr, i32 8" [src/conv2.cpp:127]   --->   Operation 47 'readreq' 'empty' <Predicate = (!icmp_ln121)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 48 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %params_addr, i32 8" [src/conv2.cpp:127]   --->   Operation 48 'readreq' 'empty' <Predicate = (!icmp_ln121)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 49 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %params_addr, i32 8" [src/conv2.cpp:127]   --->   Operation 49 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 50 [1/1] (7.30ns)   --->   "%params_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %params_addr" [src/conv2.cpp:127]   --->   Operation 50 'read' 'params_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 87 'ret' 'ret_ln0' <Predicate = (icmp_ln121)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i6 %nout_1" [src/conv2.cpp:121]   --->   Operation 51 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln127 = bitcast i32 %params_addr_read" [src/conv2.cpp:127]   --->   Operation 52 'bitcast' 'bitcast_ln127' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (7.30ns)   --->   "%params_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %params_addr" [src/conv2.cpp:127]   --->   Operation 53 'read' 'params_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_0_addr = getelementptr i32 %weights_buffer_0_0_0, i64 0, i64 %zext_ln121" [src/conv2.cpp:127]   --->   Operation 54 'getelementptr' 'weights_buffer_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (1.23ns)   --->   "%store_ln127 = store i32 %bitcast_ln127, i5 %weights_buffer_0_0_0_addr" [src/conv2.cpp:127]   --->   Operation 55 'store' 'store_ln127' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln127_1 = bitcast i32 %params_addr_read_1" [src/conv2.cpp:127]   --->   Operation 56 'bitcast' 'bitcast_ln127_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (7.30ns)   --->   "%params_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %params_addr" [src/conv2.cpp:127]   --->   Operation 57 'read' 'params_addr_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_1_addr = getelementptr i32 %weights_buffer_0_0_1, i64 0, i64 %zext_ln121" [src/conv2.cpp:127]   --->   Operation 58 'getelementptr' 'weights_buffer_0_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (1.23ns)   --->   "%store_ln127 = store i32 %bitcast_ln127_1, i5 %weights_buffer_0_0_1_addr" [src/conv2.cpp:127]   --->   Operation 59 'store' 'store_ln127' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln127_2 = bitcast i32 %params_addr_read_2" [src/conv2.cpp:127]   --->   Operation 60 'bitcast' 'bitcast_ln127_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 61 [1/1] (7.30ns)   --->   "%params_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %params_addr" [src/conv2.cpp:127]   --->   Operation 61 'read' 'params_addr_read_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_2_addr = getelementptr i32 %weights_buffer_0_0_2, i64 0, i64 %zext_ln121" [src/conv2.cpp:127]   --->   Operation 62 'getelementptr' 'weights_buffer_0_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 63 [1/1] (1.23ns)   --->   "%store_ln127 = store i32 %bitcast_ln127_2, i5 %weights_buffer_0_0_2_addr" [src/conv2.cpp:127]   --->   Operation 63 'store' 'store_ln127' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln127_3 = bitcast i32 %params_addr_read_3" [src/conv2.cpp:127]   --->   Operation 64 'bitcast' 'bitcast_ln127_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 65 [1/1] (7.30ns)   --->   "%params_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %params_addr" [src/conv2.cpp:127]   --->   Operation 65 'read' 'params_addr_read_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_3_addr = getelementptr i32 %weights_buffer_0_0_3, i64 0, i64 %zext_ln121" [src/conv2.cpp:127]   --->   Operation 66 'getelementptr' 'weights_buffer_0_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (1.23ns)   --->   "%store_ln127 = store i32 %bitcast_ln127_3, i5 %weights_buffer_0_0_3_addr" [src/conv2.cpp:127]   --->   Operation 67 'store' 'store_ln127' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln127_4 = bitcast i32 %params_addr_read_4" [src/conv2.cpp:127]   --->   Operation 68 'bitcast' 'bitcast_ln127_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 69 [1/1] (7.30ns)   --->   "%params_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %params_addr" [src/conv2.cpp:127]   --->   Operation 69 'read' 'params_addr_read_5' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 70 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_4_addr = getelementptr i32 %weights_buffer_0_0_4, i64 0, i64 %zext_ln121" [src/conv2.cpp:127]   --->   Operation 70 'getelementptr' 'weights_buffer_0_0_4_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 71 [1/1] (1.23ns)   --->   "%store_ln127 = store i32 %bitcast_ln127_4, i5 %weights_buffer_0_0_4_addr" [src/conv2.cpp:127]   --->   Operation 71 'store' 'store_ln127' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln127_5 = bitcast i32 %params_addr_read_5" [src/conv2.cpp:127]   --->   Operation 72 'bitcast' 'bitcast_ln127_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 73 [1/1] (7.30ns)   --->   "%params_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %params_addr" [src/conv2.cpp:127]   --->   Operation 73 'read' 'params_addr_read_6' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 74 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_5_addr = getelementptr i32 %weights_buffer_0_0_5, i64 0, i64 %zext_ln121" [src/conv2.cpp:127]   --->   Operation 74 'getelementptr' 'weights_buffer_0_0_5_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 75 [1/1] (1.23ns)   --->   "%store_ln127 = store i32 %bitcast_ln127_5, i5 %weights_buffer_0_0_5_addr" [src/conv2.cpp:127]   --->   Operation 75 'store' 'store_ln127' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln127_6 = bitcast i32 %params_addr_read_6" [src/conv2.cpp:127]   --->   Operation 76 'bitcast' 'bitcast_ln127_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 77 [1/1] (7.30ns)   --->   "%params_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %params_addr" [src/conv2.cpp:127]   --->   Operation 77 'read' 'params_addr_read_7' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 78 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_6_addr = getelementptr i32 %weights_buffer_0_0_6, i64 0, i64 %zext_ln121" [src/conv2.cpp:127]   --->   Operation 78 'getelementptr' 'weights_buffer_0_0_6_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 79 [1/1] (1.23ns)   --->   "%store_ln127 = store i32 %bitcast_ln127_6, i5 %weights_buffer_0_0_6_addr" [src/conv2.cpp:127]   --->   Operation 79 'store' 'store_ln127' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 18 <SV = 17> <Delay = 1.23>
ST_18 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln122 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_22" [src/conv2.cpp:122]   --->   Operation 80 'specpipeline' 'specpipeline_ln122' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln121 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:121]   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln121' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [src/conv2.cpp:121]   --->   Operation 82 'specloopname' 'specloopname_ln121' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln127_7 = bitcast i32 %params_addr_read_7" [src/conv2.cpp:127]   --->   Operation 83 'bitcast' 'bitcast_ln127_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 84 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_7_addr = getelementptr i32 %weights_buffer_0_0_7, i64 0, i64 %zext_ln121" [src/conv2.cpp:127]   --->   Operation 84 'getelementptr' 'weights_buffer_0_0_7_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 85 [1/1] (1.23ns)   --->   "%store_ln127 = store i32 %bitcast_ln127_7, i5 %weights_buffer_0_0_7_addr" [src/conv2.cpp:127]   --->   Operation 85 'store' 'store_ln127' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln121 = br void %for.inc63.7" [src/conv2.cpp:121]   --->   Operation 86 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.208ns
The critical path consists of the following:
	'alloca' operation ('nout') [12]  (0.000 ns)
	'load' operation ('nout', src/conv2.cpp:127) on local variable 'nout' [19]  (0.000 ns)
	'add' operation ('add_ln121', src/conv2.cpp:121) [21]  (0.781 ns)
	'store' operation ('store_ln121', src/conv2.cpp:121) of variable 'add_ln121', src/conv2.cpp:121 on local variable 'nout' [71]  (0.427 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:127) on port 'params' (src/conv2.cpp:127) [38]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:127) on port 'params' (src/conv2.cpp:127) [38]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:127) on port 'params' (src/conv2.cpp:127) [38]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:127) on port 'params' (src/conv2.cpp:127) [38]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:127) on port 'params' (src/conv2.cpp:127) [38]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:127) on port 'params' (src/conv2.cpp:127) [38]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:127) on port 'params' (src/conv2.cpp:127) [38]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:127) on port 'params' (src/conv2.cpp:127) [38]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('params_addr_read', src/conv2.cpp:127) on port 'params' (src/conv2.cpp:127) [39]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('params_addr_read_1', src/conv2.cpp:127) on port 'params' (src/conv2.cpp:127) [41]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('params_addr_read_2', src/conv2.cpp:127) on port 'params' (src/conv2.cpp:127) [43]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('params_addr_read_3', src/conv2.cpp:127) on port 'params' (src/conv2.cpp:127) [45]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('params_addr_read_4', src/conv2.cpp:127) on port 'params' (src/conv2.cpp:127) [47]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('params_addr_read_5', src/conv2.cpp:127) on port 'params' (src/conv2.cpp:127) [49]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('params_addr_read_6', src/conv2.cpp:127) on port 'params' (src/conv2.cpp:127) [51]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('params_addr_read_7', src/conv2.cpp:127) on port 'params' (src/conv2.cpp:127) [53]  (7.300 ns)

 <State 18>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln127', src/conv2.cpp:127) of variable 'bitcast_ln127_7', src/conv2.cpp:127 on array 'weights_buffer_0_0_7' [70]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
