// Seed: 1745782080
module module_0 (
    input wand id_0,
    output uwire id_1,
    output supply1 id_2,
    output supply1 id_3,
    output tri id_4
    , id_31,
    output uwire id_5,
    output tri0 id_6,
    input uwire id_7,
    output wire id_8,
    input wand id_9,
    output tri id_10,
    input uwire id_11,
    input uwire id_12,
    output tri1 id_13,
    output wor id_14,
    input tri0 id_15,
    output uwire id_16,
    output wire id_17,
    input tri1 id_18,
    input uwire id_19,
    input tri1 id_20,
    input supply0 id_21,
    output wire id_22,
    output wor id_23,
    input tri0 id_24,
    input wand id_25,
    input supply0 id_26
    , id_32,
    output uwire id_27,
    output wire id_28,
    input wire id_29
);
  supply0 id_33 = 1 ? id_26 : 1 == 1 > id_15;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply1 id_3,
    output tri1 id_4,
    input uwire id_5,
    input supply1 id_6,
    input wand id_7,
    output wand id_8,
    input tri1 id_9,
    input wor id_10,
    input tri id_11,
    output tri1 id_12
    , id_35,
    output tri0 id_13,
    input wor id_14,
    input wor id_15,
    output supply1 id_16,
    output tri0 id_17,
    input tri id_18,
    input wor id_19,
    input wand id_20,
    input tri0 id_21,
    output tri id_22,
    input tri0 id_23,
    input tri1 id_24,
    output supply0 id_25,
    output tri0 id_26,
    output tri1 id_27,
    input wire id_28,
    input tri1 id_29,
    input tri0 id_30,
    output wand id_31,
    input supply1 id_32,
    input supply1 id_33
);
  wire id_36;
  module_0(
      id_14,
      id_12,
      id_16,
      id_25,
      id_27,
      id_27,
      id_4,
      id_33,
      id_25,
      id_21,
      id_16,
      id_0,
      id_3,
      id_27,
      id_22,
      id_30,
      id_26,
      id_8,
      id_3,
      id_23,
      id_33,
      id_6,
      id_27,
      id_26,
      id_18,
      id_19,
      id_10,
      id_27,
      id_22,
      id_23
  );
endmodule
