 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Tue Sep 19 01:28:37 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[6]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[7]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[5]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[6]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[4]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[5]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[3]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[4]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[3]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[2]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[1]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[7]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[8]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.86


  Startpoint: U0_ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[14]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[15]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.87


  Startpoint: U0_ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[13]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[14]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.87


  Startpoint: U0_ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[12]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[13]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.87


  Startpoint: U0_ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[11]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[12]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.87


  Startpoint: U0_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[10]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[11]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.87


  Startpoint: U0_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[9]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[10]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.87


  Startpoint: U0_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[8]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[9]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.87


  Startpoint: U0_ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[15]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/OUT_VALID_reg/SI (SDFFRQX2M)                     0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.52       9.28
  data required time                                                 9.28
  --------------------------------------------------------------------------
  data required time                                                 9.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.87


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (SDFFRQX2M)          0.50       0.50 f
  U0_SYS_CTRL/U62/Y (NOR2X2M)                             0.26       0.76 r
  U0_SYS_CTRL/U63/Y (NAND3X2M)                            0.18       0.94 f
  U0_SYS_CTRL/U34/Y (NOR2X2M)                             0.20       1.14 r
  U0_SYS_CTRL/U33/Y (INVX2M)                              0.11       1.25 f
  U0_SYS_CTRL/U67/Y (OAI221X1M)                           0.23       1.48 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.48 r
  U4/Y (BUFX2M)                                           0.42       1.90 r
  U0_RegFile/Address[0] (RegFile_test_1)                  0.00       1.90 r
  U0_RegFile/U307/Y (INVX2M)                              0.13       2.03 f
  U0_RegFile/U150/Y (BUFX2M)                              0.17       2.20 f
  U0_RegFile/U147/Y (INVX2M)                              0.77       2.97 r
  U0_RegFile/U303/Y (MX4X1M)                              0.49       3.46 f
  U0_RegFile/U276/Y (MX4X1M)                              0.34       3.80 f
  U0_RegFile/U275/Y (AO22X1M)                             0.32       4.12 f
  U0_RegFile/RdData_reg[4]/D (SDFFRQX2M)                  0.00       4.12 f
  data arrival time                                                  4.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg[4]/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -4.12
  --------------------------------------------------------------------------
  slack (MET)                                                       95.27


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (SDFFRQX2M)          0.50       0.50 f
  U0_SYS_CTRL/U62/Y (NOR2X2M)                             0.26       0.76 r
  U0_SYS_CTRL/U63/Y (NAND3X2M)                            0.18       0.94 f
  U0_SYS_CTRL/U34/Y (NOR2X2M)                             0.20       1.14 r
  U0_SYS_CTRL/U33/Y (INVX2M)                              0.11       1.25 f
  U0_SYS_CTRL/U67/Y (OAI221X1M)                           0.23       1.48 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.48 r
  U4/Y (BUFX2M)                                           0.42       1.90 r
  U0_RegFile/Address[0] (RegFile_test_1)                  0.00       1.90 r
  U0_RegFile/U307/Y (INVX2M)                              0.13       2.03 f
  U0_RegFile/U150/Y (BUFX2M)                              0.17       2.20 f
  U0_RegFile/U147/Y (INVX2M)                              0.77       2.97 r
  U0_RegFile/U302/Y (MX4X1M)                              0.49       3.46 f
  U0_RegFile/U272/Y (MX4X1M)                              0.34       3.80 f
  U0_RegFile/U271/Y (AO22X1M)                             0.32       4.12 f
  U0_RegFile/RdData_reg[3]/D (SDFFRQX2M)                  0.00       4.12 f
  data arrival time                                                  4.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg[3]/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -4.12
  --------------------------------------------------------------------------
  slack (MET)                                                       95.27


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (SDFFRQX2M)          0.50       0.50 f
  U0_SYS_CTRL/U62/Y (NOR2X2M)                             0.26       0.76 r
  U0_SYS_CTRL/U63/Y (NAND3X2M)                            0.18       0.94 f
  U0_SYS_CTRL/U34/Y (NOR2X2M)                             0.20       1.14 r
  U0_SYS_CTRL/U33/Y (INVX2M)                              0.11       1.25 f
  U0_SYS_CTRL/U67/Y (OAI221X1M)                           0.23       1.48 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.48 r
  U4/Y (BUFX2M)                                           0.42       1.90 r
  U0_RegFile/Address[0] (RegFile_test_1)                  0.00       1.90 r
  U0_RegFile/U307/Y (INVX2M)                              0.13       2.03 f
  U0_RegFile/U150/Y (BUFX2M)                              0.17       2.20 f
  U0_RegFile/U147/Y (INVX2M)                              0.77       2.97 r
  U0_RegFile/U301/Y (MX4X1M)                              0.49       3.46 f
  U0_RegFile/U268/Y (MX4X1M)                              0.34       3.80 f
  U0_RegFile/U267/Y (AO22X1M)                             0.32       4.12 f
  U0_RegFile/RdData_reg[2]/D (SDFFRQX2M)                  0.00       4.12 f
  data arrival time                                                  4.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg[2]/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -4.12
  --------------------------------------------------------------------------
  slack (MET)                                                       95.27


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (SDFFRQX2M)          0.50       0.50 f
  U0_SYS_CTRL/U62/Y (NOR2X2M)                             0.26       0.76 r
  U0_SYS_CTRL/U63/Y (NAND3X2M)                            0.18       0.94 f
  U0_SYS_CTRL/U34/Y (NOR2X2M)                             0.20       1.14 r
  U0_SYS_CTRL/U33/Y (INVX2M)                              0.11       1.25 f
  U0_SYS_CTRL/U67/Y (OAI221X1M)                           0.23       1.48 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.48 r
  U4/Y (BUFX2M)                                           0.42       1.90 r
  U0_RegFile/Address[0] (RegFile_test_1)                  0.00       1.90 r
  U0_RegFile/U307/Y (INVX2M)                              0.13       2.03 f
  U0_RegFile/U150/Y (BUFX2M)                              0.17       2.20 f
  U0_RegFile/U147/Y (INVX2M)                              0.77       2.97 r
  U0_RegFile/U293/Y (MX4X1M)                              0.49       3.46 f
  U0_RegFile/U264/Y (MX4X1M)                              0.33       3.79 f
  U0_RegFile/U263/Y (AO22X1M)                             0.32       4.11 f
  U0_RegFile/RdData_reg[1]/D (SDFFRQX2M)                  0.00       4.11 f
  data arrival time                                                  4.11

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg[1]/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -4.11
  --------------------------------------------------------------------------
  slack (MET)                                                       95.28


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (SDFFRQX2M)          0.50       0.50 f
  U0_SYS_CTRL/U62/Y (NOR2X2M)                             0.26       0.76 r
  U0_SYS_CTRL/U63/Y (NAND3X2M)                            0.18       0.94 f
  U0_SYS_CTRL/U34/Y (NOR2X2M)                             0.20       1.14 r
  U0_SYS_CTRL/U33/Y (INVX2M)                              0.11       1.25 f
  U0_SYS_CTRL/U67/Y (OAI221X1M)                           0.23       1.48 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.48 r
  U4/Y (BUFX2M)                                           0.42       1.90 r
  U0_RegFile/Address[0] (RegFile_test_1)                  0.00       1.90 r
  U0_RegFile/U307/Y (INVX2M)                              0.13       2.03 f
  U0_RegFile/U150/Y (BUFX2M)                              0.17       2.20 f
  U0_RegFile/U147/Y (INVX2M)                              0.77       2.97 r
  U0_RegFile/U286/Y (MX4X1M)                              0.49       3.46 f
  U0_RegFile/U284/Y (MX4X1M)                              0.33       3.79 f
  U0_RegFile/U283/Y (AO22X1M)                             0.32       4.11 f
  U0_RegFile/RdData_reg[6]/D (SDFFRQX2M)                  0.00       4.11 f
  data arrival time                                                  4.11

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg[6]/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -4.11
  --------------------------------------------------------------------------
  slack (MET)                                                       95.28


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (SDFFRQX2M)          0.50       0.50 f
  U0_SYS_CTRL/U62/Y (NOR2X2M)                             0.26       0.76 r
  U0_SYS_CTRL/U63/Y (NAND3X2M)                            0.18       0.94 f
  U0_SYS_CTRL/U34/Y (NOR2X2M)                             0.20       1.14 r
  U0_SYS_CTRL/U33/Y (INVX2M)                              0.11       1.25 f
  U0_SYS_CTRL/U67/Y (OAI221X1M)                           0.23       1.48 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.48 r
  U4/Y (BUFX2M)                                           0.42       1.90 r
  U0_RegFile/Address[0] (RegFile_test_1)                  0.00       1.90 r
  U0_RegFile/U307/Y (INVX2M)                              0.13       2.03 f
  U0_RegFile/U150/Y (BUFX2M)                              0.17       2.20 f
  U0_RegFile/U148/Y (INVX2M)                              0.75       2.95 r
  U0_RegFile/U306/Y (MX4X1M)                              0.49       3.44 f
  U0_RegFile/U288/Y (MX4X1M)                              0.34       3.78 f
  U0_RegFile/U287/Y (AO22X1M)                             0.32       4.10 f
  U0_RegFile/RdData_reg[7]/D (SDFFRQX2M)                  0.00       4.10 f
  data arrival time                                                  4.10

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg[7]/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -4.10
  --------------------------------------------------------------------------
  slack (MET)                                                       95.29


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (SDFFRQX2M)          0.50       0.50 f
  U0_SYS_CTRL/U62/Y (NOR2X2M)                             0.26       0.76 r
  U0_SYS_CTRL/U63/Y (NAND3X2M)                            0.18       0.94 f
  U0_SYS_CTRL/U34/Y (NOR2X2M)                             0.20       1.14 r
  U0_SYS_CTRL/U33/Y (INVX2M)                              0.11       1.25 f
  U0_SYS_CTRL/U67/Y (OAI221X1M)                           0.23       1.48 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.48 r
  U4/Y (BUFX2M)                                           0.42       1.90 r
  U0_RegFile/Address[0] (RegFile_test_1)                  0.00       1.90 r
  U0_RegFile/U307/Y (INVX2M)                              0.13       2.03 f
  U0_RegFile/U150/Y (BUFX2M)                              0.17       2.20 f
  U0_RegFile/U148/Y (INVX2M)                              0.75       2.95 r
  U0_RegFile/U304/Y (MX4X1M)                              0.49       3.44 f
  U0_RegFile/U280/Y (MX4X1M)                              0.34       3.78 f
  U0_RegFile/U279/Y (AO22X1M)                             0.32       4.10 f
  U0_RegFile/RdData_reg[5]/D (SDFFRQX2M)                  0.00       4.10 f
  data arrival time                                                  4.10

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg[5]/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -4.10
  --------------------------------------------------------------------------
  slack (MET)                                                       95.29


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (SDFFRQX2M)          0.50       0.50 f
  U0_SYS_CTRL/U62/Y (NOR2X2M)                             0.26       0.76 r
  U0_SYS_CTRL/U63/Y (NAND3X2M)                            0.18       0.94 f
  U0_SYS_CTRL/U34/Y (NOR2X2M)                             0.20       1.14 r
  U0_SYS_CTRL/U33/Y (INVX2M)                              0.11       1.25 f
  U0_SYS_CTRL/U67/Y (OAI221X1M)                           0.23       1.48 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.48 r
  U4/Y (BUFX2M)                                           0.42       1.90 r
  U0_RegFile/Address[0] (RegFile_test_1)                  0.00       1.90 r
  U0_RegFile/U307/Y (INVX2M)                              0.13       2.03 f
  U0_RegFile/U150/Y (BUFX2M)                              0.17       2.20 f
  U0_RegFile/U148/Y (INVX2M)                              0.75       2.95 r
  U0_RegFile/U300/Y (MX4X1M)                              0.49       3.44 f
  U0_RegFile/U260/Y (MX4X1M)                              0.34       3.78 f
  U0_RegFile/U259/Y (AO22X1M)                             0.32       4.10 f
  U0_RegFile/RdData_reg[0]/D (SDFFRQX2M)                  0.00       4.10 f
  data arrival time                                                  4.10

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/RdData_reg[0]/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -4.10
  --------------------------------------------------------------------------
  slack (MET)                                                       95.29


  Startpoint: U0_RegFile/regArr_reg[2][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][7]/CK (SDFFSQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[2][7]/Q (SDFFSQX1M)               0.62       0.62 r
  U0_RegFile/REG2[7] (RegFile_test_1)                     0.00       0.62 r
  U0_CLKDIV_MUX/IN[5] (CLKDIV_MUX)                        0.00       0.62 r
  U0_CLKDIV_MUX/U16/Y (INVX2M)                            0.09       0.71 f
  U0_CLKDIV_MUX/U12/Y (NAND4BX1M)                         0.14       0.85 r
  U0_CLKDIV_MUX/U13/Y (NOR3X2M)                           0.10       0.95 f
  U0_CLKDIV_MUX/OUT[1] (CLKDIV_MUX)                       0.00       0.95 f
  U1_ClkDiv/i_div_ratio[1] (ClkDiv_test_1)                0.00       0.95 f
  U1_ClkDiv/U6/Y (OR2X2M)                                 0.21       1.16 f
  U1_ClkDiv/U19/Y (OR2X1M)                                0.24       1.41 f
  U1_ClkDiv/U21/Y (NOR2X1M)                               0.18       1.58 r
  U1_ClkDiv/U23/Y (CLKNAND2X2M)                           0.15       1.74 f
  U1_ClkDiv/U26/Y (NOR2X1M)                               0.14       1.87 r
  U1_ClkDiv/U27/Y (CLKXOR2X2M)                            0.24       2.11 r
  U1_ClkDiv/U48/Y (CLKXOR2X2M)                            0.21       2.32 f
  U1_ClkDiv/U44/Y (NOR4X1M)                               0.15       2.47 r
  U1_ClkDiv/U43/Y (NAND4X1M)                              0.20       2.67 f
  U1_ClkDiv/U42/Y (MXI2X1M)                               0.18       2.85 r
  U1_ClkDiv/U41/Y (CLKNAND2X2M)                           0.13       2.98 f
  U1_ClkDiv/U35/Y (AND3X1M)                               0.30       3.28 f
  U1_ClkDiv/U34/Y (AO22X1M)                               0.41       3.69 f
  U1_ClkDiv/count_reg[6]/D (SDFFRQX2M)                    0.00       3.69 f
  data arrival time                                                  3.69

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1_ClkDiv/count_reg[6]/CK (SDFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                       95.69


  Startpoint: U0_RegFile/regArr_reg[2][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][7]/CK (SDFFSQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[2][7]/Q (SDFFSQX1M)               0.62       0.62 r
  U0_RegFile/REG2[7] (RegFile_test_1)                     0.00       0.62 r
  U0_CLKDIV_MUX/IN[5] (CLKDIV_MUX)                        0.00       0.62 r
  U0_CLKDIV_MUX/U16/Y (INVX2M)                            0.09       0.71 f
  U0_CLKDIV_MUX/U12/Y (NAND4BX1M)                         0.14       0.85 r
  U0_CLKDIV_MUX/U13/Y (NOR3X2M)                           0.10       0.95 f
  U0_CLKDIV_MUX/OUT[1] (CLKDIV_MUX)                       0.00       0.95 f
  U1_ClkDiv/i_div_ratio[1] (ClkDiv_test_1)                0.00       0.95 f
  U1_ClkDiv/U6/Y (OR2X2M)                                 0.21       1.16 f
  U1_ClkDiv/U19/Y (OR2X1M)                                0.24       1.41 f
  U1_ClkDiv/U21/Y (NOR2X1M)                               0.18       1.58 r
  U1_ClkDiv/U23/Y (CLKNAND2X2M)                           0.15       1.74 f
  U1_ClkDiv/U26/Y (NOR2X1M)                               0.14       1.87 r
  U1_ClkDiv/U27/Y (CLKXOR2X2M)                            0.24       2.11 r
  U1_ClkDiv/U48/Y (CLKXOR2X2M)                            0.21       2.32 f
  U1_ClkDiv/U44/Y (NOR4X1M)                               0.15       2.47 r
  U1_ClkDiv/U43/Y (NAND4X1M)                              0.20       2.67 f
  U1_ClkDiv/U42/Y (MXI2X1M)                               0.18       2.85 r
  U1_ClkDiv/U41/Y (CLKNAND2X2M)                           0.13       2.98 f
  U1_ClkDiv/U35/Y (AND3X1M)                               0.30       3.28 f
  U1_ClkDiv/U28/Y (AO22X1M)                               0.41       3.69 f
  U1_ClkDiv/count_reg[0]/D (SDFFRQX2M)                    0.00       3.69 f
  data arrival time                                                  3.69

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1_ClkDiv/count_reg[0]/CK (SDFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                       95.69


  Startpoint: U0_RegFile/regArr_reg[2][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][7]/CK (SDFFSQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[2][7]/Q (SDFFSQX1M)               0.62       0.62 r
  U0_RegFile/REG2[7] (RegFile_test_1)                     0.00       0.62 r
  U0_CLKDIV_MUX/IN[5] (CLKDIV_MUX)                        0.00       0.62 r
  U0_CLKDIV_MUX/U16/Y (INVX2M)                            0.09       0.71 f
  U0_CLKDIV_MUX/U12/Y (NAND4BX1M)                         0.14       0.85 r
  U0_CLKDIV_MUX/U13/Y (NOR3X2M)                           0.10       0.95 f
  U0_CLKDIV_MUX/OUT[1] (CLKDIV_MUX)                       0.00       0.95 f
  U1_ClkDiv/i_div_ratio[1] (ClkDiv_test_1)                0.00       0.95 f
  U1_ClkDiv/U6/Y (OR2X2M)                                 0.21       1.16 f
  U1_ClkDiv/U19/Y (OR2X1M)                                0.24       1.41 f
  U1_ClkDiv/U21/Y (NOR2X1M)                               0.18       1.58 r
  U1_ClkDiv/U23/Y (CLKNAND2X2M)                           0.15       1.74 f
  U1_ClkDiv/U26/Y (NOR2X1M)                               0.14       1.87 r
  U1_ClkDiv/U27/Y (CLKXOR2X2M)                            0.24       2.11 r
  U1_ClkDiv/U48/Y (CLKXOR2X2M)                            0.21       2.32 f
  U1_ClkDiv/U44/Y (NOR4X1M)                               0.15       2.47 r
  U1_ClkDiv/U43/Y (NAND4X1M)                              0.20       2.67 f
  U1_ClkDiv/U42/Y (MXI2X1M)                               0.18       2.85 r
  U1_ClkDiv/U41/Y (CLKNAND2X2M)                           0.13       2.98 f
  U1_ClkDiv/U35/Y (AND3X1M)                               0.30       3.28 f
  U1_ClkDiv/U33/Y (AO22X1M)                               0.41       3.69 f
  U1_ClkDiv/count_reg[5]/D (SDFFRQX2M)                    0.00       3.69 f
  data arrival time                                                  3.69

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1_ClkDiv/count_reg[5]/CK (SDFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                       95.69


  Startpoint: U0_RegFile/regArr_reg[2][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][7]/CK (SDFFSQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[2][7]/Q (SDFFSQX1M)               0.62       0.62 r
  U0_RegFile/REG2[7] (RegFile_test_1)                     0.00       0.62 r
  U0_CLKDIV_MUX/IN[5] (CLKDIV_MUX)                        0.00       0.62 r
  U0_CLKDIV_MUX/U16/Y (INVX2M)                            0.09       0.71 f
  U0_CLKDIV_MUX/U12/Y (NAND4BX1M)                         0.14       0.85 r
  U0_CLKDIV_MUX/U13/Y (NOR3X2M)                           0.10       0.95 f
  U0_CLKDIV_MUX/OUT[1] (CLKDIV_MUX)                       0.00       0.95 f
  U1_ClkDiv/i_div_ratio[1] (ClkDiv_test_1)                0.00       0.95 f
  U1_ClkDiv/U6/Y (OR2X2M)                                 0.21       1.16 f
  U1_ClkDiv/U19/Y (OR2X1M)                                0.24       1.41 f
  U1_ClkDiv/U21/Y (NOR2X1M)                               0.18       1.58 r
  U1_ClkDiv/U23/Y (CLKNAND2X2M)                           0.15       1.74 f
  U1_ClkDiv/U26/Y (NOR2X1M)                               0.14       1.87 r
  U1_ClkDiv/U27/Y (CLKXOR2X2M)                            0.24       2.11 r
  U1_ClkDiv/U48/Y (CLKXOR2X2M)                            0.21       2.32 f
  U1_ClkDiv/U44/Y (NOR4X1M)                               0.15       2.47 r
  U1_ClkDiv/U43/Y (NAND4X1M)                              0.20       2.67 f
  U1_ClkDiv/U42/Y (MXI2X1M)                               0.18       2.85 r
  U1_ClkDiv/U41/Y (CLKNAND2X2M)                           0.13       2.98 f
  U1_ClkDiv/U35/Y (AND3X1M)                               0.30       3.28 f
  U1_ClkDiv/U32/Y (AO22X1M)                               0.41       3.69 f
  U1_ClkDiv/count_reg[4]/D (SDFFRQX2M)                    0.00       3.69 f
  data arrival time                                                  3.69

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1_ClkDiv/count_reg[4]/CK (SDFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                       95.69


  Startpoint: U0_RegFile/regArr_reg[2][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][7]/CK (SDFFSQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[2][7]/Q (SDFFSQX1M)               0.62       0.62 r
  U0_RegFile/REG2[7] (RegFile_test_1)                     0.00       0.62 r
  U0_CLKDIV_MUX/IN[5] (CLKDIV_MUX)                        0.00       0.62 r
  U0_CLKDIV_MUX/U16/Y (INVX2M)                            0.09       0.71 f
  U0_CLKDIV_MUX/U12/Y (NAND4BX1M)                         0.14       0.85 r
  U0_CLKDIV_MUX/U13/Y (NOR3X2M)                           0.10       0.95 f
  U0_CLKDIV_MUX/OUT[1] (CLKDIV_MUX)                       0.00       0.95 f
  U1_ClkDiv/i_div_ratio[1] (ClkDiv_test_1)                0.00       0.95 f
  U1_ClkDiv/U6/Y (OR2X2M)                                 0.21       1.16 f
  U1_ClkDiv/U19/Y (OR2X1M)                                0.24       1.41 f
  U1_ClkDiv/U21/Y (NOR2X1M)                               0.18       1.58 r
  U1_ClkDiv/U23/Y (CLKNAND2X2M)                           0.15       1.74 f
  U1_ClkDiv/U26/Y (NOR2X1M)                               0.14       1.87 r
  U1_ClkDiv/U27/Y (CLKXOR2X2M)                            0.24       2.11 r
  U1_ClkDiv/U48/Y (CLKXOR2X2M)                            0.21       2.32 f
  U1_ClkDiv/U44/Y (NOR4X1M)                               0.15       2.47 r
  U1_ClkDiv/U43/Y (NAND4X1M)                              0.20       2.67 f
  U1_ClkDiv/U42/Y (MXI2X1M)                               0.18       2.85 r
  U1_ClkDiv/U41/Y (CLKNAND2X2M)                           0.13       2.98 f
  U1_ClkDiv/U35/Y (AND3X1M)                               0.30       3.28 f
  U1_ClkDiv/U31/Y (AO22X1M)                               0.41       3.69 f
  U1_ClkDiv/count_reg[3]/D (SDFFRQX2M)                    0.00       3.69 f
  data arrival time                                                  3.69

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1_ClkDiv/count_reg[3]/CK (SDFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                       95.69


  Startpoint: U0_RegFile/regArr_reg[2][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][7]/CK (SDFFSQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[2][7]/Q (SDFFSQX1M)               0.62       0.62 r
  U0_RegFile/REG2[7] (RegFile_test_1)                     0.00       0.62 r
  U0_CLKDIV_MUX/IN[5] (CLKDIV_MUX)                        0.00       0.62 r
  U0_CLKDIV_MUX/U16/Y (INVX2M)                            0.09       0.71 f
  U0_CLKDIV_MUX/U12/Y (NAND4BX1M)                         0.14       0.85 r
  U0_CLKDIV_MUX/U13/Y (NOR3X2M)                           0.10       0.95 f
  U0_CLKDIV_MUX/OUT[1] (CLKDIV_MUX)                       0.00       0.95 f
  U1_ClkDiv/i_div_ratio[1] (ClkDiv_test_1)                0.00       0.95 f
  U1_ClkDiv/U6/Y (OR2X2M)                                 0.21       1.16 f
  U1_ClkDiv/U19/Y (OR2X1M)                                0.24       1.41 f
  U1_ClkDiv/U21/Y (NOR2X1M)                               0.18       1.58 r
  U1_ClkDiv/U23/Y (CLKNAND2X2M)                           0.15       1.74 f
  U1_ClkDiv/U26/Y (NOR2X1M)                               0.14       1.87 r
  U1_ClkDiv/U27/Y (CLKXOR2X2M)                            0.24       2.11 r
  U1_ClkDiv/U48/Y (CLKXOR2X2M)                            0.21       2.32 f
  U1_ClkDiv/U44/Y (NOR4X1M)                               0.15       2.47 r
  U1_ClkDiv/U43/Y (NAND4X1M)                              0.20       2.67 f
  U1_ClkDiv/U42/Y (MXI2X1M)                               0.18       2.85 r
  U1_ClkDiv/U41/Y (CLKNAND2X2M)                           0.13       2.98 f
  U1_ClkDiv/U35/Y (AND3X1M)                               0.30       3.28 f
  U1_ClkDiv/U30/Y (AO22X1M)                               0.41       3.69 f
  U1_ClkDiv/count_reg[2]/D (SDFFRQX2M)                    0.00       3.69 f
  data arrival time                                                  3.69

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                       95.69


  Startpoint: U0_RegFile/regArr_reg[2][7]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][7]/CK (SDFFSQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[2][7]/Q (SDFFSQX1M)               0.62       0.62 r
  U0_RegFile/REG2[7] (RegFile_test_1)                     0.00       0.62 r
  U0_CLKDIV_MUX/IN[5] (CLKDIV_MUX)                        0.00       0.62 r
  U0_CLKDIV_MUX/U16/Y (INVX2M)                            0.09       0.71 f
  U0_CLKDIV_MUX/U12/Y (NAND4BX1M)                         0.14       0.85 r
  U0_CLKDIV_MUX/U13/Y (NOR3X2M)                           0.10       0.95 f
  U0_CLKDIV_MUX/OUT[1] (CLKDIV_MUX)                       0.00       0.95 f
  U1_ClkDiv/i_div_ratio[1] (ClkDiv_test_1)                0.00       0.95 f
  U1_ClkDiv/U6/Y (OR2X2M)                                 0.21       1.16 f
  U1_ClkDiv/U19/Y (OR2X1M)                                0.24       1.41 f
  U1_ClkDiv/U21/Y (NOR2X1M)                               0.18       1.58 r
  U1_ClkDiv/U23/Y (CLKNAND2X2M)                           0.15       1.74 f
  U1_ClkDiv/U26/Y (NOR2X1M)                               0.14       1.87 r
  U1_ClkDiv/U27/Y (CLKXOR2X2M)                            0.24       2.11 r
  U1_ClkDiv/U48/Y (CLKXOR2X2M)                            0.21       2.32 f
  U1_ClkDiv/U44/Y (NOR4X1M)                               0.15       2.47 r
  U1_ClkDiv/U43/Y (NAND4X1M)                              0.20       2.67 f
  U1_ClkDiv/U42/Y (MXI2X1M)                               0.18       2.85 r
  U1_ClkDiv/U41/Y (CLKNAND2X2M)                           0.13       2.98 f
  U1_ClkDiv/U35/Y (AND3X1M)                               0.30       3.28 f
  U1_ClkDiv/U29/Y (AO22X1M)                               0.41       3.69 f
  U1_ClkDiv/count_reg[1]/D (SDFFRQX2M)                    0.00       3.69 f
  data arrival time                                                  3.69

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U1_ClkDiv/count_reg[1]/CK (SDFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                       95.69


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/regArr_reg[2][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (SDFFRQX2M)          0.50       0.50 f
  U0_SYS_CTRL/U62/Y (NOR2X2M)                             0.26       0.76 r
  U0_SYS_CTRL/U63/Y (NAND3X2M)                            0.18       0.94 f
  U0_SYS_CTRL/U34/Y (NOR2X2M)                             0.20       1.14 r
  U0_SYS_CTRL/U33/Y (INVX2M)                              0.11       1.25 f
  U0_SYS_CTRL/U67/Y (OAI221X1M)                           0.23       1.48 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.48 r
  U4/Y (BUFX2M)                                           0.42       1.90 r
  U0_RegFile/Address[0] (RegFile_test_1)                  0.00       1.90 r
  U0_RegFile/U307/Y (INVX2M)                              0.13       2.03 f
  U0_RegFile/U150/Y (BUFX2M)                              0.17       2.20 f
  U0_RegFile/U148/Y (INVX2M)                              0.75       2.95 r
  U0_RegFile/U162/Y (NOR2BX2M)                            0.22       3.17 f
  U0_RegFile/U164/Y (NAND2X2M)                            0.27       3.44 r
  U0_RegFile/U374/Y (OAI2BB2X1M)                          0.14       3.58 f
  U0_RegFile/regArr_reg[2][7]/D (SDFFSQX1M)               0.00       3.58 f
  data arrival time                                                  3.58

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/regArr_reg[2][7]/CK (SDFFSQX1M)              0.00      99.80 r
  library setup time                                     -0.45      99.35
  data required time                                                99.35
  --------------------------------------------------------------------------
  data required time                                                99.35
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                       95.77


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/regArr_reg[2][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (SDFFRQX2M)          0.50       0.50 f
  U0_SYS_CTRL/U62/Y (NOR2X2M)                             0.26       0.76 r
  U0_SYS_CTRL/U63/Y (NAND3X2M)                            0.18       0.94 f
  U0_SYS_CTRL/U34/Y (NOR2X2M)                             0.20       1.14 r
  U0_SYS_CTRL/U33/Y (INVX2M)                              0.11       1.25 f
  U0_SYS_CTRL/U67/Y (OAI221X1M)                           0.23       1.48 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.48 r
  U4/Y (BUFX2M)                                           0.42       1.90 r
  U0_RegFile/Address[0] (RegFile_test_1)                  0.00       1.90 r
  U0_RegFile/U307/Y (INVX2M)                              0.13       2.03 f
  U0_RegFile/U150/Y (BUFX2M)                              0.17       2.20 f
  U0_RegFile/U148/Y (INVX2M)                              0.75       2.95 r
  U0_RegFile/U162/Y (NOR2BX2M)                            0.22       3.17 f
  U0_RegFile/U164/Y (NAND2X2M)                            0.27       3.44 r
  U0_RegFile/U373/Y (OAI2BB2X1M)                          0.14       3.58 f
  U0_RegFile/regArr_reg[2][0]/D (SDFFSQX2M)               0.00       3.58 f
  data arrival time                                                  3.58

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/regArr_reg[2][0]/CK (SDFFSQX2M)              0.00      99.80 r
  library setup time                                     -0.44      99.36
  data required time                                                99.36
  --------------------------------------------------------------------------
  data required time                                                99.36
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                       95.77


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/regArr_reg[2][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (SDFFRQX2M)          0.50       0.50 f
  U0_SYS_CTRL/U62/Y (NOR2X2M)                             0.26       0.76 r
  U0_SYS_CTRL/U63/Y (NAND3X2M)                            0.18       0.94 f
  U0_SYS_CTRL/U34/Y (NOR2X2M)                             0.20       1.14 r
  U0_SYS_CTRL/U33/Y (INVX2M)                              0.11       1.25 f
  U0_SYS_CTRL/U67/Y (OAI221X1M)                           0.23       1.48 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.48 r
  U4/Y (BUFX2M)                                           0.42       1.90 r
  U0_RegFile/Address[0] (RegFile_test_1)                  0.00       1.90 r
  U0_RegFile/U307/Y (INVX2M)                              0.13       2.03 f
  U0_RegFile/U150/Y (BUFX2M)                              0.17       2.20 f
  U0_RegFile/U148/Y (INVX2M)                              0.75       2.95 r
  U0_RegFile/U162/Y (NOR2BX2M)                            0.22       3.17 f
  U0_RegFile/U164/Y (NAND2X2M)                            0.27       3.44 r
  U0_RegFile/U360/Y (OAI2BB2X1M)                          0.13       3.58 f
  U0_RegFile/regArr_reg[2][1]/D (SDFFRQX2M)               0.00       3.58 f
  data arrival time                                                  3.58

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/regArr_reg[2][1]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                       95.81


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/regArr_reg[2][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (SDFFRQX2M)          0.50       0.50 f
  U0_SYS_CTRL/U62/Y (NOR2X2M)                             0.26       0.76 r
  U0_SYS_CTRL/U63/Y (NAND3X2M)                            0.18       0.94 f
  U0_SYS_CTRL/U34/Y (NOR2X2M)                             0.20       1.14 r
  U0_SYS_CTRL/U33/Y (INVX2M)                              0.11       1.25 f
  U0_SYS_CTRL/U67/Y (OAI221X1M)                           0.23       1.48 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.48 r
  U4/Y (BUFX2M)                                           0.42       1.90 r
  U0_RegFile/Address[0] (RegFile_test_1)                  0.00       1.90 r
  U0_RegFile/U307/Y (INVX2M)                              0.13       2.03 f
  U0_RegFile/U150/Y (BUFX2M)                              0.17       2.20 f
  U0_RegFile/U148/Y (INVX2M)                              0.75       2.95 r
  U0_RegFile/U162/Y (NOR2BX2M)                            0.22       3.17 f
  U0_RegFile/U164/Y (NAND2X2M)                            0.27       3.44 r
  U0_RegFile/U361/Y (OAI2BB2X1M)                          0.13       3.58 f
  U0_RegFile/regArr_reg[2][2]/D (SDFFRQX2M)               0.00       3.58 f
  data arrival time                                                  3.58

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/regArr_reg[2][2]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                       95.81


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/regArr_reg[2][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (SDFFRQX2M)          0.50       0.50 f
  U0_SYS_CTRL/U62/Y (NOR2X2M)                             0.26       0.76 r
  U0_SYS_CTRL/U63/Y (NAND3X2M)                            0.18       0.94 f
  U0_SYS_CTRL/U34/Y (NOR2X2M)                             0.20       1.14 r
  U0_SYS_CTRL/U33/Y (INVX2M)                              0.11       1.25 f
  U0_SYS_CTRL/U67/Y (OAI221X1M)                           0.23       1.48 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.48 r
  U4/Y (BUFX2M)                                           0.42       1.90 r
  U0_RegFile/Address[0] (RegFile_test_1)                  0.00       1.90 r
  U0_RegFile/U307/Y (INVX2M)                              0.13       2.03 f
  U0_RegFile/U150/Y (BUFX2M)                              0.17       2.20 f
  U0_RegFile/U148/Y (INVX2M)                              0.75       2.95 r
  U0_RegFile/U162/Y (NOR2BX2M)                            0.22       3.17 f
  U0_RegFile/U164/Y (NAND2X2M)                            0.27       3.44 r
  U0_RegFile/U362/Y (OAI2BB2X1M)                          0.13       3.58 f
  U0_RegFile/regArr_reg[2][3]/D (SDFFRQX2M)               0.00       3.58 f
  data arrival time                                                  3.58

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_RegFile/regArr_reg[2][3]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                       95.81


1
