
in-class-2-24.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c7ec  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002ba4  0800c9c4  0800c9c4  0001c9c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f568  0800f568  000200e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800f568  0800f568  0001f568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f570  0800f570  000200e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f570  0800f570  0001f570  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f574  0800f574  0001f574  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000e8  20000000  0800f578  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b08  200000e8  0800f660  000200e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000bf0  0800f660  00020bf0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e574  00000000  00000000  00020118  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000555b  00000000  00000000  0004e68c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002368  00000000  00000000  00053be8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002128  00000000  00000000  00055f50  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002a992  00000000  00000000  00058078  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002022b  00000000  00000000  00082a0a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ebb48  00000000  00000000  000a2c35  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0018e77d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000098c0  00000000  00000000  0018e7f8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200000e8 	.word	0x200000e8
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800c9ac 	.word	0x0800c9ac

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200000ec 	.word	0x200000ec
 8000214:	0800c9ac 	.word	0x0800c9ac

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b972 	b.w	8000514 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9e08      	ldr	r6, [sp, #32]
 800024e:	4604      	mov	r4, r0
 8000250:	4688      	mov	r8, r1
 8000252:	2b00      	cmp	r3, #0
 8000254:	d14b      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000256:	428a      	cmp	r2, r1
 8000258:	4615      	mov	r5, r2
 800025a:	d967      	bls.n	800032c <__udivmoddi4+0xe4>
 800025c:	fab2 f282 	clz	r2, r2
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0720 	rsb	r7, r2, #32
 8000266:	fa01 f302 	lsl.w	r3, r1, r2
 800026a:	fa20 f707 	lsr.w	r7, r0, r7
 800026e:	4095      	lsls	r5, r2
 8000270:	ea47 0803 	orr.w	r8, r7, r3
 8000274:	4094      	lsls	r4, r2
 8000276:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800027a:	0c23      	lsrs	r3, r4, #16
 800027c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000280:	fa1f fc85 	uxth.w	ip, r5
 8000284:	fb0e 8817 	mls	r8, lr, r7, r8
 8000288:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028c:	fb07 f10c 	mul.w	r1, r7, ip
 8000290:	4299      	cmp	r1, r3
 8000292:	d909      	bls.n	80002a8 <__udivmoddi4+0x60>
 8000294:	18eb      	adds	r3, r5, r3
 8000296:	f107 30ff 	add.w	r0, r7, #4294967295
 800029a:	f080 811b 	bcs.w	80004d4 <__udivmoddi4+0x28c>
 800029e:	4299      	cmp	r1, r3
 80002a0:	f240 8118 	bls.w	80004d4 <__udivmoddi4+0x28c>
 80002a4:	3f02      	subs	r7, #2
 80002a6:	442b      	add	r3, r5
 80002a8:	1a5b      	subs	r3, r3, r1
 80002aa:	b2a4      	uxth	r4, r4
 80002ac:	fbb3 f0fe 	udiv	r0, r3, lr
 80002b0:	fb0e 3310 	mls	r3, lr, r0, r3
 80002b4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b8:	fb00 fc0c 	mul.w	ip, r0, ip
 80002bc:	45a4      	cmp	ip, r4
 80002be:	d909      	bls.n	80002d4 <__udivmoddi4+0x8c>
 80002c0:	192c      	adds	r4, r5, r4
 80002c2:	f100 33ff 	add.w	r3, r0, #4294967295
 80002c6:	f080 8107 	bcs.w	80004d8 <__udivmoddi4+0x290>
 80002ca:	45a4      	cmp	ip, r4
 80002cc:	f240 8104 	bls.w	80004d8 <__udivmoddi4+0x290>
 80002d0:	3802      	subs	r0, #2
 80002d2:	442c      	add	r4, r5
 80002d4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002d8:	eba4 040c 	sub.w	r4, r4, ip
 80002dc:	2700      	movs	r7, #0
 80002de:	b11e      	cbz	r6, 80002e8 <__udivmoddi4+0xa0>
 80002e0:	40d4      	lsrs	r4, r2
 80002e2:	2300      	movs	r3, #0
 80002e4:	e9c6 4300 	strd	r4, r3, [r6]
 80002e8:	4639      	mov	r1, r7
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d909      	bls.n	8000306 <__udivmoddi4+0xbe>
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	f000 80eb 	beq.w	80004ce <__udivmoddi4+0x286>
 80002f8:	2700      	movs	r7, #0
 80002fa:	e9c6 0100 	strd	r0, r1, [r6]
 80002fe:	4638      	mov	r0, r7
 8000300:	4639      	mov	r1, r7
 8000302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000306:	fab3 f783 	clz	r7, r3
 800030a:	2f00      	cmp	r7, #0
 800030c:	d147      	bne.n	800039e <__udivmoddi4+0x156>
 800030e:	428b      	cmp	r3, r1
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xd0>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 80fa 	bhi.w	800050c <__udivmoddi4+0x2c4>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb61 0303 	sbc.w	r3, r1, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4698      	mov	r8, r3
 8000322:	2e00      	cmp	r6, #0
 8000324:	d0e0      	beq.n	80002e8 <__udivmoddi4+0xa0>
 8000326:	e9c6 4800 	strd	r4, r8, [r6]
 800032a:	e7dd      	b.n	80002e8 <__udivmoddi4+0xa0>
 800032c:	b902      	cbnz	r2, 8000330 <__udivmoddi4+0xe8>
 800032e:	deff      	udf	#255	; 0xff
 8000330:	fab2 f282 	clz	r2, r2
 8000334:	2a00      	cmp	r2, #0
 8000336:	f040 808f 	bne.w	8000458 <__udivmoddi4+0x210>
 800033a:	1b49      	subs	r1, r1, r5
 800033c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000340:	fa1f f885 	uxth.w	r8, r5
 8000344:	2701      	movs	r7, #1
 8000346:	fbb1 fcfe 	udiv	ip, r1, lr
 800034a:	0c23      	lsrs	r3, r4, #16
 800034c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000350:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000354:	fb08 f10c 	mul.w	r1, r8, ip
 8000358:	4299      	cmp	r1, r3
 800035a:	d907      	bls.n	800036c <__udivmoddi4+0x124>
 800035c:	18eb      	adds	r3, r5, r3
 800035e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x122>
 8000364:	4299      	cmp	r1, r3
 8000366:	f200 80cd 	bhi.w	8000504 <__udivmoddi4+0x2bc>
 800036a:	4684      	mov	ip, r0
 800036c:	1a59      	subs	r1, r3, r1
 800036e:	b2a3      	uxth	r3, r4
 8000370:	fbb1 f0fe 	udiv	r0, r1, lr
 8000374:	fb0e 1410 	mls	r4, lr, r0, r1
 8000378:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800037c:	fb08 f800 	mul.w	r8, r8, r0
 8000380:	45a0      	cmp	r8, r4
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x14c>
 8000384:	192c      	adds	r4, r5, r4
 8000386:	f100 33ff 	add.w	r3, r0, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x14a>
 800038c:	45a0      	cmp	r8, r4
 800038e:	f200 80b6 	bhi.w	80004fe <__udivmoddi4+0x2b6>
 8000392:	4618      	mov	r0, r3
 8000394:	eba4 0408 	sub.w	r4, r4, r8
 8000398:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800039c:	e79f      	b.n	80002de <__udivmoddi4+0x96>
 800039e:	f1c7 0c20 	rsb	ip, r7, #32
 80003a2:	40bb      	lsls	r3, r7
 80003a4:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003a8:	ea4e 0e03 	orr.w	lr, lr, r3
 80003ac:	fa01 f407 	lsl.w	r4, r1, r7
 80003b0:	fa20 f50c 	lsr.w	r5, r0, ip
 80003b4:	fa21 f30c 	lsr.w	r3, r1, ip
 80003b8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003bc:	4325      	orrs	r5, r4
 80003be:	fbb3 f9f8 	udiv	r9, r3, r8
 80003c2:	0c2c      	lsrs	r4, r5, #16
 80003c4:	fb08 3319 	mls	r3, r8, r9, r3
 80003c8:	fa1f fa8e 	uxth.w	sl, lr
 80003cc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003d0:	fb09 f40a 	mul.w	r4, r9, sl
 80003d4:	429c      	cmp	r4, r3
 80003d6:	fa02 f207 	lsl.w	r2, r2, r7
 80003da:	fa00 f107 	lsl.w	r1, r0, r7
 80003de:	d90b      	bls.n	80003f8 <__udivmoddi4+0x1b0>
 80003e0:	eb1e 0303 	adds.w	r3, lr, r3
 80003e4:	f109 30ff 	add.w	r0, r9, #4294967295
 80003e8:	f080 8087 	bcs.w	80004fa <__udivmoddi4+0x2b2>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f240 8084 	bls.w	80004fa <__udivmoddi4+0x2b2>
 80003f2:	f1a9 0902 	sub.w	r9, r9, #2
 80003f6:	4473      	add	r3, lr
 80003f8:	1b1b      	subs	r3, r3, r4
 80003fa:	b2ad      	uxth	r5, r5
 80003fc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000400:	fb08 3310 	mls	r3, r8, r0, r3
 8000404:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000408:	fb00 fa0a 	mul.w	sl, r0, sl
 800040c:	45a2      	cmp	sl, r4
 800040e:	d908      	bls.n	8000422 <__udivmoddi4+0x1da>
 8000410:	eb1e 0404 	adds.w	r4, lr, r4
 8000414:	f100 33ff 	add.w	r3, r0, #4294967295
 8000418:	d26b      	bcs.n	80004f2 <__udivmoddi4+0x2aa>
 800041a:	45a2      	cmp	sl, r4
 800041c:	d969      	bls.n	80004f2 <__udivmoddi4+0x2aa>
 800041e:	3802      	subs	r0, #2
 8000420:	4474      	add	r4, lr
 8000422:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000426:	fba0 8902 	umull	r8, r9, r0, r2
 800042a:	eba4 040a 	sub.w	r4, r4, sl
 800042e:	454c      	cmp	r4, r9
 8000430:	46c2      	mov	sl, r8
 8000432:	464b      	mov	r3, r9
 8000434:	d354      	bcc.n	80004e0 <__udivmoddi4+0x298>
 8000436:	d051      	beq.n	80004dc <__udivmoddi4+0x294>
 8000438:	2e00      	cmp	r6, #0
 800043a:	d069      	beq.n	8000510 <__udivmoddi4+0x2c8>
 800043c:	ebb1 050a 	subs.w	r5, r1, sl
 8000440:	eb64 0403 	sbc.w	r4, r4, r3
 8000444:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000448:	40fd      	lsrs	r5, r7
 800044a:	40fc      	lsrs	r4, r7
 800044c:	ea4c 0505 	orr.w	r5, ip, r5
 8000450:	e9c6 5400 	strd	r5, r4, [r6]
 8000454:	2700      	movs	r7, #0
 8000456:	e747      	b.n	80002e8 <__udivmoddi4+0xa0>
 8000458:	f1c2 0320 	rsb	r3, r2, #32
 800045c:	fa20 f703 	lsr.w	r7, r0, r3
 8000460:	4095      	lsls	r5, r2
 8000462:	fa01 f002 	lsl.w	r0, r1, r2
 8000466:	fa21 f303 	lsr.w	r3, r1, r3
 800046a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800046e:	4338      	orrs	r0, r7
 8000470:	0c01      	lsrs	r1, r0, #16
 8000472:	fbb3 f7fe 	udiv	r7, r3, lr
 8000476:	fa1f f885 	uxth.w	r8, r5
 800047a:	fb0e 3317 	mls	r3, lr, r7, r3
 800047e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000482:	fb07 f308 	mul.w	r3, r7, r8
 8000486:	428b      	cmp	r3, r1
 8000488:	fa04 f402 	lsl.w	r4, r4, r2
 800048c:	d907      	bls.n	800049e <__udivmoddi4+0x256>
 800048e:	1869      	adds	r1, r5, r1
 8000490:	f107 3cff 	add.w	ip, r7, #4294967295
 8000494:	d22f      	bcs.n	80004f6 <__udivmoddi4+0x2ae>
 8000496:	428b      	cmp	r3, r1
 8000498:	d92d      	bls.n	80004f6 <__udivmoddi4+0x2ae>
 800049a:	3f02      	subs	r7, #2
 800049c:	4429      	add	r1, r5
 800049e:	1acb      	subs	r3, r1, r3
 80004a0:	b281      	uxth	r1, r0
 80004a2:	fbb3 f0fe 	udiv	r0, r3, lr
 80004a6:	fb0e 3310 	mls	r3, lr, r0, r3
 80004aa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ae:	fb00 f308 	mul.w	r3, r0, r8
 80004b2:	428b      	cmp	r3, r1
 80004b4:	d907      	bls.n	80004c6 <__udivmoddi4+0x27e>
 80004b6:	1869      	adds	r1, r5, r1
 80004b8:	f100 3cff 	add.w	ip, r0, #4294967295
 80004bc:	d217      	bcs.n	80004ee <__udivmoddi4+0x2a6>
 80004be:	428b      	cmp	r3, r1
 80004c0:	d915      	bls.n	80004ee <__udivmoddi4+0x2a6>
 80004c2:	3802      	subs	r0, #2
 80004c4:	4429      	add	r1, r5
 80004c6:	1ac9      	subs	r1, r1, r3
 80004c8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004cc:	e73b      	b.n	8000346 <__udivmoddi4+0xfe>
 80004ce:	4637      	mov	r7, r6
 80004d0:	4630      	mov	r0, r6
 80004d2:	e709      	b.n	80002e8 <__udivmoddi4+0xa0>
 80004d4:	4607      	mov	r7, r0
 80004d6:	e6e7      	b.n	80002a8 <__udivmoddi4+0x60>
 80004d8:	4618      	mov	r0, r3
 80004da:	e6fb      	b.n	80002d4 <__udivmoddi4+0x8c>
 80004dc:	4541      	cmp	r1, r8
 80004de:	d2ab      	bcs.n	8000438 <__udivmoddi4+0x1f0>
 80004e0:	ebb8 0a02 	subs.w	sl, r8, r2
 80004e4:	eb69 020e 	sbc.w	r2, r9, lr
 80004e8:	3801      	subs	r0, #1
 80004ea:	4613      	mov	r3, r2
 80004ec:	e7a4      	b.n	8000438 <__udivmoddi4+0x1f0>
 80004ee:	4660      	mov	r0, ip
 80004f0:	e7e9      	b.n	80004c6 <__udivmoddi4+0x27e>
 80004f2:	4618      	mov	r0, r3
 80004f4:	e795      	b.n	8000422 <__udivmoddi4+0x1da>
 80004f6:	4667      	mov	r7, ip
 80004f8:	e7d1      	b.n	800049e <__udivmoddi4+0x256>
 80004fa:	4681      	mov	r9, r0
 80004fc:	e77c      	b.n	80003f8 <__udivmoddi4+0x1b0>
 80004fe:	3802      	subs	r0, #2
 8000500:	442c      	add	r4, r5
 8000502:	e747      	b.n	8000394 <__udivmoddi4+0x14c>
 8000504:	f1ac 0c02 	sub.w	ip, ip, #2
 8000508:	442b      	add	r3, r5
 800050a:	e72f      	b.n	800036c <__udivmoddi4+0x124>
 800050c:	4638      	mov	r0, r7
 800050e:	e708      	b.n	8000322 <__udivmoddi4+0xda>
 8000510:	4637      	mov	r7, r6
 8000512:	e6e9      	b.n	80002e8 <__udivmoddi4+0xa0>

08000514 <__aeabi_idiv0>:
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800051e:	f002 fcef 	bl	8002f00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000522:	f000 f8a7 	bl	8000674 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000526:	f000 fba5 	bl	8000c74 <MX_GPIO_Init>
  MX_ADC1_Init();
 800052a:	f000 f943 	bl	80007b4 <MX_ADC1_Init>
  MX_DAC_Init();
 800052e:	f000 f993 	bl	8000858 <MX_DAC_Init>
  MX_DFSDM1_Init();
 8000532:	f000 f9bb 	bl	80008ac <MX_DFSDM1_Init>
  MX_DFSDM2_Init();
 8000536:	f000 f9f1 	bl	800091c <MX_DFSDM2_Init>
  MX_FMPI2C1_Init();
 800053a:	f000 fa59 	bl	80009f0 <MX_FMPI2C1_Init>
  MX_FSMC_Init();
 800053e:	f000 fd37 	bl	8000fb0 <MX_FSMC_Init>
  MX_I2S2_Init();
 8000542:	f000 fab9 	bl	8000ab8 <MX_I2S2_Init>
  MX_QUADSPI_Init();
 8000546:	f000 fae5 	bl	8000b14 <MX_QUADSPI_Init>
  MX_SDIO_SD_Init();
 800054a:	f000 fb0f 	bl	8000b6c <MX_SDIO_SD_Init>
  MX_UART10_Init();
 800054e:	f000 fb3d 	bl	8000bcc <MX_UART10_Init>
  MX_USART6_UART_Init();
 8000552:	f000 fb65 	bl	8000c20 <MX_USART6_UART_Init>
  MX_USB_HOST_Init();
 8000556:	f00b fe25 	bl	800c1a4 <MX_USB_HOST_Init>
  MX_I2C2_Init();
 800055a:	f000 fa7f 	bl	8000a5c <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_Init();
 800055e:	f002 f9d4 	bl	800290a <BSP_LCD_Init>
  BSP_LCD_Clear(LCD_COLOR_WHITE);
 8000562:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000566:	f002 fa8f 	bl	8002a88 <BSP_LCD_Clear>

  BSP_PB_Init(BUTTON_WAKEUP, BUTTON_MODE_GPIO);
 800056a:	2100      	movs	r1, #0
 800056c:	2000      	movs	r0, #0
 800056e:	f002 f817 	bl	80025a0 <BSP_PB_Init>

  BSP_LCD_SetFont(&Font16);
 8000572:	4837      	ldr	r0, [pc, #220]	; (8000650 <main+0x138>)
 8000574:	f002 fa78 	bl	8002a68 <BSP_LCD_SetFont>
  BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8000578:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 800057c:	f002 fa54 	bl	8002a28 <BSP_LCD_SetTextColor>
  BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8000580:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000584:	f002 fa60 	bl	8002a48 <BSP_LCD_SetBackColor>
  int location = 112;
 8000588:	2370      	movs	r3, #112	; 0x70
 800058a:	60fb      	str	r3, [r7, #12]
  BSP_LCD_DisplayStringAt(0, location,(uint8_t*)"Starting Project ...", CENTER_MODE);
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	b299      	uxth	r1, r3
 8000590:	2301      	movs	r3, #1
 8000592:	4a30      	ldr	r2, [pc, #192]	; (8000654 <main+0x13c>)
 8000594:	2000      	movs	r0, #0
 8000596:	f002 fad7 	bl	8002b48 <BSP_LCD_DisplayStringAt>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int button = -1;
 800059a:	f04f 33ff 	mov.w	r3, #4294967295
 800059e:	60bb      	str	r3, [r7, #8]
  char* message;
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80005a0:	f00b fe26 	bl	800c1f0 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    if(HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_6)) {
 80005a4:	2140      	movs	r1, #64	; 0x40
 80005a6:	482c      	ldr	r0, [pc, #176]	; (8000658 <main+0x140>)
 80005a8:	f003 fcf0 	bl	8003f8c <HAL_GPIO_ReadPin>
 80005ac:	4603      	mov	r3, r0
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d004      	beq.n	80005bc <main+0xa4>
    	button = 0;
 80005b2:	2300      	movs	r3, #0
 80005b4:	60bb      	str	r3, [r7, #8]
    	message = "Button 0 pressed";
 80005b6:	4b29      	ldr	r3, [pc, #164]	; (800065c <main+0x144>)
 80005b8:	607b      	str	r3, [r7, #4]
 80005ba:	e02a      	b.n	8000612 <main+0xfa>
    } else if (HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_7)) {
 80005bc:	2180      	movs	r1, #128	; 0x80
 80005be:	4826      	ldr	r0, [pc, #152]	; (8000658 <main+0x140>)
 80005c0:	f003 fce4 	bl	8003f8c <HAL_GPIO_ReadPin>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d004      	beq.n	80005d4 <main+0xbc>
    	button = 1;
 80005ca:	2301      	movs	r3, #1
 80005cc:	60bb      	str	r3, [r7, #8]
    	message = "Button 1 pressed";
 80005ce:	4b24      	ldr	r3, [pc, #144]	; (8000660 <main+0x148>)
 80005d0:	607b      	str	r3, [r7, #4]
 80005d2:	e01e      	b.n	8000612 <main+0xfa>
    } else if (HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_13)) {
 80005d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005d8:	4822      	ldr	r0, [pc, #136]	; (8000664 <main+0x14c>)
 80005da:	f003 fcd7 	bl	8003f8c <HAL_GPIO_ReadPin>
 80005de:	4603      	mov	r3, r0
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d004      	beq.n	80005ee <main+0xd6>
    	button = 2;
 80005e4:	2302      	movs	r3, #2
 80005e6:	60bb      	str	r3, [r7, #8]
    	message = "Button 2 pressed";
 80005e8:	4b1f      	ldr	r3, [pc, #124]	; (8000668 <main+0x150>)
 80005ea:	607b      	str	r3, [r7, #4]
 80005ec:	e011      	b.n	8000612 <main+0xfa>
    } else if (HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_10)) {
 80005ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005f2:	4819      	ldr	r0, [pc, #100]	; (8000658 <main+0x140>)
 80005f4:	f003 fcca 	bl	8003f8c <HAL_GPIO_ReadPin>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d004      	beq.n	8000608 <main+0xf0>
    	button = 3;
 80005fe:	2303      	movs	r3, #3
 8000600:	60bb      	str	r3, [r7, #8]
    	message = "Button 3 pressed";
 8000602:	4b1a      	ldr	r3, [pc, #104]	; (800066c <main+0x154>)
 8000604:	607b      	str	r3, [r7, #4]
 8000606:	e004      	b.n	8000612 <main+0xfa>
    } else {
    	button = -1;
 8000608:	f04f 33ff 	mov.w	r3, #4294967295
 800060c:	60bb      	str	r3, [r7, #8]
    	message = "No button pressed";
 800060e:	4b18      	ldr	r3, [pc, #96]	; (8000670 <main+0x158>)
 8000610:	607b      	str	r3, [r7, #4]
    }

    if(button >= 0)
 8000612:	68bb      	ldr	r3, [r7, #8]
 8000614:	2b00      	cmp	r3, #0
 8000616:	db13      	blt.n	8000640 <main+0x128>
    {

    	BSP_LCD_Clear(LCD_COLOR_WHITE);
 8000618:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800061c:	f002 fa34 	bl	8002a88 <BSP_LCD_Clear>
    	BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8000620:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 8000624:	f002 fa00 	bl	8002a28 <BSP_LCD_SetTextColor>
    	BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8000628:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800062c:	f002 fa0c 	bl	8002a48 <BSP_LCD_SetBackColor>
    	BSP_LCD_DisplayStringAt(0,location,(uint8_t*)message, CENTER_MODE);
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	b299      	uxth	r1, r3
 8000634:	2301      	movs	r3, #1
 8000636:	687a      	ldr	r2, [r7, #4]
 8000638:	2000      	movs	r0, #0
 800063a:	f002 fa85 	bl	8002b48 <BSP_LCD_DisplayStringAt>
 800063e:	e7af      	b.n	80005a0 <main+0x88>
    	//location += 20;
    }
    else
    {
    	BSP_LCD_Clear(LCD_COLOR_WHITE);
 8000640:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000644:	f002 fa20 	bl	8002a88 <BSP_LCD_Clear>
    	location = 0;
 8000648:	2300      	movs	r3, #0
 800064a:	60fb      	str	r3, [r7, #12]
    MX_USB_HOST_Process();
 800064c:	e7a8      	b.n	80005a0 <main+0x88>
 800064e:	bf00      	nop
 8000650:	2000004c 	.word	0x2000004c
 8000654:	0800c9c4 	.word	0x0800c9c4
 8000658:	40021400 	.word	0x40021400
 800065c:	0800c9dc 	.word	0x0800c9dc
 8000660:	0800c9f0 	.word	0x0800c9f0
 8000664:	40021800 	.word	0x40021800
 8000668:	0800ca04 	.word	0x0800ca04
 800066c:	0800ca18 	.word	0x0800ca18
 8000670:	0800ca2c 	.word	0x0800ca2c

08000674 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b0aa      	sub	sp, #168	; 0xa8
 8000678:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800067a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800067e:	2234      	movs	r2, #52	; 0x34
 8000680:	2100      	movs	r1, #0
 8000682:	4618      	mov	r0, r3
 8000684:	f00c f8d0 	bl	800c828 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000688:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800068c:	2200      	movs	r2, #0
 800068e:	601a      	str	r2, [r3, #0]
 8000690:	605a      	str	r2, [r3, #4]
 8000692:	609a      	str	r2, [r3, #8]
 8000694:	60da      	str	r2, [r3, #12]
 8000696:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000698:	f107 0308 	add.w	r3, r7, #8
 800069c:	2258      	movs	r2, #88	; 0x58
 800069e:	2100      	movs	r1, #0
 80006a0:	4618      	mov	r0, r3
 80006a2:	f00c f8c1 	bl	800c828 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006a6:	2300      	movs	r3, #0
 80006a8:	607b      	str	r3, [r7, #4]
 80006aa:	4b40      	ldr	r3, [pc, #256]	; (80007ac <SystemClock_Config+0x138>)
 80006ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ae:	4a3f      	ldr	r2, [pc, #252]	; (80007ac <SystemClock_Config+0x138>)
 80006b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006b4:	6413      	str	r3, [r2, #64]	; 0x40
 80006b6:	4b3d      	ldr	r3, [pc, #244]	; (80007ac <SystemClock_Config+0x138>)
 80006b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006be:	607b      	str	r3, [r7, #4]
 80006c0:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006c2:	2300      	movs	r3, #0
 80006c4:	603b      	str	r3, [r7, #0]
 80006c6:	4b3a      	ldr	r3, [pc, #232]	; (80007b0 <SystemClock_Config+0x13c>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	4a39      	ldr	r2, [pc, #228]	; (80007b0 <SystemClock_Config+0x13c>)
 80006cc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006d0:	6013      	str	r3, [r2, #0]
 80006d2:	4b37      	ldr	r3, [pc, #220]	; (80007b0 <SystemClock_Config+0x13c>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006da:	603b      	str	r3, [r7, #0]
 80006dc:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80006de:	2303      	movs	r3, #3
 80006e0:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80006e2:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80006e6:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006e8:	2301      	movs	r3, #1
 80006ea:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006ee:	2310      	movs	r3, #16
 80006f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006f4:	2302      	movs	r3, #2
 80006f6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006fa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006fe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLM = 15;
 8000702:	230f      	movs	r3, #15
 8000704:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLN = 144;
 8000708:	2390      	movs	r3, #144	; 0x90
 800070a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800070e:	2302      	movs	r3, #2
 8000710:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000714:	2305      	movs	r3, #5
 8000716:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLR = 2;
 800071a:	2302      	movs	r3, #2
 800071c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000720:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000724:	4618      	mov	r0, r3
 8000726:	f006 fd99 	bl	800725c <HAL_RCC_OscConfig>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000730:	f000 fcf0 	bl	8001114 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000734:	230f      	movs	r3, #15
 8000736:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000738:	2300      	movs	r3, #0
 800073a:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800073c:	2300      	movs	r3, #0
 800073e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000740:	2300      	movs	r3, #0
 8000742:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000744:	2300      	movs	r3, #0
 8000746:	673b      	str	r3, [r7, #112]	; 0x70

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000748:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800074c:	2100      	movs	r1, #0
 800074e:	4618      	mov	r0, r3
 8000750:	f005 ffdc 	bl	800670c <HAL_RCC_ClockConfig>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <SystemClock_Config+0xea>
  {
    Error_Handler();
 800075a:	f000 fcdb 	bl	8001114 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1|RCC_PERIPHCLK_DFSDM1
 800075e:	f240 1371 	movw	r3, #369	; 0x171
 8000762:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48
                              |RCC_PERIPHCLK_FMPI2C1;
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 8000764:	2332      	movs	r3, #50	; 0x32
 8000766:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 12;
 8000768:	230c      	movs	r3, #12
 800076a:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800076c:	2302      	movs	r3, #2
 800076e:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8000770:	2302      	movs	r3, #2
 8000772:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8000774:	2300      	movs	r3, #0
 8000776:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_APB2;
 8000778:	2300      	movs	r3, #0
 800077a:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_SYSCLK;
 800077c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000780:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLLI2SSelection = RCC_PLLI2SCLKSOURCE_PLLSRC;
 8000782:	2300      	movs	r3, #0
 8000784:	65bb      	str	r3, [r7, #88]	; 0x58
  PeriphClkInitStruct.I2sApb1ClockSelection = RCC_I2SAPB1CLKSOURCE_PLLI2S;
 8000786:	2300      	movs	r3, #0
 8000788:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.Fmpi2c1ClockSelection = RCC_FMPI2C1CLKSOURCE_APB;
 800078a:	2300      	movs	r3, #0
 800078c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800078e:	f107 0308 	add.w	r3, r7, #8
 8000792:	4618      	mov	r0, r3
 8000794:	f006 f986 	bl	8006aa4 <HAL_RCCEx_PeriphCLKConfig>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <SystemClock_Config+0x12e>
  {
    Error_Handler();
 800079e:	f000 fcb9 	bl	8001114 <Error_Handler>
  }
}
 80007a2:	bf00      	nop
 80007a4:	37a8      	adds	r7, #168	; 0xa8
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	40023800 	.word	0x40023800
 80007b0:	40007000 	.word	0x40007000

080007b4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b084      	sub	sp, #16
 80007b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80007ba:	463b      	mov	r3, r7
 80007bc:	2200      	movs	r2, #0
 80007be:	601a      	str	r2, [r3, #0]
 80007c0:	605a      	str	r2, [r3, #4]
 80007c2:	609a      	str	r2, [r3, #8]
 80007c4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80007c6:	4b21      	ldr	r3, [pc, #132]	; (800084c <MX_ADC1_Init+0x98>)
 80007c8:	4a21      	ldr	r2, [pc, #132]	; (8000850 <MX_ADC1_Init+0x9c>)
 80007ca:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80007cc:	4b1f      	ldr	r3, [pc, #124]	; (800084c <MX_ADC1_Init+0x98>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007d2:	4b1e      	ldr	r3, [pc, #120]	; (800084c <MX_ADC1_Init+0x98>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80007d8:	4b1c      	ldr	r3, [pc, #112]	; (800084c <MX_ADC1_Init+0x98>)
 80007da:	2200      	movs	r2, #0
 80007dc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80007de:	4b1b      	ldr	r3, [pc, #108]	; (800084c <MX_ADC1_Init+0x98>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007e4:	4b19      	ldr	r3, [pc, #100]	; (800084c <MX_ADC1_Init+0x98>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007ec:	4b17      	ldr	r3, [pc, #92]	; (800084c <MX_ADC1_Init+0x98>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007f2:	4b16      	ldr	r3, [pc, #88]	; (800084c <MX_ADC1_Init+0x98>)
 80007f4:	4a17      	ldr	r2, [pc, #92]	; (8000854 <MX_ADC1_Init+0xa0>)
 80007f6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007f8:	4b14      	ldr	r3, [pc, #80]	; (800084c <MX_ADC1_Init+0x98>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80007fe:	4b13      	ldr	r3, [pc, #76]	; (800084c <MX_ADC1_Init+0x98>)
 8000800:	2201      	movs	r2, #1
 8000802:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000804:	4b11      	ldr	r3, [pc, #68]	; (800084c <MX_ADC1_Init+0x98>)
 8000806:	2200      	movs	r2, #0
 8000808:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800080c:	4b0f      	ldr	r3, [pc, #60]	; (800084c <MX_ADC1_Init+0x98>)
 800080e:	2201      	movs	r2, #1
 8000810:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000812:	480e      	ldr	r0, [pc, #56]	; (800084c <MX_ADC1_Init+0x98>)
 8000814:	f002 fc08 	bl	8003028 <HAL_ADC_Init>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800081e:	f000 fc79 	bl	8001114 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000822:	230a      	movs	r3, #10
 8000824:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000826:	2301      	movs	r3, #1
 8000828:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800082a:	2300      	movs	r3, #0
 800082c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800082e:	463b      	mov	r3, r7
 8000830:	4619      	mov	r1, r3
 8000832:	4806      	ldr	r0, [pc, #24]	; (800084c <MX_ADC1_Init+0x98>)
 8000834:	f002 fc3c 	bl	80030b0 <HAL_ADC_ConfigChannel>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800083e:	f000 fc69 	bl	8001114 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000842:	bf00      	nop
 8000844:	3710      	adds	r7, #16
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	200002f0 	.word	0x200002f0
 8000850:	40012000 	.word	0x40012000
 8000854:	0f000001 	.word	0x0f000001

08000858 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800085e:	463b      	mov	r3, r7
 8000860:	2200      	movs	r2, #0
 8000862:	601a      	str	r2, [r3, #0]
 8000864:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000866:	4b0f      	ldr	r3, [pc, #60]	; (80008a4 <MX_DAC_Init+0x4c>)
 8000868:	4a0f      	ldr	r2, [pc, #60]	; (80008a8 <MX_DAC_Init+0x50>)
 800086a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800086c:	480d      	ldr	r0, [pc, #52]	; (80008a4 <MX_DAC_Init+0x4c>)
 800086e:	f002 ff5e 	bl	800372e <HAL_DAC_Init>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d001      	beq.n	800087c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000878:	f000 fc4c 	bl	8001114 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800087c:	2300      	movs	r3, #0
 800087e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000880:	2300      	movs	r3, #0
 8000882:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000884:	463b      	mov	r3, r7
 8000886:	2200      	movs	r2, #0
 8000888:	4619      	mov	r1, r3
 800088a:	4806      	ldr	r0, [pc, #24]	; (80008a4 <MX_DAC_Init+0x4c>)
 800088c:	f002 ff71 	bl	8003772 <HAL_DAC_ConfigChannel>
 8000890:	4603      	mov	r3, r0
 8000892:	2b00      	cmp	r3, #0
 8000894:	d001      	beq.n	800089a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000896:	f000 fc3d 	bl	8001114 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800089a:	bf00      	nop
 800089c:	3708      	adds	r7, #8
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	20000338 	.word	0x20000338
 80008a8:	40007400 	.word	0x40007400

080008ac <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 80008b0:	4b18      	ldr	r3, [pc, #96]	; (8000914 <MX_DFSDM1_Init+0x68>)
 80008b2:	4a19      	ldr	r2, [pc, #100]	; (8000918 <MX_DFSDM1_Init+0x6c>)
 80008b4:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 80008b6:	4b17      	ldr	r3, [pc, #92]	; (8000914 <MX_DFSDM1_Init+0x68>)
 80008b8:	2201      	movs	r2, #1
 80008ba:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80008bc:	4b15      	ldr	r3, [pc, #84]	; (8000914 <MX_DFSDM1_Init+0x68>)
 80008be:	2200      	movs	r2, #0
 80008c0:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 80008c2:	4b14      	ldr	r3, [pc, #80]	; (8000914 <MX_DFSDM1_Init+0x68>)
 80008c4:	2202      	movs	r2, #2
 80008c6:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80008c8:	4b12      	ldr	r3, [pc, #72]	; (8000914 <MX_DFSDM1_Init+0x68>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80008ce:	4b11      	ldr	r3, [pc, #68]	; (8000914 <MX_DFSDM1_Init+0x68>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 80008d4:	4b0f      	ldr	r3, [pc, #60]	; (8000914 <MX_DFSDM1_Init+0x68>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_MANCHESTER_RISING;
 80008da:	4b0e      	ldr	r3, [pc, #56]	; (8000914 <MX_DFSDM1_Init+0x68>)
 80008dc:	2202      	movs	r2, #2
 80008de:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL;
 80008e0:	4b0c      	ldr	r3, [pc, #48]	; (8000914 <MX_DFSDM1_Init+0x68>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80008e6:	4b0b      	ldr	r3, [pc, #44]	; (8000914 <MX_DFSDM1_Init+0x68>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 80008ec:	4b09      	ldr	r3, [pc, #36]	; (8000914 <MX_DFSDM1_Init+0x68>)
 80008ee:	2201      	movs	r2, #1
 80008f0:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 80008f2:	4b08      	ldr	r3, [pc, #32]	; (8000914 <MX_DFSDM1_Init+0x68>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 80008f8:	4b06      	ldr	r3, [pc, #24]	; (8000914 <MX_DFSDM1_Init+0x68>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 80008fe:	4805      	ldr	r0, [pc, #20]	; (8000914 <MX_DFSDM1_Init+0x68>)
 8000900:	f002 ff84 	bl	800380c <HAL_DFSDM_ChannelInit>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <MX_DFSDM1_Init+0x62>
  {
    Error_Handler();
 800090a:	f000 fc03 	bl	8001114 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 800090e:	bf00      	nop
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	20000164 	.word	0x20000164
 8000918:	40016020 	.word	0x40016020

0800091c <MX_DFSDM2_Init>:
  * @brief DFSDM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM2_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM2_Init 0 */

  /* USER CODE BEGIN DFSDM2_Init 1 */

  /* USER CODE END DFSDM2_Init 1 */
  hdfsdm2_channel1.Instance = DFSDM2_Channel1;
 8000920:	4b2f      	ldr	r3, [pc, #188]	; (80009e0 <MX_DFSDM2_Init+0xc4>)
 8000922:	4a30      	ldr	r2, [pc, #192]	; (80009e4 <MX_DFSDM2_Init+0xc8>)
 8000924:	601a      	str	r2, [r3, #0]
  hdfsdm2_channel1.Init.OutputClock.Activation = ENABLE;
 8000926:	4b2e      	ldr	r3, [pc, #184]	; (80009e0 <MX_DFSDM2_Init+0xc4>)
 8000928:	2201      	movs	r2, #1
 800092a:	711a      	strb	r2, [r3, #4]
  hdfsdm2_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 800092c:	4b2c      	ldr	r3, [pc, #176]	; (80009e0 <MX_DFSDM2_Init+0xc4>)
 800092e:	2200      	movs	r2, #0
 8000930:	609a      	str	r2, [r3, #8]
  hdfsdm2_channel1.Init.OutputClock.Divider = 2;
 8000932:	4b2b      	ldr	r3, [pc, #172]	; (80009e0 <MX_DFSDM2_Init+0xc4>)
 8000934:	2202      	movs	r2, #2
 8000936:	60da      	str	r2, [r3, #12]
  hdfsdm2_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000938:	4b29      	ldr	r3, [pc, #164]	; (80009e0 <MX_DFSDM2_Init+0xc4>)
 800093a:	2200      	movs	r2, #0
 800093c:	611a      	str	r2, [r3, #16]
  hdfsdm2_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 800093e:	4b28      	ldr	r3, [pc, #160]	; (80009e0 <MX_DFSDM2_Init+0xc4>)
 8000940:	2200      	movs	r2, #0
 8000942:	615a      	str	r2, [r3, #20]
  hdfsdm2_channel1.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8000944:	4b26      	ldr	r3, [pc, #152]	; (80009e0 <MX_DFSDM2_Init+0xc4>)
 8000946:	2200      	movs	r2, #0
 8000948:	619a      	str	r2, [r3, #24]
  hdfsdm2_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_MANCHESTER_RISING;
 800094a:	4b25      	ldr	r3, [pc, #148]	; (80009e0 <MX_DFSDM2_Init+0xc4>)
 800094c:	2202      	movs	r2, #2
 800094e:	61da      	str	r2, [r3, #28]
  hdfsdm2_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL;
 8000950:	4b23      	ldr	r3, [pc, #140]	; (80009e0 <MX_DFSDM2_Init+0xc4>)
 8000952:	2200      	movs	r2, #0
 8000954:	621a      	str	r2, [r3, #32]
  hdfsdm2_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000956:	4b22      	ldr	r3, [pc, #136]	; (80009e0 <MX_DFSDM2_Init+0xc4>)
 8000958:	2200      	movs	r2, #0
 800095a:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm2_channel1.Init.Awd.Oversampling = 1;
 800095c:	4b20      	ldr	r3, [pc, #128]	; (80009e0 <MX_DFSDM2_Init+0xc4>)
 800095e:	2201      	movs	r2, #1
 8000960:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm2_channel1.Init.Offset = 0;
 8000962:	4b1f      	ldr	r3, [pc, #124]	; (80009e0 <MX_DFSDM2_Init+0xc4>)
 8000964:	2200      	movs	r2, #0
 8000966:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm2_channel1.Init.RightBitShift = 0x00;
 8000968:	4b1d      	ldr	r3, [pc, #116]	; (80009e0 <MX_DFSDM2_Init+0xc4>)
 800096a:	2200      	movs	r2, #0
 800096c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm2_channel1) != HAL_OK)
 800096e:	481c      	ldr	r0, [pc, #112]	; (80009e0 <MX_DFSDM2_Init+0xc4>)
 8000970:	f002 ff4c 	bl	800380c <HAL_DFSDM_ChannelInit>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d001      	beq.n	800097e <MX_DFSDM2_Init+0x62>
  {
    Error_Handler();
 800097a:	f000 fbcb 	bl	8001114 <Error_Handler>
  }
  hdfsdm2_channel7.Instance = DFSDM2_Channel7;
 800097e:	4b1a      	ldr	r3, [pc, #104]	; (80009e8 <MX_DFSDM2_Init+0xcc>)
 8000980:	4a1a      	ldr	r2, [pc, #104]	; (80009ec <MX_DFSDM2_Init+0xd0>)
 8000982:	601a      	str	r2, [r3, #0]
  hdfsdm2_channel7.Init.OutputClock.Activation = ENABLE;
 8000984:	4b18      	ldr	r3, [pc, #96]	; (80009e8 <MX_DFSDM2_Init+0xcc>)
 8000986:	2201      	movs	r2, #1
 8000988:	711a      	strb	r2, [r3, #4]
  hdfsdm2_channel7.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 800098a:	4b17      	ldr	r3, [pc, #92]	; (80009e8 <MX_DFSDM2_Init+0xcc>)
 800098c:	2200      	movs	r2, #0
 800098e:	609a      	str	r2, [r3, #8]
  hdfsdm2_channel7.Init.OutputClock.Divider = 2;
 8000990:	4b15      	ldr	r3, [pc, #84]	; (80009e8 <MX_DFSDM2_Init+0xcc>)
 8000992:	2202      	movs	r2, #2
 8000994:	60da      	str	r2, [r3, #12]
  hdfsdm2_channel7.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000996:	4b14      	ldr	r3, [pc, #80]	; (80009e8 <MX_DFSDM2_Init+0xcc>)
 8000998:	2200      	movs	r2, #0
 800099a:	611a      	str	r2, [r3, #16]
  hdfsdm2_channel7.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 800099c:	4b12      	ldr	r3, [pc, #72]	; (80009e8 <MX_DFSDM2_Init+0xcc>)
 800099e:	2200      	movs	r2, #0
 80009a0:	615a      	str	r2, [r3, #20]
  hdfsdm2_channel7.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 80009a2:	4b11      	ldr	r3, [pc, #68]	; (80009e8 <MX_DFSDM2_Init+0xcc>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	619a      	str	r2, [r3, #24]
  hdfsdm2_channel7.Init.SerialInterface.Type = DFSDM_CHANNEL_MANCHESTER_RISING;
 80009a8:	4b0f      	ldr	r3, [pc, #60]	; (80009e8 <MX_DFSDM2_Init+0xcc>)
 80009aa:	2202      	movs	r2, #2
 80009ac:	61da      	str	r2, [r3, #28]
  hdfsdm2_channel7.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL;
 80009ae:	4b0e      	ldr	r3, [pc, #56]	; (80009e8 <MX_DFSDM2_Init+0xcc>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	621a      	str	r2, [r3, #32]
  hdfsdm2_channel7.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80009b4:	4b0c      	ldr	r3, [pc, #48]	; (80009e8 <MX_DFSDM2_Init+0xcc>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm2_channel7.Init.Awd.Oversampling = 1;
 80009ba:	4b0b      	ldr	r3, [pc, #44]	; (80009e8 <MX_DFSDM2_Init+0xcc>)
 80009bc:	2201      	movs	r2, #1
 80009be:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm2_channel7.Init.Offset = 0;
 80009c0:	4b09      	ldr	r3, [pc, #36]	; (80009e8 <MX_DFSDM2_Init+0xcc>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm2_channel7.Init.RightBitShift = 0x00;
 80009c6:	4b08      	ldr	r3, [pc, #32]	; (80009e8 <MX_DFSDM2_Init+0xcc>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm2_channel7) != HAL_OK)
 80009cc:	4806      	ldr	r0, [pc, #24]	; (80009e8 <MX_DFSDM2_Init+0xcc>)
 80009ce:	f002 ff1d 	bl	800380c <HAL_DFSDM_ChannelInit>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d001      	beq.n	80009dc <MX_DFSDM2_Init+0xc0>
  {
    Error_Handler();
 80009d8:	f000 fb9c 	bl	8001114 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM2_Init 2 */

  /* USER CODE END DFSDM2_Init 2 */

}
 80009dc:	bf00      	nop
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	200002b8 	.word	0x200002b8
 80009e4:	40016420 	.word	0x40016420
 80009e8:	200001f0 	.word	0x200001f0
 80009ec:	400164e0 	.word	0x400164e0

080009f0 <MX_FMPI2C1_Init>:
  * @brief FMPI2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FMPI2C1_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
  /* USER CODE END FMPI2C1_Init 0 */

  /* USER CODE BEGIN FMPI2C1_Init 1 */

  /* USER CODE END FMPI2C1_Init 1 */
  hfmpi2c1.Instance = FMPI2C1;
 80009f4:	4b16      	ldr	r3, [pc, #88]	; (8000a50 <MX_FMPI2C1_Init+0x60>)
 80009f6:	4a17      	ldr	r2, [pc, #92]	; (8000a54 <MX_FMPI2C1_Init+0x64>)
 80009f8:	601a      	str	r2, [r3, #0]
  hfmpi2c1.Init.Timing = 0x2000090E;
 80009fa:	4b15      	ldr	r3, [pc, #84]	; (8000a50 <MX_FMPI2C1_Init+0x60>)
 80009fc:	4a16      	ldr	r2, [pc, #88]	; (8000a58 <MX_FMPI2C1_Init+0x68>)
 80009fe:	605a      	str	r2, [r3, #4]
  hfmpi2c1.Init.OwnAddress1 = 0;
 8000a00:	4b13      	ldr	r3, [pc, #76]	; (8000a50 <MX_FMPI2C1_Init+0x60>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	609a      	str	r2, [r3, #8]
  hfmpi2c1.Init.AddressingMode = FMPI2C_ADDRESSINGMODE_7BIT;
 8000a06:	4b12      	ldr	r3, [pc, #72]	; (8000a50 <MX_FMPI2C1_Init+0x60>)
 8000a08:	2201      	movs	r2, #1
 8000a0a:	60da      	str	r2, [r3, #12]
  hfmpi2c1.Init.DualAddressMode = FMPI2C_DUALADDRESS_DISABLE;
 8000a0c:	4b10      	ldr	r3, [pc, #64]	; (8000a50 <MX_FMPI2C1_Init+0x60>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	611a      	str	r2, [r3, #16]
  hfmpi2c1.Init.OwnAddress2 = 0;
 8000a12:	4b0f      	ldr	r3, [pc, #60]	; (8000a50 <MX_FMPI2C1_Init+0x60>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	615a      	str	r2, [r3, #20]
  hfmpi2c1.Init.OwnAddress2Masks = FMPI2C_OA2_NOMASK;
 8000a18:	4b0d      	ldr	r3, [pc, #52]	; (8000a50 <MX_FMPI2C1_Init+0x60>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	619a      	str	r2, [r3, #24]
  hfmpi2c1.Init.GeneralCallMode = FMPI2C_GENERALCALL_DISABLE;
 8000a1e:	4b0c      	ldr	r3, [pc, #48]	; (8000a50 <MX_FMPI2C1_Init+0x60>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	61da      	str	r2, [r3, #28]
  hfmpi2c1.Init.NoStretchMode = FMPI2C_NOSTRETCH_DISABLE;
 8000a24:	4b0a      	ldr	r3, [pc, #40]	; (8000a50 <MX_FMPI2C1_Init+0x60>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	621a      	str	r2, [r3, #32]
  if (HAL_FMPI2C_Init(&hfmpi2c1) != HAL_OK)
 8000a2a:	4809      	ldr	r0, [pc, #36]	; (8000a50 <MX_FMPI2C1_Init+0x60>)
 8000a2c:	f003 f842 	bl	8003ab4 <HAL_FMPI2C_Init>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <MX_FMPI2C1_Init+0x4a>
  {
    Error_Handler();
 8000a36:	f000 fb6d 	bl	8001114 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_FMPI2CEx_ConfigAnalogFilter(&hfmpi2c1, FMPI2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	4804      	ldr	r0, [pc, #16]	; (8000a50 <MX_FMPI2C1_Init+0x60>)
 8000a3e:	f003 f8c8 	bl	8003bd2 <HAL_FMPI2CEx_ConfigAnalogFilter>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <MX_FMPI2C1_Init+0x5c>
  {
    Error_Handler();
 8000a48:	f000 fb64 	bl	8001114 <Error_Handler>
  }
  /* USER CODE BEGIN FMPI2C1_Init 2 */

  /* USER CODE END FMPI2C1_Init 2 */

}
 8000a4c:	bf00      	nop
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	2000034c 	.word	0x2000034c
 8000a54:	40006000 	.word	0x40006000
 8000a58:	2000090e 	.word	0x2000090e

08000a5c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000a60:	4b12      	ldr	r3, [pc, #72]	; (8000aac <MX_I2C2_Init+0x50>)
 8000a62:	4a13      	ldr	r2, [pc, #76]	; (8000ab0 <MX_I2C2_Init+0x54>)
 8000a64:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000a66:	4b11      	ldr	r3, [pc, #68]	; (8000aac <MX_I2C2_Init+0x50>)
 8000a68:	4a12      	ldr	r2, [pc, #72]	; (8000ab4 <MX_I2C2_Init+0x58>)
 8000a6a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a6c:	4b0f      	ldr	r3, [pc, #60]	; (8000aac <MX_I2C2_Init+0x50>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000a72:	4b0e      	ldr	r3, [pc, #56]	; (8000aac <MX_I2C2_Init+0x50>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a78:	4b0c      	ldr	r3, [pc, #48]	; (8000aac <MX_I2C2_Init+0x50>)
 8000a7a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a7e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a80:	4b0a      	ldr	r3, [pc, #40]	; (8000aac <MX_I2C2_Init+0x50>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000a86:	4b09      	ldr	r3, [pc, #36]	; (8000aac <MX_I2C2_Init+0x50>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a8c:	4b07      	ldr	r3, [pc, #28]	; (8000aac <MX_I2C2_Init+0x50>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a92:	4b06      	ldr	r3, [pc, #24]	; (8000aac <MX_I2C2_Init+0x50>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000a98:	4804      	ldr	r0, [pc, #16]	; (8000aac <MX_I2C2_Init+0x50>)
 8000a9a:	f004 ff99 	bl	80059d0 <HAL_I2C_Init>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d001      	beq.n	8000aa8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000aa4:	f000 fb36 	bl	8001114 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000aa8:	bf00      	nop
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	2000019c 	.word	0x2000019c
 8000ab0:	40005800 	.word	0x40005800
 8000ab4:	000186a0 	.word	0x000186a0

08000ab8 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000abc:	4b13      	ldr	r3, [pc, #76]	; (8000b0c <MX_I2S2_Init+0x54>)
 8000abe:	4a14      	ldr	r2, [pc, #80]	; (8000b10 <MX_I2S2_Init+0x58>)
 8000ac0:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8000ac2:	4b12      	ldr	r3, [pc, #72]	; (8000b0c <MX_I2S2_Init+0x54>)
 8000ac4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ac8:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000aca:	4b10      	ldr	r3, [pc, #64]	; (8000b0c <MX_I2S2_Init+0x54>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000ad0:	4b0e      	ldr	r3, [pc, #56]	; (8000b0c <MX_I2S2_Init+0x54>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000ad6:	4b0d      	ldr	r3, [pc, #52]	; (8000b0c <MX_I2S2_Init+0x54>)
 8000ad8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000adc:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8000ade:	4b0b      	ldr	r3, [pc, #44]	; (8000b0c <MX_I2S2_Init+0x54>)
 8000ae0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000ae4:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000ae6:	4b09      	ldr	r3, [pc, #36]	; (8000b0c <MX_I2S2_Init+0x54>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000aec:	4b07      	ldr	r3, [pc, #28]	; (8000b0c <MX_I2S2_Init+0x54>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8000af2:	4b06      	ldr	r3, [pc, #24]	; (8000b0c <MX_I2S2_Init+0x54>)
 8000af4:	2201      	movs	r2, #1
 8000af6:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000af8:	4804      	ldr	r0, [pc, #16]	; (8000b0c <MX_I2S2_Init+0x54>)
 8000afa:	f005 f8a1 	bl	8005c40 <HAL_I2S_Init>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d001      	beq.n	8000b08 <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 8000b04:	f000 fb06 	bl	8001114 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000b08:	bf00      	nop
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	200004ac 	.word	0x200004ac
 8000b10:	40003800 	.word	0x40003800

08000b14 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000b18:	4b12      	ldr	r3, [pc, #72]	; (8000b64 <MX_QUADSPI_Init+0x50>)
 8000b1a:	4a13      	ldr	r2, [pc, #76]	; (8000b68 <MX_QUADSPI_Init+0x54>)
 8000b1c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8000b1e:	4b11      	ldr	r3, [pc, #68]	; (8000b64 <MX_QUADSPI_Init+0x50>)
 8000b20:	22ff      	movs	r2, #255	; 0xff
 8000b22:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8000b24:	4b0f      	ldr	r3, [pc, #60]	; (8000b64 <MX_QUADSPI_Init+0x50>)
 8000b26:	2201      	movs	r2, #1
 8000b28:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8000b2a:	4b0e      	ldr	r3, [pc, #56]	; (8000b64 <MX_QUADSPI_Init+0x50>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8000b30:	4b0c      	ldr	r3, [pc, #48]	; (8000b64 <MX_QUADSPI_Init+0x50>)
 8000b32:	2201      	movs	r2, #1
 8000b34:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000b36:	4b0b      	ldr	r3, [pc, #44]	; (8000b64 <MX_QUADSPI_Init+0x50>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000b3c:	4b09      	ldr	r3, [pc, #36]	; (8000b64 <MX_QUADSPI_Init+0x50>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000b42:	4b08      	ldr	r3, [pc, #32]	; (8000b64 <MX_QUADSPI_Init+0x50>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000b48:	4b06      	ldr	r3, [pc, #24]	; (8000b64 <MX_QUADSPI_Init+0x50>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000b4e:	4805      	ldr	r0, [pc, #20]	; (8000b64 <MX_QUADSPI_Init+0x50>)
 8000b50:	f005 fd1a 	bl	8006588 <HAL_QSPI_Init>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 8000b5a:	f000 fadb 	bl	8001114 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000b5e:	bf00      	nop
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	200004f4 	.word	0x200004f4
 8000b68:	a0001000 	.word	0xa0001000

08000b6c <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8000b70:	4b14      	ldr	r3, [pc, #80]	; (8000bc4 <MX_SDIO_SD_Init+0x58>)
 8000b72:	4a15      	ldr	r2, [pc, #84]	; (8000bc8 <MX_SDIO_SD_Init+0x5c>)
 8000b74:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000b76:	4b13      	ldr	r3, [pc, #76]	; (8000bc4 <MX_SDIO_SD_Init+0x58>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000b7c:	4b11      	ldr	r3, [pc, #68]	; (8000bc4 <MX_SDIO_SD_Init+0x58>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000b82:	4b10      	ldr	r3, [pc, #64]	; (8000bc4 <MX_SDIO_SD_Init+0x58>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000b88:	4b0e      	ldr	r3, [pc, #56]	; (8000bc4 <MX_SDIO_SD_Init+0x58>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000b8e:	4b0d      	ldr	r3, [pc, #52]	; (8000bc4 <MX_SDIO_SD_Init+0x58>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8000b94:	4b0b      	ldr	r3, [pc, #44]	; (8000bc4 <MX_SDIO_SD_Init+0x58>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	619a      	str	r2, [r3, #24]
  if (HAL_SD_Init(&hsd) != HAL_OK)
 8000b9a:	480a      	ldr	r0, [pc, #40]	; (8000bc4 <MX_SDIO_SD_Init+0x58>)
 8000b9c:	f006 fda0 	bl	80076e0 <HAL_SD_Init>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d001      	beq.n	8000baa <MX_SDIO_SD_Init+0x3e>
  {
    Error_Handler();
 8000ba6:	f000 fab5 	bl	8001114 <Error_Handler>
  }
  if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8000baa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bae:	4805      	ldr	r0, [pc, #20]	; (8000bc4 <MX_SDIO_SD_Init+0x58>)
 8000bb0:	f006 ffca 	bl	8007b48 <HAL_SD_ConfigWideBusOperation>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <MX_SDIO_SD_Init+0x52>
  {
    Error_Handler();
 8000bba:	f000 faab 	bl	8001114 <Error_Handler>
  }
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8000bbe:	bf00      	nop
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	200003e8 	.word	0x200003e8
 8000bc8:	40012c00 	.word	0x40012c00

08000bcc <MX_UART10_Init>:
  * @brief UART10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART10_Init(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE END UART10_Init 0 */

  /* USER CODE BEGIN UART10_Init 1 */

  /* USER CODE END UART10_Init 1 */
  huart10.Instance = UART10;
 8000bd0:	4b11      	ldr	r3, [pc, #68]	; (8000c18 <MX_UART10_Init+0x4c>)
 8000bd2:	4a12      	ldr	r2, [pc, #72]	; (8000c1c <MX_UART10_Init+0x50>)
 8000bd4:	601a      	str	r2, [r3, #0]
  huart10.Init.BaudRate = 115200;
 8000bd6:	4b10      	ldr	r3, [pc, #64]	; (8000c18 <MX_UART10_Init+0x4c>)
 8000bd8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bdc:	605a      	str	r2, [r3, #4]
  huart10.Init.WordLength = UART_WORDLENGTH_8B;
 8000bde:	4b0e      	ldr	r3, [pc, #56]	; (8000c18 <MX_UART10_Init+0x4c>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	609a      	str	r2, [r3, #8]
  huart10.Init.StopBits = UART_STOPBITS_1;
 8000be4:	4b0c      	ldr	r3, [pc, #48]	; (8000c18 <MX_UART10_Init+0x4c>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	60da      	str	r2, [r3, #12]
  huart10.Init.Parity = UART_PARITY_NONE;
 8000bea:	4b0b      	ldr	r3, [pc, #44]	; (8000c18 <MX_UART10_Init+0x4c>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	611a      	str	r2, [r3, #16]
  huart10.Init.Mode = UART_MODE_TX_RX;
 8000bf0:	4b09      	ldr	r3, [pc, #36]	; (8000c18 <MX_UART10_Init+0x4c>)
 8000bf2:	220c      	movs	r2, #12
 8000bf4:	615a      	str	r2, [r3, #20]
  huart10.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bf6:	4b08      	ldr	r3, [pc, #32]	; (8000c18 <MX_UART10_Init+0x4c>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	619a      	str	r2, [r3, #24]
  huart10.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bfc:	4b06      	ldr	r3, [pc, #24]	; (8000c18 <MX_UART10_Init+0x4c>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart10) != HAL_OK)
 8000c02:	4805      	ldr	r0, [pc, #20]	; (8000c18 <MX_UART10_Init+0x4c>)
 8000c04:	f007 fb1c 	bl	8008240 <HAL_UART_Init>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <MX_UART10_Init+0x46>
  {
    Error_Handler();
 8000c0e:	f000 fa81 	bl	8001114 <Error_Handler>
  }
  /* USER CODE BEGIN UART10_Init 2 */

  /* USER CODE END UART10_Init 2 */

}
 8000c12:	bf00      	nop
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	20000228 	.word	0x20000228
 8000c1c:	40011c00 	.word	0x40011c00

08000c20 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000c24:	4b11      	ldr	r3, [pc, #68]	; (8000c6c <MX_USART6_UART_Init+0x4c>)
 8000c26:	4a12      	ldr	r2, [pc, #72]	; (8000c70 <MX_USART6_UART_Init+0x50>)
 8000c28:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8000c2a:	4b10      	ldr	r3, [pc, #64]	; (8000c6c <MX_USART6_UART_Init+0x4c>)
 8000c2c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c30:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000c32:	4b0e      	ldr	r3, [pc, #56]	; (8000c6c <MX_USART6_UART_Init+0x4c>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000c38:	4b0c      	ldr	r3, [pc, #48]	; (8000c6c <MX_USART6_UART_Init+0x4c>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000c3e:	4b0b      	ldr	r3, [pc, #44]	; (8000c6c <MX_USART6_UART_Init+0x4c>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000c44:	4b09      	ldr	r3, [pc, #36]	; (8000c6c <MX_USART6_UART_Init+0x4c>)
 8000c46:	220c      	movs	r2, #12
 8000c48:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c4a:	4b08      	ldr	r3, [pc, #32]	; (8000c6c <MX_USART6_UART_Init+0x4c>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c50:	4b06      	ldr	r3, [pc, #24]	; (8000c6c <MX_USART6_UART_Init+0x4c>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000c56:	4805      	ldr	r0, [pc, #20]	; (8000c6c <MX_USART6_UART_Init+0x4c>)
 8000c58:	f007 faf2 	bl	8008240 <HAL_UART_Init>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8000c62:	f000 fa57 	bl	8001114 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000c66:	bf00      	nop
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	2000046c 	.word	0x2000046c
 8000c70:	40011400 	.word	0x40011400

08000c74 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b08e      	sub	sp, #56	; 0x38
 8000c78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c7e:	2200      	movs	r2, #0
 8000c80:	601a      	str	r2, [r3, #0]
 8000c82:	605a      	str	r2, [r3, #4]
 8000c84:	609a      	str	r2, [r3, #8]
 8000c86:	60da      	str	r2, [r3, #12]
 8000c88:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	623b      	str	r3, [r7, #32]
 8000c8e:	4bb0      	ldr	r3, [pc, #704]	; (8000f50 <MX_GPIO_Init+0x2dc>)
 8000c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c92:	4aaf      	ldr	r2, [pc, #700]	; (8000f50 <MX_GPIO_Init+0x2dc>)
 8000c94:	f043 0310 	orr.w	r3, r3, #16
 8000c98:	6313      	str	r3, [r2, #48]	; 0x30
 8000c9a:	4bad      	ldr	r3, [pc, #692]	; (8000f50 <MX_GPIO_Init+0x2dc>)
 8000c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9e:	f003 0310 	and.w	r3, r3, #16
 8000ca2:	623b      	str	r3, [r7, #32]
 8000ca4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	61fb      	str	r3, [r7, #28]
 8000caa:	4ba9      	ldr	r3, [pc, #676]	; (8000f50 <MX_GPIO_Init+0x2dc>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cae:	4aa8      	ldr	r2, [pc, #672]	; (8000f50 <MX_GPIO_Init+0x2dc>)
 8000cb0:	f043 0304 	orr.w	r3, r3, #4
 8000cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cb6:	4ba6      	ldr	r3, [pc, #664]	; (8000f50 <MX_GPIO_Init+0x2dc>)
 8000cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cba:	f003 0304 	and.w	r3, r3, #4
 8000cbe:	61fb      	str	r3, [r7, #28]
 8000cc0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	61bb      	str	r3, [r7, #24]
 8000cc6:	4ba2      	ldr	r3, [pc, #648]	; (8000f50 <MX_GPIO_Init+0x2dc>)
 8000cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cca:	4aa1      	ldr	r2, [pc, #644]	; (8000f50 <MX_GPIO_Init+0x2dc>)
 8000ccc:	f043 0320 	orr.w	r3, r3, #32
 8000cd0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cd2:	4b9f      	ldr	r3, [pc, #636]	; (8000f50 <MX_GPIO_Init+0x2dc>)
 8000cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cd6:	f003 0320 	and.w	r3, r3, #32
 8000cda:	61bb      	str	r3, [r7, #24]
 8000cdc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000cde:	2300      	movs	r3, #0
 8000ce0:	617b      	str	r3, [r7, #20]
 8000ce2:	4b9b      	ldr	r3, [pc, #620]	; (8000f50 <MX_GPIO_Init+0x2dc>)
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce6:	4a9a      	ldr	r2, [pc, #616]	; (8000f50 <MX_GPIO_Init+0x2dc>)
 8000ce8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cec:	6313      	str	r3, [r2, #48]	; 0x30
 8000cee:	4b98      	ldr	r3, [pc, #608]	; (8000f50 <MX_GPIO_Init+0x2dc>)
 8000cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cf6:	617b      	str	r3, [r7, #20]
 8000cf8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	613b      	str	r3, [r7, #16]
 8000cfe:	4b94      	ldr	r3, [pc, #592]	; (8000f50 <MX_GPIO_Init+0x2dc>)
 8000d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d02:	4a93      	ldr	r2, [pc, #588]	; (8000f50 <MX_GPIO_Init+0x2dc>)
 8000d04:	f043 0301 	orr.w	r3, r3, #1
 8000d08:	6313      	str	r3, [r2, #48]	; 0x30
 8000d0a:	4b91      	ldr	r3, [pc, #580]	; (8000f50 <MX_GPIO_Init+0x2dc>)
 8000d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0e:	f003 0301 	and.w	r3, r3, #1
 8000d12:	613b      	str	r3, [r7, #16]
 8000d14:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d16:	2300      	movs	r3, #0
 8000d18:	60fb      	str	r3, [r7, #12]
 8000d1a:	4b8d      	ldr	r3, [pc, #564]	; (8000f50 <MX_GPIO_Init+0x2dc>)
 8000d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d1e:	4a8c      	ldr	r2, [pc, #560]	; (8000f50 <MX_GPIO_Init+0x2dc>)
 8000d20:	f043 0302 	orr.w	r3, r3, #2
 8000d24:	6313      	str	r3, [r2, #48]	; 0x30
 8000d26:	4b8a      	ldr	r3, [pc, #552]	; (8000f50 <MX_GPIO_Init+0x2dc>)
 8000d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d2a:	f003 0302 	and.w	r3, r3, #2
 8000d2e:	60fb      	str	r3, [r7, #12]
 8000d30:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d32:	2300      	movs	r3, #0
 8000d34:	60bb      	str	r3, [r7, #8]
 8000d36:	4b86      	ldr	r3, [pc, #536]	; (8000f50 <MX_GPIO_Init+0x2dc>)
 8000d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3a:	4a85      	ldr	r2, [pc, #532]	; (8000f50 <MX_GPIO_Init+0x2dc>)
 8000d3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d40:	6313      	str	r3, [r2, #48]	; 0x30
 8000d42:	4b83      	ldr	r3, [pc, #524]	; (8000f50 <MX_GPIO_Init+0x2dc>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d4a:	60bb      	str	r3, [r7, #8]
 8000d4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d4e:	2300      	movs	r3, #0
 8000d50:	607b      	str	r3, [r7, #4]
 8000d52:	4b7f      	ldr	r3, [pc, #508]	; (8000f50 <MX_GPIO_Init+0x2dc>)
 8000d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d56:	4a7e      	ldr	r2, [pc, #504]	; (8000f50 <MX_GPIO_Init+0x2dc>)
 8000d58:	f043 0308 	orr.w	r3, r3, #8
 8000d5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d5e:	4b7c      	ldr	r3, [pc, #496]	; (8000f50 <MX_GPIO_Init+0x2dc>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d62:	f003 0308 	and.w	r3, r3, #8
 8000d66:	607b      	str	r3, [r7, #4]
 8000d68:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED1_RED_Pin|MEMS_LED_Pin|LCD_BL_CTRL_Pin, GPIO_PIN_RESET);
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	2138      	movs	r1, #56	; 0x38
 8000d6e:	4879      	ldr	r0, [pc, #484]	; (8000f54 <MX_GPIO_Init+0x2e0>)
 8000d70:	f003 f924 	bl	8003fbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GREEN_GPIO_Port, LED2_GREEN_Pin, GPIO_PIN_RESET);
 8000d74:	2200      	movs	r2, #0
 8000d76:	2120      	movs	r1, #32
 8000d78:	4877      	ldr	r0, [pc, #476]	; (8000f58 <MX_GPIO_Init+0x2e4>)
 8000d7a:	f003 f91f 	bl	8003fbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_CTP_RST_Pin|LCD_TE_Pin|WIFI_WKUP_Pin, GPIO_PIN_RESET);
 8000d7e:	2200      	movs	r2, #0
 8000d80:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8000d84:	4875      	ldr	r0, [pc, #468]	; (8000f5c <MX_GPIO_Init+0x2e8>)
 8000d86:	f003 f919 	bl	8003fbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d90:	4873      	ldr	r0, [pc, #460]	; (8000f60 <MX_GPIO_Init+0x2ec>)
 8000d92:	f003 f913 	bl	8003fbc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_RED_Pin MEMS_LED_Pin LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LED1_RED_Pin|MEMS_LED_Pin|LCD_BL_CTRL_Pin;
 8000d96:	2338      	movs	r3, #56	; 0x38
 8000d98:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da2:	2300      	movs	r3, #0
 8000da4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000da6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000daa:	4619      	mov	r1, r3
 8000dac:	4869      	ldr	r0, [pc, #420]	; (8000f54 <MX_GPIO_Init+0x2e0>)
 8000dae:	f002 ff5b 	bl	8003c68 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D5_Pin */
  GPIO_InitStruct.Pin = ARD_D5_Pin;
 8000db2:	2340      	movs	r3, #64	; 0x40
 8000db4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db6:	2302      	movs	r3, #2
 8000db8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8000dc2:	2303      	movs	r3, #3
 8000dc4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D5_GPIO_Port, &GPIO_InitStruct);
 8000dc6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dca:	4619      	mov	r1, r3
 8000dcc:	4861      	ldr	r0, [pc, #388]	; (8000f54 <MX_GPIO_Init+0x2e0>)
 8000dce:	f002 ff4b 	bl	8003c68 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D0_Pin ARD_D1_Pin ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D0_Pin|ARD_D1_Pin|ARD_D3_Pin;
 8000dd2:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8000dd6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000de0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000de4:	4619      	mov	r1, r3
 8000de6:	485f      	ldr	r0, [pc, #380]	; (8000f64 <MX_GPIO_Init+0x2f0>)
 8000de8:	f002 ff3e 	bl	8003c68 <HAL_GPIO_Init>

  /*Configure GPIO pin : CTP_INT_Pin */
  GPIO_InitStruct.Pin = CTP_INT_Pin;
 8000dec:	2302      	movs	r3, #2
 8000dee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000df0:	4b5d      	ldr	r3, [pc, #372]	; (8000f68 <MX_GPIO_Init+0x2f4>)
 8000df2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df4:	2300      	movs	r3, #0
 8000df6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CTP_INT_GPIO_Port, &GPIO_InitStruct);
 8000df8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	4856      	ldr	r0, [pc, #344]	; (8000f58 <MX_GPIO_Init+0x2e4>)
 8000e00:	f002 ff32 	bl	8003c68 <HAL_GPIO_Init>

  /*Configure GPIO pin : B_USER_Pin */
  GPIO_InitStruct.Pin = B_USER_Pin;
 8000e04:	2301      	movs	r3, #1
 8000e06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e08:	4b57      	ldr	r3, [pc, #348]	; (8000f68 <MX_GPIO_Init+0x2f4>)
 8000e0a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B_USER_GPIO_Port, &GPIO_InitStruct);
 8000e10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e14:	4619      	mov	r1, r3
 8000e16:	4855      	ldr	r0, [pc, #340]	; (8000f6c <MX_GPIO_Init+0x2f8>)
 8000e18:	f002 ff26 	bl	8003c68 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_GREEN_Pin */
  GPIO_InitStruct.Pin = LED2_GREEN_Pin;
 8000e1c:	2320      	movs	r3, #32
 8000e1e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e20:	2301      	movs	r3, #1
 8000e22:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e24:	2300      	movs	r3, #0
 8000e26:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED2_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000e2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e30:	4619      	mov	r1, r3
 8000e32:	4849      	ldr	r0, [pc, #292]	; (8000f58 <MX_GPIO_Init+0x2e4>)
 8000e34:	f002 ff18 	bl	8003c68 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000e38:	2301      	movs	r3, #1
 8000e3a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e3c:	2302      	movs	r3, #2
 8000e3e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e40:	2300      	movs	r3, #0
 8000e42:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e44:	2300      	movs	r3, #0
 8000e46:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000e48:	2302      	movs	r3, #2
 8000e4a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000e4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e50:	4619      	mov	r1, r3
 8000e52:	4842      	ldr	r0, [pc, #264]	; (8000f5c <MX_GPIO_Init+0x2e8>)
 8000e54:	f002 ff08 	bl	8003c68 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_Detect_Pin */
  GPIO_InitStruct.Pin = SD_Detect_Pin;
 8000e58:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000e5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e5e:	4b42      	ldr	r3, [pc, #264]	; (8000f68 <MX_GPIO_Init+0x2f4>)
 8000e60:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e62:	2300      	movs	r3, #0
 8000e64:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SD_Detect_GPIO_Port, &GPIO_InitStruct);
 8000e66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	483d      	ldr	r0, [pc, #244]	; (8000f64 <MX_GPIO_Init+0x2f0>)
 8000e6e:	f002 fefb 	bl	8003c68 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D13_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin;
 8000e72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e76:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e78:	2302      	movs	r3, #2
 8000e7a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e80:	2303      	movs	r3, #3
 8000e82:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8000e84:	2307      	movs	r3, #7
 8000e86:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D13_GPIO_Port, &GPIO_InitStruct);
 8000e88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	4833      	ldr	r0, [pc, #204]	; (8000f5c <MX_GPIO_Init+0x2e8>)
 8000e90:	f002 feea 	bl	8003c68 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_CTP_RST_Pin LCD_TE_Pin WIFI_WKUP_Pin */
  GPIO_InitStruct.Pin = LCD_CTP_RST_Pin|LCD_TE_Pin|WIFI_WKUP_Pin;
 8000e94:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000e98:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ea6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eaa:	4619      	mov	r1, r3
 8000eac:	482b      	ldr	r0, [pc, #172]	; (8000f5c <MX_GPIO_Init+0x2e8>)
 8000eae:	f002 fedb 	bl	8003c68 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_Pin CODEC_INT_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_Pin|CODEC_INT_Pin;
 8000eb2:	f248 0380 	movw	r3, #32896	; 0x8080
 8000eb6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000eb8:	4b2b      	ldr	r3, [pc, #172]	; (8000f68 <MX_GPIO_Init+0x2f4>)
 8000eba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000ec0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	4826      	ldr	r0, [pc, #152]	; (8000f60 <MX_GPIO_Init+0x2ec>)
 8000ec8:	f002 fece 	bl	8003c68 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8000ecc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ed0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eda:	2300      	movs	r3, #0
 8000edc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000ede:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	481e      	ldr	r0, [pc, #120]	; (8000f60 <MX_GPIO_Init+0x2ec>)
 8000ee6:	f002 febf 	bl	8003c68 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D10_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin;
 8000eea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000eee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef0:	2302      	movs	r3, #2
 8000ef2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000efc:	2301      	movs	r3, #1
 8000efe:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D10_GPIO_Port, &GPIO_InitStruct);
 8000f00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f04:	4619      	mov	r1, r3
 8000f06:	4819      	ldr	r0, [pc, #100]	; (8000f6c <MX_GPIO_Init+0x2f8>)
 8000f08:	f002 feae 	bl	8003c68 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D2_Pin */
  GPIO_InitStruct.Pin = ARD_D2_Pin;
 8000f0c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f10:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f12:	2300      	movs	r3, #0
 8000f14:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f16:	2300      	movs	r3, #0
 8000f18:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ARD_D2_GPIO_Port, &GPIO_InitStruct);
 8000f1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f1e:	4619      	mov	r1, r3
 8000f20:	480f      	ldr	r0, [pc, #60]	; (8000f60 <MX_GPIO_Init+0x2ec>)
 8000f22:	f002 fea1 	bl	8003c68 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D12_Pin|ARD_D11_Pin;
 8000f26:	2330      	movs	r3, #48	; 0x30
 8000f28:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f2a:	2302      	movs	r3, #2
 8000f2c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f32:	2303      	movs	r3, #3
 8000f34:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000f36:	2306      	movs	r3, #6
 8000f38:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f3e:	4619      	mov	r1, r3
 8000f40:	4806      	ldr	r0, [pc, #24]	; (8000f5c <MX_GPIO_Init+0x2e8>)
 8000f42:	f002 fe91 	bl	8003c68 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8000f46:	2340      	movs	r3, #64	; 0x40
 8000f48:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f4a:	4b07      	ldr	r3, [pc, #28]	; (8000f68 <MX_GPIO_Init+0x2f4>)
 8000f4c:	62bb      	str	r3, [r7, #40]	; 0x28
 8000f4e:	e00f      	b.n	8000f70 <MX_GPIO_Init+0x2fc>
 8000f50:	40023800 	.word	0x40023800
 8000f54:	40021000 	.word	0x40021000
 8000f58:	40020800 	.word	0x40020800
 8000f5c:	40020400 	.word	0x40020400
 8000f60:	40021800 	.word	0x40021800
 8000f64:	40021400 	.word	0x40021400
 8000f68:	10110000 	.word	0x10110000
 8000f6c:	40020000 	.word	0x40020000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f70:	2300      	movs	r3, #0
 8000f72:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8000f74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f78:	4619      	mov	r1, r3
 8000f7a:	480c      	ldr	r0, [pc, #48]	; (8000fac <MX_GPIO_Init+0x338>)
 8000f7c:	f002 fe74 	bl	8003c68 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D9_Pin;
 8000f80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f86:	2302      	movs	r3, #2
 8000f88:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000f92:	2302      	movs	r3, #2
 8000f94:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D9_GPIO_Port, &GPIO_InitStruct);
 8000f96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	4803      	ldr	r0, [pc, #12]	; (8000fac <MX_GPIO_Init+0x338>)
 8000f9e:	f002 fe63 	bl	8003c68 <HAL_GPIO_Init>

}
 8000fa2:	bf00      	nop
 8000fa4:	3738      	adds	r7, #56	; 0x38
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	40020400 	.word	0x40020400

08000fb0 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b088      	sub	sp, #32
 8000fb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000fb6:	1d3b      	adds	r3, r7, #4
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	605a      	str	r2, [r3, #4]
 8000fbe:	609a      	str	r2, [r3, #8]
 8000fc0:	60da      	str	r2, [r3, #12]
 8000fc2:	611a      	str	r2, [r3, #16]
 8000fc4:	615a      	str	r2, [r3, #20]
 8000fc6:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000fc8:	4b4f      	ldr	r3, [pc, #316]	; (8001108 <MX_FSMC_Init+0x158>)
 8000fca:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000fce:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000fd0:	4b4d      	ldr	r3, [pc, #308]	; (8001108 <MX_FSMC_Init+0x158>)
 8000fd2:	4a4e      	ldr	r2, [pc, #312]	; (800110c <MX_FSMC_Init+0x15c>)
 8000fd4:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8000fd6:	4b4c      	ldr	r3, [pc, #304]	; (8001108 <MX_FSMC_Init+0x158>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000fdc:	4b4a      	ldr	r3, [pc, #296]	; (8001108 <MX_FSMC_Init+0x158>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000fe2:	4b49      	ldr	r3, [pc, #292]	; (8001108 <MX_FSMC_Init+0x158>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000fe8:	4b47      	ldr	r3, [pc, #284]	; (8001108 <MX_FSMC_Init+0x158>)
 8000fea:	2210      	movs	r2, #16
 8000fec:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000fee:	4b46      	ldr	r3, [pc, #280]	; (8001108 <MX_FSMC_Init+0x158>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000ff4:	4b44      	ldr	r3, [pc, #272]	; (8001108 <MX_FSMC_Init+0x158>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000ffa:	4b43      	ldr	r3, [pc, #268]	; (8001108 <MX_FSMC_Init+0x158>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001000:	4b41      	ldr	r3, [pc, #260]	; (8001108 <MX_FSMC_Init+0x158>)
 8001002:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001006:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001008:	4b3f      	ldr	r3, [pc, #252]	; (8001108 <MX_FSMC_Init+0x158>)
 800100a:	2200      	movs	r2, #0
 800100c:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 800100e:	4b3e      	ldr	r3, [pc, #248]	; (8001108 <MX_FSMC_Init+0x158>)
 8001010:	2200      	movs	r2, #0
 8001012:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001014:	4b3c      	ldr	r3, [pc, #240]	; (8001108 <MX_FSMC_Init+0x158>)
 8001016:	2200      	movs	r2, #0
 8001018:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800101a:	4b3b      	ldr	r3, [pc, #236]	; (8001108 <MX_FSMC_Init+0x158>)
 800101c:	2200      	movs	r2, #0
 800101e:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.ContinuousClock = FSMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8001020:	4b39      	ldr	r3, [pc, #228]	; (8001108 <MX_FSMC_Init+0x158>)
 8001022:	2200      	movs	r2, #0
 8001024:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.WriteFifo = FSMC_WRITE_FIFO_ENABLE;
 8001026:	4b38      	ldr	r3, [pc, #224]	; (8001108 <MX_FSMC_Init+0x158>)
 8001028:	2200      	movs	r2, #0
 800102a:	641a      	str	r2, [r3, #64]	; 0x40
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 800102c:	4b36      	ldr	r3, [pc, #216]	; (8001108 <MX_FSMC_Init+0x158>)
 800102e:	2200      	movs	r2, #0
 8001030:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 15;
 8001032:	230f      	movs	r3, #15
 8001034:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8001036:	230f      	movs	r3, #15
 8001038:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 800103a:	23ff      	movs	r3, #255	; 0xff
 800103c:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 800103e:	230f      	movs	r3, #15
 8001040:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8001042:	2310      	movs	r3, #16
 8001044:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001046:	2311      	movs	r3, #17
 8001048:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800104a:	2300      	movs	r3, #0
 800104c:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 800104e:	1d3b      	adds	r3, r7, #4
 8001050:	2200      	movs	r2, #0
 8001052:	4619      	mov	r1, r3
 8001054:	482c      	ldr	r0, [pc, #176]	; (8001108 <MX_FSMC_Init+0x158>)
 8001056:	f007 f8af 	bl	80081b8 <HAL_SRAM_Init>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <MX_FSMC_Init+0xb4>
  {
    Error_Handler( );
 8001060:	f000 f858 	bl	8001114 <Error_Handler>
  }

  /** Perform the SRAM2 memory initialization sequence
  */
  hsram2.Instance = FSMC_NORSRAM_DEVICE;
 8001064:	4b2a      	ldr	r3, [pc, #168]	; (8001110 <MX_FSMC_Init+0x160>)
 8001066:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800106a:	601a      	str	r2, [r3, #0]
  hsram2.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 800106c:	4b28      	ldr	r3, [pc, #160]	; (8001110 <MX_FSMC_Init+0x160>)
 800106e:	4a27      	ldr	r2, [pc, #156]	; (800110c <MX_FSMC_Init+0x15c>)
 8001070:	605a      	str	r2, [r3, #4]
  /* hsram2.Init */
  hsram2.Init.NSBank = FSMC_NORSRAM_BANK3;
 8001072:	4b27      	ldr	r3, [pc, #156]	; (8001110 <MX_FSMC_Init+0x160>)
 8001074:	2204      	movs	r2, #4
 8001076:	609a      	str	r2, [r3, #8]
  hsram2.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001078:	4b25      	ldr	r3, [pc, #148]	; (8001110 <MX_FSMC_Init+0x160>)
 800107a:	2200      	movs	r2, #0
 800107c:	60da      	str	r2, [r3, #12]
  hsram2.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800107e:	4b24      	ldr	r3, [pc, #144]	; (8001110 <MX_FSMC_Init+0x160>)
 8001080:	2200      	movs	r2, #0
 8001082:	611a      	str	r2, [r3, #16]
  hsram2.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001084:	4b22      	ldr	r3, [pc, #136]	; (8001110 <MX_FSMC_Init+0x160>)
 8001086:	2210      	movs	r2, #16
 8001088:	615a      	str	r2, [r3, #20]
  hsram2.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800108a:	4b21      	ldr	r3, [pc, #132]	; (8001110 <MX_FSMC_Init+0x160>)
 800108c:	2200      	movs	r2, #0
 800108e:	619a      	str	r2, [r3, #24]
  hsram2.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001090:	4b1f      	ldr	r3, [pc, #124]	; (8001110 <MX_FSMC_Init+0x160>)
 8001092:	2200      	movs	r2, #0
 8001094:	61da      	str	r2, [r3, #28]
  hsram2.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001096:	4b1e      	ldr	r3, [pc, #120]	; (8001110 <MX_FSMC_Init+0x160>)
 8001098:	2200      	movs	r2, #0
 800109a:	625a      	str	r2, [r3, #36]	; 0x24
  hsram2.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800109c:	4b1c      	ldr	r3, [pc, #112]	; (8001110 <MX_FSMC_Init+0x160>)
 800109e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80010a2:	629a      	str	r2, [r3, #40]	; 0x28
  hsram2.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80010a4:	4b1a      	ldr	r3, [pc, #104]	; (8001110 <MX_FSMC_Init+0x160>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram2.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 80010aa:	4b19      	ldr	r3, [pc, #100]	; (8001110 <MX_FSMC_Init+0x160>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	631a      	str	r2, [r3, #48]	; 0x30
  hsram2.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80010b0:	4b17      	ldr	r3, [pc, #92]	; (8001110 <MX_FSMC_Init+0x160>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	635a      	str	r2, [r3, #52]	; 0x34
  hsram2.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80010b6:	4b16      	ldr	r3, [pc, #88]	; (8001110 <MX_FSMC_Init+0x160>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	639a      	str	r2, [r3, #56]	; 0x38
  hsram2.Init.ContinuousClock = FSMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 80010bc:	4b14      	ldr	r3, [pc, #80]	; (8001110 <MX_FSMC_Init+0x160>)
 80010be:	2200      	movs	r2, #0
 80010c0:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram2.Init.WriteFifo = FSMC_WRITE_FIFO_ENABLE;
 80010c2:	4b13      	ldr	r3, [pc, #76]	; (8001110 <MX_FSMC_Init+0x160>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	641a      	str	r2, [r3, #64]	; 0x40
  hsram2.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80010c8:	4b11      	ldr	r3, [pc, #68]	; (8001110 <MX_FSMC_Init+0x160>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 15;
 80010ce:	230f      	movs	r3, #15
 80010d0:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 80010d2:	230f      	movs	r3, #15
 80010d4:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 80010d6:	23ff      	movs	r3, #255	; 0xff
 80010d8:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 80010da:	230f      	movs	r3, #15
 80010dc:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 80010de:	2310      	movs	r3, #16
 80010e0:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 80010e2:	2311      	movs	r3, #17
 80010e4:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80010e6:	2300      	movs	r3, #0
 80010e8:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram2, &Timing, NULL) != HAL_OK)
 80010ea:	1d3b      	adds	r3, r7, #4
 80010ec:	2200      	movs	r2, #0
 80010ee:	4619      	mov	r1, r3
 80010f0:	4807      	ldr	r0, [pc, #28]	; (8001110 <MX_FSMC_Init+0x160>)
 80010f2:	f007 f861 	bl	80081b8 <HAL_SRAM_Init>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d001      	beq.n	8001100 <MX_FSMC_Init+0x150>
  {
    Error_Handler( );
 80010fc:	f000 f80a 	bl	8001114 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001100:	bf00      	nop
 8001102:	3720      	adds	r7, #32
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	20000268 	.word	0x20000268
 800110c:	a0000104 	.word	0xa0000104
 8001110:	20000398 	.word	0x20000398

08001114 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001118:	bf00      	nop
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr
	...

08001124 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001124:	b480      	push	{r7}
 8001126:	b083      	sub	sp, #12
 8001128:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800112a:	2300      	movs	r3, #0
 800112c:	607b      	str	r3, [r7, #4]
 800112e:	4b10      	ldr	r3, [pc, #64]	; (8001170 <HAL_MspInit+0x4c>)
 8001130:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001132:	4a0f      	ldr	r2, [pc, #60]	; (8001170 <HAL_MspInit+0x4c>)
 8001134:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001138:	6453      	str	r3, [r2, #68]	; 0x44
 800113a:	4b0d      	ldr	r3, [pc, #52]	; (8001170 <HAL_MspInit+0x4c>)
 800113c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800113e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001142:	607b      	str	r3, [r7, #4]
 8001144:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001146:	2300      	movs	r3, #0
 8001148:	603b      	str	r3, [r7, #0]
 800114a:	4b09      	ldr	r3, [pc, #36]	; (8001170 <HAL_MspInit+0x4c>)
 800114c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800114e:	4a08      	ldr	r2, [pc, #32]	; (8001170 <HAL_MspInit+0x4c>)
 8001150:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001154:	6413      	str	r3, [r2, #64]	; 0x40
 8001156:	4b06      	ldr	r3, [pc, #24]	; (8001170 <HAL_MspInit+0x4c>)
 8001158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800115a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800115e:	603b      	str	r3, [r7, #0]
 8001160:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001162:	bf00      	nop
 8001164:	370c      	adds	r7, #12
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	40023800 	.word	0x40023800

08001174 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b08c      	sub	sp, #48	; 0x30
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800117c:	f107 031c 	add.w	r3, r7, #28
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]
 8001184:	605a      	str	r2, [r3, #4]
 8001186:	609a      	str	r2, [r3, #8]
 8001188:	60da      	str	r2, [r3, #12]
 800118a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a31      	ldr	r2, [pc, #196]	; (8001258 <HAL_ADC_MspInit+0xe4>)
 8001192:	4293      	cmp	r3, r2
 8001194:	d15b      	bne.n	800124e <HAL_ADC_MspInit+0xda>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001196:	2300      	movs	r3, #0
 8001198:	61bb      	str	r3, [r7, #24]
 800119a:	4b30      	ldr	r3, [pc, #192]	; (800125c <HAL_ADC_MspInit+0xe8>)
 800119c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800119e:	4a2f      	ldr	r2, [pc, #188]	; (800125c <HAL_ADC_MspInit+0xe8>)
 80011a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011a4:	6453      	str	r3, [r2, #68]	; 0x44
 80011a6:	4b2d      	ldr	r3, [pc, #180]	; (800125c <HAL_ADC_MspInit+0xe8>)
 80011a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011ae:	61bb      	str	r3, [r7, #24]
 80011b0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011b2:	2300      	movs	r3, #0
 80011b4:	617b      	str	r3, [r7, #20]
 80011b6:	4b29      	ldr	r3, [pc, #164]	; (800125c <HAL_ADC_MspInit+0xe8>)
 80011b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ba:	4a28      	ldr	r2, [pc, #160]	; (800125c <HAL_ADC_MspInit+0xe8>)
 80011bc:	f043 0304 	orr.w	r3, r3, #4
 80011c0:	6313      	str	r3, [r2, #48]	; 0x30
 80011c2:	4b26      	ldr	r3, [pc, #152]	; (800125c <HAL_ADC_MspInit+0xe8>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c6:	f003 0304 	and.w	r3, r3, #4
 80011ca:	617b      	str	r3, [r7, #20]
 80011cc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ce:	2300      	movs	r3, #0
 80011d0:	613b      	str	r3, [r7, #16]
 80011d2:	4b22      	ldr	r3, [pc, #136]	; (800125c <HAL_ADC_MspInit+0xe8>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d6:	4a21      	ldr	r2, [pc, #132]	; (800125c <HAL_ADC_MspInit+0xe8>)
 80011d8:	f043 0301 	orr.w	r3, r3, #1
 80011dc:	6313      	str	r3, [r2, #48]	; 0x30
 80011de:	4b1f      	ldr	r3, [pc, #124]	; (800125c <HAL_ADC_MspInit+0xe8>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e2:	f003 0301 	and.w	r3, r3, #1
 80011e6:	613b      	str	r3, [r7, #16]
 80011e8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ea:	2300      	movs	r3, #0
 80011ec:	60fb      	str	r3, [r7, #12]
 80011ee:	4b1b      	ldr	r3, [pc, #108]	; (800125c <HAL_ADC_MspInit+0xe8>)
 80011f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f2:	4a1a      	ldr	r2, [pc, #104]	; (800125c <HAL_ADC_MspInit+0xe8>)
 80011f4:	f043 0302 	orr.w	r3, r3, #2
 80011f8:	6313      	str	r3, [r2, #48]	; 0x30
 80011fa:	4b18      	ldr	r3, [pc, #96]	; (800125c <HAL_ADC_MspInit+0xe8>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fe:	f003 0302 	and.w	r3, r3, #2
 8001202:	60fb      	str	r3, [r7, #12]
 8001204:	68fb      	ldr	r3, [r7, #12]
    PA2     ------> ADC1_IN2
    PA5     ------> ADC1_IN5
    PC4     ------> ADC1_IN14
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = ARD_A0_Pin|ARD_A5_Pin;
 8001206:	2311      	movs	r3, #17
 8001208:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800120a:	2303      	movs	r3, #3
 800120c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120e:	2300      	movs	r3, #0
 8001210:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001212:	f107 031c 	add.w	r3, r7, #28
 8001216:	4619      	mov	r1, r3
 8001218:	4811      	ldr	r0, [pc, #68]	; (8001260 <HAL_ADC_MspInit+0xec>)
 800121a:	f002 fd25 	bl	8003c68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_A1_Pin|ARD_A2_Pin|ARD_A3_Pin;
 800121e:	2326      	movs	r3, #38	; 0x26
 8001220:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001222:	2303      	movs	r3, #3
 8001224:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001226:	2300      	movs	r3, #0
 8001228:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800122a:	f107 031c 	add.w	r3, r7, #28
 800122e:	4619      	mov	r1, r3
 8001230:	480c      	ldr	r0, [pc, #48]	; (8001264 <HAL_ADC_MspInit+0xf0>)
 8001232:	f002 fd19 	bl	8003c68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_A4_Pin;
 8001236:	2302      	movs	r3, #2
 8001238:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800123a:	2303      	movs	r3, #3
 800123c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123e:	2300      	movs	r3, #0
 8001240:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARD_A4_GPIO_Port, &GPIO_InitStruct);
 8001242:	f107 031c 	add.w	r3, r7, #28
 8001246:	4619      	mov	r1, r3
 8001248:	4807      	ldr	r0, [pc, #28]	; (8001268 <HAL_ADC_MspInit+0xf4>)
 800124a:	f002 fd0d 	bl	8003c68 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800124e:	bf00      	nop
 8001250:	3730      	adds	r7, #48	; 0x30
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	40012000 	.word	0x40012000
 800125c:	40023800 	.word	0x40023800
 8001260:	40020800 	.word	0x40020800
 8001264:	40020000 	.word	0x40020000
 8001268:	40020400 	.word	0x40020400

0800126c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b08a      	sub	sp, #40	; 0x28
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001274:	f107 0314 	add.w	r3, r7, #20
 8001278:	2200      	movs	r2, #0
 800127a:	601a      	str	r2, [r3, #0]
 800127c:	605a      	str	r2, [r3, #4]
 800127e:	609a      	str	r2, [r3, #8]
 8001280:	60da      	str	r2, [r3, #12]
 8001282:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a17      	ldr	r2, [pc, #92]	; (80012e8 <HAL_DAC_MspInit+0x7c>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d127      	bne.n	80012de <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800128e:	2300      	movs	r3, #0
 8001290:	613b      	str	r3, [r7, #16]
 8001292:	4b16      	ldr	r3, [pc, #88]	; (80012ec <HAL_DAC_MspInit+0x80>)
 8001294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001296:	4a15      	ldr	r2, [pc, #84]	; (80012ec <HAL_DAC_MspInit+0x80>)
 8001298:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800129c:	6413      	str	r3, [r2, #64]	; 0x40
 800129e:	4b13      	ldr	r3, [pc, #76]	; (80012ec <HAL_DAC_MspInit+0x80>)
 80012a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80012a6:	613b      	str	r3, [r7, #16]
 80012a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012aa:	2300      	movs	r3, #0
 80012ac:	60fb      	str	r3, [r7, #12]
 80012ae:	4b0f      	ldr	r3, [pc, #60]	; (80012ec <HAL_DAC_MspInit+0x80>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b2:	4a0e      	ldr	r2, [pc, #56]	; (80012ec <HAL_DAC_MspInit+0x80>)
 80012b4:	f043 0301 	orr.w	r3, r3, #1
 80012b8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ba:	4b0c      	ldr	r3, [pc, #48]	; (80012ec <HAL_DAC_MspInit+0x80>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012be:	f003 0301 	and.w	r3, r3, #1
 80012c2:	60fb      	str	r3, [r7, #12]
 80012c4:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = ARD_D8_Pin;
 80012c6:	2310      	movs	r3, #16
 80012c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012ca:	2303      	movs	r3, #3
 80012cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ce:	2300      	movs	r3, #0
 80012d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARD_D8_GPIO_Port, &GPIO_InitStruct);
 80012d2:	f107 0314 	add.w	r3, r7, #20
 80012d6:	4619      	mov	r1, r3
 80012d8:	4805      	ldr	r0, [pc, #20]	; (80012f0 <HAL_DAC_MspInit+0x84>)
 80012da:	f002 fcc5 	bl	8003c68 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80012de:	bf00      	nop
 80012e0:	3728      	adds	r7, #40	; 0x28
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	40007400 	.word	0x40007400
 80012ec:	40023800 	.word	0x40023800
 80012f0:	40020000 	.word	0x40020000

080012f4 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b08e      	sub	sp, #56	; 0x38
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001300:	2200      	movs	r2, #0
 8001302:	601a      	str	r2, [r3, #0]
 8001304:	605a      	str	r2, [r3, #4]
 8001306:	609a      	str	r2, [r3, #8]
 8001308:	60da      	str	r2, [r3, #12]
 800130a:	611a      	str	r2, [r3, #16]
  if((IS_DFSDM1_CHANNEL_INSTANCE(hdfsdm_channel->Instance))&&(DFSDM1_Init == 0))
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a77      	ldr	r2, [pc, #476]	; (80014f0 <HAL_DFSDM_ChannelMspInit+0x1fc>)
 8001312:	4293      	cmp	r3, r2
 8001314:	d00e      	beq.n	8001334 <HAL_DFSDM_ChannelMspInit+0x40>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a76      	ldr	r2, [pc, #472]	; (80014f4 <HAL_DFSDM_ChannelMspInit+0x200>)
 800131c:	4293      	cmp	r3, r2
 800131e:	d009      	beq.n	8001334 <HAL_DFSDM_ChannelMspInit+0x40>
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a74      	ldr	r2, [pc, #464]	; (80014f8 <HAL_DFSDM_ChannelMspInit+0x204>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d004      	beq.n	8001334 <HAL_DFSDM_ChannelMspInit+0x40>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4a73      	ldr	r2, [pc, #460]	; (80014fc <HAL_DFSDM_ChannelMspInit+0x208>)
 8001330:	4293      	cmp	r3, r2
 8001332:	d154      	bne.n	80013de <HAL_DFSDM_ChannelMspInit+0xea>
 8001334:	4b72      	ldr	r3, [pc, #456]	; (8001500 <HAL_DFSDM_ChannelMspInit+0x20c>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d150      	bne.n	80013de <HAL_DFSDM_ChannelMspInit+0xea>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 800133c:	2300      	movs	r3, #0
 800133e:	623b      	str	r3, [r7, #32]
 8001340:	4b70      	ldr	r3, [pc, #448]	; (8001504 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001342:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001344:	4a6f      	ldr	r2, [pc, #444]	; (8001504 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001346:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800134a:	6453      	str	r3, [r2, #68]	; 0x44
 800134c:	4b6d      	ldr	r3, [pc, #436]	; (8001504 <HAL_DFSDM_ChannelMspInit+0x210>)
 800134e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001350:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001354:	623b      	str	r3, [r7, #32]
 8001356:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001358:	2300      	movs	r3, #0
 800135a:	61fb      	str	r3, [r7, #28]
 800135c:	4b69      	ldr	r3, [pc, #420]	; (8001504 <HAL_DFSDM_ChannelMspInit+0x210>)
 800135e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001360:	4a68      	ldr	r2, [pc, #416]	; (8001504 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001362:	f043 0301 	orr.w	r3, r3, #1
 8001366:	6313      	str	r3, [r2, #48]	; 0x30
 8001368:	4b66      	ldr	r3, [pc, #408]	; (8001504 <HAL_DFSDM_ChannelMspInit+0x210>)
 800136a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136c:	f003 0301 	and.w	r3, r3, #1
 8001370:	61fb      	str	r3, [r7, #28]
 8001372:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001374:	2300      	movs	r3, #0
 8001376:	61bb      	str	r3, [r7, #24]
 8001378:	4b62      	ldr	r3, [pc, #392]	; (8001504 <HAL_DFSDM_ChannelMspInit+0x210>)
 800137a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137c:	4a61      	ldr	r2, [pc, #388]	; (8001504 <HAL_DFSDM_ChannelMspInit+0x210>)
 800137e:	f043 0308 	orr.w	r3, r3, #8
 8001382:	6313      	str	r3, [r2, #48]	; 0x30
 8001384:	4b5f      	ldr	r3, [pc, #380]	; (8001504 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001386:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001388:	f003 0308 	and.w	r3, r3, #8
 800138c:	61bb      	str	r3, [r7, #24]
 800138e:	69bb      	ldr	r3, [r7, #24]
    /**DFSDM1 GPIO Configuration
    PA8     ------> DFSDM1_CKOUT
    PD6     ------> DFSDM1_DATIN1
    */
    GPIO_InitStruct.Pin = DFSDM1_CKOUT_Pin;
 8001390:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001394:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001396:	2302      	movs	r3, #2
 8001398:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139a:	2300      	movs	r3, #0
 800139c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800139e:	2300      	movs	r3, #0
 80013a0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80013a2:	2306      	movs	r3, #6
 80013a4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DFSDM1_CKOUT_GPIO_Port, &GPIO_InitStruct);
 80013a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013aa:	4619      	mov	r1, r3
 80013ac:	4856      	ldr	r0, [pc, #344]	; (8001508 <HAL_DFSDM_ChannelMspInit+0x214>)
 80013ae:	f002 fc5b 	bl	8003c68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DFSDM1_DATIN1_Pin;
 80013b2:	2340      	movs	r3, #64	; 0x40
 80013b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b6:	2302      	movs	r3, #2
 80013b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ba:	2300      	movs	r3, #0
 80013bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013be:	2300      	movs	r3, #0
 80013c0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80013c2:	2306      	movs	r3, #6
 80013c4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DFSDM1_DATIN1_GPIO_Port, &GPIO_InitStruct);
 80013c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013ca:	4619      	mov	r1, r3
 80013cc:	484f      	ldr	r0, [pc, #316]	; (800150c <HAL_DFSDM_ChannelMspInit+0x218>)
 80013ce:	f002 fc4b 	bl	8003c68 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 80013d2:	4b4b      	ldr	r3, [pc, #300]	; (8001500 <HAL_DFSDM_ChannelMspInit+0x20c>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	3301      	adds	r3, #1
 80013d8:	4a49      	ldr	r2, [pc, #292]	; (8001500 <HAL_DFSDM_ChannelMspInit+0x20c>)
 80013da:	6013      	str	r3, [r2, #0]

  /* USER CODE END DFSDM2_MspInit 1 */
  DFSDM2_Init++;
  }

}
 80013dc:	e084      	b.n	80014e8 <HAL_DFSDM_ChannelMspInit+0x1f4>
  else if(!(IS_DFSDM1_CHANNEL_INSTANCE(hdfsdm_channel->Instance))&&(DFSDM2_Init == 0))
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4a43      	ldr	r2, [pc, #268]	; (80014f0 <HAL_DFSDM_ChannelMspInit+0x1fc>)
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d07f      	beq.n	80014e8 <HAL_DFSDM_ChannelMspInit+0x1f4>
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a41      	ldr	r2, [pc, #260]	; (80014f4 <HAL_DFSDM_ChannelMspInit+0x200>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d07a      	beq.n	80014e8 <HAL_DFSDM_ChannelMspInit+0x1f4>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a40      	ldr	r2, [pc, #256]	; (80014f8 <HAL_DFSDM_ChannelMspInit+0x204>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d075      	beq.n	80014e8 <HAL_DFSDM_ChannelMspInit+0x1f4>
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a3e      	ldr	r2, [pc, #248]	; (80014fc <HAL_DFSDM_ChannelMspInit+0x208>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d070      	beq.n	80014e8 <HAL_DFSDM_ChannelMspInit+0x1f4>
 8001406:	4b42      	ldr	r3, [pc, #264]	; (8001510 <HAL_DFSDM_ChannelMspInit+0x21c>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d16c      	bne.n	80014e8 <HAL_DFSDM_ChannelMspInit+0x1f4>
    __HAL_RCC_DFSDM2_CLK_ENABLE();
 800140e:	2300      	movs	r3, #0
 8001410:	617b      	str	r3, [r7, #20]
 8001412:	4b3c      	ldr	r3, [pc, #240]	; (8001504 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001414:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001416:	4a3b      	ldr	r2, [pc, #236]	; (8001504 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001418:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800141c:	6453      	str	r3, [r2, #68]	; 0x44
 800141e:	4b39      	ldr	r3, [pc, #228]	; (8001504 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001422:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001426:	617b      	str	r3, [r7, #20]
 8001428:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800142a:	2300      	movs	r3, #0
 800142c:	613b      	str	r3, [r7, #16]
 800142e:	4b35      	ldr	r3, [pc, #212]	; (8001504 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001432:	4a34      	ldr	r2, [pc, #208]	; (8001504 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001434:	f043 0301 	orr.w	r3, r3, #1
 8001438:	6313      	str	r3, [r2, #48]	; 0x30
 800143a:	4b32      	ldr	r3, [pc, #200]	; (8001504 <HAL_DFSDM_ChannelMspInit+0x210>)
 800143c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143e:	f003 0301 	and.w	r3, r3, #1
 8001442:	613b      	str	r3, [r7, #16]
 8001444:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001446:	2300      	movs	r3, #0
 8001448:	60fb      	str	r3, [r7, #12]
 800144a:	4b2e      	ldr	r3, [pc, #184]	; (8001504 <HAL_DFSDM_ChannelMspInit+0x210>)
 800144c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144e:	4a2d      	ldr	r2, [pc, #180]	; (8001504 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001450:	f043 0308 	orr.w	r3, r3, #8
 8001454:	6313      	str	r3, [r2, #48]	; 0x30
 8001456:	4b2b      	ldr	r3, [pc, #172]	; (8001504 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145a:	f003 0308 	and.w	r3, r3, #8
 800145e:	60fb      	str	r3, [r7, #12]
 8001460:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001462:	2300      	movs	r3, #0
 8001464:	60bb      	str	r3, [r7, #8]
 8001466:	4b27      	ldr	r3, [pc, #156]	; (8001504 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146a:	4a26      	ldr	r2, [pc, #152]	; (8001504 <HAL_DFSDM_ChannelMspInit+0x210>)
 800146c:	f043 0302 	orr.w	r3, r3, #2
 8001470:	6313      	str	r3, [r2, #48]	; 0x30
 8001472:	4b24      	ldr	r3, [pc, #144]	; (8001504 <HAL_DFSDM_ChannelMspInit+0x210>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001476:	f003 0302 	and.w	r3, r3, #2
 800147a:	60bb      	str	r3, [r7, #8]
 800147c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DFSDM2_DATIN1_Pin;
 800147e:	2380      	movs	r3, #128	; 0x80
 8001480:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001482:	2302      	movs	r3, #2
 8001484:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001486:	2300      	movs	r3, #0
 8001488:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800148a:	2300      	movs	r3, #0
 800148c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_DFSDM2;
 800148e:	2307      	movs	r3, #7
 8001490:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DFSDM2_DATIN1_GPIO_Port, &GPIO_InitStruct);
 8001492:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001496:	4619      	mov	r1, r3
 8001498:	481b      	ldr	r0, [pc, #108]	; (8001508 <HAL_DFSDM_ChannelMspInit+0x214>)
 800149a:	f002 fbe5 	bl	8003c68 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DFSDM2_CKOUT_Pin;
 800149e:	2304      	movs	r3, #4
 80014a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a2:	2302      	movs	r3, #2
 80014a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a6:	2300      	movs	r3, #0
 80014a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014aa:	2300      	movs	r3, #0
 80014ac:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_DFSDM2;
 80014ae:	2303      	movs	r3, #3
 80014b0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DFSDM2_CKOUT_GPIO_Port, &GPIO_InitStruct);
 80014b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014b6:	4619      	mov	r1, r3
 80014b8:	4814      	ldr	r0, [pc, #80]	; (800150c <HAL_DFSDM_ChannelMspInit+0x218>)
 80014ba:	f002 fbd5 	bl	8003c68 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DFSDM2_DATIN7_Pin;
 80014be:	2380      	movs	r3, #128	; 0x80
 80014c0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c2:	2302      	movs	r3, #2
 80014c4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c6:	2300      	movs	r3, #0
 80014c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ca:	2300      	movs	r3, #0
 80014cc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM2;
 80014ce:	2306      	movs	r3, #6
 80014d0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DFSDM2_DATIN7_GPIO_Port, &GPIO_InitStruct);
 80014d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014d6:	4619      	mov	r1, r3
 80014d8:	480e      	ldr	r0, [pc, #56]	; (8001514 <HAL_DFSDM_ChannelMspInit+0x220>)
 80014da:	f002 fbc5 	bl	8003c68 <HAL_GPIO_Init>
  DFSDM2_Init++;
 80014de:	4b0c      	ldr	r3, [pc, #48]	; (8001510 <HAL_DFSDM_ChannelMspInit+0x21c>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	3301      	adds	r3, #1
 80014e4:	4a0a      	ldr	r2, [pc, #40]	; (8001510 <HAL_DFSDM_ChannelMspInit+0x21c>)
 80014e6:	6013      	str	r3, [r2, #0]
}
 80014e8:	bf00      	nop
 80014ea:	3738      	adds	r7, #56	; 0x38
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	40016000 	.word	0x40016000
 80014f4:	40016020 	.word	0x40016020
 80014f8:	40016040 	.word	0x40016040
 80014fc:	40016060 	.word	0x40016060
 8001500:	20000104 	.word	0x20000104
 8001504:	40023800 	.word	0x40023800
 8001508:	40020000 	.word	0x40020000
 800150c:	40020c00 	.word	0x40020c00
 8001510:	20000108 	.word	0x20000108
 8001514:	40020400 	.word	0x40020400

08001518 <HAL_FMPI2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hfmpi2c: FMPI2C handle pointer
* @retval None
*/
void HAL_FMPI2C_MspInit(FMPI2C_HandleTypeDef* hfmpi2c)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b08a      	sub	sp, #40	; 0x28
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001520:	f107 0314 	add.w	r3, r7, #20
 8001524:	2200      	movs	r2, #0
 8001526:	601a      	str	r2, [r3, #0]
 8001528:	605a      	str	r2, [r3, #4]
 800152a:	609a      	str	r2, [r3, #8]
 800152c:	60da      	str	r2, [r3, #12]
 800152e:	611a      	str	r2, [r3, #16]
  if(hfmpi2c->Instance==FMPI2C1)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a19      	ldr	r2, [pc, #100]	; (800159c <HAL_FMPI2C_MspInit+0x84>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d12b      	bne.n	8001592 <HAL_FMPI2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN FMPI2C1_MspInit 0 */

  /* USER CODE END FMPI2C1_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800153a:	2300      	movs	r3, #0
 800153c:	613b      	str	r3, [r7, #16]
 800153e:	4b18      	ldr	r3, [pc, #96]	; (80015a0 <HAL_FMPI2C_MspInit+0x88>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001542:	4a17      	ldr	r2, [pc, #92]	; (80015a0 <HAL_FMPI2C_MspInit+0x88>)
 8001544:	f043 0304 	orr.w	r3, r3, #4
 8001548:	6313      	str	r3, [r2, #48]	; 0x30
 800154a:	4b15      	ldr	r3, [pc, #84]	; (80015a0 <HAL_FMPI2C_MspInit+0x88>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154e:	f003 0304 	and.w	r3, r3, #4
 8001552:	613b      	str	r3, [r7, #16]
 8001554:	693b      	ldr	r3, [r7, #16]
    /**FMPI2C1 GPIO Configuration
    PC6     ------> FMPI2C1_SCL
    PC7     ------> FMPI2C1_SDA
    */
    GPIO_InitStruct.Pin = I2CFMP1_SCL_Pin|I2CFMP_SDA_Pin;
 8001556:	23c0      	movs	r3, #192	; 0xc0
 8001558:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800155a:	2312      	movs	r3, #18
 800155c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800155e:	2301      	movs	r3, #1
 8001560:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001562:	2303      	movs	r3, #3
 8001564:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_FMPI2C1;
 8001566:	2304      	movs	r3, #4
 8001568:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800156a:	f107 0314 	add.w	r3, r7, #20
 800156e:	4619      	mov	r1, r3
 8001570:	480c      	ldr	r0, [pc, #48]	; (80015a4 <HAL_FMPI2C_MspInit+0x8c>)
 8001572:	f002 fb79 	bl	8003c68 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_FMPI2C1_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	60fb      	str	r3, [r7, #12]
 800157a:	4b09      	ldr	r3, [pc, #36]	; (80015a0 <HAL_FMPI2C_MspInit+0x88>)
 800157c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157e:	4a08      	ldr	r2, [pc, #32]	; (80015a0 <HAL_FMPI2C_MspInit+0x88>)
 8001580:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001584:	6413      	str	r3, [r2, #64]	; 0x40
 8001586:	4b06      	ldr	r3, [pc, #24]	; (80015a0 <HAL_FMPI2C_MspInit+0x88>)
 8001588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800158e:	60fb      	str	r3, [r7, #12]
 8001590:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN FMPI2C1_MspInit 1 */

  /* USER CODE END FMPI2C1_MspInit 1 */
  }

}
 8001592:	bf00      	nop
 8001594:	3728      	adds	r7, #40	; 0x28
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	40006000 	.word	0x40006000
 80015a0:	40023800 	.word	0x40023800
 80015a4:	40020800 	.word	0x40020800

080015a8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b08a      	sub	sp, #40	; 0x28
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b0:	f107 0314 	add.w	r3, r7, #20
 80015b4:	2200      	movs	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]
 80015b8:	605a      	str	r2, [r3, #4]
 80015ba:	609a      	str	r2, [r3, #8]
 80015bc:	60da      	str	r2, [r3, #12]
 80015be:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a19      	ldr	r2, [pc, #100]	; (800162c <HAL_I2C_MspInit+0x84>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d12c      	bne.n	8001624 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ca:	2300      	movs	r3, #0
 80015cc:	613b      	str	r3, [r7, #16]
 80015ce:	4b18      	ldr	r3, [pc, #96]	; (8001630 <HAL_I2C_MspInit+0x88>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d2:	4a17      	ldr	r2, [pc, #92]	; (8001630 <HAL_I2C_MspInit+0x88>)
 80015d4:	f043 0302 	orr.w	r3, r3, #2
 80015d8:	6313      	str	r3, [r2, #48]	; 0x30
 80015da:	4b15      	ldr	r3, [pc, #84]	; (8001630 <HAL_I2C_MspInit+0x88>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015de:	f003 0302 	and.w	r3, r3, #2
 80015e2:	613b      	str	r3, [r7, #16]
 80015e4:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 80015e6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80015ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015ec:	2312      	movs	r3, #18
 80015ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015f0:	2301      	movs	r3, #1
 80015f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015f4:	2303      	movs	r3, #3
 80015f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80015f8:	2304      	movs	r3, #4
 80015fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015fc:	f107 0314 	add.w	r3, r7, #20
 8001600:	4619      	mov	r1, r3
 8001602:	480c      	ldr	r0, [pc, #48]	; (8001634 <HAL_I2C_MspInit+0x8c>)
 8001604:	f002 fb30 	bl	8003c68 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001608:	2300      	movs	r3, #0
 800160a:	60fb      	str	r3, [r7, #12]
 800160c:	4b08      	ldr	r3, [pc, #32]	; (8001630 <HAL_I2C_MspInit+0x88>)
 800160e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001610:	4a07      	ldr	r2, [pc, #28]	; (8001630 <HAL_I2C_MspInit+0x88>)
 8001612:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001616:	6413      	str	r3, [r2, #64]	; 0x40
 8001618:	4b05      	ldr	r3, [pc, #20]	; (8001630 <HAL_I2C_MspInit+0x88>)
 800161a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001620:	60fb      	str	r3, [r7, #12]
 8001622:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001624:	bf00      	nop
 8001626:	3728      	adds	r7, #40	; 0x28
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	40005800 	.word	0x40005800
 8001630:	40023800 	.word	0x40023800
 8001634:	40020400 	.word	0x40020400

08001638 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b08c      	sub	sp, #48	; 0x30
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001640:	f107 031c 	add.w	r3, r7, #28
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]
 8001648:	605a      	str	r2, [r3, #4]
 800164a:	609a      	str	r2, [r3, #8]
 800164c:	60da      	str	r2, [r3, #12]
 800164e:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a4f      	ldr	r2, [pc, #316]	; (8001794 <HAL_I2S_MspInit+0x15c>)
 8001656:	4293      	cmp	r3, r2
 8001658:	f040 8097 	bne.w	800178a <HAL_I2S_MspInit+0x152>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800165c:	2300      	movs	r3, #0
 800165e:	61bb      	str	r3, [r7, #24]
 8001660:	4b4d      	ldr	r3, [pc, #308]	; (8001798 <HAL_I2S_MspInit+0x160>)
 8001662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001664:	4a4c      	ldr	r2, [pc, #304]	; (8001798 <HAL_I2S_MspInit+0x160>)
 8001666:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800166a:	6413      	str	r3, [r2, #64]	; 0x40
 800166c:	4b4a      	ldr	r3, [pc, #296]	; (8001798 <HAL_I2S_MspInit+0x160>)
 800166e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001670:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001674:	61bb      	str	r3, [r7, #24]
 8001676:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001678:	2300      	movs	r3, #0
 800167a:	617b      	str	r3, [r7, #20]
 800167c:	4b46      	ldr	r3, [pc, #280]	; (8001798 <HAL_I2S_MspInit+0x160>)
 800167e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001680:	4a45      	ldr	r2, [pc, #276]	; (8001798 <HAL_I2S_MspInit+0x160>)
 8001682:	f043 0304 	orr.w	r3, r3, #4
 8001686:	6313      	str	r3, [r2, #48]	; 0x30
 8001688:	4b43      	ldr	r3, [pc, #268]	; (8001798 <HAL_I2S_MspInit+0x160>)
 800168a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168c:	f003 0304 	and.w	r3, r3, #4
 8001690:	617b      	str	r3, [r7, #20]
 8001692:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001694:	2300      	movs	r3, #0
 8001696:	613b      	str	r3, [r7, #16]
 8001698:	4b3f      	ldr	r3, [pc, #252]	; (8001798 <HAL_I2S_MspInit+0x160>)
 800169a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169c:	4a3e      	ldr	r2, [pc, #248]	; (8001798 <HAL_I2S_MspInit+0x160>)
 800169e:	f043 0301 	orr.w	r3, r3, #1
 80016a2:	6313      	str	r3, [r2, #48]	; 0x30
 80016a4:	4b3c      	ldr	r3, [pc, #240]	; (8001798 <HAL_I2S_MspInit+0x160>)
 80016a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a8:	f003 0301 	and.w	r3, r3, #1
 80016ac:	613b      	str	r3, [r7, #16]
 80016ae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80016b0:	2300      	movs	r3, #0
 80016b2:	60fb      	str	r3, [r7, #12]
 80016b4:	4b38      	ldr	r3, [pc, #224]	; (8001798 <HAL_I2S_MspInit+0x160>)
 80016b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b8:	4a37      	ldr	r2, [pc, #220]	; (8001798 <HAL_I2S_MspInit+0x160>)
 80016ba:	f043 0308 	orr.w	r3, r3, #8
 80016be:	6313      	str	r3, [r2, #48]	; 0x30
 80016c0:	4b35      	ldr	r3, [pc, #212]	; (8001798 <HAL_I2S_MspInit+0x160>)
 80016c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c4:	f003 0308 	and.w	r3, r3, #8
 80016c8:	60fb      	str	r3, [r7, #12]
 80016ca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016cc:	2300      	movs	r3, #0
 80016ce:	60bb      	str	r3, [r7, #8]
 80016d0:	4b31      	ldr	r3, [pc, #196]	; (8001798 <HAL_I2S_MspInit+0x160>)
 80016d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d4:	4a30      	ldr	r2, [pc, #192]	; (8001798 <HAL_I2S_MspInit+0x160>)
 80016d6:	f043 0302 	orr.w	r3, r3, #2
 80016da:	6313      	str	r3, [r2, #48]	; 0x30
 80016dc:	4b2e      	ldr	r3, [pc, #184]	; (8001798 <HAL_I2S_MspInit+0x160>)
 80016de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e0:	f003 0302 	and.w	r3, r3, #2
 80016e4:	60bb      	str	r3, [r7, #8]
 80016e6:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> I2S2_SD
    PA3     ------> I2S2_MCK
    PD3     ------> I2S2_CK
    PB9     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = CODEC_ext_SD_Pin;
 80016e8:	2304      	movs	r3, #4
 80016ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ec:	2302      	movs	r3, #2
 80016ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f0:	2300      	movs	r3, #0
 80016f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f4:	2300      	movs	r3, #0
 80016f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI2;
 80016f8:	2306      	movs	r3, #6
 80016fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CODEC_ext_SD_GPIO_Port, &GPIO_InitStruct);
 80016fc:	f107 031c 	add.w	r3, r7, #28
 8001700:	4619      	mov	r1, r3
 8001702:	4826      	ldr	r0, [pc, #152]	; (800179c <HAL_I2S_MspInit+0x164>)
 8001704:	f002 fab0 	bl	8003c68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CODEC_SD_Pin;
 8001708:	2308      	movs	r3, #8
 800170a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800170c:	2302      	movs	r3, #2
 800170e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001710:	2300      	movs	r3, #0
 8001712:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001714:	2300      	movs	r3, #0
 8001716:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001718:	2305      	movs	r3, #5
 800171a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CODEC_SD_GPIO_Port, &GPIO_InitStruct);
 800171c:	f107 031c 	add.w	r3, r7, #28
 8001720:	4619      	mov	r1, r3
 8001722:	481e      	ldr	r0, [pc, #120]	; (800179c <HAL_I2S_MspInit+0x164>)
 8001724:	f002 faa0 	bl	8003c68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CODEC_MCK_Pin;
 8001728:	2308      	movs	r3, #8
 800172a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800172c:	2302      	movs	r3, #2
 800172e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001730:	2300      	movs	r3, #0
 8001732:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001734:	2300      	movs	r3, #0
 8001736:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001738:	2305      	movs	r3, #5
 800173a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CODEC_MCK_GPIO_Port, &GPIO_InitStruct);
 800173c:	f107 031c 	add.w	r3, r7, #28
 8001740:	4619      	mov	r1, r3
 8001742:	4817      	ldr	r0, [pc, #92]	; (80017a0 <HAL_I2S_MspInit+0x168>)
 8001744:	f002 fa90 	bl	8003c68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CODEC_CK_Pin;
 8001748:	2308      	movs	r3, #8
 800174a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800174c:	2302      	movs	r3, #2
 800174e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001750:	2300      	movs	r3, #0
 8001752:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001754:	2300      	movs	r3, #0
 8001756:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001758:	2305      	movs	r3, #5
 800175a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CODEC_CK_GPIO_Port, &GPIO_InitStruct);
 800175c:	f107 031c 	add.w	r3, r7, #28
 8001760:	4619      	mov	r1, r3
 8001762:	4810      	ldr	r0, [pc, #64]	; (80017a4 <HAL_I2S_MspInit+0x16c>)
 8001764:	f002 fa80 	bl	8003c68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CODEC_WS_Pin;
 8001768:	f44f 7300 	mov.w	r3, #512	; 0x200
 800176c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800176e:	2302      	movs	r3, #2
 8001770:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001772:	2300      	movs	r3, #0
 8001774:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001776:	2300      	movs	r3, #0
 8001778:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800177a:	2305      	movs	r3, #5
 800177c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CODEC_WS_GPIO_Port, &GPIO_InitStruct);
 800177e:	f107 031c 	add.w	r3, r7, #28
 8001782:	4619      	mov	r1, r3
 8001784:	4808      	ldr	r0, [pc, #32]	; (80017a8 <HAL_I2S_MspInit+0x170>)
 8001786:	f002 fa6f 	bl	8003c68 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800178a:	bf00      	nop
 800178c:	3730      	adds	r7, #48	; 0x30
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	40003800 	.word	0x40003800
 8001798:	40023800 	.word	0x40023800
 800179c:	40020800 	.word	0x40020800
 80017a0:	40020000 	.word	0x40020000
 80017a4:	40020c00 	.word	0x40020c00
 80017a8:	40020400 	.word	0x40020400

080017ac <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b08e      	sub	sp, #56	; 0x38
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017b8:	2200      	movs	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]
 80017bc:	605a      	str	r2, [r3, #4]
 80017be:	609a      	str	r2, [r3, #8]
 80017c0:	60da      	str	r2, [r3, #12]
 80017c2:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a56      	ldr	r2, [pc, #344]	; (8001924 <HAL_QSPI_MspInit+0x178>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	f040 80a6 	bne.w	800191c <HAL_QSPI_MspInit+0x170>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80017d0:	2300      	movs	r3, #0
 80017d2:	623b      	str	r3, [r7, #32]
 80017d4:	4b54      	ldr	r3, [pc, #336]	; (8001928 <HAL_QSPI_MspInit+0x17c>)
 80017d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017d8:	4a53      	ldr	r2, [pc, #332]	; (8001928 <HAL_QSPI_MspInit+0x17c>)
 80017da:	f043 0302 	orr.w	r3, r3, #2
 80017de:	6393      	str	r3, [r2, #56]	; 0x38
 80017e0:	4b51      	ldr	r3, [pc, #324]	; (8001928 <HAL_QSPI_MspInit+0x17c>)
 80017e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017e4:	f003 0302 	and.w	r3, r3, #2
 80017e8:	623b      	str	r3, [r7, #32]
 80017ea:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80017ec:	2300      	movs	r3, #0
 80017ee:	61fb      	str	r3, [r7, #28]
 80017f0:	4b4d      	ldr	r3, [pc, #308]	; (8001928 <HAL_QSPI_MspInit+0x17c>)
 80017f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f4:	4a4c      	ldr	r2, [pc, #304]	; (8001928 <HAL_QSPI_MspInit+0x17c>)
 80017f6:	f043 0310 	orr.w	r3, r3, #16
 80017fa:	6313      	str	r3, [r2, #48]	; 0x30
 80017fc:	4b4a      	ldr	r3, [pc, #296]	; (8001928 <HAL_QSPI_MspInit+0x17c>)
 80017fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001800:	f003 0310 	and.w	r3, r3, #16
 8001804:	61fb      	str	r3, [r7, #28]
 8001806:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001808:	2300      	movs	r3, #0
 800180a:	61bb      	str	r3, [r7, #24]
 800180c:	4b46      	ldr	r3, [pc, #280]	; (8001928 <HAL_QSPI_MspInit+0x17c>)
 800180e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001810:	4a45      	ldr	r2, [pc, #276]	; (8001928 <HAL_QSPI_MspInit+0x17c>)
 8001812:	f043 0320 	orr.w	r3, r3, #32
 8001816:	6313      	str	r3, [r2, #48]	; 0x30
 8001818:	4b43      	ldr	r3, [pc, #268]	; (8001928 <HAL_QSPI_MspInit+0x17c>)
 800181a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181c:	f003 0320 	and.w	r3, r3, #32
 8001820:	61bb      	str	r3, [r7, #24]
 8001822:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001824:	2300      	movs	r3, #0
 8001826:	617b      	str	r3, [r7, #20]
 8001828:	4b3f      	ldr	r3, [pc, #252]	; (8001928 <HAL_QSPI_MspInit+0x17c>)
 800182a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182c:	4a3e      	ldr	r2, [pc, #248]	; (8001928 <HAL_QSPI_MspInit+0x17c>)
 800182e:	f043 0302 	orr.w	r3, r3, #2
 8001832:	6313      	str	r3, [r2, #48]	; 0x30
 8001834:	4b3c      	ldr	r3, [pc, #240]	; (8001928 <HAL_QSPI_MspInit+0x17c>)
 8001836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001838:	f003 0302 	and.w	r3, r3, #2
 800183c:	617b      	str	r3, [r7, #20]
 800183e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001840:	2300      	movs	r3, #0
 8001842:	613b      	str	r3, [r7, #16]
 8001844:	4b38      	ldr	r3, [pc, #224]	; (8001928 <HAL_QSPI_MspInit+0x17c>)
 8001846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001848:	4a37      	ldr	r2, [pc, #220]	; (8001928 <HAL_QSPI_MspInit+0x17c>)
 800184a:	f043 0308 	orr.w	r3, r3, #8
 800184e:	6313      	str	r3, [r2, #48]	; 0x30
 8001850:	4b35      	ldr	r3, [pc, #212]	; (8001928 <HAL_QSPI_MspInit+0x17c>)
 8001852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001854:	f003 0308 	and.w	r3, r3, #8
 8001858:	613b      	str	r3, [r7, #16]
 800185a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800185c:	2300      	movs	r3, #0
 800185e:	60fb      	str	r3, [r7, #12]
 8001860:	4b31      	ldr	r3, [pc, #196]	; (8001928 <HAL_QSPI_MspInit+0x17c>)
 8001862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001864:	4a30      	ldr	r2, [pc, #192]	; (8001928 <HAL_QSPI_MspInit+0x17c>)
 8001866:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800186a:	6313      	str	r3, [r2, #48]	; 0x30
 800186c:	4b2e      	ldr	r3, [pc, #184]	; (8001928 <HAL_QSPI_MspInit+0x17c>)
 800186e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001870:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001874:	60fb      	str	r3, [r7, #12]
 8001876:	68fb      	ldr	r3, [r7, #12]
    PF9     ------> QUADSPI_BK1_IO1
    PB2     ------> QUADSPI_CLK
    PD13     ------> QUADSPI_BK1_IO3
    PG6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = QSPI_BK1_IO2_Pin;
 8001878:	2304      	movs	r3, #4
 800187a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800187c:	2302      	movs	r3, #2
 800187e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001880:	2300      	movs	r3, #0
 8001882:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001884:	2303      	movs	r3, #3
 8001886:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8001888:	2309      	movs	r3, #9
 800188a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(QSPI_BK1_IO2_GPIO_Port, &GPIO_InitStruct);
 800188c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001890:	4619      	mov	r1, r3
 8001892:	4826      	ldr	r0, [pc, #152]	; (800192c <HAL_QSPI_MspInit+0x180>)
 8001894:	f002 f9e8 	bl	8003c68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_IO0_Pin|QSPI_BK1_IO1_Pin;
 8001898:	f44f 7340 	mov.w	r3, #768	; 0x300
 800189c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800189e:	2302      	movs	r3, #2
 80018a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a2:	2300      	movs	r3, #0
 80018a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a6:	2303      	movs	r3, #3
 80018a8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80018aa:	230a      	movs	r3, #10
 80018ac:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80018ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018b2:	4619      	mov	r1, r3
 80018b4:	481e      	ldr	r0, [pc, #120]	; (8001930 <HAL_QSPI_MspInit+0x184>)
 80018b6:	f002 f9d7 	bl	8003c68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_CLK_Pin;
 80018ba:	2304      	movs	r3, #4
 80018bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018be:	2302      	movs	r3, #2
 80018c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c2:	2300      	movs	r3, #0
 80018c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018c6:	2303      	movs	r3, #3
 80018c8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 80018ca:	2309      	movs	r3, #9
 80018cc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(QSPI_CLK_GPIO_Port, &GPIO_InitStruct);
 80018ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018d2:	4619      	mov	r1, r3
 80018d4:	4817      	ldr	r0, [pc, #92]	; (8001934 <HAL_QSPI_MspInit+0x188>)
 80018d6:	f002 f9c7 	bl	8003c68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_IO3_Pin;
 80018da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e0:	2302      	movs	r3, #2
 80018e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e4:	2300      	movs	r3, #0
 80018e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018e8:	2303      	movs	r3, #3
 80018ea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 80018ec:	2309      	movs	r3, #9
 80018ee:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(QSPI_BK1_IO3_GPIO_Port, &GPIO_InitStruct);
 80018f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018f4:	4619      	mov	r1, r3
 80018f6:	4810      	ldr	r0, [pc, #64]	; (8001938 <HAL_QSPI_MspInit+0x18c>)
 80018f8:	f002 f9b6 	bl	8003c68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_NCS_Pin;
 80018fc:	2340      	movs	r3, #64	; 0x40
 80018fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001900:	2302      	movs	r3, #2
 8001902:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001904:	2300      	movs	r3, #0
 8001906:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001908:	2303      	movs	r3, #3
 800190a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800190c:	230a      	movs	r3, #10
 800190e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(QSPI_BK1_NCS_GPIO_Port, &GPIO_InitStruct);
 8001910:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001914:	4619      	mov	r1, r3
 8001916:	4809      	ldr	r0, [pc, #36]	; (800193c <HAL_QSPI_MspInit+0x190>)
 8001918:	f002 f9a6 	bl	8003c68 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 800191c:	bf00      	nop
 800191e:	3738      	adds	r7, #56	; 0x38
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	a0001000 	.word	0xa0001000
 8001928:	40023800 	.word	0x40023800
 800192c:	40021000 	.word	0x40021000
 8001930:	40021400 	.word	0x40021400
 8001934:	40020400 	.word	0x40020400
 8001938:	40020c00 	.word	0x40020c00
 800193c:	40021800 	.word	0x40021800

08001940 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b08a      	sub	sp, #40	; 0x28
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001948:	f107 0314 	add.w	r3, r7, #20
 800194c:	2200      	movs	r2, #0
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	605a      	str	r2, [r3, #4]
 8001952:	609a      	str	r2, [r3, #8]
 8001954:	60da      	str	r2, [r3, #12]
 8001956:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a28      	ldr	r2, [pc, #160]	; (8001a00 <HAL_SD_MspInit+0xc0>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d14a      	bne.n	80019f8 <HAL_SD_MspInit+0xb8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	613b      	str	r3, [r7, #16]
 8001966:	4b27      	ldr	r3, [pc, #156]	; (8001a04 <HAL_SD_MspInit+0xc4>)
 8001968:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800196a:	4a26      	ldr	r2, [pc, #152]	; (8001a04 <HAL_SD_MspInit+0xc4>)
 800196c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001970:	6453      	str	r3, [r2, #68]	; 0x44
 8001972:	4b24      	ldr	r3, [pc, #144]	; (8001a04 <HAL_SD_MspInit+0xc4>)
 8001974:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001976:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800197a:	613b      	str	r3, [r7, #16]
 800197c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	60fb      	str	r3, [r7, #12]
 8001982:	4b20      	ldr	r3, [pc, #128]	; (8001a04 <HAL_SD_MspInit+0xc4>)
 8001984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001986:	4a1f      	ldr	r2, [pc, #124]	; (8001a04 <HAL_SD_MspInit+0xc4>)
 8001988:	f043 0301 	orr.w	r3, r3, #1
 800198c:	6313      	str	r3, [r2, #48]	; 0x30
 800198e:	4b1d      	ldr	r3, [pc, #116]	; (8001a04 <HAL_SD_MspInit+0xc4>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001992:	f003 0301 	and.w	r3, r3, #1
 8001996:	60fb      	str	r3, [r7, #12]
 8001998:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800199a:	2300      	movs	r3, #0
 800199c:	60bb      	str	r3, [r7, #8]
 800199e:	4b19      	ldr	r3, [pc, #100]	; (8001a04 <HAL_SD_MspInit+0xc4>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a2:	4a18      	ldr	r2, [pc, #96]	; (8001a04 <HAL_SD_MspInit+0xc4>)
 80019a4:	f043 0304 	orr.w	r3, r3, #4
 80019a8:	6313      	str	r3, [r2, #48]	; 0x30
 80019aa:	4b16      	ldr	r3, [pc, #88]	; (8001a04 <HAL_SD_MspInit+0xc4>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ae:	f003 0304 	and.w	r3, r3, #4
 80019b2:	60bb      	str	r3, [r7, #8]
 80019b4:	68bb      	ldr	r3, [r7, #8]
    PC9     ------> SDIO_D1
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    */
    GPIO_InitStruct.Pin = SD_CMD_Pin;
 80019b6:	2340      	movs	r3, #64	; 0x40
 80019b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ba:	2302      	movs	r3, #2
 80019bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019be:	2300      	movs	r3, #0
 80019c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c2:	2303      	movs	r3, #3
 80019c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80019c6:	230c      	movs	r3, #12
 80019c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SD_CMD_GPIO_Port, &GPIO_InitStruct);
 80019ca:	f107 0314 	add.w	r3, r7, #20
 80019ce:	4619      	mov	r1, r3
 80019d0:	480d      	ldr	r0, [pc, #52]	; (8001a08 <HAL_SD_MspInit+0xc8>)
 80019d2:	f002 f949 	bl	8003c68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SD_D0_Pin|SD_D1_Pin|SD_D2_Pin|SD_D3_Pin
 80019d6:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80019da:	617b      	str	r3, [r7, #20]
                          |SD_CLK_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019dc:	2302      	movs	r3, #2
 80019de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e0:	2300      	movs	r3, #0
 80019e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019e4:	2303      	movs	r3, #3
 80019e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80019e8:	230c      	movs	r3, #12
 80019ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019ec:	f107 0314 	add.w	r3, r7, #20
 80019f0:	4619      	mov	r1, r3
 80019f2:	4806      	ldr	r0, [pc, #24]	; (8001a0c <HAL_SD_MspInit+0xcc>)
 80019f4:	f002 f938 	bl	8003c68 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 80019f8:	bf00      	nop
 80019fa:	3728      	adds	r7, #40	; 0x28
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	40012c00 	.word	0x40012c00
 8001a04:	40023800 	.word	0x40023800
 8001a08:	40020000 	.word	0x40020000
 8001a0c:	40020800 	.word	0x40020800

08001a10 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b08c      	sub	sp, #48	; 0x30
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a18:	f107 031c 	add.w	r3, r7, #28
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	601a      	str	r2, [r3, #0]
 8001a20:	605a      	str	r2, [r3, #4]
 8001a22:	609a      	str	r2, [r3, #8]
 8001a24:	60da      	str	r2, [r3, #12]
 8001a26:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART10)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a33      	ldr	r2, [pc, #204]	; (8001afc <HAL_UART_MspInit+0xec>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d12d      	bne.n	8001a8e <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN UART10_MspInit 0 */

  /* USER CODE END UART10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART10_CLK_ENABLE();
 8001a32:	2300      	movs	r3, #0
 8001a34:	61bb      	str	r3, [r7, #24]
 8001a36:	4b32      	ldr	r3, [pc, #200]	; (8001b00 <HAL_UART_MspInit+0xf0>)
 8001a38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a3a:	4a31      	ldr	r2, [pc, #196]	; (8001b00 <HAL_UART_MspInit+0xf0>)
 8001a3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a40:	6453      	str	r3, [r2, #68]	; 0x44
 8001a42:	4b2f      	ldr	r3, [pc, #188]	; (8001b00 <HAL_UART_MspInit+0xf0>)
 8001a44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a4a:	61bb      	str	r3, [r7, #24]
 8001a4c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a4e:	2300      	movs	r3, #0
 8001a50:	617b      	str	r3, [r7, #20]
 8001a52:	4b2b      	ldr	r3, [pc, #172]	; (8001b00 <HAL_UART_MspInit+0xf0>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a56:	4a2a      	ldr	r2, [pc, #168]	; (8001b00 <HAL_UART_MspInit+0xf0>)
 8001a58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a5e:	4b28      	ldr	r3, [pc, #160]	; (8001b00 <HAL_UART_MspInit+0xf0>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a66:	617b      	str	r3, [r7, #20]
 8001a68:	697b      	ldr	r3, [r7, #20]
    /**UART10 GPIO Configuration
    PG11     ------> UART10_RX
    PG12     ------> UART10_TX
    */
    GPIO_InitStruct.Pin = WIFI_SPI_CSN_Pin|WIFI_DRDY_Pin;
 8001a6a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001a6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a70:	2302      	movs	r3, #2
 8001a72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a74:	2301      	movs	r3, #1
 8001a76:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a78:	2303      	movs	r3, #3
 8001a7a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_UART10;
 8001a7c:	230b      	movs	r3, #11
 8001a7e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a80:	f107 031c 	add.w	r3, r7, #28
 8001a84:	4619      	mov	r1, r3
 8001a86:	481f      	ldr	r0, [pc, #124]	; (8001b04 <HAL_UART_MspInit+0xf4>)
 8001a88:	f002 f8ee 	bl	8003c68 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001a8c:	e031      	b.n	8001af2 <HAL_UART_MspInit+0xe2>
  else if(huart->Instance==USART6)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a1d      	ldr	r2, [pc, #116]	; (8001b08 <HAL_UART_MspInit+0xf8>)
 8001a94:	4293      	cmp	r3, r2
 8001a96:	d12c      	bne.n	8001af2 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001a98:	2300      	movs	r3, #0
 8001a9a:	613b      	str	r3, [r7, #16]
 8001a9c:	4b18      	ldr	r3, [pc, #96]	; (8001b00 <HAL_UART_MspInit+0xf0>)
 8001a9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa0:	4a17      	ldr	r2, [pc, #92]	; (8001b00 <HAL_UART_MspInit+0xf0>)
 8001aa2:	f043 0320 	orr.w	r3, r3, #32
 8001aa6:	6453      	str	r3, [r2, #68]	; 0x44
 8001aa8:	4b15      	ldr	r3, [pc, #84]	; (8001b00 <HAL_UART_MspInit+0xf0>)
 8001aaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aac:	f003 0320 	and.w	r3, r3, #32
 8001ab0:	613b      	str	r3, [r7, #16]
 8001ab2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	60fb      	str	r3, [r7, #12]
 8001ab8:	4b11      	ldr	r3, [pc, #68]	; (8001b00 <HAL_UART_MspInit+0xf0>)
 8001aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001abc:	4a10      	ldr	r2, [pc, #64]	; (8001b00 <HAL_UART_MspInit+0xf0>)
 8001abe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ac2:	6313      	str	r3, [r2, #48]	; 0x30
 8001ac4:	4b0e      	ldr	r3, [pc, #56]	; (8001b00 <HAL_UART_MspInit+0xf0>)
 8001ac6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001acc:	60fb      	str	r3, [r7, #12]
 8001ace:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = VCP_RX_Pin|VCP_TX_Pin;
 8001ad0:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8001ad4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ada:	2300      	movs	r3, #0
 8001adc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ade:	2303      	movs	r3, #3
 8001ae0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001ae2:	2308      	movs	r3, #8
 8001ae4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ae6:	f107 031c 	add.w	r3, r7, #28
 8001aea:	4619      	mov	r1, r3
 8001aec:	4805      	ldr	r0, [pc, #20]	; (8001b04 <HAL_UART_MspInit+0xf4>)
 8001aee:	f002 f8bb 	bl	8003c68 <HAL_GPIO_Init>
}
 8001af2:	bf00      	nop
 8001af4:	3730      	adds	r7, #48	; 0x30
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	40011c00 	.word	0x40011c00
 8001b00:	40023800 	.word	0x40023800
 8001b04:	40021800 	.word	0x40021800
 8001b08:	40011400 	.word	0x40011400

08001b0c <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b086      	sub	sp, #24
 8001b10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001b12:	1d3b      	adds	r3, r7, #4
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]
 8001b18:	605a      	str	r2, [r3, #4]
 8001b1a:	609a      	str	r2, [r3, #8]
 8001b1c:	60da      	str	r2, [r3, #12]
 8001b1e:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001b20:	4b2c      	ldr	r3, [pc, #176]	; (8001bd4 <HAL_FSMC_MspInit+0xc8>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d151      	bne.n	8001bcc <HAL_FSMC_MspInit+0xc0>
    return;
  }
  FSMC_Initialized = 1;
 8001b28:	4b2a      	ldr	r3, [pc, #168]	; (8001bd4 <HAL_FSMC_MspInit+0xc8>)
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001b2e:	2300      	movs	r3, #0
 8001b30:	603b      	str	r3, [r7, #0]
 8001b32:	4b29      	ldr	r3, [pc, #164]	; (8001bd8 <HAL_FSMC_MspInit+0xcc>)
 8001b34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b36:	4a28      	ldr	r2, [pc, #160]	; (8001bd8 <HAL_FSMC_MspInit+0xcc>)
 8001b38:	f043 0301 	orr.w	r3, r3, #1
 8001b3c:	6393      	str	r3, [r2, #56]	; 0x38
 8001b3e:	4b26      	ldr	r3, [pc, #152]	; (8001bd8 <HAL_FSMC_MspInit+0xcc>)
 8001b40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b42:	f003 0301 	and.w	r3, r3, #1
 8001b46:	603b      	str	r3, [r7, #0]
 8001b48:	683b      	ldr	r3, [r7, #0]
  PD7   ------> FSMC_NE1
  PG10   ------> FSMC_NE3
  PE0   ------> FSMC_NBL0
  PE1   ------> FSMC_NBL1
  */
  GPIO_InitStruct.Pin = PSRAM_A0_Pin|PSRAM_A1_Pin|PSRAM_A2_Pin|PSRAM_A3_Pin
 8001b4a:	f24f 033f 	movw	r3, #61503	; 0xf03f
 8001b4e:	607b      	str	r3, [r7, #4]
                          |PSRAM_A4_Pin|PSRAM_A5_Pin|PSRAM_A6_Pin|PSRAM_A7_Pin
                          |PSRAM_A8_Pin|PSRAM_A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b50:	2302      	movs	r3, #2
 8001b52:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b54:	2300      	movs	r3, #0
 8001b56:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b58:	2303      	movs	r3, #3
 8001b5a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001b5c:	230c      	movs	r3, #12
 8001b5e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b60:	1d3b      	adds	r3, r7, #4
 8001b62:	4619      	mov	r1, r3
 8001b64:	481d      	ldr	r0, [pc, #116]	; (8001bdc <HAL_FSMC_MspInit+0xd0>)
 8001b66:	f002 f87f 	bl	8003c68 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A10_Pin|PSRAM_A11_Pin|PSRAM_A12_Pin|PSRAM_A13_Pin
 8001b6a:	f240 433f 	movw	r3, #1087	; 0x43f
 8001b6e:	607b      	str	r3, [r7, #4]
                          |PSRAM_A14_Pin|PSRAM_A15_Pin|LCD_NE3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b70:	2302      	movs	r3, #2
 8001b72:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b74:	2300      	movs	r3, #0
 8001b76:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b78:	2303      	movs	r3, #3
 8001b7a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001b7c:	230c      	movs	r3, #12
 8001b7e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b80:	1d3b      	adds	r3, r7, #4
 8001b82:	4619      	mov	r1, r3
 8001b84:	4816      	ldr	r0, [pc, #88]	; (8001be0 <HAL_FSMC_MspInit+0xd4>)
 8001b86:	f002 f86f 	bl	8003c68 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LCD_PSRAM_D4_Pin|LCD_PSRAM_D5_Pin|LCD_PSRAM_D6_Pin|LCD_PSRAM_D7_Pin
 8001b8a:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001b8e:	607b      	str	r3, [r7, #4]
                          |LCD_PSRAM_D8_Pin|LCD_PSRAM_D9_Pin|LCD_PSRAM_D10_Pin|LCD_PSRAM_D11_Pin
                          |LCD_PSRAM_D12_Pin|PSRAM_NBL0_Pin|PSRAM_NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b90:	2302      	movs	r3, #2
 8001b92:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b94:	2300      	movs	r3, #0
 8001b96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b98:	2303      	movs	r3, #3
 8001b9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001b9c:	230c      	movs	r3, #12
 8001b9e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ba0:	1d3b      	adds	r3, r7, #4
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	480f      	ldr	r0, [pc, #60]	; (8001be4 <HAL_FSMC_MspInit+0xd8>)
 8001ba6:	f002 f85f 	bl	8003c68 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LCD_PSRAM_D13_Pin|LCD_PSRAM_D14_Pin|LCd_PSRAM_D15_Pin|PSRAM_A16_Pin
 8001baa:	f64d 73b3 	movw	r3, #57267	; 0xdfb3
 8001bae:	607b      	str	r3, [r7, #4]
                          |PSRAM_A17_Pin|LCD_PSRAM_D0_Pin|LCD_PSRAM_D1_Pin|LCD_PSRAM_D2_Pin
                          |LCD_PSRAM_D3_Pin|LCD_PSRAM_NOE_Pin|LCD_PSRAM_NWE_Pin|PSRAM_NE1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb0:	2302      	movs	r3, #2
 8001bb2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001bbc:	230c      	movs	r3, #12
 8001bbe:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bc0:	1d3b      	adds	r3, r7, #4
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	4808      	ldr	r0, [pc, #32]	; (8001be8 <HAL_FSMC_MspInit+0xdc>)
 8001bc6:	f002 f84f 	bl	8003c68 <HAL_GPIO_Init>
 8001bca:	e000      	b.n	8001bce <HAL_FSMC_MspInit+0xc2>
    return;
 8001bcc:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001bce:	3718      	adds	r7, #24
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	2000010c 	.word	0x2000010c
 8001bd8:	40023800 	.word	0x40023800
 8001bdc:	40021400 	.word	0x40021400
 8001be0:	40021800 	.word	0x40021800
 8001be4:	40021000 	.word	0x40021000
 8001be8:	40020c00 	.word	0x40020c00

08001bec <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001bf4:	f7ff ff8a 	bl	8001b0c <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001bf8:	bf00      	nop
 8001bfa:	3708      	adds	r7, #8
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}

08001c00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001c04:	bf00      	nop
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr

08001c0e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c0e:	b480      	push	{r7}
 8001c10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c12:	e7fe      	b.n	8001c12 <HardFault_Handler+0x4>

08001c14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c18:	e7fe      	b.n	8001c18 <MemManage_Handler+0x4>

08001c1a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c1a:	b480      	push	{r7}
 8001c1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c1e:	e7fe      	b.n	8001c1e <BusFault_Handler+0x4>

08001c20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c24:	e7fe      	b.n	8001c24 <UsageFault_Handler+0x4>

08001c26 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c26:	b480      	push	{r7}
 8001c28:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c2a:	bf00      	nop
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr

08001c34 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c38:	bf00      	nop
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr

08001c42 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c42:	b480      	push	{r7}
 8001c44:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c46:	bf00      	nop
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr

08001c50 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c54:	f001 f9a6 	bl	8002fa4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c58:	bf00      	nop
 8001c5a:	bd80      	pop	{r7, pc}

08001c5c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001c60:	4802      	ldr	r0, [pc, #8]	; (8001c6c <OTG_FS_IRQHandler+0x10>)
 8001c62:	f002 fc53 	bl	800450c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001c66:	bf00      	nop
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	20000928 	.word	0x20000928

08001c70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b086      	sub	sp, #24
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c78:	4a14      	ldr	r2, [pc, #80]	; (8001ccc <_sbrk+0x5c>)
 8001c7a:	4b15      	ldr	r3, [pc, #84]	; (8001cd0 <_sbrk+0x60>)
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c84:	4b13      	ldr	r3, [pc, #76]	; (8001cd4 <_sbrk+0x64>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d102      	bne.n	8001c92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c8c:	4b11      	ldr	r3, [pc, #68]	; (8001cd4 <_sbrk+0x64>)
 8001c8e:	4a12      	ldr	r2, [pc, #72]	; (8001cd8 <_sbrk+0x68>)
 8001c90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c92:	4b10      	ldr	r3, [pc, #64]	; (8001cd4 <_sbrk+0x64>)
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4413      	add	r3, r2
 8001c9a:	693a      	ldr	r2, [r7, #16]
 8001c9c:	429a      	cmp	r2, r3
 8001c9e:	d207      	bcs.n	8001cb0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ca0:	f00a fd88 	bl	800c7b4 <__errno>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	230c      	movs	r3, #12
 8001ca8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001caa:	f04f 33ff 	mov.w	r3, #4294967295
 8001cae:	e009      	b.n	8001cc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cb0:	4b08      	ldr	r3, [pc, #32]	; (8001cd4 <_sbrk+0x64>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cb6:	4b07      	ldr	r3, [pc, #28]	; (8001cd4 <_sbrk+0x64>)
 8001cb8:	681a      	ldr	r2, [r3, #0]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	4413      	add	r3, r2
 8001cbe:	4a05      	ldr	r2, [pc, #20]	; (8001cd4 <_sbrk+0x64>)
 8001cc0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	3718      	adds	r7, #24
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	20050000 	.word	0x20050000
 8001cd0:	00000400 	.word	0x00000400
 8001cd4:	20000110 	.word	0x20000110
 8001cd8:	20000bf0 	.word	0x20000bf0

08001cdc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ce0:	4b08      	ldr	r3, [pc, #32]	; (8001d04 <SystemInit+0x28>)
 8001ce2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ce6:	4a07      	ldr	r2, [pc, #28]	; (8001d04 <SystemInit+0x28>)
 8001ce8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001cec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001cf0:	4b04      	ldr	r3, [pc, #16]	; (8001d04 <SystemInit+0x28>)
 8001cf2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001cf6:	609a      	str	r2, [r3, #8]
#endif
}
 8001cf8:	bf00      	nop
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	e000ed00 	.word	0xe000ed00

08001d08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8001d08:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d40 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8001d0c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001d0e:	e003      	b.n	8001d18 <LoopCopyDataInit>

08001d10 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001d10:	4b0c      	ldr	r3, [pc, #48]	; (8001d44 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001d12:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001d14:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001d16:	3104      	adds	r1, #4

08001d18 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001d18:	480b      	ldr	r0, [pc, #44]	; (8001d48 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001d1a:	4b0c      	ldr	r3, [pc, #48]	; (8001d4c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001d1c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001d1e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001d20:	d3f6      	bcc.n	8001d10 <CopyDataInit>
  ldr  r2, =_sbss
 8001d22:	4a0b      	ldr	r2, [pc, #44]	; (8001d50 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001d24:	e002      	b.n	8001d2c <LoopFillZerobss>

08001d26 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8001d26:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001d28:	f842 3b04 	str.w	r3, [r2], #4

08001d2c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001d2c:	4b09      	ldr	r3, [pc, #36]	; (8001d54 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001d2e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001d30:	d3f9      	bcc.n	8001d26 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001d32:	f7ff ffd3 	bl	8001cdc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d36:	f00a fd43 	bl	800c7c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d3a:	f7fe fbed 	bl	8000518 <main>
  bx  lr    
 8001d3e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001d40:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8001d44:	0800f578 	.word	0x0800f578
  ldr  r0, =_sdata
 8001d48:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001d4c:	200000e8 	.word	0x200000e8
  ldr  r2, =_sbss
 8001d50:	200000e8 	.word	0x200000e8
  ldr  r3, = _ebss
 8001d54:	20000bf0 	.word	0x20000bf0

08001d58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d58:	e7fe      	b.n	8001d58 <ADC_IRQHandler>

08001d5a <ST7789H2_Init>:
  * @brief  Initialize the st7789h2 LCD Component.
  * @param  None
  * @retval None
  */
void ST7789H2_Init(void)
{
 8001d5a:	b580      	push	{r7, lr}
 8001d5c:	b084      	sub	sp, #16
 8001d5e:	af00      	add	r7, sp, #0
  uint8_t   parameter[14];
  
  /* Initialize st7789h2 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8001d60:	f000 fd6e 	bl	8002840 <LCD_IO_Init>
  /* Sleep In Command */ 
  ST7789H2_WriteReg(ST7789H2_SLEEP_IN, (uint8_t*)NULL, 0); 
 8001d64:	2200      	movs	r2, #0
 8001d66:	2100      	movs	r1, #0
 8001d68:	2010      	movs	r0, #16
 8001d6a:	f000 f9e4 	bl	8002136 <ST7789H2_WriteReg>
  /* Wait for 10ms */
  LCD_IO_Delay(10);  
 8001d6e:	200a      	movs	r0, #10
 8001d70:	f000 fd8d 	bl	800288e <LCD_IO_Delay>
  
  /* SW Reset Command */
  ST7789H2_WriteReg(0x01, (uint8_t*)NULL, 0); 
 8001d74:	2200      	movs	r2, #0
 8001d76:	2100      	movs	r1, #0
 8001d78:	2001      	movs	r0, #1
 8001d7a:	f000 f9dc 	bl	8002136 <ST7789H2_WriteReg>
  /* Wait for 200ms */
  LCD_IO_Delay(200);
 8001d7e:	20c8      	movs	r0, #200	; 0xc8
 8001d80:	f000 fd85 	bl	800288e <LCD_IO_Delay>
  
  /* Sleep Out Command */
  ST7789H2_WriteReg(ST7789H2_SLEEP_OUT, (uint8_t*)NULL, 0); 
 8001d84:	2200      	movs	r2, #0
 8001d86:	2100      	movs	r1, #0
 8001d88:	2011      	movs	r0, #17
 8001d8a:	f000 f9d4 	bl	8002136 <ST7789H2_WriteReg>
  /* Wait for 120ms */
  LCD_IO_Delay(120); 
 8001d8e:	2078      	movs	r0, #120	; 0x78
 8001d90:	f000 fd7d 	bl	800288e <LCD_IO_Delay>

  /* Normal display for Driver Down side */
  parameter[0] = 0x00;     
 8001d94:	2300      	movs	r3, #0
 8001d96:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_NORMAL_DISPLAY, parameter, 1);
 8001d98:	463b      	mov	r3, r7
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	2036      	movs	r0, #54	; 0x36
 8001da0:	f000 f9c9 	bl	8002136 <ST7789H2_WriteReg>
 
  /* Color mode 16bits/pixel */
  parameter[0] = 0x05;     
 8001da4:	2305      	movs	r3, #5
 8001da6:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_COLOR_MODE, parameter, 1);
 8001da8:	463b      	mov	r3, r7
 8001daa:	2201      	movs	r2, #1
 8001dac:	4619      	mov	r1, r3
 8001dae:	203a      	movs	r0, #58	; 0x3a
 8001db0:	f000 f9c1 	bl	8002136 <ST7789H2_WriteReg>
  
  /* Display inversion On */
  ST7789H2_WriteReg(ST7789H2_DISPLAY_INVERSION, (uint8_t*)NULL, 0);     
 8001db4:	2200      	movs	r2, #0
 8001db6:	2100      	movs	r1, #0
 8001db8:	2021      	movs	r0, #33	; 0x21
 8001dba:	f000 f9bc 	bl	8002136 <ST7789H2_WriteReg>
  
  /* Set Column address CASET */  
  parameter[0] = 0x00;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x00;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x00;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0xEF;
 8001dca:	23ef      	movs	r3, #239	; 0xef
 8001dcc:	70fb      	strb	r3, [r7, #3]
  ST7789H2_WriteReg(ST7789H2_CASET, parameter, 4);
 8001dce:	463b      	mov	r3, r7
 8001dd0:	2204      	movs	r2, #4
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	202a      	movs	r0, #42	; 0x2a
 8001dd6:	f000 f9ae 	bl	8002136 <ST7789H2_WriteReg>
  /* Set Row address RASET */  
  parameter[0] = 0x00;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x00;
 8001dde:	2300      	movs	r3, #0
 8001de0:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x00;
 8001de2:	2300      	movs	r3, #0
 8001de4:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0xEF;
 8001de6:	23ef      	movs	r3, #239	; 0xef
 8001de8:	70fb      	strb	r3, [r7, #3]
  ST7789H2_WriteReg(ST7789H2_RASET, parameter, 4);
 8001dea:	463b      	mov	r3, r7
 8001dec:	2204      	movs	r2, #4
 8001dee:	4619      	mov	r1, r3
 8001df0:	202b      	movs	r0, #43	; 0x2b
 8001df2:	f000 f9a0 	bl	8002136 <ST7789H2_WriteReg>

  /*--------------- ST7789H2 Frame rate setting -------------------------------*/
  /* PORCH control setting */      
  parameter[0] = 0x0C;
 8001df6:	230c      	movs	r3, #12
 8001df8:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x0C;
 8001dfa:	230c      	movs	r3, #12
 8001dfc:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x00;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0x33;
 8001e02:	2333      	movs	r3, #51	; 0x33
 8001e04:	70fb      	strb	r3, [r7, #3]
  parameter[4] = 0x33; 
 8001e06:	2333      	movs	r3, #51	; 0x33
 8001e08:	713b      	strb	r3, [r7, #4]
  ST7789H2_WriteReg(ST7789H2_PORCH_CTRL, parameter, 5);
 8001e0a:	463b      	mov	r3, r7
 8001e0c:	2205      	movs	r2, #5
 8001e0e:	4619      	mov	r1, r3
 8001e10:	20b2      	movs	r0, #178	; 0xb2
 8001e12:	f000 f990 	bl	8002136 <ST7789H2_WriteReg>
  
  /* GATE control setting */
  parameter[0] = 0x35; 
 8001e16:	2335      	movs	r3, #53	; 0x35
 8001e18:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_GATE_CTRL, parameter, 1);
 8001e1a:	463b      	mov	r3, r7
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	4619      	mov	r1, r3
 8001e20:	20b7      	movs	r0, #183	; 0xb7
 8001e22:	f000 f988 	bl	8002136 <ST7789H2_WriteReg>
  
  /*--------------- ST7789H2 Power setting ------------------------------------*/
  /* VCOM setting */ 
  parameter[0] = 0x1F; 
 8001e26:	231f      	movs	r3, #31
 8001e28:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_VCOM_SET, parameter, 1); 
 8001e2a:	463b      	mov	r3, r7
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	4619      	mov	r1, r3
 8001e30:	20bb      	movs	r0, #187	; 0xbb
 8001e32:	f000 f980 	bl	8002136 <ST7789H2_WriteReg>
  
  /* LCM Control setting */ 
  parameter[0] = 0x2C; 
 8001e36:	232c      	movs	r3, #44	; 0x2c
 8001e38:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_LCM_CTRL, parameter, 1);
 8001e3a:	463b      	mov	r3, r7
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	4619      	mov	r1, r3
 8001e40:	20c0      	movs	r0, #192	; 0xc0
 8001e42:	f000 f978 	bl	8002136 <ST7789H2_WriteReg>
  
  /* VDV and VRH Command Enable */ 
  parameter[0] = 0x01;
 8001e46:	2301      	movs	r3, #1
 8001e48:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0xC3;
 8001e4a:	23c3      	movs	r3, #195	; 0xc3
 8001e4c:	707b      	strb	r3, [r7, #1]
  ST7789H2_WriteReg(ST7789H2_VDV_VRH_EN, parameter, 2);
 8001e4e:	463b      	mov	r3, r7
 8001e50:	2202      	movs	r2, #2
 8001e52:	4619      	mov	r1, r3
 8001e54:	20c2      	movs	r0, #194	; 0xc2
 8001e56:	f000 f96e 	bl	8002136 <ST7789H2_WriteReg>
  
  /* VDV Set */ 
  parameter[0] = 0x20; 
 8001e5a:	2320      	movs	r3, #32
 8001e5c:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_VDV_SET, parameter, 1); 
 8001e5e:	463b      	mov	r3, r7
 8001e60:	2201      	movs	r2, #1
 8001e62:	4619      	mov	r1, r3
 8001e64:	20c4      	movs	r0, #196	; 0xc4
 8001e66:	f000 f966 	bl	8002136 <ST7789H2_WriteReg>
  
  /* Frame Rate Control in normal mode */ 
  parameter[0] = 0x0F; 
 8001e6a:	230f      	movs	r3, #15
 8001e6c:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_FR_CTRL, parameter, 1); 
 8001e6e:	463b      	mov	r3, r7
 8001e70:	2201      	movs	r2, #1
 8001e72:	4619      	mov	r1, r3
 8001e74:	20c6      	movs	r0, #198	; 0xc6
 8001e76:	f000 f95e 	bl	8002136 <ST7789H2_WriteReg>
  
  /* Power Control */     
  parameter[0] = 0xA4;
 8001e7a:	23a4      	movs	r3, #164	; 0xa4
 8001e7c:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0xA1;
 8001e7e:	23a1      	movs	r3, #161	; 0xa1
 8001e80:	707b      	strb	r3, [r7, #1]
  ST7789H2_WriteReg(ST7789H2_POWER_CTRL, parameter, 1); 
 8001e82:	463b      	mov	r3, r7
 8001e84:	2201      	movs	r2, #1
 8001e86:	4619      	mov	r1, r3
 8001e88:	20d0      	movs	r0, #208	; 0xd0
 8001e8a:	f000 f954 	bl	8002136 <ST7789H2_WriteReg>
  
  /*--------------- ST7789H2 Gamma setting ------------------------------------*/
  /* Positive Voltage Gamma Control */ 
  parameter[0] = 0xD0;
 8001e8e:	23d0      	movs	r3, #208	; 0xd0
 8001e90:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x08;
 8001e92:	2308      	movs	r3, #8
 8001e94:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x11;
 8001e96:	2311      	movs	r3, #17
 8001e98:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0x08;
 8001e9a:	2308      	movs	r3, #8
 8001e9c:	70fb      	strb	r3, [r7, #3]
  parameter[4] = 0x0C;
 8001e9e:	230c      	movs	r3, #12
 8001ea0:	713b      	strb	r3, [r7, #4]
  parameter[5] = 0x15;
 8001ea2:	2315      	movs	r3, #21
 8001ea4:	717b      	strb	r3, [r7, #5]
  parameter[6] = 0x39;
 8001ea6:	2339      	movs	r3, #57	; 0x39
 8001ea8:	71bb      	strb	r3, [r7, #6]
  parameter[7] = 0x33;
 8001eaa:	2333      	movs	r3, #51	; 0x33
 8001eac:	71fb      	strb	r3, [r7, #7]
  parameter[8] = 0x50;
 8001eae:	2350      	movs	r3, #80	; 0x50
 8001eb0:	723b      	strb	r3, [r7, #8]
  parameter[9] = 0x36;
 8001eb2:	2336      	movs	r3, #54	; 0x36
 8001eb4:	727b      	strb	r3, [r7, #9]
  parameter[10] = 0x13;
 8001eb6:	2313      	movs	r3, #19
 8001eb8:	72bb      	strb	r3, [r7, #10]
  parameter[11] = 0x14;
 8001eba:	2314      	movs	r3, #20
 8001ebc:	72fb      	strb	r3, [r7, #11]
  parameter[12] = 0x29;
 8001ebe:	2329      	movs	r3, #41	; 0x29
 8001ec0:	733b      	strb	r3, [r7, #12]
  parameter[13] = 0x2D;
 8001ec2:	232d      	movs	r3, #45	; 0x2d
 8001ec4:	737b      	strb	r3, [r7, #13]
  ST7789H2_WriteReg(ST7789H2_PV_GAMMA_CTRL, parameter, 14); 
 8001ec6:	463b      	mov	r3, r7
 8001ec8:	220e      	movs	r2, #14
 8001eca:	4619      	mov	r1, r3
 8001ecc:	20e0      	movs	r0, #224	; 0xe0
 8001ece:	f000 f932 	bl	8002136 <ST7789H2_WriteReg>
  
  /* Negative Voltage Gamma Control */     
  parameter[0] = 0xD0;
 8001ed2:	23d0      	movs	r3, #208	; 0xd0
 8001ed4:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x08;
 8001ed6:	2308      	movs	r3, #8
 8001ed8:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x10;
 8001eda:	2310      	movs	r3, #16
 8001edc:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0x08;
 8001ede:	2308      	movs	r3, #8
 8001ee0:	70fb      	strb	r3, [r7, #3]
  parameter[4] = 0x06;
 8001ee2:	2306      	movs	r3, #6
 8001ee4:	713b      	strb	r3, [r7, #4]
  parameter[5] = 0x06;
 8001ee6:	2306      	movs	r3, #6
 8001ee8:	717b      	strb	r3, [r7, #5]
  parameter[6] = 0x39;
 8001eea:	2339      	movs	r3, #57	; 0x39
 8001eec:	71bb      	strb	r3, [r7, #6]
  parameter[7] = 0x44;
 8001eee:	2344      	movs	r3, #68	; 0x44
 8001ef0:	71fb      	strb	r3, [r7, #7]
  parameter[8] = 0x51;
 8001ef2:	2351      	movs	r3, #81	; 0x51
 8001ef4:	723b      	strb	r3, [r7, #8]
  parameter[9] = 0x0B;
 8001ef6:	230b      	movs	r3, #11
 8001ef8:	727b      	strb	r3, [r7, #9]
  parameter[10] = 0x16;
 8001efa:	2316      	movs	r3, #22
 8001efc:	72bb      	strb	r3, [r7, #10]
  parameter[11] = 0x14;
 8001efe:	2314      	movs	r3, #20
 8001f00:	72fb      	strb	r3, [r7, #11]
  parameter[12] = 0x2F;
 8001f02:	232f      	movs	r3, #47	; 0x2f
 8001f04:	733b      	strb	r3, [r7, #12]
  parameter[13] = 0x31;
 8001f06:	2331      	movs	r3, #49	; 0x31
 8001f08:	737b      	strb	r3, [r7, #13]
  ST7789H2_WriteReg(ST7789H2_NV_GAMMA_CTRL, parameter, 14); 
 8001f0a:	463b      	mov	r3, r7
 8001f0c:	220e      	movs	r2, #14
 8001f0e:	4619      	mov	r1, r3
 8001f10:	20e1      	movs	r0, #225	; 0xe1
 8001f12:	f000 f910 	bl	8002136 <ST7789H2_WriteReg>
  
  /* Display ON command */
  ST7789H2_DisplayOn();  
 8001f16:	f000 f847 	bl	8001fa8 <ST7789H2_DisplayOn>
  
  /* Tearing Effect Line On: Option (00h:VSYNC Interface OFF, 01h:VSYNC Interface ON) */
  parameter[0] = 0x00;     
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_TEARING_EFFECT, parameter, 1);
 8001f1e:	463b      	mov	r3, r7
 8001f20:	2201      	movs	r2, #1
 8001f22:	4619      	mov	r1, r3
 8001f24:	2035      	movs	r0, #53	; 0x35
 8001f26:	f000 f906 	bl	8002136 <ST7789H2_WriteReg>

}
 8001f2a:	bf00      	nop
 8001f2c:	3710      	adds	r7, #16
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}

08001f32 <ST7789H2_SetOrientation>:
  * @param  orientation: ST7789H2_ORIENTATION_PORTRAIT, ST7789H2_ORIENTATION_LANDSCAPE
  *                      or ST7789H2_ORIENTATION_LANDSCAPE_ROT180  
  * @retval None
  */
void ST7789H2_SetOrientation(uint32_t orientation)
{
 8001f32:	b580      	push	{r7, lr}
 8001f34:	b084      	sub	sp, #16
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	6078      	str	r0, [r7, #4]
  uint8_t   parameter[6];

  if(orientation == ST7789H2_ORIENTATION_LANDSCAPE)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	d102      	bne.n	8001f46 <ST7789H2_SetOrientation+0x14>
  {
    parameter[0] = 0x00;     
 8001f40:	2300      	movs	r3, #0
 8001f42:	723b      	strb	r3, [r7, #8]
 8001f44:	e025      	b.n	8001f92 <ST7789H2_SetOrientation+0x60>
  }
  else if(orientation == ST7789H2_ORIENTATION_LANDSCAPE_ROT180)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d120      	bne.n	8001f8e <ST7789H2_SetOrientation+0x5c>
  {
    /* Vertical Scrolling Definition */
    /* TFA describes the Top Fixed Area */
    parameter[0] = 0x00;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	723b      	strb	r3, [r7, #8]
    parameter[1] = 0x00;
 8001f50:	2300      	movs	r3, #0
 8001f52:	727b      	strb	r3, [r7, #9]
    /* VSA describes the height of the Vertical Scrolling Area */
    parameter[2] = 0x01;
 8001f54:	2301      	movs	r3, #1
 8001f56:	72bb      	strb	r3, [r7, #10]
    parameter[3] = 0xF0;
 8001f58:	23f0      	movs	r3, #240	; 0xf0
 8001f5a:	72fb      	strb	r3, [r7, #11]
    /* BFA describes the Bottom Fixed Area */
    parameter[4] = 0x00;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	733b      	strb	r3, [r7, #12]
    parameter[5] = 0x00; 
 8001f60:	2300      	movs	r3, #0
 8001f62:	737b      	strb	r3, [r7, #13]
    ST7789H2_WriteReg(ST7789H2_VSCRDEF, parameter, 6);
 8001f64:	f107 0308 	add.w	r3, r7, #8
 8001f68:	2206      	movs	r2, #6
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	2033      	movs	r0, #51	; 0x33
 8001f6e:	f000 f8e2 	bl	8002136 <ST7789H2_WriteReg>

    /* Vertical Scroll Start Address of RAM */
    /* GRAM row nbr (320) - Display row nbr (240) = 80 = 0x50 */
    parameter[0] = 0x00;
 8001f72:	2300      	movs	r3, #0
 8001f74:	723b      	strb	r3, [r7, #8]
    parameter[1] = 0x50;
 8001f76:	2350      	movs	r3, #80	; 0x50
 8001f78:	727b      	strb	r3, [r7, #9]
    ST7789H2_WriteReg(ST7789H2_VSCSAD, parameter, 2);
 8001f7a:	f107 0308 	add.w	r3, r7, #8
 8001f7e:	2202      	movs	r2, #2
 8001f80:	4619      	mov	r1, r3
 8001f82:	2037      	movs	r0, #55	; 0x37
 8001f84:	f000 f8d7 	bl	8002136 <ST7789H2_WriteReg>
    
    parameter[0] = 0xC0; 
 8001f88:	23c0      	movs	r3, #192	; 0xc0
 8001f8a:	723b      	strb	r3, [r7, #8]
 8001f8c:	e001      	b.n	8001f92 <ST7789H2_SetOrientation+0x60>
  }
  else
  {
    parameter[0] = 0x60;     
 8001f8e:	2360      	movs	r3, #96	; 0x60
 8001f90:	723b      	strb	r3, [r7, #8]
  }
  ST7789H2_WriteReg(ST7789H2_NORMAL_DISPLAY, parameter, 1);
 8001f92:	f107 0308 	add.w	r3, r7, #8
 8001f96:	2201      	movs	r2, #1
 8001f98:	4619      	mov	r1, r3
 8001f9a:	2036      	movs	r0, #54	; 0x36
 8001f9c:	f000 f8cb 	bl	8002136 <ST7789H2_WriteReg>
}
 8001fa0:	bf00      	nop
 8001fa2:	3710      	adds	r7, #16
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <ST7789H2_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ST7789H2_DisplayOn(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
  /* Display ON command */
  ST7789H2_WriteReg(ST7789H2_DISPLAY_ON, (uint8_t*)NULL, 0);
 8001fac:	2200      	movs	r2, #0
 8001fae:	2100      	movs	r1, #0
 8001fb0:	2029      	movs	r0, #41	; 0x29
 8001fb2:	f000 f8c0 	bl	8002136 <ST7789H2_WriteReg>

  /* Sleep Out command */
  ST7789H2_WriteReg(ST7789H2_SLEEP_OUT, (uint8_t*)NULL, 0);
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	2100      	movs	r1, #0
 8001fba:	2011      	movs	r0, #17
 8001fbc:	f000 f8bb 	bl	8002136 <ST7789H2_WriteReg>
}
 8001fc0:	bf00      	nop
 8001fc2:	bd80      	pop	{r7, pc}

08001fc4 <ST7789H2_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ST7789H2_DisplayOff(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
  uint8_t   parameter[1];
  parameter[0] = 0xFE;
 8001fca:	23fe      	movs	r3, #254	; 0xfe
 8001fcc:	713b      	strb	r3, [r7, #4]
  /* Display OFF command */
  ST7789H2_WriteReg(ST7789H2_DISPLAY_OFF, parameter, 1);  
 8001fce:	1d3b      	adds	r3, r7, #4
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	20bd      	movs	r0, #189	; 0xbd
 8001fd6:	f000 f8ae 	bl	8002136 <ST7789H2_WriteReg>
  /* Sleep In Command */
  ST7789H2_WriteReg(ST7789H2_SLEEP_IN, (uint8_t*)NULL, 0); 
 8001fda:	2200      	movs	r2, #0
 8001fdc:	2100      	movs	r1, #0
 8001fde:	2010      	movs	r0, #16
 8001fe0:	f000 f8a9 	bl	8002136 <ST7789H2_WriteReg>
  /* Wait for 10ms */
  LCD_IO_Delay(10);  
 8001fe4:	200a      	movs	r0, #10
 8001fe6:	f000 fc52 	bl	800288e <LCD_IO_Delay>
}
 8001fea:	bf00      	nop
 8001fec:	3708      	adds	r7, #8
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}

08001ff2 <ST7789H2_GetLcdPixelWidth>:
  * @brief  Get the LCD pixel Width.
  * @param  None
  * @retval The Lcd Pixel Width
  */
uint16_t ST7789H2_GetLcdPixelWidth(void)
{
 8001ff2:	b480      	push	{r7}
 8001ff4:	af00      	add	r7, sp, #0
 return (uint16_t)ST7789H2_LCD_PIXEL_WIDTH;
 8001ff6:	23f0      	movs	r3, #240	; 0xf0
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr

08002002 <ST7789H2_GetLcdPixelHeight>:
  * @brief  Get the LCD pixel Height.
  * @param  None
  * @retval The Lcd Pixel Height
  */
uint16_t ST7789H2_GetLcdPixelHeight(void)
{
 8002002:	b480      	push	{r7}
 8002004:	af00      	add	r7, sp, #0
 return (uint16_t)ST7789H2_LCD_PIXEL_HEIGHT;
 8002006:	23f0      	movs	r3, #240	; 0xf0
}
 8002008:	4618      	mov	r0, r3
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr

08002012 <ST7789H2_ReadID>:
  * @brief  Get the st7789h2 ID.
  * @param  None
  * @retval The st7789h2 ID 
  */
uint16_t ST7789H2_ReadID(void)
{
 8002012:	b580      	push	{r7, lr}
 8002014:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 8002016:	f000 fc13 	bl	8002840 <LCD_IO_Init>
  
  return ST7789H2_ReadReg(ST7789H2_LCD_ID);
 800201a:	2004      	movs	r0, #4
 800201c:	f000 f8ad 	bl	800217a <ST7789H2_ReadReg>
 8002020:	4603      	mov	r3, r0
 8002022:	b29b      	uxth	r3, r3
}
 8002024:	4618      	mov	r0, r3
 8002026:	bd80      	pop	{r7, pc}

08002028 <ST7789H2_SetCursor>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval None
  */
void ST7789H2_SetCursor(uint16_t Xpos, uint16_t Ypos)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	4603      	mov	r3, r0
 8002030:	460a      	mov	r2, r1
 8002032:	80fb      	strh	r3, [r7, #6]
 8002034:	4613      	mov	r3, r2
 8002036:	80bb      	strh	r3, [r7, #4]
  uint8_t   parameter[4];
  /* CASET: Comumn Addrses Set */
  parameter[0] = 0x00;     
 8002038:	2300      	movs	r3, #0
 800203a:	733b      	strb	r3, [r7, #12]
  parameter[1] = 0x00 + Xpos;
 800203c:	88fb      	ldrh	r3, [r7, #6]
 800203e:	b2db      	uxtb	r3, r3
 8002040:	737b      	strb	r3, [r7, #13]
  parameter[2] = 0x00;
 8002042:	2300      	movs	r3, #0
 8002044:	73bb      	strb	r3, [r7, #14]
  parameter[3] = 0xEF + Xpos;
 8002046:	88fb      	ldrh	r3, [r7, #6]
 8002048:	b2db      	uxtb	r3, r3
 800204a:	3b11      	subs	r3, #17
 800204c:	b2db      	uxtb	r3, r3
 800204e:	73fb      	strb	r3, [r7, #15]
  ST7789H2_WriteReg(ST7789H2_CASET, parameter, 4);
 8002050:	f107 030c 	add.w	r3, r7, #12
 8002054:	2204      	movs	r2, #4
 8002056:	4619      	mov	r1, r3
 8002058:	202a      	movs	r0, #42	; 0x2a
 800205a:	f000 f86c 	bl	8002136 <ST7789H2_WriteReg>
  /* RASET: Row Addrses Set */  
  parameter[0] = 0x00;
 800205e:	2300      	movs	r3, #0
 8002060:	733b      	strb	r3, [r7, #12]
  parameter[1] = 0x00 + Ypos;
 8002062:	88bb      	ldrh	r3, [r7, #4]
 8002064:	b2db      	uxtb	r3, r3
 8002066:	737b      	strb	r3, [r7, #13]
  parameter[2] = 0x00;
 8002068:	2300      	movs	r3, #0
 800206a:	73bb      	strb	r3, [r7, #14]
  parameter[3] = 0xEF + Ypos;
 800206c:	88bb      	ldrh	r3, [r7, #4]
 800206e:	b2db      	uxtb	r3, r3
 8002070:	3b11      	subs	r3, #17
 8002072:	b2db      	uxtb	r3, r3
 8002074:	73fb      	strb	r3, [r7, #15]
  ST7789H2_WriteReg(ST7789H2_RASET, parameter, 4);
 8002076:	f107 030c 	add.w	r3, r7, #12
 800207a:	2204      	movs	r2, #4
 800207c:	4619      	mov	r1, r3
 800207e:	202b      	movs	r0, #43	; 0x2b
 8002080:	f000 f859 	bl	8002136 <ST7789H2_WriteReg>
}
 8002084:	bf00      	nop
 8002086:	3710      	adds	r7, #16
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}

0800208c <ST7789H2_WritePixel>:
  * @param  Ypos: specifies the Y position.
  * @param  RGBCode: the RGB pixel color in RGB565 format
  * @retval None
  */
void ST7789H2_WritePixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGBCode)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	4603      	mov	r3, r0
 8002094:	80fb      	strh	r3, [r7, #6]
 8002096:	460b      	mov	r3, r1
 8002098:	80bb      	strh	r3, [r7, #4]
 800209a:	4613      	mov	r3, r2
 800209c:	807b      	strh	r3, [r7, #2]
  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 800209e:	88ba      	ldrh	r2, [r7, #4]
 80020a0:	88fb      	ldrh	r3, [r7, #6]
 80020a2:	4611      	mov	r1, r2
 80020a4:	4618      	mov	r0, r3
 80020a6:	f7ff ffbf 	bl	8002028 <ST7789H2_SetCursor>

  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 80020aa:	2200      	movs	r2, #0
 80020ac:	2100      	movs	r1, #0
 80020ae:	202c      	movs	r0, #44	; 0x2c
 80020b0:	f000 f841 	bl	8002136 <ST7789H2_WriteReg>

  /* Write RAM data */
  LCD_IO_WriteData(RGBCode);
 80020b4:	887b      	ldrh	r3, [r7, #2]
 80020b6:	4618      	mov	r0, r3
 80020b8:	f000 fbc8 	bl	800284c <LCD_IO_WriteData>
}
 80020bc:	bf00      	nop
 80020be:	3708      	adds	r7, #8
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <ST7789H2_ReadPixel>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval The RGB pixel color in RGB565 format
  */
uint16_t ST7789H2_ReadPixel(uint16_t Xpos, uint16_t Ypos)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b086      	sub	sp, #24
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	4603      	mov	r3, r0
 80020cc:	460a      	mov	r2, r1
 80020ce:	80fb      	strh	r3, [r7, #6]
 80020d0:	4613      	mov	r3, r2
 80020d2:	80bb      	strh	r3, [r7, #4]
  ST7789H2_Rgb888 rgb888;
  uint8_t          r, g, b;
  uint16_t         rgb565;

  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 80020d4:	88ba      	ldrh	r2, [r7, #4]
 80020d6:	88fb      	ldrh	r3, [r7, #6]
 80020d8:	4611      	mov	r1, r2
 80020da:	4618      	mov	r0, r3
 80020dc:	f7ff ffa4 	bl	8002028 <ST7789H2_SetCursor>
  
  /* Read RGB888 data from LCD RAM */
  rgb888 = ST7789H2_ReadPixel_rgb888(Xpos, Ypos);
 80020e0:	88ba      	ldrh	r2, [r7, #4]
 80020e2:	88fb      	ldrh	r3, [r7, #6]
 80020e4:	4611      	mov	r1, r2
 80020e6:	4618      	mov	r0, r3
 80020e8:	f000 f9bd 	bl	8002466 <ST7789H2_ReadPixel_rgb888>
 80020ec:	4603      	mov	r3, r0
 80020ee:	461a      	mov	r2, r3
 80020f0:	733a      	strb	r2, [r7, #12]
 80020f2:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80020f6:	737a      	strb	r2, [r7, #13]
 80020f8:	f3c3 4307 	ubfx	r3, r3, #16, #8
 80020fc:	73bb      	strb	r3, [r7, #14]
  
  /* Convert RGB888 to RGB565 */
  r = ((rgb888.red & 0xF8) >> 3);    /* Extract the red component 5 most significant bits */
 80020fe:	7b3b      	ldrb	r3, [r7, #12]
 8002100:	08db      	lsrs	r3, r3, #3
 8002102:	75fb      	strb	r3, [r7, #23]
  g = ((rgb888.green & 0xFC) >> 2);  /* Extract the green component 6 most significant bits */
 8002104:	7b7b      	ldrb	r3, [r7, #13]
 8002106:	089b      	lsrs	r3, r3, #2
 8002108:	75bb      	strb	r3, [r7, #22]
  b = ((rgb888.blue & 0xF8) >> 3);   /* Extract the blue component 5 most significant bits */
 800210a:	7bbb      	ldrb	r3, [r7, #14]
 800210c:	08db      	lsrs	r3, r3, #3
 800210e:	757b      	strb	r3, [r7, #21]

  rgb565 = ((uint16_t)(r) << 11) + ((uint16_t)(g) << 5) + ((uint16_t)(b) << 0);
 8002110:	7dfb      	ldrb	r3, [r7, #23]
 8002112:	b29b      	uxth	r3, r3
 8002114:	02db      	lsls	r3, r3, #11
 8002116:	b29a      	uxth	r2, r3
 8002118:	7dbb      	ldrb	r3, [r7, #22]
 800211a:	b29b      	uxth	r3, r3
 800211c:	015b      	lsls	r3, r3, #5
 800211e:	b29b      	uxth	r3, r3
 8002120:	4413      	add	r3, r2
 8002122:	b29a      	uxth	r2, r3
 8002124:	7d7b      	ldrb	r3, [r7, #21]
 8002126:	b29b      	uxth	r3, r3
 8002128:	4413      	add	r3, r2
 800212a:	827b      	strh	r3, [r7, #18]
  
  return (rgb565);
 800212c:	8a7b      	ldrh	r3, [r7, #18]
}
 800212e:	4618      	mov	r0, r3
 8002130:	3718      	adds	r7, #24
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}

08002136 <ST7789H2_WriteReg>:
  * @param  Parameters: pointer on parameters value (if command uses one or several parameters).
  * @param  NbParameters: number of command parameters (0 if no parameter)
  * @retval None
  */
void ST7789H2_WriteReg(uint8_t Command, uint8_t *Parameters, uint8_t NbParameters)
{
 8002136:	b580      	push	{r7, lr}
 8002138:	b084      	sub	sp, #16
 800213a:	af00      	add	r7, sp, #0
 800213c:	4603      	mov	r3, r0
 800213e:	6039      	str	r1, [r7, #0]
 8002140:	71fb      	strb	r3, [r7, #7]
 8002142:	4613      	mov	r3, r2
 8002144:	71bb      	strb	r3, [r7, #6]
  uint8_t   i;

  /* Send command */
  LCD_IO_WriteReg(Command);
 8002146:	79fb      	ldrb	r3, [r7, #7]
 8002148:	4618      	mov	r0, r3
 800214a:	f000 fb8c 	bl	8002866 <LCD_IO_WriteReg>
  
  /* Send command's parameters if any */
  for (i=0; i<NbParameters; i++)
 800214e:	2300      	movs	r3, #0
 8002150:	73fb      	strb	r3, [r7, #15]
 8002152:	e00a      	b.n	800216a <ST7789H2_WriteReg+0x34>
  {
    LCD_IO_WriteData(Parameters[i]);
 8002154:	7bfb      	ldrb	r3, [r7, #15]
 8002156:	683a      	ldr	r2, [r7, #0]
 8002158:	4413      	add	r3, r2
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	b29b      	uxth	r3, r3
 800215e:	4618      	mov	r0, r3
 8002160:	f000 fb74 	bl	800284c <LCD_IO_WriteData>
  for (i=0; i<NbParameters; i++)
 8002164:	7bfb      	ldrb	r3, [r7, #15]
 8002166:	3301      	adds	r3, #1
 8002168:	73fb      	strb	r3, [r7, #15]
 800216a:	7bfa      	ldrb	r2, [r7, #15]
 800216c:	79bb      	ldrb	r3, [r7, #6]
 800216e:	429a      	cmp	r2, r3
 8002170:	d3f0      	bcc.n	8002154 <ST7789H2_WriteReg+0x1e>
  }
}
 8002172:	bf00      	nop
 8002174:	3710      	adds	r7, #16
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}

0800217a <ST7789H2_ReadReg>:
  * @brief  Reads the selected LCD Register.
  * @param  Command: command value (or register address as named in st7789h2 doc).
  * @retval Register Value.
  */
uint8_t ST7789H2_ReadReg(uint8_t Command)
{
 800217a:	b580      	push	{r7, lr}
 800217c:	b082      	sub	sp, #8
 800217e:	af00      	add	r7, sp, #0
 8002180:	4603      	mov	r3, r0
 8002182:	71fb      	strb	r3, [r7, #7]
  /* Send command */
  LCD_IO_WriteReg(Command);
 8002184:	79fb      	ldrb	r3, [r7, #7]
 8002186:	4618      	mov	r0, r3
 8002188:	f000 fb6d 	bl	8002866 <LCD_IO_WriteReg>

  /* Read dummy data */
  LCD_IO_ReadData();
 800218c:	f000 fb78 	bl	8002880 <LCD_IO_ReadData>
  
  /* Read register value */
  return (LCD_IO_ReadData());
 8002190:	f000 fb76 	bl	8002880 <LCD_IO_ReadData>
 8002194:	4603      	mov	r3, r0
 8002196:	b2db      	uxtb	r3, r3
}
 8002198:	4618      	mov	r0, r3
 800219a:	3708      	adds	r7, #8
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}

080021a0 <ST7789H2_SetDisplayWindow>:
  * @param  Height: display window height.
  * @param  Width:  display window width.
  * @retval None
  */
void ST7789H2_SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 80021a0:	b490      	push	{r4, r7}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	4604      	mov	r4, r0
 80021a8:	4608      	mov	r0, r1
 80021aa:	4611      	mov	r1, r2
 80021ac:	461a      	mov	r2, r3
 80021ae:	4623      	mov	r3, r4
 80021b0:	80fb      	strh	r3, [r7, #6]
 80021b2:	4603      	mov	r3, r0
 80021b4:	80bb      	strh	r3, [r7, #4]
 80021b6:	460b      	mov	r3, r1
 80021b8:	807b      	strh	r3, [r7, #2]
 80021ba:	4613      	mov	r3, r2
 80021bc:	803b      	strh	r3, [r7, #0]
  if (Xpos < ST7789H2_LCD_PIXEL_WIDTH)
 80021be:	88fb      	ldrh	r3, [r7, #6]
 80021c0:	2bef      	cmp	r3, #239	; 0xef
 80021c2:	d803      	bhi.n	80021cc <ST7789H2_SetDisplayWindow+0x2c>
  {
    WindowsXstart = Xpos;
 80021c4:	4a1b      	ldr	r2, [pc, #108]	; (8002234 <ST7789H2_SetDisplayWindow+0x94>)
 80021c6:	88fb      	ldrh	r3, [r7, #6]
 80021c8:	8013      	strh	r3, [r2, #0]
 80021ca:	e002      	b.n	80021d2 <ST7789H2_SetDisplayWindow+0x32>
  }
  else
  {
    WindowsXstart = 0;
 80021cc:	4b19      	ldr	r3, [pc, #100]	; (8002234 <ST7789H2_SetDisplayWindow+0x94>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	801a      	strh	r2, [r3, #0]
  }

  if (Ypos < ST7789H2_LCD_PIXEL_HEIGHT)
 80021d2:	88bb      	ldrh	r3, [r7, #4]
 80021d4:	2bef      	cmp	r3, #239	; 0xef
 80021d6:	d803      	bhi.n	80021e0 <ST7789H2_SetDisplayWindow+0x40>
  {
    WindowsYstart = Ypos;
 80021d8:	4a17      	ldr	r2, [pc, #92]	; (8002238 <ST7789H2_SetDisplayWindow+0x98>)
 80021da:	88bb      	ldrh	r3, [r7, #4]
 80021dc:	8013      	strh	r3, [r2, #0]
 80021de:	e002      	b.n	80021e6 <ST7789H2_SetDisplayWindow+0x46>
  }
  else
  {
    WindowsYstart = 0;
 80021e0:	4b15      	ldr	r3, [pc, #84]	; (8002238 <ST7789H2_SetDisplayWindow+0x98>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	801a      	strh	r2, [r3, #0]
  }

  if (Width  + Xpos <= ST7789H2_LCD_PIXEL_WIDTH)
 80021e6:	887a      	ldrh	r2, [r7, #2]
 80021e8:	88fb      	ldrh	r3, [r7, #6]
 80021ea:	4413      	add	r3, r2
 80021ec:	2bf0      	cmp	r3, #240	; 0xf0
 80021ee:	dc08      	bgt.n	8002202 <ST7789H2_SetDisplayWindow+0x62>
  {
    WindowsXend = Width  + Xpos - 1;
 80021f0:	887a      	ldrh	r2, [r7, #2]
 80021f2:	88fb      	ldrh	r3, [r7, #6]
 80021f4:	4413      	add	r3, r2
 80021f6:	b29b      	uxth	r3, r3
 80021f8:	3b01      	subs	r3, #1
 80021fa:	b29a      	uxth	r2, r3
 80021fc:	4b0f      	ldr	r3, [pc, #60]	; (800223c <ST7789H2_SetDisplayWindow+0x9c>)
 80021fe:	801a      	strh	r2, [r3, #0]
 8002200:	e002      	b.n	8002208 <ST7789H2_SetDisplayWindow+0x68>
  }
  else
  {
    WindowsXend = ST7789H2_LCD_PIXEL_WIDTH - 1;
 8002202:	4b0e      	ldr	r3, [pc, #56]	; (800223c <ST7789H2_SetDisplayWindow+0x9c>)
 8002204:	22ef      	movs	r2, #239	; 0xef
 8002206:	801a      	strh	r2, [r3, #0]
  }

  if (Height + Ypos <= ST7789H2_LCD_PIXEL_HEIGHT)
 8002208:	883a      	ldrh	r2, [r7, #0]
 800220a:	88bb      	ldrh	r3, [r7, #4]
 800220c:	4413      	add	r3, r2
 800220e:	2bf0      	cmp	r3, #240	; 0xf0
 8002210:	dc08      	bgt.n	8002224 <ST7789H2_SetDisplayWindow+0x84>
  {
    WindowsYend = Height + Ypos - 1;
 8002212:	883a      	ldrh	r2, [r7, #0]
 8002214:	88bb      	ldrh	r3, [r7, #4]
 8002216:	4413      	add	r3, r2
 8002218:	b29b      	uxth	r3, r3
 800221a:	3b01      	subs	r3, #1
 800221c:	b29a      	uxth	r2, r3
 800221e:	4b08      	ldr	r3, [pc, #32]	; (8002240 <ST7789H2_SetDisplayWindow+0xa0>)
 8002220:	801a      	strh	r2, [r3, #0]
  }
  else
  {
    WindowsYend = ST7789H2_LCD_PIXEL_HEIGHT-1;
  }
}
 8002222:	e002      	b.n	800222a <ST7789H2_SetDisplayWindow+0x8a>
    WindowsYend = ST7789H2_LCD_PIXEL_HEIGHT-1;
 8002224:	4b06      	ldr	r3, [pc, #24]	; (8002240 <ST7789H2_SetDisplayWindow+0xa0>)
 8002226:	22ef      	movs	r2, #239	; 0xef
 8002228:	801a      	strh	r2, [r3, #0]
}
 800222a:	bf00      	nop
 800222c:	3708      	adds	r7, #8
 800222e:	46bd      	mov	sp, r7
 8002230:	bc90      	pop	{r4, r7}
 8002232:	4770      	bx	lr
 8002234:	20000114 	.word	0x20000114
 8002238:	20000116 	.word	0x20000116
 800223c:	2000003c 	.word	0x2000003c
 8002240:	2000003e 	.word	0x2000003e

08002244 <ST7789H2_DrawHLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.  
  * @retval None
  */
void ST7789H2_DrawHLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8002244:	b590      	push	{r4, r7, lr}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	4604      	mov	r4, r0
 800224c:	4608      	mov	r0, r1
 800224e:	4611      	mov	r1, r2
 8002250:	461a      	mov	r2, r3
 8002252:	4623      	mov	r3, r4
 8002254:	80fb      	strh	r3, [r7, #6]
 8002256:	4603      	mov	r3, r0
 8002258:	80bb      	strh	r3, [r7, #4]
 800225a:	460b      	mov	r3, r1
 800225c:	807b      	strh	r3, [r7, #2]
 800225e:	4613      	mov	r3, r2
 8002260:	803b      	strh	r3, [r7, #0]
  uint16_t counter = 0;
 8002262:	2300      	movs	r3, #0
 8002264:	81fb      	strh	r3, [r7, #14]
  
  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos); 
 8002266:	887a      	ldrh	r2, [r7, #2]
 8002268:	88bb      	ldrh	r3, [r7, #4]
 800226a:	4611      	mov	r1, r2
 800226c:	4618      	mov	r0, r3
 800226e:	f7ff fedb 	bl	8002028 <ST7789H2_SetCursor>
  
  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 8002272:	2200      	movs	r2, #0
 8002274:	2100      	movs	r1, #0
 8002276:	202c      	movs	r0, #44	; 0x2c
 8002278:	f7ff ff5d 	bl	8002136 <ST7789H2_WriteReg>
  
  /* Sent a complete line */
  for(counter = 0; counter < Length; counter++)
 800227c:	2300      	movs	r3, #0
 800227e:	81fb      	strh	r3, [r7, #14]
 8002280:	e006      	b.n	8002290 <ST7789H2_DrawHLine+0x4c>
  {
    LCD_IO_WriteData(RGBCode);
 8002282:	88fb      	ldrh	r3, [r7, #6]
 8002284:	4618      	mov	r0, r3
 8002286:	f000 fae1 	bl	800284c <LCD_IO_WriteData>
  for(counter = 0; counter < Length; counter++)
 800228a:	89fb      	ldrh	r3, [r7, #14]
 800228c:	3301      	adds	r3, #1
 800228e:	81fb      	strh	r3, [r7, #14]
 8002290:	89fa      	ldrh	r2, [r7, #14]
 8002292:	883b      	ldrh	r3, [r7, #0]
 8002294:	429a      	cmp	r2, r3
 8002296:	d3f4      	bcc.n	8002282 <ST7789H2_DrawHLine+0x3e>
  }  
}
 8002298:	bf00      	nop
 800229a:	3714      	adds	r7, #20
 800229c:	46bd      	mov	sp, r7
 800229e:	bd90      	pop	{r4, r7, pc}

080022a0 <ST7789H2_DrawVLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.  
  * @retval None
  */
void ST7789H2_DrawVLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80022a0:	b590      	push	{r4, r7, lr}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	4604      	mov	r4, r0
 80022a8:	4608      	mov	r0, r1
 80022aa:	4611      	mov	r1, r2
 80022ac:	461a      	mov	r2, r3
 80022ae:	4623      	mov	r3, r4
 80022b0:	80fb      	strh	r3, [r7, #6]
 80022b2:	4603      	mov	r3, r0
 80022b4:	80bb      	strh	r3, [r7, #4]
 80022b6:	460b      	mov	r3, r1
 80022b8:	807b      	strh	r3, [r7, #2]
 80022ba:	4613      	mov	r3, r2
 80022bc:	803b      	strh	r3, [r7, #0]
  uint16_t counter = 0;
 80022be:	2300      	movs	r3, #0
 80022c0:	81fb      	strh	r3, [r7, #14]

  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 80022c2:	887a      	ldrh	r2, [r7, #2]
 80022c4:	88bb      	ldrh	r3, [r7, #4]
 80022c6:	4611      	mov	r1, r2
 80022c8:	4618      	mov	r0, r3
 80022ca:	f7ff fead 	bl	8002028 <ST7789H2_SetCursor>
  
  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 80022ce:	2200      	movs	r2, #0
 80022d0:	2100      	movs	r1, #0
 80022d2:	202c      	movs	r0, #44	; 0x2c
 80022d4:	f7ff ff2f 	bl	8002136 <ST7789H2_WriteReg>

  /* Fill a complete vertical line */
  for(counter = 0; counter < Length; counter++)
 80022d8:	2300      	movs	r3, #0
 80022da:	81fb      	strh	r3, [r7, #14]
 80022dc:	e00b      	b.n	80022f6 <ST7789H2_DrawVLine+0x56>
  {
    ST7789H2_WritePixel(Xpos, Ypos + counter, RGBCode);
 80022de:	887a      	ldrh	r2, [r7, #2]
 80022e0:	89fb      	ldrh	r3, [r7, #14]
 80022e2:	4413      	add	r3, r2
 80022e4:	b299      	uxth	r1, r3
 80022e6:	88fa      	ldrh	r2, [r7, #6]
 80022e8:	88bb      	ldrh	r3, [r7, #4]
 80022ea:	4618      	mov	r0, r3
 80022ec:	f7ff fece 	bl	800208c <ST7789H2_WritePixel>
  for(counter = 0; counter < Length; counter++)
 80022f0:	89fb      	ldrh	r3, [r7, #14]
 80022f2:	3301      	adds	r3, #1
 80022f4:	81fb      	strh	r3, [r7, #14]
 80022f6:	89fa      	ldrh	r2, [r7, #14]
 80022f8:	883b      	ldrh	r3, [r7, #0]
 80022fa:	429a      	cmp	r2, r3
 80022fc:	d3ef      	bcc.n	80022de <ST7789H2_DrawVLine+0x3e>
  }
}
 80022fe:	bf00      	nop
 8002300:	3714      	adds	r7, #20
 8002302:	46bd      	mov	sp, r7
 8002304:	bd90      	pop	{r4, r7, pc}
	...

08002308 <ST7789H2_DrawBitmap>:
  * @param  Xpos: Bmp X position in the LCD
  * @param  Ypos: Bmp Y position in the LCD    
  * @retval None
  */
void ST7789H2_DrawBitmap(uint16_t Xpos, uint16_t Ypos, uint8_t *pbmp)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b088      	sub	sp, #32
 800230c:	af00      	add	r7, sp, #0
 800230e:	4603      	mov	r3, r0
 8002310:	603a      	str	r2, [r7, #0]
 8002312:	80fb      	strh	r3, [r7, #6]
 8002314:	460b      	mov	r3, r1
 8002316:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, size = 0;
 8002318:	2300      	movs	r3, #0
 800231a:	617b      	str	r3, [r7, #20]
 800231c:	2300      	movs	r3, #0
 800231e:	613b      	str	r3, [r7, #16]
  uint32_t posY;
  uint32_t nb_line = 0;
 8002320:	2300      	movs	r3, #0
 8002322:	61bb      	str	r3, [r7, #24]
  uint16_t Xsize = WindowsXend - WindowsXstart + 1;
 8002324:	4b2f      	ldr	r3, [pc, #188]	; (80023e4 <ST7789H2_DrawBitmap+0xdc>)
 8002326:	881a      	ldrh	r2, [r3, #0]
 8002328:	4b2f      	ldr	r3, [pc, #188]	; (80023e8 <ST7789H2_DrawBitmap+0xe0>)
 800232a:	881b      	ldrh	r3, [r3, #0]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	b29b      	uxth	r3, r3
 8002330:	3301      	adds	r3, #1
 8002332:	81fb      	strh	r3, [r7, #14]
  uint16_t Ysize = WindowsYend - WindowsYstart + 1;
 8002334:	4b2d      	ldr	r3, [pc, #180]	; (80023ec <ST7789H2_DrawBitmap+0xe4>)
 8002336:	881a      	ldrh	r2, [r3, #0]
 8002338:	4b2d      	ldr	r3, [pc, #180]	; (80023f0 <ST7789H2_DrawBitmap+0xe8>)
 800233a:	881b      	ldrh	r3, [r3, #0]
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	b29b      	uxth	r3, r3
 8002340:	3301      	adds	r3, #1
 8002342:	81bb      	strh	r3, [r7, #12]

  /* Read bitmap size */
  size = *(volatile uint16_t *) (pbmp + 2);
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	3302      	adds	r3, #2
 8002348:	881b      	ldrh	r3, [r3, #0]
 800234a:	b29b      	uxth	r3, r3
 800234c:	613b      	str	r3, [r7, #16]
  size |= (*(volatile uint16_t *) (pbmp + 4)) << 16;
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	3304      	adds	r3, #4
 8002352:	881b      	ldrh	r3, [r3, #0]
 8002354:	b29b      	uxth	r3, r3
 8002356:	041b      	lsls	r3, r3, #16
 8002358:	461a      	mov	r2, r3
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	4313      	orrs	r3, r2
 800235e:	613b      	str	r3, [r7, #16]
  /* Get bitmap data address offset */
  index = *(volatile uint16_t *) (pbmp + 10);
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	330a      	adds	r3, #10
 8002364:	881b      	ldrh	r3, [r3, #0]
 8002366:	b29b      	uxth	r3, r3
 8002368:	617b      	str	r3, [r7, #20]
  index |= (*(volatile uint16_t *) (pbmp + 12)) << 16;
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	330c      	adds	r3, #12
 800236e:	881b      	ldrh	r3, [r3, #0]
 8002370:	b29b      	uxth	r3, r3
 8002372:	041b      	lsls	r3, r3, #16
 8002374:	461a      	mov	r2, r3
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	4313      	orrs	r3, r2
 800237a:	617b      	str	r3, [r7, #20]
  size = (size - index)/2;
 800237c:	693a      	ldr	r2, [r7, #16]
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	085b      	lsrs	r3, r3, #1
 8002384:	613b      	str	r3, [r7, #16]
  pbmp += index;
 8002386:	683a      	ldr	r2, [r7, #0]
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	4413      	add	r3, r2
 800238c:	603b      	str	r3, [r7, #0]

  for (posY = (Ypos + Ysize); posY > Ypos; posY--)  /* In BMP files the line order is inverted */
 800238e:	88ba      	ldrh	r2, [r7, #4]
 8002390:	89bb      	ldrh	r3, [r7, #12]
 8002392:	4413      	add	r3, r2
 8002394:	61fb      	str	r3, [r7, #28]
 8002396:	e01d      	b.n	80023d4 <ST7789H2_DrawBitmap+0xcc>
  {
    /* Set Cursor */
    ST7789H2_SetCursor(Xpos, posY - 1);
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	b29b      	uxth	r3, r3
 800239c:	3b01      	subs	r3, #1
 800239e:	b29a      	uxth	r2, r3
 80023a0:	88fb      	ldrh	r3, [r7, #6]
 80023a2:	4611      	mov	r1, r2
 80023a4:	4618      	mov	r0, r3
 80023a6:	f7ff fe3f 	bl	8002028 <ST7789H2_SetCursor>

    /* Draw one line of the picture */
    ST7789H2_DrawRGBHLine(Xpos, posY - 1, Xsize, (pbmp + (nb_line * Xsize * 2)));
 80023aa:	69fb      	ldr	r3, [r7, #28]
 80023ac:	b29b      	uxth	r3, r3
 80023ae:	3b01      	subs	r3, #1
 80023b0:	b299      	uxth	r1, r3
 80023b2:	89fb      	ldrh	r3, [r7, #14]
 80023b4:	69ba      	ldr	r2, [r7, #24]
 80023b6:	fb02 f303 	mul.w	r3, r2, r3
 80023ba:	005b      	lsls	r3, r3, #1
 80023bc:	683a      	ldr	r2, [r7, #0]
 80023be:	4413      	add	r3, r2
 80023c0:	89fa      	ldrh	r2, [r7, #14]
 80023c2:	88f8      	ldrh	r0, [r7, #6]
 80023c4:	f000 f898 	bl	80024f8 <ST7789H2_DrawRGBHLine>
    nb_line++;
 80023c8:	69bb      	ldr	r3, [r7, #24]
 80023ca:	3301      	adds	r3, #1
 80023cc:	61bb      	str	r3, [r7, #24]
  for (posY = (Ypos + Ysize); posY > Ypos; posY--)  /* In BMP files the line order is inverted */
 80023ce:	69fb      	ldr	r3, [r7, #28]
 80023d0:	3b01      	subs	r3, #1
 80023d2:	61fb      	str	r3, [r7, #28]
 80023d4:	88bb      	ldrh	r3, [r7, #4]
 80023d6:	69fa      	ldr	r2, [r7, #28]
 80023d8:	429a      	cmp	r2, r3
 80023da:	d8dd      	bhi.n	8002398 <ST7789H2_DrawBitmap+0x90>
  }
}
 80023dc:	bf00      	nop
 80023de:	3720      	adds	r7, #32
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	2000003c 	.word	0x2000003c
 80023e8:	20000114 	.word	0x20000114
 80023ec:	2000003e 	.word	0x2000003e
 80023f0:	20000116 	.word	0x20000116

080023f4 <ST7789H2_DrawRGBImage>:
  * @param  Xsize: Image X size in the LCD
  * @param  Ysize: Image Y size in the LCD
  * @retval None
  */
void ST7789H2_DrawRGBImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint8_t *pdata)
{
 80023f4:	b590      	push	{r4, r7, lr}
 80023f6:	b085      	sub	sp, #20
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	4604      	mov	r4, r0
 80023fc:	4608      	mov	r0, r1
 80023fe:	4611      	mov	r1, r2
 8002400:	461a      	mov	r2, r3
 8002402:	4623      	mov	r3, r4
 8002404:	80fb      	strh	r3, [r7, #6]
 8002406:	4603      	mov	r3, r0
 8002408:	80bb      	strh	r3, [r7, #4]
 800240a:	460b      	mov	r3, r1
 800240c:	807b      	strh	r3, [r7, #2]
 800240e:	4613      	mov	r3, r2
 8002410:	803b      	strh	r3, [r7, #0]
  uint32_t posY;
  uint32_t nb_line = 0;
 8002412:	2300      	movs	r3, #0
 8002414:	60bb      	str	r3, [r7, #8]

  for (posY = Ypos; posY < (Ypos + Ysize); posY ++)
 8002416:	88bb      	ldrh	r3, [r7, #4]
 8002418:	60fb      	str	r3, [r7, #12]
 800241a:	e019      	b.n	8002450 <ST7789H2_DrawRGBImage+0x5c>
  {
    /* Set Cursor */
    ST7789H2_SetCursor(Xpos, posY);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	b29a      	uxth	r2, r3
 8002420:	88fb      	ldrh	r3, [r7, #6]
 8002422:	4611      	mov	r1, r2
 8002424:	4618      	mov	r0, r3
 8002426:	f7ff fdff 	bl	8002028 <ST7789H2_SetCursor>

    /* Draw one line of the picture */
    ST7789H2_DrawRGBHLine(Xpos, posY, Xsize, (pdata + (nb_line * Xsize * 2)));
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	b299      	uxth	r1, r3
 800242e:	887b      	ldrh	r3, [r7, #2]
 8002430:	68ba      	ldr	r2, [r7, #8]
 8002432:	fb02 f303 	mul.w	r3, r2, r3
 8002436:	005b      	lsls	r3, r3, #1
 8002438:	6a3a      	ldr	r2, [r7, #32]
 800243a:	4413      	add	r3, r2
 800243c:	887a      	ldrh	r2, [r7, #2]
 800243e:	88f8      	ldrh	r0, [r7, #6]
 8002440:	f000 f85a 	bl	80024f8 <ST7789H2_DrawRGBHLine>
    nb_line++;
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	3301      	adds	r3, #1
 8002448:	60bb      	str	r3, [r7, #8]
  for (posY = Ypos; posY < (Ypos + Ysize); posY ++)
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	3301      	adds	r3, #1
 800244e:	60fb      	str	r3, [r7, #12]
 8002450:	88ba      	ldrh	r2, [r7, #4]
 8002452:	883b      	ldrh	r3, [r7, #0]
 8002454:	4413      	add	r3, r2
 8002456:	461a      	mov	r2, r3
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	4293      	cmp	r3, r2
 800245c:	d3de      	bcc.n	800241c <ST7789H2_DrawRGBImage+0x28>
  }
}
 800245e:	bf00      	nop
 8002460:	3714      	adds	r7, #20
 8002462:	46bd      	mov	sp, r7
 8002464:	bd90      	pop	{r4, r7, pc}

08002466 <ST7789H2_ReadPixel_rgb888>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval Each RGB pixel color components in a structure
  */
static ST7789H2_Rgb888 ST7789H2_ReadPixel_rgb888(uint16_t Xpos, uint16_t Ypos)
{
 8002466:	b580      	push	{r7, lr}
 8002468:	b086      	sub	sp, #24
 800246a:	af00      	add	r7, sp, #0
 800246c:	4603      	mov	r3, r0
 800246e:	460a      	mov	r2, r1
 8002470:	80fb      	strh	r3, [r7, #6]
 8002472:	4613      	mov	r3, r2
 8002474:	80bb      	strh	r3, [r7, #4]
   * address 1 :    blue pixel 0    X  X  |     red pixel 1   X  X
   * address 2 :   green pixel 1    X  X  |    blue pixel 1   X  X
   */

  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 8002476:	88ba      	ldrh	r2, [r7, #4]
 8002478:	88fb      	ldrh	r3, [r7, #6]
 800247a:	4611      	mov	r1, r2
 800247c:	4618      	mov	r0, r3
 800247e:	f7ff fdd3 	bl	8002028 <ST7789H2_SetCursor>
  /* Prepare to read LCD RAM */
  ST7789H2_WriteReg(ST7789H2_READ_RAM, (uint8_t*)NULL, 0);   /* RAM read data command */
 8002482:	2200      	movs	r2, #0
 8002484:	2100      	movs	r1, #0
 8002486:	202e      	movs	r0, #46	; 0x2e
 8002488:	f7ff fe55 	bl	8002136 <ST7789H2_WriteReg>
  /* Dummy read */
  LCD_IO_ReadData();
 800248c:	f000 f9f8 	bl	8002880 <LCD_IO_ReadData>
  /* Read first part of the RGB888 data */
  rgb888_part1 = LCD_IO_ReadData();
 8002490:	f000 f9f6 	bl	8002880 <LCD_IO_ReadData>
 8002494:	4603      	mov	r3, r0
 8002496:	82fb      	strh	r3, [r7, #22]
  /* Read first part of the RGB888 data */
  rgb888_part2 = LCD_IO_ReadData();
 8002498:	f000 f9f2 	bl	8002880 <LCD_IO_ReadData>
 800249c:	4603      	mov	r3, r0
 800249e:	82bb      	strh	r3, [r7, #20]

  /* red component */
  rgb888.red   = (rgb888_part1 & 0xFC00) >> 8;
 80024a0:	8afb      	ldrh	r3, [r7, #22]
 80024a2:	121b      	asrs	r3, r3, #8
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	f023 0303 	bic.w	r3, r3, #3
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	733b      	strb	r3, [r7, #12]
  /* green component */
  rgb888.green = (rgb888_part1 & 0x00FC) >> 0;
 80024ae:	8afb      	ldrh	r3, [r7, #22]
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	f023 0303 	bic.w	r3, r3, #3
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	737b      	strb	r3, [r7, #13]
  /* blue component */
  rgb888.blue  = (rgb888_part2 & 0xFC00) >> 8;
 80024ba:	8abb      	ldrh	r3, [r7, #20]
 80024bc:	121b      	asrs	r3, r3, #8
 80024be:	b2db      	uxtb	r3, r3
 80024c0:	f023 0303 	bic.w	r3, r3, #3
 80024c4:	b2db      	uxtb	r3, r3
 80024c6:	73bb      	strb	r3, [r7, #14]

  return rgb888;
 80024c8:	f107 0310 	add.w	r3, r7, #16
 80024cc:	f107 020c 	add.w	r2, r7, #12
 80024d0:	6812      	ldr	r2, [r2, #0]
 80024d2:	4611      	mov	r1, r2
 80024d4:	8019      	strh	r1, [r3, #0]
 80024d6:	3302      	adds	r3, #2
 80024d8:	0c12      	lsrs	r2, r2, #16
 80024da:	701a      	strb	r2, [r3, #0]
 80024dc:	2300      	movs	r3, #0
 80024de:	7c3a      	ldrb	r2, [r7, #16]
 80024e0:	f362 0307 	bfi	r3, r2, #0, #8
 80024e4:	7c7a      	ldrb	r2, [r7, #17]
 80024e6:	f362 230f 	bfi	r3, r2, #8, #8
 80024ea:	7cba      	ldrb	r2, [r7, #18]
 80024ec:	f362 4317 	bfi	r3, r2, #16, #8
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3718      	adds	r7, #24
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <ST7789H2_DrawRGBHLine>:
  * @param  Ypos: Image Y position in the LCD
  * @param  Xsize: Image X size in the LCD
  * @retval None
  */
static void ST7789H2_DrawRGBHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint8_t *pdata)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b088      	sub	sp, #32
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	607b      	str	r3, [r7, #4]
 8002500:	4603      	mov	r3, r0
 8002502:	81fb      	strh	r3, [r7, #14]
 8002504:	460b      	mov	r3, r1
 8002506:	81bb      	strh	r3, [r7, #12]
 8002508:	4613      	mov	r3, r2
 800250a:	817b      	strh	r3, [r7, #10]
  uint32_t i = 0;
 800250c:	2300      	movs	r3, #0
 800250e:	61fb      	str	r3, [r7, #28]
  uint32_t posX;
  uint16_t *rgb565 = (uint16_t*)pdata;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	617b      	str	r3, [r7, #20]
  
  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 8002514:	2200      	movs	r2, #0
 8002516:	2100      	movs	r1, #0
 8002518:	202c      	movs	r0, #44	; 0x2c
 800251a:	f7ff fe0c 	bl	8002136 <ST7789H2_WriteReg>
  
  for (posX = Xpos; posX < (Xsize + Xpos); posX++)
 800251e:	89fb      	ldrh	r3, [r7, #14]
 8002520:	61bb      	str	r3, [r7, #24]
 8002522:	e02a      	b.n	800257a <ST7789H2_DrawRGBHLine+0x82>
  {
    if ((posX >= WindowsXstart) && (Ypos >= WindowsYstart) &&     /* Check we are in the defined window */
 8002524:	4b1a      	ldr	r3, [pc, #104]	; (8002590 <ST7789H2_DrawRGBHLine+0x98>)
 8002526:	881b      	ldrh	r3, [r3, #0]
 8002528:	461a      	mov	r2, r3
 800252a:	69bb      	ldr	r3, [r7, #24]
 800252c:	4293      	cmp	r3, r2
 800252e:	d321      	bcc.n	8002574 <ST7789H2_DrawRGBHLine+0x7c>
 8002530:	4b18      	ldr	r3, [pc, #96]	; (8002594 <ST7789H2_DrawRGBHLine+0x9c>)
 8002532:	881b      	ldrh	r3, [r3, #0]
 8002534:	89ba      	ldrh	r2, [r7, #12]
 8002536:	429a      	cmp	r2, r3
 8002538:	d31c      	bcc.n	8002574 <ST7789H2_DrawRGBHLine+0x7c>
        (posX <= WindowsXend) && (Ypos <= WindowsYend))
 800253a:	4b17      	ldr	r3, [pc, #92]	; (8002598 <ST7789H2_DrawRGBHLine+0xa0>)
 800253c:	881b      	ldrh	r3, [r3, #0]
 800253e:	461a      	mov	r2, r3
    if ((posX >= WindowsXstart) && (Ypos >= WindowsYstart) &&     /* Check we are in the defined window */
 8002540:	69bb      	ldr	r3, [r7, #24]
 8002542:	4293      	cmp	r3, r2
 8002544:	d816      	bhi.n	8002574 <ST7789H2_DrawRGBHLine+0x7c>
        (posX <= WindowsXend) && (Ypos <= WindowsYend))
 8002546:	4b15      	ldr	r3, [pc, #84]	; (800259c <ST7789H2_DrawRGBHLine+0xa4>)
 8002548:	881b      	ldrh	r3, [r3, #0]
 800254a:	89ba      	ldrh	r2, [r7, #12]
 800254c:	429a      	cmp	r2, r3
 800254e:	d811      	bhi.n	8002574 <ST7789H2_DrawRGBHLine+0x7c>
    {
      if (posX != (Xsize + Xpos))     /* When writing last pixel when size is odd, the third part is not written */
 8002550:	897a      	ldrh	r2, [r7, #10]
 8002552:	89fb      	ldrh	r3, [r7, #14]
 8002554:	4413      	add	r3, r2
 8002556:	461a      	mov	r2, r3
 8002558:	69bb      	ldr	r3, [r7, #24]
 800255a:	4293      	cmp	r3, r2
 800255c:	d007      	beq.n	800256e <ST7789H2_DrawRGBHLine+0x76>
      {
        LCD_IO_WriteData(rgb565[i]);        
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	005b      	lsls	r3, r3, #1
 8002562:	697a      	ldr	r2, [r7, #20]
 8002564:	4413      	add	r3, r2
 8002566:	881b      	ldrh	r3, [r3, #0]
 8002568:	4618      	mov	r0, r3
 800256a:	f000 f96f 	bl	800284c <LCD_IO_WriteData>
      }      
      i++;
 800256e:	69fb      	ldr	r3, [r7, #28]
 8002570:	3301      	adds	r3, #1
 8002572:	61fb      	str	r3, [r7, #28]
  for (posX = Xpos; posX < (Xsize + Xpos); posX++)
 8002574:	69bb      	ldr	r3, [r7, #24]
 8002576:	3301      	adds	r3, #1
 8002578:	61bb      	str	r3, [r7, #24]
 800257a:	897a      	ldrh	r2, [r7, #10]
 800257c:	89fb      	ldrh	r3, [r7, #14]
 800257e:	4413      	add	r3, r2
 8002580:	461a      	mov	r2, r3
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	4293      	cmp	r3, r2
 8002586:	d3cd      	bcc.n	8002524 <ST7789H2_DrawRGBHLine+0x2c>
    }
  }
}
 8002588:	bf00      	nop
 800258a:	3720      	adds	r7, #32
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}
 8002590:	20000114 	.word	0x20000114
 8002594:	20000116 	.word	0x20000116
 8002598:	2000003c 	.word	0x2000003c
 800259c:	2000003e 	.word	0x2000003e

080025a0 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line 
  *                                    with interrupt generation capability  
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b088      	sub	sp, #32
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	4603      	mov	r3, r0
 80025a8:	460a      	mov	r2, r1
 80025aa:	71fb      	strb	r3, [r7, #7]
 80025ac:	4613      	mov	r3, r2
 80025ae:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the BUTTON clock */
  WAKEUP_BUTTON_GPIO_CLK_ENABLE();
 80025b0:	2300      	movs	r3, #0
 80025b2:	60bb      	str	r3, [r7, #8]
 80025b4:	4b22      	ldr	r3, [pc, #136]	; (8002640 <BSP_PB_Init+0xa0>)
 80025b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b8:	4a21      	ldr	r2, [pc, #132]	; (8002640 <BSP_PB_Init+0xa0>)
 80025ba:	f043 0301 	orr.w	r3, r3, #1
 80025be:	6313      	str	r3, [r2, #48]	; 0x30
 80025c0:	4b1f      	ldr	r3, [pc, #124]	; (8002640 <BSP_PB_Init+0xa0>)
 80025c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c4:	f003 0301 	and.w	r3, r3, #1
 80025c8:	60bb      	str	r3, [r7, #8]
 80025ca:	68bb      	ldr	r3, [r7, #8]
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 80025cc:	79bb      	ldrb	r3, [r7, #6]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d111      	bne.n	80025f6 <BSP_PB_Init+0x56>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 80025d2:	2301      	movs	r3, #1
 80025d4:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80025d6:	2300      	movs	r3, #0
 80025d8:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Pull = GPIO_PULLDOWN;
 80025da:	2302      	movs	r3, #2
 80025dc:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80025de:	2302      	movs	r3, #2
 80025e0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80025e2:	79fb      	ldrb	r3, [r7, #7]
 80025e4:	4a17      	ldr	r2, [pc, #92]	; (8002644 <BSP_PB_Init+0xa4>)
 80025e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025ea:	f107 020c 	add.w	r2, r7, #12
 80025ee:	4611      	mov	r1, r2
 80025f0:	4618      	mov	r0, r3
 80025f2:	f001 fb39 	bl	8003c68 <HAL_GPIO_Init>
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 80025f6:	79bb      	ldrb	r3, [r7, #6]
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d11d      	bne.n	8002638 <BSP_PB_Init+0x98>
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 80025fc:	2301      	movs	r3, #1
 80025fe:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Pull = GPIO_PULLDOWN;
 8002600:	2302      	movs	r3, #2
 8002602:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002604:	2303      	movs	r3, #3
 8002606:	61bb      	str	r3, [r7, #24]
    
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8002608:	4b0f      	ldr	r3, [pc, #60]	; (8002648 <BSP_PB_Init+0xa8>)
 800260a:	613b      	str	r3, [r7, #16]
    
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800260c:	79fb      	ldrb	r3, [r7, #7]
 800260e:	4a0d      	ldr	r2, [pc, #52]	; (8002644 <BSP_PB_Init+0xa4>)
 8002610:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002614:	f107 020c 	add.w	r2, r7, #12
 8002618:	4611      	mov	r1, r2
 800261a:	4618      	mov	r0, r3
 800261c:	f001 fb24 	bl	8003c68 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8002620:	2306      	movs	r3, #6
 8002622:	b25b      	sxtb	r3, r3
 8002624:	2200      	movs	r2, #0
 8002626:	210f      	movs	r1, #15
 8002628:	4618      	mov	r0, r3
 800262a:	f001 f84a 	bl	80036c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 800262e:	2306      	movs	r3, #6
 8002630:	b25b      	sxtb	r3, r3
 8002632:	4618      	mov	r0, r3
 8002634:	f001 f861 	bl	80036fa <HAL_NVIC_EnableIRQ>
  }
}
 8002638:	bf00      	nop
 800263a:	3720      	adds	r7, #32
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}
 8002640:	40023800 	.word	0x40023800
 8002644:	20000040 	.word	0x20000040
 8002648:	10110000 	.word	0x10110000

0800264c <FMC_BANK3_MspInit>:
/*************************** FMC Routines ************************************/
/**
  * @brief  Initializes FMC_BANK3 MSP.
  */
static void FMC_BANK3_MspInit(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b08a      	sub	sp, #40	; 0x28
 8002650:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef gpio_init_structure;
    
  /* Enable FSMC clock */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8002652:	2300      	movs	r3, #0
 8002654:	613b      	str	r3, [r7, #16]
 8002656:	4b3a      	ldr	r3, [pc, #232]	; (8002740 <FMC_BANK3_MspInit+0xf4>)
 8002658:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800265a:	4a39      	ldr	r2, [pc, #228]	; (8002740 <FMC_BANK3_MspInit+0xf4>)
 800265c:	f043 0301 	orr.w	r3, r3, #1
 8002660:	6393      	str	r3, [r2, #56]	; 0x38
 8002662:	4b37      	ldr	r3, [pc, #220]	; (8002740 <FMC_BANK3_MspInit+0xf4>)
 8002664:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002666:	f003 0301 	and.w	r3, r3, #1
 800266a:	613b      	str	r3, [r7, #16]
 800266c:	693b      	ldr	r3, [r7, #16]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800266e:	2300      	movs	r3, #0
 8002670:	60fb      	str	r3, [r7, #12]
 8002672:	4b33      	ldr	r3, [pc, #204]	; (8002740 <FMC_BANK3_MspInit+0xf4>)
 8002674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002676:	4a32      	ldr	r2, [pc, #200]	; (8002740 <FMC_BANK3_MspInit+0xf4>)
 8002678:	f043 0308 	orr.w	r3, r3, #8
 800267c:	6313      	str	r3, [r2, #48]	; 0x30
 800267e:	4b30      	ldr	r3, [pc, #192]	; (8002740 <FMC_BANK3_MspInit+0xf4>)
 8002680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002682:	f003 0308 	and.w	r3, r3, #8
 8002686:	60fb      	str	r3, [r7, #12]
 8002688:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800268a:	2300      	movs	r3, #0
 800268c:	60bb      	str	r3, [r7, #8]
 800268e:	4b2c      	ldr	r3, [pc, #176]	; (8002740 <FMC_BANK3_MspInit+0xf4>)
 8002690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002692:	4a2b      	ldr	r2, [pc, #172]	; (8002740 <FMC_BANK3_MspInit+0xf4>)
 8002694:	f043 0310 	orr.w	r3, r3, #16
 8002698:	6313      	str	r3, [r2, #48]	; 0x30
 800269a:	4b29      	ldr	r3, [pc, #164]	; (8002740 <FMC_BANK3_MspInit+0xf4>)
 800269c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269e:	f003 0310 	and.w	r3, r3, #16
 80026a2:	60bb      	str	r3, [r7, #8]
 80026a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80026a6:	2300      	movs	r3, #0
 80026a8:	607b      	str	r3, [r7, #4]
 80026aa:	4b25      	ldr	r3, [pc, #148]	; (8002740 <FMC_BANK3_MspInit+0xf4>)
 80026ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ae:	4a24      	ldr	r2, [pc, #144]	; (8002740 <FMC_BANK3_MspInit+0xf4>)
 80026b0:	f043 0320 	orr.w	r3, r3, #32
 80026b4:	6313      	str	r3, [r2, #48]	; 0x30
 80026b6:	4b22      	ldr	r3, [pc, #136]	; (8002740 <FMC_BANK3_MspInit+0xf4>)
 80026b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ba:	f003 0320 	and.w	r3, r3, #32
 80026be:	607b      	str	r3, [r7, #4]
 80026c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80026c2:	2300      	movs	r3, #0
 80026c4:	603b      	str	r3, [r7, #0]
 80026c6:	4b1e      	ldr	r3, [pc, #120]	; (8002740 <FMC_BANK3_MspInit+0xf4>)
 80026c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ca:	4a1d      	ldr	r2, [pc, #116]	; (8002740 <FMC_BANK3_MspInit+0xf4>)
 80026cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026d0:	6313      	str	r3, [r2, #48]	; 0x30
 80026d2:	4b1b      	ldr	r3, [pc, #108]	; (8002740 <FMC_BANK3_MspInit+0xf4>)
 80026d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026da:	603b      	str	r3, [r7, #0]
 80026dc:	683b      	ldr	r3, [r7, #0]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80026de:	2302      	movs	r3, #2
 80026e0:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80026e2:	2301      	movs	r3, #1
 80026e4:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80026e6:	2303      	movs	r3, #3
 80026e8:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = GPIO_AF12_FSMC;
 80026ea:	230c      	movs	r3, #12
 80026ec:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* GPIOD configuration: GPIO_PIN_7 is  FMC_NE1 , GPIO_PIN_11 ans GPIO_PIN_12 are PSRAM_A16 and PSRAM_A17 */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 |\
 80026ee:	f64d 73b3 	movw	r3, #57267	; 0xdfb3
 80026f2:	617b      	str	r3, [r7, #20]
                              GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_7|\
                              GPIO_PIN_11 | GPIO_PIN_12;
   
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 80026f4:	f107 0314 	add.w	r3, r7, #20
 80026f8:	4619      	mov	r1, r3
 80026fa:	4812      	ldr	r0, [pc, #72]	; (8002744 <FMC_BANK3_MspInit+0xf8>)
 80026fc:	f001 fab4 	bl	8003c68 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 |\
 8002700:	f64f 7380 	movw	r3, #65408	; 0xff80
 8002704:	617b      	str	r3, [r7, #20]
                              GPIO_PIN_12 |GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8002706:	f107 0314 	add.w	r3, r7, #20
 800270a:	4619      	mov	r1, r3
 800270c:	480e      	ldr	r0, [pc, #56]	; (8002748 <FMC_BANK3_MspInit+0xfc>)
 800270e:	f001 faab 	bl	8003c68 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 8002712:	f24f 033f 	movw	r3, #61503	; 0xf03f
 8002716:	617b      	str	r3, [r7, #20]
                              GPIO_PIN_5 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15; 
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8002718:	f107 0314 	add.w	r3, r7, #20
 800271c:	4619      	mov	r1, r3
 800271e:	480b      	ldr	r0, [pc, #44]	; (800274c <FMC_BANK3_MspInit+0x100>)
 8002720:	f001 faa2 	bl	8003c68 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 8002724:	f240 433f 	movw	r3, #1087	; 0x43f
 8002728:	617b      	str	r3, [r7, #20]
                              GPIO_PIN_5 | GPIO_PIN_10 ; 
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 800272a:	f107 0314 	add.w	r3, r7, #20
 800272e:	4619      	mov	r1, r3
 8002730:	4807      	ldr	r0, [pc, #28]	; (8002750 <FMC_BANK3_MspInit+0x104>)
 8002732:	f001 fa99 	bl	8003c68 <HAL_GPIO_Init>
}
 8002736:	bf00      	nop
 8002738:	3728      	adds	r7, #40	; 0x28
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	40023800 	.word	0x40023800
 8002744:	40020c00 	.word	0x40020c00
 8002748:	40021000 	.word	0x40021000
 800274c:	40021400 	.word	0x40021400
 8002750:	40021800 	.word	0x40021800

08002754 <FMC_BANK3_Init>:

/**
  * @brief  Initializes LCD IOs.
  */ 
static void FMC_BANK3_Init(void) 
{  
 8002754:	b580      	push	{r7, lr}
 8002756:	b09c      	sub	sp, #112	; 0x70
 8002758:	af00      	add	r7, sp, #0
  SRAM_HandleTypeDef hsram;
  FSMC_NORSRAM_TimingTypeDef sram_timing;

  /* Initialize the SRAM controller */
  FMC_BANK3_MspInit();
 800275a:	f7ff ff77 	bl	800264c <FMC_BANK3_MspInit>
  
  /*** Configure the SRAM Bank 1 ***/
  /* Configure IPs */
  hsram.Instance  = FSMC_NORSRAM_DEVICE;
 800275e:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8002762:	623b      	str	r3, [r7, #32]
  hsram.Extended  = FSMC_NORSRAM_EXTENDED_DEVICE;
 8002764:	4b1e      	ldr	r3, [pc, #120]	; (80027e0 <FMC_BANK3_Init+0x8c>)
 8002766:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Timing config */
  sram_timing.AddressSetupTime      = 3;
 8002768:	2303      	movs	r3, #3
 800276a:	607b      	str	r3, [r7, #4]
  sram_timing.AddressHoldTime       = 1;
 800276c:	2301      	movs	r3, #1
 800276e:	60bb      	str	r3, [r7, #8]
  sram_timing.DataSetupTime         = 4;
 8002770:	2304      	movs	r3, #4
 8002772:	60fb      	str	r3, [r7, #12]
  sram_timing.BusTurnAroundDuration = 1;
 8002774:	2301      	movs	r3, #1
 8002776:	613b      	str	r3, [r7, #16]
  sram_timing.CLKDivision           = 2;
 8002778:	2302      	movs	r3, #2
 800277a:	617b      	str	r3, [r7, #20]
  sram_timing.DataLatency           = 2;
 800277c:	2302      	movs	r3, #2
 800277e:	61bb      	str	r3, [r7, #24]
  sram_timing.AccessMode            = FSMC_ACCESS_MODE_A;
 8002780:	2300      	movs	r3, #0
 8002782:	61fb      	str	r3, [r7, #28]
      
  hsram.Init.NSBank             = FSMC_NORSRAM_BANK3;
 8002784:	2304      	movs	r3, #4
 8002786:	62bb      	str	r3, [r7, #40]	; 0x28
  hsram.Init.DataAddressMux     = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8002788:	2300      	movs	r3, #0
 800278a:	62fb      	str	r3, [r7, #44]	; 0x2c
  hsram.Init.MemoryType         = FSMC_MEMORY_TYPE_SRAM;
 800278c:	2300      	movs	r3, #0
 800278e:	633b      	str	r3, [r7, #48]	; 0x30
  hsram.Init.MemoryDataWidth    = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8002790:	2310      	movs	r3, #16
 8002792:	637b      	str	r3, [r7, #52]	; 0x34
  hsram.Init.BurstAccessMode    = FSMC_BURST_ACCESS_MODE_DISABLE;
 8002794:	2300      	movs	r3, #0
 8002796:	63bb      	str	r3, [r7, #56]	; 0x38
  hsram.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8002798:	2300      	movs	r3, #0
 800279a:	63fb      	str	r3, [r7, #60]	; 0x3c
  hsram.Init.WrapMode           = FSMC_WRAP_MODE_DISABLE;
 800279c:	2300      	movs	r3, #0
 800279e:	643b      	str	r3, [r7, #64]	; 0x40
  hsram.Init.WaitSignalActive   = FSMC_WAIT_TIMING_BEFORE_WS;
 80027a0:	2300      	movs	r3, #0
 80027a2:	647b      	str	r3, [r7, #68]	; 0x44
  hsram.Init.WriteOperation     = FSMC_WRITE_OPERATION_ENABLE;
 80027a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027a8:	64bb      	str	r3, [r7, #72]	; 0x48
  hsram.Init.WaitSignal         = FSMC_WAIT_SIGNAL_DISABLE;
 80027aa:	2300      	movs	r3, #0
 80027ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  hsram.Init.ExtendedMode       = FSMC_EXTENDED_MODE_ENABLE;
 80027ae:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80027b2:	653b      	str	r3, [r7, #80]	; 0x50
  hsram.Init.AsynchronousWait   = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80027b4:	2300      	movs	r3, #0
 80027b6:	657b      	str	r3, [r7, #84]	; 0x54
  hsram.Init.WriteBurst         = FSMC_WRITE_BURST_DISABLE;
 80027b8:	2300      	movs	r3, #0
 80027ba:	65bb      	str	r3, [r7, #88]	; 0x58
  hsram.Init.WriteFifo          = FSMC_WRITE_FIFO_DISABLE;
 80027bc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80027c0:	663b      	str	r3, [r7, #96]	; 0x60
  hsram.Init.PageSize           = FSMC_PAGE_SIZE_NONE;
 80027c2:	2300      	movs	r3, #0
 80027c4:	667b      	str	r3, [r7, #100]	; 0x64
  hsram.Init.ContinuousClock    = FSMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 80027c6:	2300      	movs	r3, #0
 80027c8:	65fb      	str	r3, [r7, #92]	; 0x5c

  HAL_SRAM_Init(&hsram, &sram_timing, &sram_timing);
 80027ca:	1d3a      	adds	r2, r7, #4
 80027cc:	1d39      	adds	r1, r7, #4
 80027ce:	f107 0320 	add.w	r3, r7, #32
 80027d2:	4618      	mov	r0, r3
 80027d4:	f005 fcf0 	bl	80081b8 <HAL_SRAM_Init>
}
 80027d8:	bf00      	nop
 80027da:	3770      	adds	r7, #112	; 0x70
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd80      	pop	{r7, pc}
 80027e0:	a0000104 	.word	0xa0000104

080027e4 <FMC_BANK3_WriteData>:
/**
  * @brief  Writes register value.
  * @param  Data: Data to be written 
  */
static void FMC_BANK3_WriteData(uint16_t Data) 
{
 80027e4:	b480      	push	{r7}
 80027e6:	b083      	sub	sp, #12
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	4603      	mov	r3, r0
 80027ec:	80fb      	strh	r3, [r7, #6]
  /* Write 16-bit Reg */
  FMC_BANK3->RAM = Data;
 80027ee:	f04f 42d0 	mov.w	r2, #1744830464	; 0x68000000
 80027f2:	88fb      	ldrh	r3, [r7, #6]
 80027f4:	8053      	strh	r3, [r2, #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80027f6:	f3bf 8f4f 	dsb	sy
  __DSB();
}
 80027fa:	bf00      	nop
 80027fc:	370c      	adds	r7, #12
 80027fe:	46bd      	mov	sp, r7
 8002800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002804:	4770      	bx	lr

08002806 <FMC_BANK3_WriteReg>:
/**
  * @brief  Writes register address.
  * @param  Reg: Register to be written
  */
static void FMC_BANK3_WriteReg(uint8_t Reg) 
{
 8002806:	b480      	push	{r7}
 8002808:	b083      	sub	sp, #12
 800280a:	af00      	add	r7, sp, #0
 800280c:	4603      	mov	r3, r0
 800280e:	71fb      	strb	r3, [r7, #7]
  /* Write 16-bit Index, then write register */
  FMC_BANK3->REG = Reg;
 8002810:	f04f 43d0 	mov.w	r3, #1744830464	; 0x68000000
 8002814:	79fa      	ldrb	r2, [r7, #7]
 8002816:	b292      	uxth	r2, r2
 8002818:	801a      	strh	r2, [r3, #0]
 800281a:	f3bf 8f4f 	dsb	sy
  __DSB();
}
 800281e:	bf00      	nop
 8002820:	370c      	adds	r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr

0800282a <FMC_BANK3_ReadData>:
/**
  * @brief  Reads register value.
  * @retval Read value
  */
static uint16_t FMC_BANK3_ReadData(void) 
{
 800282a:	b480      	push	{r7}
 800282c:	af00      	add	r7, sp, #0
  return FMC_BANK3->RAM;
 800282e:	f04f 43d0 	mov.w	r3, #1744830464	; 0x68000000
 8002832:	885b      	ldrh	r3, [r3, #2]
 8002834:	b29b      	uxth	r3, r3
}
 8002836:	4618      	mov	r0, r3
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <LCD_IO_Init>:
/********************************* LINK LCD ***********************************/
/**
  * @brief  Initializes LCD low level.
  */
void LCD_IO_Init(void) 
{
 8002840:	b580      	push	{r7, lr}
 8002842:	af00      	add	r7, sp, #0
  FMC_BANK3_Init();
 8002844:	f7ff ff86 	bl	8002754 <FMC_BANK3_Init>
}
 8002848:	bf00      	nop
 800284a:	bd80      	pop	{r7, pc}

0800284c <LCD_IO_WriteData>:
/**
  * @brief  Writes data on LCD data register.
  * @param  RegValue: Data to be written
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b082      	sub	sp, #8
 8002850:	af00      	add	r7, sp, #0
 8002852:	4603      	mov	r3, r0
 8002854:	80fb      	strh	r3, [r7, #6]
  /* Write 16-bit Reg */
  FMC_BANK3_WriteData(RegValue);
 8002856:	88fb      	ldrh	r3, [r7, #6]
 8002858:	4618      	mov	r0, r3
 800285a:	f7ff ffc3 	bl	80027e4 <FMC_BANK3_WriteData>
}
 800285e:	bf00      	nop
 8002860:	3708      	adds	r7, #8
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}

08002866 <LCD_IO_WriteReg>:
/**
  * @brief  Writes register on LCD register.
  * @param  Reg: Register to be written
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8002866:	b580      	push	{r7, lr}
 8002868:	b082      	sub	sp, #8
 800286a:	af00      	add	r7, sp, #0
 800286c:	4603      	mov	r3, r0
 800286e:	71fb      	strb	r3, [r7, #7]
  /* Write 16-bit Index, then Write Reg */
  FMC_BANK3_WriteReg(Reg);
 8002870:	79fb      	ldrb	r3, [r7, #7]
 8002872:	4618      	mov	r0, r3
 8002874:	f7ff ffc7 	bl	8002806 <FMC_BANK3_WriteReg>
}
 8002878:	bf00      	nop
 800287a:	3708      	adds	r7, #8
 800287c:	46bd      	mov	sp, r7
 800287e:	bd80      	pop	{r7, pc}

08002880 <LCD_IO_ReadData>:
/**
  * @brief  Reads data from LCD data register.
  * @retval Read data.
  */
uint16_t LCD_IO_ReadData(void) 
{
 8002880:	b580      	push	{r7, lr}
 8002882:	af00      	add	r7, sp, #0
  return FMC_BANK3_ReadData();
 8002884:	f7ff ffd1 	bl	800282a <FMC_BANK3_ReadData>
 8002888:	4603      	mov	r3, r0
}
 800288a:	4618      	mov	r0, r3
 800288c:	bd80      	pop	{r7, pc}

0800288e <LCD_IO_Delay>:
/**
  * @brief  LCD delay
  * @param  Delay: Delay in ms
  */
void LCD_IO_Delay(uint32_t Delay)
{
 800288e:	b580      	push	{r7, lr}
 8002890:	b082      	sub	sp, #8
 8002892:	af00      	add	r7, sp, #0
 8002894:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f000 fba4 	bl	8002fe4 <HAL_Delay>
}
 800289c:	bf00      	nop
 800289e:	3708      	adds	r7, #8
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}

080028a4 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b082      	sub	sp, #8
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in STM32F413H_discovery_audio.h) */
  BSP_AUDIO_OUT_TransferComplete_CallBack();
 80028ac:	f000 f80e 	bl	80028cc <BSP_AUDIO_OUT_TransferComplete_CallBack>
}
 80028b0:	bf00      	nop
 80028b2:	3708      	adds	r7, #8
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  BSP_AUDIO_OUT_Error_CallBack();
 80028c0:	f000 f80b 	bl	80028da <BSP_AUDIO_OUT_Error_CallBack>
}
 80028c4:	bf00      	nop
 80028c6:	3708      	adds	r7, #8
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}

080028cc <BSP_AUDIO_OUT_TransferComplete_CallBack>:

/**
  * @brief  Manages the DMA full Transfer complete event.
  */
__weak void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
{
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0
}
 80028d0:	bf00      	nop
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr

080028da <BSP_AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 80028da:	b480      	push	{r7}
 80028dc:	af00      	add	r7, sp, #0
}
 80028de:	bf00      	nop
 80028e0:	46bd      	mov	sp, r7
 80028e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e6:	4770      	bx	lr

080028e8 <HAL_I2S_RxCpltCallback>:
/**
  * @brief  Reception complete callback.
  * @param  hi2s : I2S handle.
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b082      	sub	sp, #8
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 80028f0:	f000 f804 	bl	80028fc <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 80028f4:	bf00      	nop
 80028f6:	3708      	adds	r7, #8
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}

080028fc <BSP_AUDIO_IN_TransferComplete_CallBack>:

/**
  * @brief  User callback when record buffer is filled.
  */
__weak void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 8002900:	bf00      	nop
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr

0800290a <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 800290a:	b580      	push	{r7, lr}
 800290c:	af00      	add	r7, sp, #0
 return (BSP_LCD_InitEx(LCD_ORIENTATION_LANDSCAPE));
 800290e:	2001      	movs	r0, #1
 8002910:	f000 f804 	bl	800291c <BSP_LCD_InitEx>
 8002914:	4603      	mov	r3, r0
}
 8002916:	4618      	mov	r0, r3
 8002918:	bd80      	pop	{r7, pc}
	...

0800291c <BSP_LCD_InitEx>:
  * @param  orientation: LCD_ORIENTATION_PORTRAIT or LCD_ORIENTATION_LANDSCAPE
  *         or LCD_ORIENTATION_LANDSCAPE_ROT180
  * @retval LCD state
  */
uint8_t BSP_LCD_InitEx(uint32_t orientation)
{ 
 800291c:	b580      	push	{r7, lr}
 800291e:	b084      	sub	sp, #16
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  uint8_t ret = LCD_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	73fb      	strb	r3, [r7, #15]

  /* Default value for draw propriety */
  DrawProp.BackColor = 0xFFFF;
 8002928:	4b2c      	ldr	r3, [pc, #176]	; (80029dc <BSP_LCD_InitEx+0xc0>)
 800292a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800292e:	605a      	str	r2, [r3, #4]
  DrawProp.pFont     = &Font24;
 8002930:	4b2a      	ldr	r3, [pc, #168]	; (80029dc <BSP_LCD_InitEx+0xc0>)
 8002932:	4a2b      	ldr	r2, [pc, #172]	; (80029e0 <BSP_LCD_InitEx+0xc4>)
 8002934:	609a      	str	r2, [r3, #8]
  DrawProp.TextColor = 0x0000;
 8002936:	4b29      	ldr	r3, [pc, #164]	; (80029dc <BSP_LCD_InitEx+0xc0>)
 8002938:	2200      	movs	r2, #0
 800293a:	601a      	str	r2, [r3, #0]
  
  /* Initialize LCD special pins GPIOs */
  BSP_LCD_MspInit();
 800293c:	f000 f9ec 	bl	8002d18 <BSP_LCD_MspInit>
  
  /* Backlight control signal assertion */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8002940:	2201      	movs	r2, #1
 8002942:	2120      	movs	r1, #32
 8002944:	4827      	ldr	r0, [pc, #156]	; (80029e4 <BSP_LCD_InitEx+0xc8>)
 8002946:	f001 fb39 	bl	8003fbc <HAL_GPIO_WritePin>
  
  /* Apply hardware reset according to procedure indicated in FRD154BP2901 documentation */
  HAL_GPIO_WritePin(LCD_RESET_GPIO_PORT, LCD_RESET_PIN, GPIO_PIN_RESET);
 800294a:	2200      	movs	r2, #0
 800294c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002950:	4825      	ldr	r0, [pc, #148]	; (80029e8 <BSP_LCD_InitEx+0xcc>)
 8002952:	f001 fb33 	bl	8003fbc <HAL_GPIO_WritePin>
  HAL_Delay(5);   /* Reset signal asserted during 5ms  */
 8002956:	2005      	movs	r0, #5
 8002958:	f000 fb44 	bl	8002fe4 <HAL_Delay>
  HAL_GPIO_WritePin(LCD_RESET_GPIO_PORT, LCD_RESET_PIN, GPIO_PIN_SET);
 800295c:	2201      	movs	r2, #1
 800295e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002962:	4821      	ldr	r0, [pc, #132]	; (80029e8 <BSP_LCD_InitEx+0xcc>)
 8002964:	f001 fb2a 	bl	8003fbc <HAL_GPIO_WritePin>
  HAL_Delay(10);  /* Reset signal released during 10ms */
 8002968:	200a      	movs	r0, #10
 800296a:	f000 fb3b 	bl	8002fe4 <HAL_Delay>
  HAL_GPIO_WritePin(LCD_RESET_GPIO_PORT, LCD_RESET_PIN, GPIO_PIN_RESET);
 800296e:	2200      	movs	r2, #0
 8002970:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002974:	481c      	ldr	r0, [pc, #112]	; (80029e8 <BSP_LCD_InitEx+0xcc>)
 8002976:	f001 fb21 	bl	8003fbc <HAL_GPIO_WritePin>
  HAL_Delay(20);  /* Reset signal asserted during 20ms */
 800297a:	2014      	movs	r0, #20
 800297c:	f000 fb32 	bl	8002fe4 <HAL_Delay>
  HAL_GPIO_WritePin(LCD_RESET_GPIO_PORT, LCD_RESET_PIN, GPIO_PIN_SET);
 8002980:	2201      	movs	r2, #1
 8002982:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002986:	4818      	ldr	r0, [pc, #96]	; (80029e8 <BSP_LCD_InitEx+0xcc>)
 8002988:	f001 fb18 	bl	8003fbc <HAL_GPIO_WritePin>
  HAL_Delay(10);  /* Reset signal released during 10ms */
 800298c:	200a      	movs	r0, #10
 800298e:	f000 fb29 	bl	8002fe4 <HAL_Delay>
  
  if(ST7789H2_drv.ReadID() == ST7789H2_ID)
 8002992:	4b16      	ldr	r3, [pc, #88]	; (80029ec <BSP_LCD_InitEx+0xd0>)
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	4798      	blx	r3
 8002998:	4603      	mov	r3, r0
 800299a:	2b85      	cmp	r3, #133	; 0x85
 800299c:	d118      	bne.n	80029d0 <BSP_LCD_InitEx+0xb4>
  {    
    LcdDrv = &ST7789H2_drv;
 800299e:	4b14      	ldr	r3, [pc, #80]	; (80029f0 <BSP_LCD_InitEx+0xd4>)
 80029a0:	4a12      	ldr	r2, [pc, #72]	; (80029ec <BSP_LCD_InitEx+0xd0>)
 80029a2:	601a      	str	r2, [r3, #0]
    
    /* LCD Init */   
    LcdDrv->Init();
 80029a4:	4b12      	ldr	r3, [pc, #72]	; (80029f0 <BSP_LCD_InitEx+0xd4>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4798      	blx	r3
    
    if(orientation == LCD_ORIENTATION_PORTRAIT)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d103      	bne.n	80029ba <BSP_LCD_InitEx+0x9e>
    {
      ST7789H2_SetOrientation(ST7789H2_ORIENTATION_PORTRAIT); 
 80029b2:	2000      	movs	r0, #0
 80029b4:	f7ff fabd 	bl	8001f32 <ST7789H2_SetOrientation>
 80029b8:	e005      	b.n	80029c6 <BSP_LCD_InitEx+0xaa>
    }
    else if(orientation == LCD_ORIENTATION_LANDSCAPE_ROT180)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2b02      	cmp	r3, #2
 80029be:	d102      	bne.n	80029c6 <BSP_LCD_InitEx+0xaa>
    {
      ST7789H2_SetOrientation(ST7789H2_ORIENTATION_LANDSCAPE_ROT180);
 80029c0:	2002      	movs	r0, #2
 80029c2:	f7ff fab6 	bl	8001f32 <ST7789H2_SetOrientation>
    else
    {
      /* Default landscape orientation is selected */
    }
    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 80029c6:	480b      	ldr	r0, [pc, #44]	; (80029f4 <BSP_LCD_InitEx+0xd8>)
 80029c8:	f000 f84e 	bl	8002a68 <BSP_LCD_SetFont>
    
    ret = LCD_OK;   
 80029cc:	2300      	movs	r3, #0
 80029ce:	73fb      	strb	r3, [r7, #15]
  }
  
  return ret;
 80029d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	3710      	adds	r7, #16
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	20000540 	.word	0x20000540
 80029e0:	20000044 	.word	0x20000044
 80029e4:	40021000 	.word	0x40021000
 80029e8:	40020400 	.word	0x40020400
 80029ec:	20000004 	.word	0x20000004
 80029f0:	20000118 	.word	0x20000118
 80029f4:	20000054 	.word	0x20000054

080029f8 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size. 
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	af00      	add	r7, sp, #0
  return(LcdDrv->GetLcdPixelWidth());
 80029fc:	4b03      	ldr	r3, [pc, #12]	; (8002a0c <BSP_LCD_GetXSize+0x14>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a02:	4798      	blx	r3
 8002a04:	4603      	mov	r3, r0
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	20000118 	.word	0x20000118

08002a10 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size. 
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	af00      	add	r7, sp, #0
  return(LcdDrv->GetLcdPixelHeight());
 8002a14:	4b03      	ldr	r3, [pc, #12]	; (8002a24 <BSP_LCD_GetYSize+0x14>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a1a:	4798      	blx	r3
 8002a1c:	4603      	mov	r3, r0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	20000118 	.word	0x20000118

08002a28 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code
  */
void BSP_LCD_SetTextColor(uint16_t Color)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	4603      	mov	r3, r0
 8002a30:	80fb      	strh	r3, [r7, #6]
  DrawProp.TextColor = Color;
 8002a32:	88fb      	ldrh	r3, [r7, #6]
 8002a34:	4a03      	ldr	r2, [pc, #12]	; (8002a44 <BSP_LCD_SetTextColor+0x1c>)
 8002a36:	6013      	str	r3, [r2, #0]
}
 8002a38:	bf00      	nop
 8002a3a:	370c      	adds	r7, #12
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr
 8002a44:	20000540 	.word	0x20000540

08002a48 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the LCD background color.
  * @param  Color: Background color code
  */
void BSP_LCD_SetBackColor(uint16_t Color)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	4603      	mov	r3, r0
 8002a50:	80fb      	strh	r3, [r7, #6]
  DrawProp.BackColor = Color;
 8002a52:	88fb      	ldrh	r3, [r7, #6]
 8002a54:	4a03      	ldr	r2, [pc, #12]	; (8002a64 <BSP_LCD_SetBackColor+0x1c>)
 8002a56:	6053      	str	r3, [r2, #4]
}
 8002a58:	bf00      	nop
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr
 8002a64:	20000540 	.word	0x20000540

08002a68 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the LCD text font.
  * @param  fonts: Font to be used
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b083      	sub	sp, #12
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  DrawProp.pFont = fonts;
 8002a70:	4a04      	ldr	r2, [pc, #16]	; (8002a84 <BSP_LCD_SetFont+0x1c>)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6093      	str	r3, [r2, #8]
}
 8002a76:	bf00      	nop
 8002a78:	370c      	adds	r7, #12
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr
 8002a82:	bf00      	nop
 8002a84:	20000540 	.word	0x20000540

08002a88 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  */
void BSP_LCD_Clear(uint16_t Color)
{ 
 8002a88:	b590      	push	{r4, r7, lr}
 8002a8a:	b087      	sub	sp, #28
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	4603      	mov	r3, r0
 8002a90:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8002a92:	2300      	movs	r3, #0
 8002a94:	617b      	str	r3, [r7, #20]
  uint32_t y_size = 0;
 8002a96:	2300      	movs	r3, #0
 8002a98:	613b      	str	r3, [r7, #16]
  uint32_t color_backup = DrawProp.TextColor; 
 8002a9a:	4b15      	ldr	r3, [pc, #84]	; (8002af0 <BSP_LCD_Clear+0x68>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	60fb      	str	r3, [r7, #12]

  DrawProp.TextColor = Color;
 8002aa0:	88fb      	ldrh	r3, [r7, #6]
 8002aa2:	4a13      	ldr	r2, [pc, #76]	; (8002af0 <BSP_LCD_Clear+0x68>)
 8002aa4:	6013      	str	r3, [r2, #0]
  y_size =  BSP_LCD_GetYSize();
 8002aa6:	f7ff ffb3 	bl	8002a10 <BSP_LCD_GetYSize>
 8002aaa:	6138      	str	r0, [r7, #16]
  
  for(counter = 0; counter < y_size; counter++)
 8002aac:	2300      	movs	r3, #0
 8002aae:	617b      	str	r3, [r7, #20]
 8002ab0:	e00d      	b.n	8002ace <BSP_LCD_Clear+0x46>
  {
    BSP_LCD_DrawHLine(0, counter, BSP_LCD_GetXSize());
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	b29c      	uxth	r4, r3
 8002ab6:	f7ff ff9f 	bl	80029f8 <BSP_LCD_GetXSize>
 8002aba:	4603      	mov	r3, r0
 8002abc:	b29b      	uxth	r3, r3
 8002abe:	461a      	mov	r2, r3
 8002ac0:	4621      	mov	r1, r4
 8002ac2:	2000      	movs	r0, #0
 8002ac4:	f000 f8ee 	bl	8002ca4 <BSP_LCD_DrawHLine>
  for(counter = 0; counter < y_size; counter++)
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	3301      	adds	r3, #1
 8002acc:	617b      	str	r3, [r7, #20]
 8002ace:	697a      	ldr	r2, [r7, #20]
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	d3ed      	bcc.n	8002ab2 <BSP_LCD_Clear+0x2a>
  }
  DrawProp.TextColor = color_backup; 
 8002ad6:	4a06      	ldr	r2, [pc, #24]	; (8002af0 <BSP_LCD_Clear+0x68>)
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	6013      	str	r3, [r2, #0]
  BSP_LCD_SetTextColor(DrawProp.TextColor);
 8002adc:	4b04      	ldr	r3, [pc, #16]	; (8002af0 <BSP_LCD_Clear+0x68>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f7ff ffa0 	bl	8002a28 <BSP_LCD_SetTextColor>
}
 8002ae8:	bf00      	nop
 8002aea:	371c      	adds	r7, #28
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd90      	pop	{r4, r7, pc}
 8002af0:	20000540 	.word	0x20000540

08002af4 <BSP_LCD_DisplayChar>:
  * @param  Ypos: Line where to display the character shape.
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	4603      	mov	r3, r0
 8002afc:	80fb      	strh	r3, [r7, #6]
 8002afe:	460b      	mov	r3, r1
 8002b00:	80bb      	strh	r3, [r7, #4]
 8002b02:	4613      	mov	r3, r2
 8002b04:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii-' ') *\
 8002b06:	4b0f      	ldr	r3, [pc, #60]	; (8002b44 <BSP_LCD_DisplayChar+0x50>)
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	78fb      	ldrb	r3, [r7, #3]
 8002b0e:	3b20      	subs	r3, #32
    DrawProp.pFont->Height * ((DrawProp.pFont->Width + 7) / 8)]);
 8002b10:	490c      	ldr	r1, [pc, #48]	; (8002b44 <BSP_LCD_DisplayChar+0x50>)
 8002b12:	6889      	ldr	r1, [r1, #8]
 8002b14:	88c9      	ldrh	r1, [r1, #6]
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii-' ') *\
 8002b16:	fb01 f103 	mul.w	r1, r1, r3
    DrawProp.pFont->Height * ((DrawProp.pFont->Width + 7) / 8)]);
 8002b1a:	4b0a      	ldr	r3, [pc, #40]	; (8002b44 <BSP_LCD_DisplayChar+0x50>)
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	889b      	ldrh	r3, [r3, #4]
 8002b20:	3307      	adds	r3, #7
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	da00      	bge.n	8002b28 <BSP_LCD_DisplayChar+0x34>
 8002b26:	3307      	adds	r3, #7
 8002b28:	10db      	asrs	r3, r3, #3
 8002b2a:	fb03 f301 	mul.w	r3, r3, r1
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii-' ') *\
 8002b2e:	441a      	add	r2, r3
 8002b30:	88b9      	ldrh	r1, [r7, #4]
 8002b32:	88fb      	ldrh	r3, [r7, #6]
 8002b34:	4618      	mov	r0, r3
 8002b36:	f000 f94b 	bl	8002dd0 <DrawChar>
}
 8002b3a:	bf00      	nop
 8002b3c:	3708      	adds	r7, #8
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	20000540 	.word	0x20000540

08002b48 <BSP_LCD_DisplayStringAt>:
  *            @arg  CENTER_MODE
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Line_ModeTypdef Mode)
{
 8002b48:	b590      	push	{r4, r7, lr}
 8002b4a:	b089      	sub	sp, #36	; 0x24
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	60ba      	str	r2, [r7, #8]
 8002b50:	461a      	mov	r2, r3
 8002b52:	4603      	mov	r3, r0
 8002b54:	81fb      	strh	r3, [r7, #14]
 8002b56:	460b      	mov	r3, r1
 8002b58:	81bb      	strh	r3, [r7, #12]
 8002b5a:	4613      	mov	r3, r2
 8002b5c:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	83fb      	strh	r3, [r7, #30]
 8002b62:	2300      	movs	r3, #0
 8002b64:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8002b66:	2300      	movs	r3, #0
 8002b68:	61bb      	str	r3, [r7, #24]
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8002b72:	e002      	b.n	8002b7a <BSP_LCD_DisplayStringAt+0x32>
 8002b74:	69bb      	ldr	r3, [r7, #24]
 8002b76:	3301      	adds	r3, #1
 8002b78:	61bb      	str	r3, [r7, #24]
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	1c5a      	adds	r2, r3, #1
 8002b7e:	617a      	str	r2, [r7, #20]
 8002b80:	781b      	ldrb	r3, [r3, #0]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d1f6      	bne.n	8002b74 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp.pFont->Width);
 8002b86:	f7ff ff37 	bl	80029f8 <BSP_LCD_GetXSize>
 8002b8a:	4602      	mov	r2, r0
 8002b8c:	4b36      	ldr	r3, [pc, #216]	; (8002c68 <BSP_LCD_DisplayStringAt+0x120>)
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	889b      	ldrh	r3, [r3, #4]
 8002b92:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b96:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 8002b98:	79fb      	ldrb	r3, [r7, #7]
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d014      	beq.n	8002bc8 <BSP_LCD_DisplayStringAt+0x80>
 8002b9e:	2b03      	cmp	r3, #3
 8002ba0:	d00f      	beq.n	8002bc2 <BSP_LCD_DisplayStringAt+0x7a>
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d11e      	bne.n	8002be4 <BSP_LCD_DisplayStringAt+0x9c>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp.pFont->Width) / 2;
 8002ba6:	693a      	ldr	r2, [r7, #16]
 8002ba8:	69bb      	ldr	r3, [r7, #24]
 8002baa:	1ad3      	subs	r3, r2, r3
 8002bac:	4a2e      	ldr	r2, [pc, #184]	; (8002c68 <BSP_LCD_DisplayStringAt+0x120>)
 8002bae:	6892      	ldr	r2, [r2, #8]
 8002bb0:	8892      	ldrh	r2, [r2, #4]
 8002bb2:	fb02 f303 	mul.w	r3, r2, r3
 8002bb6:	085b      	lsrs	r3, r3, #1
 8002bb8:	b29a      	uxth	r2, r3
 8002bba:	89fb      	ldrh	r3, [r7, #14]
 8002bbc:	4413      	add	r3, r2
 8002bbe:	83fb      	strh	r3, [r7, #30]
      break;
 8002bc0:	e013      	b.n	8002bea <BSP_LCD_DisplayStringAt+0xa2>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 8002bc2:	89fb      	ldrh	r3, [r7, #14]
 8002bc4:	83fb      	strh	r3, [r7, #30]
      break;
 8002bc6:	e010      	b.n	8002bea <BSP_LCD_DisplayStringAt+0xa2>
    }
  case RIGHT_MODE:
    {
      refcolumn =  - Xpos + ((xsize - size)*DrawProp.pFont->Width);
 8002bc8:	693a      	ldr	r2, [r7, #16]
 8002bca:	69bb      	ldr	r3, [r7, #24]
 8002bcc:	1ad3      	subs	r3, r2, r3
 8002bce:	b29a      	uxth	r2, r3
 8002bd0:	4b25      	ldr	r3, [pc, #148]	; (8002c68 <BSP_LCD_DisplayStringAt+0x120>)
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	889b      	ldrh	r3, [r3, #4]
 8002bd6:	fb12 f303 	smulbb	r3, r2, r3
 8002bda:	b29a      	uxth	r2, r3
 8002bdc:	89fb      	ldrh	r3, [r7, #14]
 8002bde:	1ad3      	subs	r3, r2, r3
 8002be0:	83fb      	strh	r3, [r7, #30]
      break;
 8002be2:	e002      	b.n	8002bea <BSP_LCD_DisplayStringAt+0xa2>
    }    
  default:
    {
      refcolumn = Xpos;
 8002be4:	89fb      	ldrh	r3, [r7, #14]
 8002be6:	83fb      	strh	r3, [r7, #30]
      break;
 8002be8:	bf00      	nop
    }
  }
  
  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 8002bea:	8bfb      	ldrh	r3, [r7, #30]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d003      	beq.n	8002bf8 <BSP_LCD_DisplayStringAt+0xb0>
 8002bf0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	da15      	bge.n	8002c24 <BSP_LCD_DisplayStringAt+0xdc>
  {
    refcolumn = 1;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on lCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp.pFont->Width)) & 0xFFFF) >= DrawProp.pFont->Width))
 8002bfc:	e012      	b.n	8002c24 <BSP_LCD_DisplayStringAt+0xdc>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	781a      	ldrb	r2, [r3, #0]
 8002c02:	89b9      	ldrh	r1, [r7, #12]
 8002c04:	8bfb      	ldrh	r3, [r7, #30]
 8002c06:	4618      	mov	r0, r3
 8002c08:	f7ff ff74 	bl	8002af4 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp.pFont->Width;
 8002c0c:	4b16      	ldr	r3, [pc, #88]	; (8002c68 <BSP_LCD_DisplayStringAt+0x120>)
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	889a      	ldrh	r2, [r3, #4]
 8002c12:	8bfb      	ldrh	r3, [r7, #30]
 8002c14:	4413      	add	r3, r2
 8002c16:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	60bb      	str	r3, [r7, #8]
    i++;
 8002c1e:	8bbb      	ldrh	r3, [r7, #28]
 8002c20:	3301      	adds	r3, #1
 8002c22:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp.pFont->Width)) & 0xFFFF) >= DrawProp.pFont->Width))
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	bf14      	ite	ne
 8002c2c:	2301      	movne	r3, #1
 8002c2e:	2300      	moveq	r3, #0
 8002c30:	b2dc      	uxtb	r4, r3
 8002c32:	f7ff fee1 	bl	80029f8 <BSP_LCD_GetXSize>
 8002c36:	4601      	mov	r1, r0
 8002c38:	8bbb      	ldrh	r3, [r7, #28]
 8002c3a:	4a0b      	ldr	r2, [pc, #44]	; (8002c68 <BSP_LCD_DisplayStringAt+0x120>)
 8002c3c:	6892      	ldr	r2, [r2, #8]
 8002c3e:	8892      	ldrh	r2, [r2, #4]
 8002c40:	fb02 f303 	mul.w	r3, r2, r3
 8002c44:	1acb      	subs	r3, r1, r3
 8002c46:	b29b      	uxth	r3, r3
 8002c48:	4a07      	ldr	r2, [pc, #28]	; (8002c68 <BSP_LCD_DisplayStringAt+0x120>)
 8002c4a:	6892      	ldr	r2, [r2, #8]
 8002c4c:	8892      	ldrh	r2, [r2, #4]
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	bf2c      	ite	cs
 8002c52:	2301      	movcs	r3, #1
 8002c54:	2300      	movcc	r3, #0
 8002c56:	b2db      	uxtb	r3, r3
 8002c58:	4023      	ands	r3, r4
 8002c5a:	b2db      	uxtb	r3, r3
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d1ce      	bne.n	8002bfe <BSP_LCD_DisplayStringAt+0xb6>
  }
}
 8002c60:	bf00      	nop
 8002c62:	3724      	adds	r7, #36	; 0x24
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd90      	pop	{r4, r7, pc}
 8002c68:	20000540 	.word	0x20000540

08002c6c <BSP_LCD_DrawPixel>:
  * @param  Xpos: X position 
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in RGB mode (5-6-5)
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGB_Code)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b082      	sub	sp, #8
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	4603      	mov	r3, r0
 8002c74:	80fb      	strh	r3, [r7, #6]
 8002c76:	460b      	mov	r3, r1
 8002c78:	80bb      	strh	r3, [r7, #4]
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	807b      	strh	r3, [r7, #2]
  if(LcdDrv->WritePixel != NULL)
 8002c7e:	4b08      	ldr	r3, [pc, #32]	; (8002ca0 <BSP_LCD_DrawPixel+0x34>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	695b      	ldr	r3, [r3, #20]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d006      	beq.n	8002c96 <BSP_LCD_DrawPixel+0x2a>
  {
    LcdDrv->WritePixel(Xpos, Ypos, RGB_Code);
 8002c88:	4b05      	ldr	r3, [pc, #20]	; (8002ca0 <BSP_LCD_DrawPixel+0x34>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	695b      	ldr	r3, [r3, #20]
 8002c8e:	887a      	ldrh	r2, [r7, #2]
 8002c90:	88b9      	ldrh	r1, [r7, #4]
 8002c92:	88f8      	ldrh	r0, [r7, #6]
 8002c94:	4798      	blx	r3
  }
}
 8002c96:	bf00      	nop
 8002c98:	3708      	adds	r7, #8
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	20000118 	.word	0x20000118

08002ca4 <BSP_LCD_DrawHLine>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  Length: Line length
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8002ca4:	b590      	push	{r4, r7, lr}
 8002ca6:	b085      	sub	sp, #20
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	4603      	mov	r3, r0
 8002cac:	80fb      	strh	r3, [r7, #6]
 8002cae:	460b      	mov	r3, r1
 8002cb0:	80bb      	strh	r3, [r7, #4]
 8002cb2:	4613      	mov	r3, r2
 8002cb4:	807b      	strh	r3, [r7, #2]
  uint32_t index = 0;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	60fb      	str	r3, [r7, #12]
  
  if(LcdDrv->DrawHLine != NULL)
 8002cba:	4b15      	ldr	r3, [pc, #84]	; (8002d10 <BSP_LCD_DrawHLine+0x6c>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	6a1b      	ldr	r3, [r3, #32]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d00a      	beq.n	8002cda <BSP_LCD_DrawHLine+0x36>
  {
    LcdDrv->DrawHLine(DrawProp.TextColor, Xpos, Ypos, Length);
 8002cc4:	4b12      	ldr	r3, [pc, #72]	; (8002d10 <BSP_LCD_DrawHLine+0x6c>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	6a1c      	ldr	r4, [r3, #32]
 8002cca:	4b12      	ldr	r3, [pc, #72]	; (8002d14 <BSP_LCD_DrawHLine+0x70>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	b298      	uxth	r0, r3
 8002cd0:	887b      	ldrh	r3, [r7, #2]
 8002cd2:	88ba      	ldrh	r2, [r7, #4]
 8002cd4:	88f9      	ldrh	r1, [r7, #6]
 8002cd6:	47a0      	blx	r4
    for(index = 0; index < Length; index++)
    {
      BSP_LCD_DrawPixel((Xpos + index), Ypos, DrawProp.TextColor);
    }
  }
}
 8002cd8:	e015      	b.n	8002d06 <BSP_LCD_DrawHLine+0x62>
    for(index = 0; index < Length; index++)
 8002cda:	2300      	movs	r3, #0
 8002cdc:	60fb      	str	r3, [r7, #12]
 8002cde:	e00e      	b.n	8002cfe <BSP_LCD_DrawHLine+0x5a>
      BSP_LCD_DrawPixel((Xpos + index), Ypos, DrawProp.TextColor);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	b29a      	uxth	r2, r3
 8002ce4:	88fb      	ldrh	r3, [r7, #6]
 8002ce6:	4413      	add	r3, r2
 8002ce8:	b298      	uxth	r0, r3
 8002cea:	4b0a      	ldr	r3, [pc, #40]	; (8002d14 <BSP_LCD_DrawHLine+0x70>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	b29a      	uxth	r2, r3
 8002cf0:	88bb      	ldrh	r3, [r7, #4]
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	f7ff ffba 	bl	8002c6c <BSP_LCD_DrawPixel>
    for(index = 0; index < Length; index++)
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	3301      	adds	r3, #1
 8002cfc:	60fb      	str	r3, [r7, #12]
 8002cfe:	887b      	ldrh	r3, [r7, #2]
 8002d00:	68fa      	ldr	r2, [r7, #12]
 8002d02:	429a      	cmp	r2, r3
 8002d04:	d3ec      	bcc.n	8002ce0 <BSP_LCD_DrawHLine+0x3c>
}
 8002d06:	bf00      	nop
 8002d08:	3714      	adds	r7, #20
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd90      	pop	{r4, r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	20000118 	.word	0x20000118
 8002d14:	20000540 	.word	0x20000540

08002d18 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LCD GPIO special pins MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b088      	sub	sp, #32
 8002d1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable GPIOs clock */
  LCD_RESET_GPIO_CLK_ENABLE();
 8002d1e:	2300      	movs	r3, #0
 8002d20:	60bb      	str	r3, [r7, #8]
 8002d22:	4b28      	ldr	r3, [pc, #160]	; (8002dc4 <BSP_LCD_MspInit+0xac>)
 8002d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d26:	4a27      	ldr	r2, [pc, #156]	; (8002dc4 <BSP_LCD_MspInit+0xac>)
 8002d28:	f043 0302 	orr.w	r3, r3, #2
 8002d2c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d2e:	4b25      	ldr	r3, [pc, #148]	; (8002dc4 <BSP_LCD_MspInit+0xac>)
 8002d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d32:	f003 0302 	and.w	r3, r3, #2
 8002d36:	60bb      	str	r3, [r7, #8]
 8002d38:	68bb      	ldr	r3, [r7, #8]
  LCD_TE_GPIO_CLK_ENABLE();
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	607b      	str	r3, [r7, #4]
 8002d3e:	4b21      	ldr	r3, [pc, #132]	; (8002dc4 <BSP_LCD_MspInit+0xac>)
 8002d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d42:	4a20      	ldr	r2, [pc, #128]	; (8002dc4 <BSP_LCD_MspInit+0xac>)
 8002d44:	f043 0302 	orr.w	r3, r3, #2
 8002d48:	6313      	str	r3, [r2, #48]	; 0x30
 8002d4a:	4b1e      	ldr	r3, [pc, #120]	; (8002dc4 <BSP_LCD_MspInit+0xac>)
 8002d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d4e:	f003 0302 	and.w	r3, r3, #2
 8002d52:	607b      	str	r3, [r7, #4]
 8002d54:	687b      	ldr	r3, [r7, #4]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8002d56:	2300      	movs	r3, #0
 8002d58:	603b      	str	r3, [r7, #0]
 8002d5a:	4b1a      	ldr	r3, [pc, #104]	; (8002dc4 <BSP_LCD_MspInit+0xac>)
 8002d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d5e:	4a19      	ldr	r2, [pc, #100]	; (8002dc4 <BSP_LCD_MspInit+0xac>)
 8002d60:	f043 0310 	orr.w	r3, r3, #16
 8002d64:	6313      	str	r3, [r2, #48]	; 0x30
 8002d66:	4b17      	ldr	r3, [pc, #92]	; (8002dc4 <BSP_LCD_MspInit+0xac>)
 8002d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6a:	f003 0310 	and.w	r3, r3, #16
 8002d6e:	603b      	str	r3, [r7, #0]
 8002d70:	683b      	ldr	r3, [r7, #0]

  /* LCD_RESET GPIO configuration */
  gpio_init_structure.Pin       = LCD_RESET_PIN;     /* LCD_RESET pin has to be manually controlled */
 8002d72:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d76:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8002d7c:	2302      	movs	r3, #2
 8002d7e:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8002d80:	2301      	movs	r3, #1
 8002d82:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LCD_RESET_GPIO_PORT, &gpio_init_structure);
 8002d84:	f107 030c 	add.w	r3, r7, #12
 8002d88:	4619      	mov	r1, r3
 8002d8a:	480f      	ldr	r0, [pc, #60]	; (8002dc8 <BSP_LCD_MspInit+0xb0>)
 8002d8c:	f000 ff6c 	bl	8003c68 <HAL_GPIO_Init>

  /* LCD_TE GPIO configuration */
  gpio_init_structure.Pin       = LCD_TE_PIN;        /* LCD_TE pin has to be manually managed */
 8002d90:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002d94:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode      = GPIO_MODE_INPUT;
 8002d96:	2300      	movs	r3, #0
 8002d98:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LCD_TE_GPIO_PORT, &gpio_init_structure);
 8002d9a:	f107 030c 	add.w	r3, r7, #12
 8002d9e:	4619      	mov	r1, r3
 8002da0:	4809      	ldr	r0, [pc, #36]	; (8002dc8 <BSP_LCD_MspInit+0xb0>)
 8002da2:	f000 ff61 	bl	8003c68 <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;   /* LCD_BL_CTRL pin has to be manually controlled */
 8002da6:	2320      	movs	r3, #32
 8002da8:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8002daa:	2301      	movs	r3, #1
 8002dac:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 8002dae:	f107 030c 	add.w	r3, r7, #12
 8002db2:	4619      	mov	r1, r3
 8002db4:	4805      	ldr	r0, [pc, #20]	; (8002dcc <BSP_LCD_MspInit+0xb4>)
 8002db6:	f000 ff57 	bl	8003c68 <HAL_GPIO_Init>
}
 8002dba:	bf00      	nop
 8002dbc:	3720      	adds	r7, #32
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	40023800 	.word	0x40023800
 8002dc8:	40020400 	.word	0x40020400
 8002dcc:	40021000 	.word	0x40021000

08002dd0 <DrawChar>:
  * @param  Xpos: Line where to display the character shape
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b088      	sub	sp, #32
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	603a      	str	r2, [r7, #0]
 8002dda:	80fb      	strh	r3, [r7, #6]
 8002ddc:	460b      	mov	r3, r1
 8002dde:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8002de0:	2300      	movs	r3, #0
 8002de2:	61fb      	str	r3, [r7, #28]
 8002de4:	2300      	movs	r3, #0
 8002de6:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line;
  
  height = DrawProp.pFont->Height;
 8002de8:	4b44      	ldr	r3, [pc, #272]	; (8002efc <DrawChar+0x12c>)
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	88db      	ldrh	r3, [r3, #6]
 8002dee:	827b      	strh	r3, [r7, #18]
  width  = DrawProp.pFont->Width;
 8002df0:	4b42      	ldr	r3, [pc, #264]	; (8002efc <DrawChar+0x12c>)
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	889b      	ldrh	r3, [r3, #4]
 8002df6:	823b      	strh	r3, [r7, #16]
  
  offset =  8 *((width + 7)/8) -  width ;
 8002df8:	8a3b      	ldrh	r3, [r7, #16]
 8002dfa:	3307      	adds	r3, #7
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	da00      	bge.n	8002e02 <DrawChar+0x32>
 8002e00:	3307      	adds	r3, #7
 8002e02:	10db      	asrs	r3, r3, #3
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	00db      	lsls	r3, r3, #3
 8002e08:	b2da      	uxtb	r2, r3
 8002e0a:	8a3b      	ldrh	r3, [r7, #16]
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	1ad3      	subs	r3, r2, r3
 8002e10:	73fb      	strb	r3, [r7, #15]
  
  for(i = 0; i < height; i++)
 8002e12:	2300      	movs	r3, #0
 8002e14:	61fb      	str	r3, [r7, #28]
 8002e16:	e069      	b.n	8002eec <DrawChar+0x11c>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8002e18:	8a3b      	ldrh	r3, [r7, #16]
 8002e1a:	3307      	adds	r3, #7
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	da00      	bge.n	8002e22 <DrawChar+0x52>
 8002e20:	3307      	adds	r3, #7
 8002e22:	10db      	asrs	r3, r3, #3
 8002e24:	461a      	mov	r2, r3
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	fb03 f302 	mul.w	r3, r3, r2
 8002e2c:	683a      	ldr	r2, [r7, #0]
 8002e2e:	4413      	add	r3, r2
 8002e30:	60bb      	str	r3, [r7, #8]
    
    switch(((width + 7)/8))
 8002e32:	8a3b      	ldrh	r3, [r7, #16]
 8002e34:	3307      	adds	r3, #7
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	da00      	bge.n	8002e3c <DrawChar+0x6c>
 8002e3a:	3307      	adds	r3, #7
 8002e3c:	10db      	asrs	r3, r3, #3
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d002      	beq.n	8002e48 <DrawChar+0x78>
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	d004      	beq.n	8002e50 <DrawChar+0x80>
 8002e46:	e00c      	b.n	8002e62 <DrawChar+0x92>
    {
    case 1:
      line =  pchar[0];
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	781b      	ldrb	r3, [r3, #0]
 8002e4c:	617b      	str	r3, [r7, #20]
      break;    
 8002e4e:	e016      	b.n	8002e7e <DrawChar+0xae>

    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	781b      	ldrb	r3, [r3, #0]
 8002e54:	021b      	lsls	r3, r3, #8
 8002e56:	68ba      	ldr	r2, [r7, #8]
 8002e58:	3201      	adds	r2, #1
 8002e5a:	7812      	ldrb	r2, [r2, #0]
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	617b      	str	r3, [r7, #20]
      break;
 8002e60:	e00d      	b.n	8002e7e <DrawChar+0xae>
      
    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	781b      	ldrb	r3, [r3, #0]
 8002e66:	041a      	lsls	r2, r3, #16
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	3301      	adds	r3, #1
 8002e6c:	781b      	ldrb	r3, [r3, #0]
 8002e6e:	021b      	lsls	r3, r3, #8
 8002e70:	4313      	orrs	r3, r2
 8002e72:	68ba      	ldr	r2, [r7, #8]
 8002e74:	3202      	adds	r2, #2
 8002e76:	7812      	ldrb	r2, [r2, #0]
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	617b      	str	r3, [r7, #20]
      break;
 8002e7c:	bf00      	nop
    }  
    
    for (j = 0; j < width; j++)
 8002e7e:	2300      	movs	r3, #0
 8002e80:	61bb      	str	r3, [r7, #24]
 8002e82:	e029      	b.n	8002ed8 <DrawChar+0x108>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8002e84:	8a3a      	ldrh	r2, [r7, #16]
 8002e86:	69bb      	ldr	r3, [r7, #24]
 8002e88:	1ad2      	subs	r2, r2, r3
 8002e8a:	7bfb      	ldrb	r3, [r7, #15]
 8002e8c:	4413      	add	r3, r2
 8002e8e:	3b01      	subs	r3, #1
 8002e90:	2201      	movs	r2, #1
 8002e92:	fa02 f303 	lsl.w	r3, r2, r3
 8002e96:	461a      	mov	r2, r3
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d00c      	beq.n	8002eba <DrawChar+0xea>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp.TextColor);
 8002ea0:	69bb      	ldr	r3, [r7, #24]
 8002ea2:	b29a      	uxth	r2, r3
 8002ea4:	88fb      	ldrh	r3, [r7, #6]
 8002ea6:	4413      	add	r3, r2
 8002ea8:	b298      	uxth	r0, r3
 8002eaa:	4b14      	ldr	r3, [pc, #80]	; (8002efc <DrawChar+0x12c>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	b29a      	uxth	r2, r3
 8002eb0:	88bb      	ldrh	r3, [r7, #4]
 8002eb2:	4619      	mov	r1, r3
 8002eb4:	f7ff feda 	bl	8002c6c <BSP_LCD_DrawPixel>
 8002eb8:	e00b      	b.n	8002ed2 <DrawChar+0x102>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp.BackColor);
 8002eba:	69bb      	ldr	r3, [r7, #24]
 8002ebc:	b29a      	uxth	r2, r3
 8002ebe:	88fb      	ldrh	r3, [r7, #6]
 8002ec0:	4413      	add	r3, r2
 8002ec2:	b298      	uxth	r0, r3
 8002ec4:	4b0d      	ldr	r3, [pc, #52]	; (8002efc <DrawChar+0x12c>)
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	b29a      	uxth	r2, r3
 8002eca:	88bb      	ldrh	r3, [r7, #4]
 8002ecc:	4619      	mov	r1, r3
 8002ece:	f7ff fecd 	bl	8002c6c <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8002ed2:	69bb      	ldr	r3, [r7, #24]
 8002ed4:	3301      	adds	r3, #1
 8002ed6:	61bb      	str	r3, [r7, #24]
 8002ed8:	8a3b      	ldrh	r3, [r7, #16]
 8002eda:	69ba      	ldr	r2, [r7, #24]
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d3d1      	bcc.n	8002e84 <DrawChar+0xb4>
      } 
    }
    Ypos++;
 8002ee0:	88bb      	ldrh	r3, [r7, #4]
 8002ee2:	3301      	adds	r3, #1
 8002ee4:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8002ee6:	69fb      	ldr	r3, [r7, #28]
 8002ee8:	3301      	adds	r3, #1
 8002eea:	61fb      	str	r3, [r7, #28]
 8002eec:	8a7b      	ldrh	r3, [r7, #18]
 8002eee:	69fa      	ldr	r2, [r7, #28]
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d391      	bcc.n	8002e18 <DrawChar+0x48>
  }
}
 8002ef4:	bf00      	nop
 8002ef6:	3720      	adds	r7, #32
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	20000540 	.word	0x20000540

08002f00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002f04:	4b0e      	ldr	r3, [pc, #56]	; (8002f40 <HAL_Init+0x40>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a0d      	ldr	r2, [pc, #52]	; (8002f40 <HAL_Init+0x40>)
 8002f0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f0e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002f10:	4b0b      	ldr	r3, [pc, #44]	; (8002f40 <HAL_Init+0x40>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a0a      	ldr	r2, [pc, #40]	; (8002f40 <HAL_Init+0x40>)
 8002f16:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f1a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f1c:	4b08      	ldr	r3, [pc, #32]	; (8002f40 <HAL_Init+0x40>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a07      	ldr	r2, [pc, #28]	; (8002f40 <HAL_Init+0x40>)
 8002f22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f26:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f28:	2003      	movs	r0, #3
 8002f2a:	f000 fbbf 	bl	80036ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f2e:	2000      	movs	r0, #0
 8002f30:	f000 f808 	bl	8002f44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f34:	f7fe f8f6 	bl	8001124 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f38:	2300      	movs	r3, #0
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	40023c00 	.word	0x40023c00

08002f44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b082      	sub	sp, #8
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f4c:	4b12      	ldr	r3, [pc, #72]	; (8002f98 <HAL_InitTick+0x54>)
 8002f4e:	681a      	ldr	r2, [r3, #0]
 8002f50:	4b12      	ldr	r3, [pc, #72]	; (8002f9c <HAL_InitTick+0x58>)
 8002f52:	781b      	ldrb	r3, [r3, #0]
 8002f54:	4619      	mov	r1, r3
 8002f56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f62:	4618      	mov	r0, r3
 8002f64:	f000 fbd7 	bl	8003716 <HAL_SYSTICK_Config>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d001      	beq.n	8002f72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e00e      	b.n	8002f90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2b0f      	cmp	r3, #15
 8002f76:	d80a      	bhi.n	8002f8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f78:	2200      	movs	r2, #0
 8002f7a:	6879      	ldr	r1, [r7, #4]
 8002f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f80:	f000 fb9f 	bl	80036c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f84:	4a06      	ldr	r2, [pc, #24]	; (8002fa0 <HAL_InitTick+0x5c>)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	e000      	b.n	8002f90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	3708      	adds	r7, #8
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}
 8002f98:	20000000 	.word	0x20000000
 8002f9c:	20000060 	.word	0x20000060
 8002fa0:	2000005c 	.word	0x2000005c

08002fa4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002fa8:	4b06      	ldr	r3, [pc, #24]	; (8002fc4 <HAL_IncTick+0x20>)
 8002faa:	781b      	ldrb	r3, [r3, #0]
 8002fac:	461a      	mov	r2, r3
 8002fae:	4b06      	ldr	r3, [pc, #24]	; (8002fc8 <HAL_IncTick+0x24>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4413      	add	r3, r2
 8002fb4:	4a04      	ldr	r2, [pc, #16]	; (8002fc8 <HAL_IncTick+0x24>)
 8002fb6:	6013      	str	r3, [r2, #0]
}
 8002fb8:	bf00      	nop
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr
 8002fc2:	bf00      	nop
 8002fc4:	20000060 	.word	0x20000060
 8002fc8:	2000054c 	.word	0x2000054c

08002fcc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	af00      	add	r7, sp, #0
  return uwTick;
 8002fd0:	4b03      	ldr	r3, [pc, #12]	; (8002fe0 <HAL_GetTick+0x14>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr
 8002fde:	bf00      	nop
 8002fe0:	2000054c 	.word	0x2000054c

08002fe4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002fec:	f7ff ffee 	bl	8002fcc <HAL_GetTick>
 8002ff0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ffc:	d005      	beq.n	800300a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ffe:	4b09      	ldr	r3, [pc, #36]	; (8003024 <HAL_Delay+0x40>)
 8003000:	781b      	ldrb	r3, [r3, #0]
 8003002:	461a      	mov	r2, r3
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	4413      	add	r3, r2
 8003008:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800300a:	bf00      	nop
 800300c:	f7ff ffde 	bl	8002fcc <HAL_GetTick>
 8003010:	4602      	mov	r2, r0
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	68fa      	ldr	r2, [r7, #12]
 8003018:	429a      	cmp	r2, r3
 800301a:	d8f7      	bhi.n	800300c <HAL_Delay+0x28>
  {
  }
}
 800301c:	bf00      	nop
 800301e:	3710      	adds	r7, #16
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}
 8003024:	20000060 	.word	0x20000060

08003028 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b084      	sub	sp, #16
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003030:	2300      	movs	r3, #0
 8003032:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d101      	bne.n	800303e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e033      	b.n	80030a6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003042:	2b00      	cmp	r3, #0
 8003044:	d109      	bne.n	800305a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f7fe f894 	bl	8001174 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2200      	movs	r2, #0
 8003050:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2200      	movs	r2, #0
 8003056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305e:	f003 0310 	and.w	r3, r3, #16
 8003062:	2b00      	cmp	r3, #0
 8003064:	d118      	bne.n	8003098 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800306a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800306e:	f023 0302 	bic.w	r3, r3, #2
 8003072:	f043 0202 	orr.w	r2, r3, #2
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f000 f94a 	bl	8003314 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2200      	movs	r2, #0
 8003084:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800308a:	f023 0303 	bic.w	r3, r3, #3
 800308e:	f043 0201 	orr.w	r2, r3, #1
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	641a      	str	r2, [r3, #64]	; 0x40
 8003096:	e001      	b.n	800309c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2200      	movs	r2, #0
 80030a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80030a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3710      	adds	r7, #16
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
	...

080030b0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b085      	sub	sp, #20
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80030ba:	2300      	movs	r3, #0
 80030bc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d101      	bne.n	80030cc <HAL_ADC_ConfigChannel+0x1c>
 80030c8:	2302      	movs	r3, #2
 80030ca:	e113      	b.n	80032f4 <HAL_ADC_ConfigChannel+0x244>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2201      	movs	r2, #1
 80030d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	2b09      	cmp	r3, #9
 80030da:	d925      	bls.n	8003128 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	68d9      	ldr	r1, [r3, #12]
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	b29b      	uxth	r3, r3
 80030e8:	461a      	mov	r2, r3
 80030ea:	4613      	mov	r3, r2
 80030ec:	005b      	lsls	r3, r3, #1
 80030ee:	4413      	add	r3, r2
 80030f0:	3b1e      	subs	r3, #30
 80030f2:	2207      	movs	r2, #7
 80030f4:	fa02 f303 	lsl.w	r3, r2, r3
 80030f8:	43da      	mvns	r2, r3
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	400a      	ands	r2, r1
 8003100:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	68d9      	ldr	r1, [r3, #12]
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	689a      	ldr	r2, [r3, #8]
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	b29b      	uxth	r3, r3
 8003112:	4618      	mov	r0, r3
 8003114:	4603      	mov	r3, r0
 8003116:	005b      	lsls	r3, r3, #1
 8003118:	4403      	add	r3, r0
 800311a:	3b1e      	subs	r3, #30
 800311c:	409a      	lsls	r2, r3
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	430a      	orrs	r2, r1
 8003124:	60da      	str	r2, [r3, #12]
 8003126:	e022      	b.n	800316e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	6919      	ldr	r1, [r3, #16]
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	b29b      	uxth	r3, r3
 8003134:	461a      	mov	r2, r3
 8003136:	4613      	mov	r3, r2
 8003138:	005b      	lsls	r3, r3, #1
 800313a:	4413      	add	r3, r2
 800313c:	2207      	movs	r2, #7
 800313e:	fa02 f303 	lsl.w	r3, r2, r3
 8003142:	43da      	mvns	r2, r3
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	400a      	ands	r2, r1
 800314a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	6919      	ldr	r1, [r3, #16]
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	689a      	ldr	r2, [r3, #8]
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	b29b      	uxth	r3, r3
 800315c:	4618      	mov	r0, r3
 800315e:	4603      	mov	r3, r0
 8003160:	005b      	lsls	r3, r3, #1
 8003162:	4403      	add	r3, r0
 8003164:	409a      	lsls	r2, r3
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	430a      	orrs	r2, r1
 800316c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	2b06      	cmp	r3, #6
 8003174:	d824      	bhi.n	80031c0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	685a      	ldr	r2, [r3, #4]
 8003180:	4613      	mov	r3, r2
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	4413      	add	r3, r2
 8003186:	3b05      	subs	r3, #5
 8003188:	221f      	movs	r2, #31
 800318a:	fa02 f303 	lsl.w	r3, r2, r3
 800318e:	43da      	mvns	r2, r3
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	400a      	ands	r2, r1
 8003196:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	b29b      	uxth	r3, r3
 80031a4:	4618      	mov	r0, r3
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	685a      	ldr	r2, [r3, #4]
 80031aa:	4613      	mov	r3, r2
 80031ac:	009b      	lsls	r3, r3, #2
 80031ae:	4413      	add	r3, r2
 80031b0:	3b05      	subs	r3, #5
 80031b2:	fa00 f203 	lsl.w	r2, r0, r3
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	430a      	orrs	r2, r1
 80031bc:	635a      	str	r2, [r3, #52]	; 0x34
 80031be:	e04c      	b.n	800325a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	2b0c      	cmp	r3, #12
 80031c6:	d824      	bhi.n	8003212 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	685a      	ldr	r2, [r3, #4]
 80031d2:	4613      	mov	r3, r2
 80031d4:	009b      	lsls	r3, r3, #2
 80031d6:	4413      	add	r3, r2
 80031d8:	3b23      	subs	r3, #35	; 0x23
 80031da:	221f      	movs	r2, #31
 80031dc:	fa02 f303 	lsl.w	r3, r2, r3
 80031e0:	43da      	mvns	r2, r3
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	400a      	ands	r2, r1
 80031e8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	b29b      	uxth	r3, r3
 80031f6:	4618      	mov	r0, r3
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	685a      	ldr	r2, [r3, #4]
 80031fc:	4613      	mov	r3, r2
 80031fe:	009b      	lsls	r3, r3, #2
 8003200:	4413      	add	r3, r2
 8003202:	3b23      	subs	r3, #35	; 0x23
 8003204:	fa00 f203 	lsl.w	r2, r0, r3
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	430a      	orrs	r2, r1
 800320e:	631a      	str	r2, [r3, #48]	; 0x30
 8003210:	e023      	b.n	800325a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	685a      	ldr	r2, [r3, #4]
 800321c:	4613      	mov	r3, r2
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	4413      	add	r3, r2
 8003222:	3b41      	subs	r3, #65	; 0x41
 8003224:	221f      	movs	r2, #31
 8003226:	fa02 f303 	lsl.w	r3, r2, r3
 800322a:	43da      	mvns	r2, r3
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	400a      	ands	r2, r1
 8003232:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	b29b      	uxth	r3, r3
 8003240:	4618      	mov	r0, r3
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	685a      	ldr	r2, [r3, #4]
 8003246:	4613      	mov	r3, r2
 8003248:	009b      	lsls	r3, r3, #2
 800324a:	4413      	add	r3, r2
 800324c:	3b41      	subs	r3, #65	; 0x41
 800324e:	fa00 f203 	lsl.w	r2, r0, r3
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	430a      	orrs	r2, r1
 8003258:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800325a:	4b29      	ldr	r3, [pc, #164]	; (8003300 <HAL_ADC_ConfigChannel+0x250>)
 800325c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a28      	ldr	r2, [pc, #160]	; (8003304 <HAL_ADC_ConfigChannel+0x254>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d10f      	bne.n	8003288 <HAL_ADC_ConfigChannel+0x1d8>
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	2b12      	cmp	r3, #18
 800326e:	d10b      	bne.n	8003288 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a1d      	ldr	r2, [pc, #116]	; (8003304 <HAL_ADC_ConfigChannel+0x254>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d12b      	bne.n	80032ea <HAL_ADC_ConfigChannel+0x23a>
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a1c      	ldr	r2, [pc, #112]	; (8003308 <HAL_ADC_ConfigChannel+0x258>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d003      	beq.n	80032a4 <HAL_ADC_ConfigChannel+0x1f4>
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	2b11      	cmp	r3, #17
 80032a2:	d122      	bne.n	80032ea <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a11      	ldr	r2, [pc, #68]	; (8003308 <HAL_ADC_ConfigChannel+0x258>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d111      	bne.n	80032ea <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80032c6:	4b11      	ldr	r3, [pc, #68]	; (800330c <HAL_ADC_ConfigChannel+0x25c>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a11      	ldr	r2, [pc, #68]	; (8003310 <HAL_ADC_ConfigChannel+0x260>)
 80032cc:	fba2 2303 	umull	r2, r3, r2, r3
 80032d0:	0c9a      	lsrs	r2, r3, #18
 80032d2:	4613      	mov	r3, r2
 80032d4:	009b      	lsls	r3, r3, #2
 80032d6:	4413      	add	r3, r2
 80032d8:	005b      	lsls	r3, r3, #1
 80032da:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80032dc:	e002      	b.n	80032e4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	3b01      	subs	r3, #1
 80032e2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d1f9      	bne.n	80032de <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2200      	movs	r2, #0
 80032ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80032f2:	2300      	movs	r3, #0
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3714      	adds	r7, #20
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr
 8003300:	40012300 	.word	0x40012300
 8003304:	40012000 	.word	0x40012000
 8003308:	10000012 	.word	0x10000012
 800330c:	20000000 	.word	0x20000000
 8003310:	431bde83 	.word	0x431bde83

08003314 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003314:	b480      	push	{r7}
 8003316:	b085      	sub	sp, #20
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800331c:	4b79      	ldr	r3, [pc, #484]	; (8003504 <ADC_Init+0x1f0>)
 800331e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	685a      	ldr	r2, [r3, #4]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	431a      	orrs	r2, r3
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	685a      	ldr	r2, [r3, #4]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003348:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	6859      	ldr	r1, [r3, #4]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	691b      	ldr	r3, [r3, #16]
 8003354:	021a      	lsls	r2, r3, #8
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	430a      	orrs	r2, r1
 800335c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	685a      	ldr	r2, [r3, #4]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800336c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	6859      	ldr	r1, [r3, #4]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	689a      	ldr	r2, [r3, #8]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	430a      	orrs	r2, r1
 800337e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	689a      	ldr	r2, [r3, #8]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800338e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	6899      	ldr	r1, [r3, #8]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	68da      	ldr	r2, [r3, #12]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	430a      	orrs	r2, r1
 80033a0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033a6:	4a58      	ldr	r2, [pc, #352]	; (8003508 <ADC_Init+0x1f4>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d022      	beq.n	80033f2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	689a      	ldr	r2, [r3, #8]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80033ba:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	6899      	ldr	r1, [r3, #8]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	430a      	orrs	r2, r1
 80033cc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	689a      	ldr	r2, [r3, #8]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80033dc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	6899      	ldr	r1, [r3, #8]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	430a      	orrs	r2, r1
 80033ee:	609a      	str	r2, [r3, #8]
 80033f0:	e00f      	b.n	8003412 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	689a      	ldr	r2, [r3, #8]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003400:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	689a      	ldr	r2, [r3, #8]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003410:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	689a      	ldr	r2, [r3, #8]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f022 0202 	bic.w	r2, r2, #2
 8003420:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	6899      	ldr	r1, [r3, #8]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	7e1b      	ldrb	r3, [r3, #24]
 800342c:	005a      	lsls	r2, r3, #1
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	430a      	orrs	r2, r1
 8003434:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	f893 3020 	ldrb.w	r3, [r3, #32]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d01b      	beq.n	8003478 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	685a      	ldr	r2, [r3, #4]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800344e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	685a      	ldr	r2, [r3, #4]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800345e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	6859      	ldr	r1, [r3, #4]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800346a:	3b01      	subs	r3, #1
 800346c:	035a      	lsls	r2, r3, #13
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	430a      	orrs	r2, r1
 8003474:	605a      	str	r2, [r3, #4]
 8003476:	e007      	b.n	8003488 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	685a      	ldr	r2, [r3, #4]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003486:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003496:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	69db      	ldr	r3, [r3, #28]
 80034a2:	3b01      	subs	r3, #1
 80034a4:	051a      	lsls	r2, r3, #20
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	430a      	orrs	r2, r1
 80034ac:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	689a      	ldr	r2, [r3, #8]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80034bc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	6899      	ldr	r1, [r3, #8]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80034ca:	025a      	lsls	r2, r3, #9
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	430a      	orrs	r2, r1
 80034d2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	689a      	ldr	r2, [r3, #8]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034e2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	6899      	ldr	r1, [r3, #8]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	695b      	ldr	r3, [r3, #20]
 80034ee:	029a      	lsls	r2, r3, #10
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	430a      	orrs	r2, r1
 80034f6:	609a      	str	r2, [r3, #8]
}
 80034f8:	bf00      	nop
 80034fa:	3714      	adds	r7, #20
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr
 8003504:	40012300 	.word	0x40012300
 8003508:	0f000001 	.word	0x0f000001

0800350c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800350c:	b480      	push	{r7}
 800350e:	b085      	sub	sp, #20
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	f003 0307 	and.w	r3, r3, #7
 800351a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800351c:	4b0c      	ldr	r3, [pc, #48]	; (8003550 <__NVIC_SetPriorityGrouping+0x44>)
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003522:	68ba      	ldr	r2, [r7, #8]
 8003524:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003528:	4013      	ands	r3, r2
 800352a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003534:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003538:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800353c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800353e:	4a04      	ldr	r2, [pc, #16]	; (8003550 <__NVIC_SetPriorityGrouping+0x44>)
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	60d3      	str	r3, [r2, #12]
}
 8003544:	bf00      	nop
 8003546:	3714      	adds	r7, #20
 8003548:	46bd      	mov	sp, r7
 800354a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354e:	4770      	bx	lr
 8003550:	e000ed00 	.word	0xe000ed00

08003554 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003554:	b480      	push	{r7}
 8003556:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003558:	4b04      	ldr	r3, [pc, #16]	; (800356c <__NVIC_GetPriorityGrouping+0x18>)
 800355a:	68db      	ldr	r3, [r3, #12]
 800355c:	0a1b      	lsrs	r3, r3, #8
 800355e:	f003 0307 	and.w	r3, r3, #7
}
 8003562:	4618      	mov	r0, r3
 8003564:	46bd      	mov	sp, r7
 8003566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356a:	4770      	bx	lr
 800356c:	e000ed00 	.word	0xe000ed00

08003570 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003570:	b480      	push	{r7}
 8003572:	b083      	sub	sp, #12
 8003574:	af00      	add	r7, sp, #0
 8003576:	4603      	mov	r3, r0
 8003578:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800357a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800357e:	2b00      	cmp	r3, #0
 8003580:	db0b      	blt.n	800359a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003582:	79fb      	ldrb	r3, [r7, #7]
 8003584:	f003 021f 	and.w	r2, r3, #31
 8003588:	4907      	ldr	r1, [pc, #28]	; (80035a8 <__NVIC_EnableIRQ+0x38>)
 800358a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800358e:	095b      	lsrs	r3, r3, #5
 8003590:	2001      	movs	r0, #1
 8003592:	fa00 f202 	lsl.w	r2, r0, r2
 8003596:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800359a:	bf00      	nop
 800359c:	370c      	adds	r7, #12
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr
 80035a6:	bf00      	nop
 80035a8:	e000e100 	.word	0xe000e100

080035ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	4603      	mov	r3, r0
 80035b4:	6039      	str	r1, [r7, #0]
 80035b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	db0a      	blt.n	80035d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	b2da      	uxtb	r2, r3
 80035c4:	490c      	ldr	r1, [pc, #48]	; (80035f8 <__NVIC_SetPriority+0x4c>)
 80035c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ca:	0112      	lsls	r2, r2, #4
 80035cc:	b2d2      	uxtb	r2, r2
 80035ce:	440b      	add	r3, r1
 80035d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035d4:	e00a      	b.n	80035ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	b2da      	uxtb	r2, r3
 80035da:	4908      	ldr	r1, [pc, #32]	; (80035fc <__NVIC_SetPriority+0x50>)
 80035dc:	79fb      	ldrb	r3, [r7, #7]
 80035de:	f003 030f 	and.w	r3, r3, #15
 80035e2:	3b04      	subs	r3, #4
 80035e4:	0112      	lsls	r2, r2, #4
 80035e6:	b2d2      	uxtb	r2, r2
 80035e8:	440b      	add	r3, r1
 80035ea:	761a      	strb	r2, [r3, #24]
}
 80035ec:	bf00      	nop
 80035ee:	370c      	adds	r7, #12
 80035f0:	46bd      	mov	sp, r7
 80035f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f6:	4770      	bx	lr
 80035f8:	e000e100 	.word	0xe000e100
 80035fc:	e000ed00 	.word	0xe000ed00

08003600 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003600:	b480      	push	{r7}
 8003602:	b089      	sub	sp, #36	; 0x24
 8003604:	af00      	add	r7, sp, #0
 8003606:	60f8      	str	r0, [r7, #12]
 8003608:	60b9      	str	r1, [r7, #8]
 800360a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f003 0307 	and.w	r3, r3, #7
 8003612:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003614:	69fb      	ldr	r3, [r7, #28]
 8003616:	f1c3 0307 	rsb	r3, r3, #7
 800361a:	2b04      	cmp	r3, #4
 800361c:	bf28      	it	cs
 800361e:	2304      	movcs	r3, #4
 8003620:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003622:	69fb      	ldr	r3, [r7, #28]
 8003624:	3304      	adds	r3, #4
 8003626:	2b06      	cmp	r3, #6
 8003628:	d902      	bls.n	8003630 <NVIC_EncodePriority+0x30>
 800362a:	69fb      	ldr	r3, [r7, #28]
 800362c:	3b03      	subs	r3, #3
 800362e:	e000      	b.n	8003632 <NVIC_EncodePriority+0x32>
 8003630:	2300      	movs	r3, #0
 8003632:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003634:	f04f 32ff 	mov.w	r2, #4294967295
 8003638:	69bb      	ldr	r3, [r7, #24]
 800363a:	fa02 f303 	lsl.w	r3, r2, r3
 800363e:	43da      	mvns	r2, r3
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	401a      	ands	r2, r3
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003648:	f04f 31ff 	mov.w	r1, #4294967295
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	fa01 f303 	lsl.w	r3, r1, r3
 8003652:	43d9      	mvns	r1, r3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003658:	4313      	orrs	r3, r2
         );
}
 800365a:	4618      	mov	r0, r3
 800365c:	3724      	adds	r7, #36	; 0x24
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr
	...

08003668 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b082      	sub	sp, #8
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	3b01      	subs	r3, #1
 8003674:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003678:	d301      	bcc.n	800367e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800367a:	2301      	movs	r3, #1
 800367c:	e00f      	b.n	800369e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800367e:	4a0a      	ldr	r2, [pc, #40]	; (80036a8 <SysTick_Config+0x40>)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	3b01      	subs	r3, #1
 8003684:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003686:	210f      	movs	r1, #15
 8003688:	f04f 30ff 	mov.w	r0, #4294967295
 800368c:	f7ff ff8e 	bl	80035ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003690:	4b05      	ldr	r3, [pc, #20]	; (80036a8 <SysTick_Config+0x40>)
 8003692:	2200      	movs	r2, #0
 8003694:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003696:	4b04      	ldr	r3, [pc, #16]	; (80036a8 <SysTick_Config+0x40>)
 8003698:	2207      	movs	r2, #7
 800369a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800369c:	2300      	movs	r3, #0
}
 800369e:	4618      	mov	r0, r3
 80036a0:	3708      	adds	r7, #8
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop
 80036a8:	e000e010 	.word	0xe000e010

080036ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b082      	sub	sp, #8
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036b4:	6878      	ldr	r0, [r7, #4]
 80036b6:	f7ff ff29 	bl	800350c <__NVIC_SetPriorityGrouping>
}
 80036ba:	bf00      	nop
 80036bc:	3708      	adds	r7, #8
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}

080036c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80036c2:	b580      	push	{r7, lr}
 80036c4:	b086      	sub	sp, #24
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	4603      	mov	r3, r0
 80036ca:	60b9      	str	r1, [r7, #8]
 80036cc:	607a      	str	r2, [r7, #4]
 80036ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80036d0:	2300      	movs	r3, #0
 80036d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036d4:	f7ff ff3e 	bl	8003554 <__NVIC_GetPriorityGrouping>
 80036d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036da:	687a      	ldr	r2, [r7, #4]
 80036dc:	68b9      	ldr	r1, [r7, #8]
 80036de:	6978      	ldr	r0, [r7, #20]
 80036e0:	f7ff ff8e 	bl	8003600 <NVIC_EncodePriority>
 80036e4:	4602      	mov	r2, r0
 80036e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036ea:	4611      	mov	r1, r2
 80036ec:	4618      	mov	r0, r3
 80036ee:	f7ff ff5d 	bl	80035ac <__NVIC_SetPriority>
}
 80036f2:	bf00      	nop
 80036f4:	3718      	adds	r7, #24
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}

080036fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036fa:	b580      	push	{r7, lr}
 80036fc:	b082      	sub	sp, #8
 80036fe:	af00      	add	r7, sp, #0
 8003700:	4603      	mov	r3, r0
 8003702:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003704:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003708:	4618      	mov	r0, r3
 800370a:	f7ff ff31 	bl	8003570 <__NVIC_EnableIRQ>
}
 800370e:	bf00      	nop
 8003710:	3708      	adds	r7, #8
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}

08003716 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003716:	b580      	push	{r7, lr}
 8003718:	b082      	sub	sp, #8
 800371a:	af00      	add	r7, sp, #0
 800371c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	f7ff ffa2 	bl	8003668 <SysTick_Config>
 8003724:	4603      	mov	r3, r0
}
 8003726:	4618      	mov	r0, r3
 8003728:	3708      	adds	r7, #8
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}

0800372e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 800372e:	b580      	push	{r7, lr}
 8003730:	b082      	sub	sp, #8
 8003732:	af00      	add	r7, sp, #0
 8003734:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d101      	bne.n	8003740 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800373c:	2301      	movs	r3, #1
 800373e:	e014      	b.n	800376a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	791b      	ldrb	r3, [r3, #4]
 8003744:	b2db      	uxtb	r3, r3
 8003746:	2b00      	cmp	r3, #0
 8003748:	d105      	bne.n	8003756 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2200      	movs	r2, #0
 800374e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003750:	6878      	ldr	r0, [r7, #4]
 8003752:	f7fd fd8b 	bl	800126c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2202      	movs	r2, #2
 800375a:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2200      	movs	r2, #0
 8003760:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2201      	movs	r2, #1
 8003766:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8003768:	2300      	movs	r3, #0
}
 800376a:	4618      	mov	r0, r3
 800376c:	3708      	adds	r7, #8
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}

08003772 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8003772:	b480      	push	{r7}
 8003774:	b087      	sub	sp, #28
 8003776:	af00      	add	r7, sp, #0
 8003778:	60f8      	str	r0, [r7, #12]
 800377a:	60b9      	str	r1, [r7, #8]
 800377c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 800377e:	2300      	movs	r3, #0
 8003780:	617b      	str	r3, [r7, #20]
 8003782:	2300      	movs	r3, #0
 8003784:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	795b      	ldrb	r3, [r3, #5]
 800378a:	2b01      	cmp	r3, #1
 800378c:	d101      	bne.n	8003792 <HAL_DAC_ConfigChannel+0x20>
 800378e:	2302      	movs	r3, #2
 8003790:	e036      	b.n	8003800 <HAL_DAC_ConfigChannel+0x8e>
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2201      	movs	r2, #1
 8003796:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2202      	movs	r2, #2
 800379c:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80037a6:	f640 72fe 	movw	r2, #4094	; 0xffe
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	fa02 f303 	lsl.w	r3, r2, r3
 80037b0:	43db      	mvns	r3, r3
 80037b2:	697a      	ldr	r2, [r7, #20]
 80037b4:	4013      	ands	r3, r2
 80037b6:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	4313      	orrs	r3, r2
 80037c2:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80037c4:	693a      	ldr	r2, [r7, #16]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	fa02 f303 	lsl.w	r3, r2, r3
 80037cc:	697a      	ldr	r2, [r7, #20]
 80037ce:	4313      	orrs	r3, r2
 80037d0:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	697a      	ldr	r2, [r7, #20]
 80037d8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	6819      	ldr	r1, [r3, #0]
 80037e0:	22c0      	movs	r2, #192	; 0xc0
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	fa02 f303 	lsl.w	r3, r2, r3
 80037e8:	43da      	mvns	r2, r3
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	400a      	ands	r2, r1
 80037f0:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2201      	movs	r2, #1
 80037f6:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2200      	movs	r2, #0
 80037fc:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80037fe:	2300      	movs	r3, #0
}
 8003800:	4618      	mov	r0, r3
 8003802:	371c      	adds	r7, #28
 8003804:	46bd      	mov	sp, r7
 8003806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380a:	4770      	bx	lr

0800380c <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b086      	sub	sp, #24
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
  DFSDM_Channel_HandleTypeDef  **channelHandleTable;
  DFSDM_Channel_TypeDef*       channel0Instance;
#endif /* defined(DFSDM2_Channel0) */
  
  /* Check DFSDM Channel handle */
  if(hdfsdm_channel == NULL)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d101      	bne.n	800381e <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e0cf      	b.n	80039be <HAL_DFSDM_ChannelInit+0x1b2>
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));
  
#if defined(DFSDM2_Channel0)
  /* Get channel counter, channel handle table and channel 0 instance */
  if(IS_DFSDM1_CHANNEL_INSTANCE(hdfsdm_channel->Instance))
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a69      	ldr	r2, [pc, #420]	; (80039c8 <HAL_DFSDM_ChannelInit+0x1bc>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d00e      	beq.n	8003846 <HAL_DFSDM_ChannelInit+0x3a>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a67      	ldr	r2, [pc, #412]	; (80039cc <HAL_DFSDM_ChannelInit+0x1c0>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d009      	beq.n	8003846 <HAL_DFSDM_ChannelInit+0x3a>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a66      	ldr	r2, [pc, #408]	; (80039d0 <HAL_DFSDM_ChannelInit+0x1c4>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d004      	beq.n	8003846 <HAL_DFSDM_ChannelInit+0x3a>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a64      	ldr	r2, [pc, #400]	; (80039d4 <HAL_DFSDM_ChannelInit+0x1c8>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d106      	bne.n	8003854 <HAL_DFSDM_ChannelInit+0x48>
  {
    channelCounterPtr  = &v_dfsdm1ChannelCounter;
 8003846:	4b64      	ldr	r3, [pc, #400]	; (80039d8 <HAL_DFSDM_ChannelInit+0x1cc>)
 8003848:	617b      	str	r3, [r7, #20]
    channelHandleTable =  a_dfsdm1ChannelHandle;
 800384a:	4b64      	ldr	r3, [pc, #400]	; (80039dc <HAL_DFSDM_ChannelInit+0x1d0>)
 800384c:	613b      	str	r3, [r7, #16]
    channel0Instance   = DFSDM1_Channel0;
 800384e:	4b5e      	ldr	r3, [pc, #376]	; (80039c8 <HAL_DFSDM_ChannelInit+0x1bc>)
 8003850:	60fb      	str	r3, [r7, #12]
 8003852:	e005      	b.n	8003860 <HAL_DFSDM_ChannelInit+0x54>
  }
  else
  {
    channelCounterPtr  = &v_dfsdm2ChannelCounter;
 8003854:	4b62      	ldr	r3, [pc, #392]	; (80039e0 <HAL_DFSDM_ChannelInit+0x1d4>)
 8003856:	617b      	str	r3, [r7, #20]
    channelHandleTable = a_dfsdm2ChannelHandle;
 8003858:	4b62      	ldr	r3, [pc, #392]	; (80039e4 <HAL_DFSDM_ChannelInit+0x1d8>)
 800385a:	613b      	str	r3, [r7, #16]
    channel0Instance   = DFSDM2_Channel0;
 800385c:	4b62      	ldr	r3, [pc, #392]	; (80039e8 <HAL_DFSDM_ChannelInit+0x1dc>)
 800385e:	60fb      	str	r3, [r7, #12]
  }
  
  /* Check that channel has not been already initialized */
  if(channelHandleTable[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4618      	mov	r0, r3
 8003866:	f000 f8c1 	bl	80039ec <DFSDM_GetChannelFromInstance>
 800386a:	4603      	mov	r3, r0
 800386c:	009b      	lsls	r3, r3, #2
 800386e:	693a      	ldr	r2, [r7, #16]
 8003870:	4413      	add	r3, r2
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d001      	beq.n	800387c <HAL_DFSDM_ChannelInit+0x70>
  {
    return HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	e0a0      	b.n	80039be <HAL_DFSDM_ChannelInit+0x1b2>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 800387c:	6878      	ldr	r0, [r7, #4]
 800387e:	f7fd fd39 	bl	80012f4 <HAL_DFSDM_ChannelMspInit>
#endif
  
  /* Update the channel counter */
  (*channelCounterPtr)++;
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	1c5a      	adds	r2, r3, #1
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	601a      	str	r2, [r3, #0]
  
  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if(*channelCounterPtr == 1U)
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	2b01      	cmp	r3, #1
 8003892:	d125      	bne.n	80038e0 <HAL_DFSDM_ChannelInit+0xd4>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    channel0Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	601a      	str	r2, [r3, #0]
    channel0Instance->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	431a      	orrs	r2, r3
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	601a      	str	r2, [r3, #0]
    
    /* Reset clock divider */
    channel0Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	601a      	str	r2, [r3, #0]
    if(hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	791b      	ldrb	r3, [r3, #4]
 80038be:	2b01      	cmp	r3, #1
 80038c0:	d108      	bne.n	80038d4 <HAL_DFSDM_ChannelInit+0xc8>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      channel0Instance->CHCFGR1 |= (uint32_t) ((hdfsdm_channel->Init.OutputClock.Divider - 1U) << 
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	68db      	ldr	r3, [r3, #12]
 80038ca:	3b01      	subs	r3, #1
 80038cc:	041b      	lsls	r3, r3, #16
 80038ce:	431a      	orrs	r2, r3
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	601a      	str	r2, [r3, #0]
                                               DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }
    
    /* enable the DFSDM global interface */
    channel0Instance->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	601a      	str	r2, [r3, #0]
  }
  
  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX | 
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 80038ee:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	6819      	ldr	r1, [r3, #0]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 80038fe:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 8003904:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	430a      	orrs	r2, r1
 800390c:	601a      	str	r2, [r3, #0]
  
  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f022 020f 	bic.w	r2, r2, #15
 800391c:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	6819      	ldr	r1, [r3, #0]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 800392c:	431a      	orrs	r2, r3
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	430a      	orrs	r2, r1
 8003934:	601a      	str	r2, [r3, #0]
  
  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	689a      	ldr	r2, [r3, #8]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8003944:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	6899      	ldr	r1, [r3, #8]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                       ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003954:	3b01      	subs	r3, #1
 8003956:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 8003958:	431a      	orrs	r2, r3
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	430a      	orrs	r2, r1
 8003960:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	685a      	ldr	r2, [r3, #4]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f002 0207 	and.w	r2, r2, #7
 8003970:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	6859      	ldr	r1, [r3, #4]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800397c:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003982:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 8003984:	431a      	orrs	r2, r3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	430a      	orrs	r2, r1
 800398c:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	681a      	ldr	r2, [r3, #0]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800399c:	601a      	str	r2, [r3, #0]
  
  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2201      	movs	r2, #1
 80039a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  channelHandleTable[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4618      	mov	r0, r3
 80039ac:	f000 f81e 	bl	80039ec <DFSDM_GetChannelFromInstance>
 80039b0:	4603      	mov	r3, r0
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	693a      	ldr	r2, [r7, #16]
 80039b6:	4413      	add	r3, r2
 80039b8:	687a      	ldr	r2, [r7, #4]
 80039ba:	601a      	str	r2, [r3, #0]

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
#endif /* DFSDM2_Channel0 */
  
  return HAL_OK;
 80039bc:	2300      	movs	r3, #0
}
 80039be:	4618      	mov	r0, r3
 80039c0:	3718      	adds	r7, #24
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	40016000 	.word	0x40016000
 80039cc:	40016020 	.word	0x40016020
 80039d0:	40016040 	.word	0x40016040
 80039d4:	40016060 	.word	0x40016060
 80039d8:	2000011c 	.word	0x2000011c
 80039dc:	20000120 	.word	0x20000120
 80039e0:	20000130 	.word	0x20000130
 80039e4:	20000134 	.word	0x20000134
 80039e8:	40016400 	.word	0x40016400

080039ec <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(DFSDM_Channel_TypeDef* Instance)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b085      	sub	sp, #20
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  uint32_t channel;
  
  /* Get channel from instance */
#if defined(DFSDM2_Channel0)
  if((Instance == DFSDM1_Channel0) || (Instance == DFSDM2_Channel0))
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	4a24      	ldr	r2, [pc, #144]	; (8003a88 <DFSDM_GetChannelFromInstance+0x9c>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d003      	beq.n	8003a04 <DFSDM_GetChannelFromInstance+0x18>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	4a23      	ldr	r2, [pc, #140]	; (8003a8c <DFSDM_GetChannelFromInstance+0xa0>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d102      	bne.n	8003a0a <DFSDM_GetChannelFromInstance+0x1e>
  {
    channel = 0U;
 8003a04:	2300      	movs	r3, #0
 8003a06:	60fb      	str	r3, [r7, #12]
 8003a08:	e037      	b.n	8003a7a <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if((Instance == DFSDM1_Channel1) ||  (Instance == DFSDM2_Channel1))
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	4a20      	ldr	r2, [pc, #128]	; (8003a90 <DFSDM_GetChannelFromInstance+0xa4>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d003      	beq.n	8003a1a <DFSDM_GetChannelFromInstance+0x2e>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	4a1f      	ldr	r2, [pc, #124]	; (8003a94 <DFSDM_GetChannelFromInstance+0xa8>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d102      	bne.n	8003a20 <DFSDM_GetChannelFromInstance+0x34>
  {
    channel = 1U;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	60fb      	str	r3, [r7, #12]
 8003a1e:	e02c      	b.n	8003a7a <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if((Instance == DFSDM1_Channel2) ||  (Instance == DFSDM2_Channel2))
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	4a1d      	ldr	r2, [pc, #116]	; (8003a98 <DFSDM_GetChannelFromInstance+0xac>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d003      	beq.n	8003a30 <DFSDM_GetChannelFromInstance+0x44>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	4a1c      	ldr	r2, [pc, #112]	; (8003a9c <DFSDM_GetChannelFromInstance+0xb0>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d102      	bne.n	8003a36 <DFSDM_GetChannelFromInstance+0x4a>
  {
    channel = 2U;
 8003a30:	2302      	movs	r3, #2
 8003a32:	60fb      	str	r3, [r7, #12]
 8003a34:	e021      	b.n	8003a7a <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if((Instance == DFSDM1_Channel3) ||  (Instance == DFSDM2_Channel3))
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	4a19      	ldr	r2, [pc, #100]	; (8003aa0 <DFSDM_GetChannelFromInstance+0xb4>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d003      	beq.n	8003a46 <DFSDM_GetChannelFromInstance+0x5a>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	4a18      	ldr	r2, [pc, #96]	; (8003aa4 <DFSDM_GetChannelFromInstance+0xb8>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d102      	bne.n	8003a4c <DFSDM_GetChannelFromInstance+0x60>
  {
    channel = 3U;
 8003a46:	2303      	movs	r3, #3
 8003a48:	60fb      	str	r3, [r7, #12]
 8003a4a:	e016      	b.n	8003a7a <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if(Instance == DFSDM2_Channel4)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	4a16      	ldr	r2, [pc, #88]	; (8003aa8 <DFSDM_GetChannelFromInstance+0xbc>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d102      	bne.n	8003a5a <DFSDM_GetChannelFromInstance+0x6e>
  {
    channel = 4U;
 8003a54:	2304      	movs	r3, #4
 8003a56:	60fb      	str	r3, [r7, #12]
 8003a58:	e00f      	b.n	8003a7a <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if(Instance == DFSDM2_Channel5)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	4a13      	ldr	r2, [pc, #76]	; (8003aac <DFSDM_GetChannelFromInstance+0xc0>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d102      	bne.n	8003a68 <DFSDM_GetChannelFromInstance+0x7c>
  {
    channel = 5U;
 8003a62:	2305      	movs	r3, #5
 8003a64:	60fb      	str	r3, [r7, #12]
 8003a66:	e008      	b.n	8003a7a <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if(Instance == DFSDM2_Channel6)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	4a11      	ldr	r2, [pc, #68]	; (8003ab0 <DFSDM_GetChannelFromInstance+0xc4>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d102      	bne.n	8003a76 <DFSDM_GetChannelFromInstance+0x8a>
  {
    channel = 6U;
 8003a70:	2306      	movs	r3, #6
 8003a72:	60fb      	str	r3, [r7, #12]
 8003a74:	e001      	b.n	8003a7a <DFSDM_GetChannelFromInstance+0x8e>
  }
  else /* DFSDM2_Channel7 */
  {
    channel = 7U;
 8003a76:	2307      	movs	r3, #7
 8003a78:	60fb      	str	r3, [r7, #12]
  {
    channel = 3U;
  }
#endif /* defined(DFSDM2_Channel0) */

  return channel;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	3714      	adds	r7, #20
 8003a80:	46bd      	mov	sp, r7
 8003a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a86:	4770      	bx	lr
 8003a88:	40016000 	.word	0x40016000
 8003a8c:	40016400 	.word	0x40016400
 8003a90:	40016020 	.word	0x40016020
 8003a94:	40016420 	.word	0x40016420
 8003a98:	40016040 	.word	0x40016040
 8003a9c:	40016440 	.word	0x40016440
 8003aa0:	40016060 	.word	0x40016060
 8003aa4:	40016460 	.word	0x40016460
 8003aa8:	40016480 	.word	0x40016480
 8003aac:	400164a0 	.word	0x400164a0
 8003ab0:	400164c0 	.word	0x400164c0

08003ab4 <HAL_FMPI2C_Init>:
  * @param  hfmpi2c Pointer to a FMPI2C_HandleTypeDef structure that contains
  *                the configuration information for the specified FMPI2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Init(FMPI2C_HandleTypeDef *hfmpi2c)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b082      	sub	sp, #8
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  /* Check the FMPI2C handle allocation */
  if (hfmpi2c == NULL)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d101      	bne.n	8003ac6 <HAL_FMPI2C_Init+0x12>
  {
    return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e081      	b.n	8003bca <HAL_FMPI2C_Init+0x116>
  assert_param(IS_FMPI2C_OWN_ADDRESS2(hfmpi2c->Init.OwnAddress2));
  assert_param(IS_FMPI2C_OWN_ADDRESS2_MASK(hfmpi2c->Init.OwnAddress2Masks));
  assert_param(IS_FMPI2C_GENERAL_CALL(hfmpi2c->Init.GeneralCallMode));
  assert_param(IS_FMPI2C_NO_STRETCH(hfmpi2c->Init.NoStretchMode));

  if (hfmpi2c->State == HAL_FMPI2C_STATE_RESET)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d106      	bne.n	8003ae0 <HAL_FMPI2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfmpi2c->Lock = HAL_UNLOCKED;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hfmpi2c->MspInitCallback(hfmpi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_FMPI2C_MspInit(hfmpi2c);
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f7fd fd1c 	bl	8001518 <HAL_FMPI2C_MspInit>
#endif /* USE_HAL_FMPI2C_REGISTER_CALLBACKS */
  }

  hfmpi2c->State = HAL_FMPI2C_STATE_BUSY;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2224      	movs	r2, #36	; 0x24
 8003ae4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected FMPI2C peripheral */
  __HAL_FMPI2C_DISABLE(hfmpi2c);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f022 0201 	bic.w	r2, r2, #1
 8003af6:	601a      	str	r2, [r3, #0]

  /*---------------------------- FMPI2Cx TIMINGR Configuration ------------------*/
  /* Configure FMPI2Cx: Frequency range */
  hfmpi2c->Instance->TIMINGR = hfmpi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	685a      	ldr	r2, [r3, #4]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003b04:	611a      	str	r2, [r3, #16]

  /*---------------------------- FMPI2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hfmpi2c->Instance->OAR1 &= ~FMPI2C_OAR1_OA1EN;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	689a      	ldr	r2, [r3, #8]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b14:	609a      	str	r2, [r3, #8]

  /* Configure FMPI2Cx: Own Address1 and ack own address1 mode */
  if (hfmpi2c->Init.AddressingMode == FMPI2C_ADDRESSINGMODE_7BIT)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	68db      	ldr	r3, [r3, #12]
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d107      	bne.n	8003b2e <HAL_FMPI2C_Init+0x7a>
  {
    hfmpi2c->Instance->OAR1 = (FMPI2C_OAR1_OA1EN | hfmpi2c->Init.OwnAddress1);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	689a      	ldr	r2, [r3, #8]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b2a:	609a      	str	r2, [r3, #8]
 8003b2c:	e006      	b.n	8003b3c <HAL_FMPI2C_Init+0x88>
  }
  else /* FMPI2C_ADDRESSINGMODE_10BIT */
  {
    hfmpi2c->Instance->OAR1 = (FMPI2C_OAR1_OA1EN | FMPI2C_OAR1_OA1MODE | hfmpi2c->Init.OwnAddress1);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	689a      	ldr	r2, [r3, #8]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003b3a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- FMPI2Cx CR2 Configuration ----------------------*/
  /* Configure FMPI2Cx: Addressing Master mode */
  if (hfmpi2c->Init.AddressingMode == FMPI2C_ADDRESSINGMODE_10BIT)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	68db      	ldr	r3, [r3, #12]
 8003b40:	2b02      	cmp	r3, #2
 8003b42:	d104      	bne.n	8003b4e <HAL_FMPI2C_Init+0x9a>
  {
    hfmpi2c->Instance->CR2 = (FMPI2C_CR2_ADD10);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003b4c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hfmpi2c->Instance->CR2 |= (FMPI2C_CR2_AUTOEND | FMPI2C_CR2_NACK);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	687a      	ldr	r2, [r7, #4]
 8003b56:	6812      	ldr	r2, [r2, #0]
 8003b58:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003b5c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b60:	6053      	str	r3, [r2, #4]

  /*---------------------------- FMPI2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hfmpi2c->Instance->OAR2 &= ~FMPI2C_DUALADDRESS_ENABLE;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	68da      	ldr	r2, [r3, #12]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b70:	60da      	str	r2, [r3, #12]

  /* Configure FMPI2Cx: Dual mode and Own Address2 */
  hfmpi2c->Instance->OAR2 = (hfmpi2c->Init.DualAddressMode | hfmpi2c->Init.OwnAddress2 | (hfmpi2c->Init.OwnAddress2Masks << 8));
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	691a      	ldr	r2, [r3, #16]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	695b      	ldr	r3, [r3, #20]
 8003b7a:	ea42 0103 	orr.w	r1, r2, r3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	699b      	ldr	r3, [r3, #24]
 8003b82:	021a      	lsls	r2, r3, #8
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	430a      	orrs	r2, r1
 8003b8a:	60da      	str	r2, [r3, #12]

  /*---------------------------- FMPI2Cx CR1 Configuration ----------------------*/
  /* Configure FMPI2Cx: Generalcall and NoStretch mode */
  hfmpi2c->Instance->CR1 = (hfmpi2c->Init.GeneralCallMode | hfmpi2c->Init.NoStretchMode);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	69d9      	ldr	r1, [r3, #28]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6a1a      	ldr	r2, [r3, #32]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	430a      	orrs	r2, r1
 8003b9a:	601a      	str	r2, [r3, #0]

  /* Enable the selected FMPI2C peripheral */
  __HAL_FMPI2C_ENABLE(hfmpi2c);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f042 0201 	orr.w	r2, r2, #1
 8003baa:	601a      	str	r2, [r3, #0]

  hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_NONE;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	645a      	str	r2, [r3, #68]	; 0x44
  hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2220      	movs	r2, #32
 8003bb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hfmpi2c->PreviousState = FMPI2C_STATE_NONE;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	631a      	str	r2, [r3, #48]	; 0x30
  hfmpi2c->Mode = HAL_FMPI2C_MODE_NONE;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003bc8:	2300      	movs	r3, #0
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	3708      	adds	r7, #8
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}

08003bd2 <HAL_FMPI2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified FMPI2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2CEx_ConfigAnalogFilter(FMPI2C_HandleTypeDef *hfmpi2c, uint32_t AnalogFilter)
{
 8003bd2:	b480      	push	{r7}
 8003bd4:	b083      	sub	sp, #12
 8003bd6:	af00      	add	r7, sp, #0
 8003bd8:	6078      	str	r0, [r7, #4]
 8003bda:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMPI2C_ALL_INSTANCE(hfmpi2c->Instance));
  assert_param(IS_FMPI2C_ANALOG_FILTER(AnalogFilter));

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	2b20      	cmp	r3, #32
 8003be6:	d138      	bne.n	8003c5a <HAL_FMPI2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d101      	bne.n	8003bf6 <HAL_FMPI2CEx_ConfigAnalogFilter+0x24>
 8003bf2:	2302      	movs	r3, #2
 8003bf4:	e032      	b.n	8003c5c <HAL_FMPI2CEx_ConfigAnalogFilter+0x8a>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hfmpi2c->State = HAL_FMPI2C_STATE_BUSY;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2224      	movs	r2, #36	; 0x24
 8003c02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected FMPI2C peripheral */
    __HAL_FMPI2C_DISABLE(hfmpi2c);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f022 0201 	bic.w	r2, r2, #1
 8003c14:	601a      	str	r2, [r3, #0]

    /* Reset FMPI2Cx ANOFF bit */
    hfmpi2c->Instance->CR1 &= ~(FMPI2C_CR1_ANFOFF);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003c24:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hfmpi2c->Instance->CR1 |= AnalogFilter;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	6819      	ldr	r1, [r3, #0]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	683a      	ldr	r2, [r7, #0]
 8003c32:	430a      	orrs	r2, r1
 8003c34:	601a      	str	r2, [r3, #0]

    __HAL_FMPI2C_ENABLE(hfmpi2c);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f042 0201 	orr.w	r2, r2, #1
 8003c44:	601a      	str	r2, [r3, #0]

    hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2220      	movs	r2, #32
 8003c4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2200      	movs	r2, #0
 8003c52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003c56:	2300      	movs	r3, #0
 8003c58:	e000      	b.n	8003c5c <HAL_FMPI2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003c5a:	2302      	movs	r3, #2
  }
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	370c      	adds	r7, #12
 8003c60:	46bd      	mov	sp, r7
 8003c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c66:	4770      	bx	lr

08003c68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b089      	sub	sp, #36	; 0x24
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
 8003c70:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003c72:	2300      	movs	r3, #0
 8003c74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003c76:	2300      	movs	r3, #0
 8003c78:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c7e:	2300      	movs	r3, #0
 8003c80:	61fb      	str	r3, [r7, #28]
 8003c82:	e165      	b.n	8003f50 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003c84:	2201      	movs	r2, #1
 8003c86:	69fb      	ldr	r3, [r7, #28]
 8003c88:	fa02 f303 	lsl.w	r3, r2, r3
 8003c8c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	697a      	ldr	r2, [r7, #20]
 8003c94:	4013      	ands	r3, r2
 8003c96:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003c98:	693a      	ldr	r2, [r7, #16]
 8003c9a:	697b      	ldr	r3, [r7, #20]
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	f040 8154 	bne.w	8003f4a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d00b      	beq.n	8003cc2 <HAL_GPIO_Init+0x5a>
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	2b02      	cmp	r3, #2
 8003cb0:	d007      	beq.n	8003cc2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003cb6:	2b11      	cmp	r3, #17
 8003cb8:	d003      	beq.n	8003cc2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	2b12      	cmp	r3, #18
 8003cc0:	d130      	bne.n	8003d24 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003cc8:	69fb      	ldr	r3, [r7, #28]
 8003cca:	005b      	lsls	r3, r3, #1
 8003ccc:	2203      	movs	r2, #3
 8003cce:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd2:	43db      	mvns	r3, r3
 8003cd4:	69ba      	ldr	r2, [r7, #24]
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	68da      	ldr	r2, [r3, #12]
 8003cde:	69fb      	ldr	r3, [r7, #28]
 8003ce0:	005b      	lsls	r3, r3, #1
 8003ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce6:	69ba      	ldr	r2, [r7, #24]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	69ba      	ldr	r2, [r7, #24]
 8003cf0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	69fb      	ldr	r3, [r7, #28]
 8003cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8003d00:	43db      	mvns	r3, r3
 8003d02:	69ba      	ldr	r2, [r7, #24]
 8003d04:	4013      	ands	r3, r2
 8003d06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	091b      	lsrs	r3, r3, #4
 8003d0e:	f003 0201 	and.w	r2, r3, #1
 8003d12:	69fb      	ldr	r3, [r7, #28]
 8003d14:	fa02 f303 	lsl.w	r3, r2, r3
 8003d18:	69ba      	ldr	r2, [r7, #24]
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	69ba      	ldr	r2, [r7, #24]
 8003d22:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003d2a:	69fb      	ldr	r3, [r7, #28]
 8003d2c:	005b      	lsls	r3, r3, #1
 8003d2e:	2203      	movs	r2, #3
 8003d30:	fa02 f303 	lsl.w	r3, r2, r3
 8003d34:	43db      	mvns	r3, r3
 8003d36:	69ba      	ldr	r2, [r7, #24]
 8003d38:	4013      	ands	r3, r2
 8003d3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	689a      	ldr	r2, [r3, #8]
 8003d40:	69fb      	ldr	r3, [r7, #28]
 8003d42:	005b      	lsls	r3, r3, #1
 8003d44:	fa02 f303 	lsl.w	r3, r2, r3
 8003d48:	69ba      	ldr	r2, [r7, #24]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	69ba      	ldr	r2, [r7, #24]
 8003d52:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	2b02      	cmp	r3, #2
 8003d5a:	d003      	beq.n	8003d64 <HAL_GPIO_Init+0xfc>
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	2b12      	cmp	r3, #18
 8003d62:	d123      	bne.n	8003dac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d64:	69fb      	ldr	r3, [r7, #28]
 8003d66:	08da      	lsrs	r2, r3, #3
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	3208      	adds	r2, #8
 8003d6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d70:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003d72:	69fb      	ldr	r3, [r7, #28]
 8003d74:	f003 0307 	and.w	r3, r3, #7
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	220f      	movs	r2, #15
 8003d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d80:	43db      	mvns	r3, r3
 8003d82:	69ba      	ldr	r2, [r7, #24]
 8003d84:	4013      	ands	r3, r2
 8003d86:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	691a      	ldr	r2, [r3, #16]
 8003d8c:	69fb      	ldr	r3, [r7, #28]
 8003d8e:	f003 0307 	and.w	r3, r3, #7
 8003d92:	009b      	lsls	r3, r3, #2
 8003d94:	fa02 f303 	lsl.w	r3, r2, r3
 8003d98:	69ba      	ldr	r2, [r7, #24]
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003d9e:	69fb      	ldr	r3, [r7, #28]
 8003da0:	08da      	lsrs	r2, r3, #3
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	3208      	adds	r2, #8
 8003da6:	69b9      	ldr	r1, [r7, #24]
 8003da8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	005b      	lsls	r3, r3, #1
 8003db6:	2203      	movs	r2, #3
 8003db8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dbc:	43db      	mvns	r3, r3
 8003dbe:	69ba      	ldr	r2, [r7, #24]
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	f003 0203 	and.w	r2, r3, #3
 8003dcc:	69fb      	ldr	r3, [r7, #28]
 8003dce:	005b      	lsls	r3, r3, #1
 8003dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd4:	69ba      	ldr	r2, [r7, #24]
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	69ba      	ldr	r2, [r7, #24]
 8003dde:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	f000 80ae 	beq.w	8003f4a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003dee:	2300      	movs	r3, #0
 8003df0:	60fb      	str	r3, [r7, #12]
 8003df2:	4b5c      	ldr	r3, [pc, #368]	; (8003f64 <HAL_GPIO_Init+0x2fc>)
 8003df4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003df6:	4a5b      	ldr	r2, [pc, #364]	; (8003f64 <HAL_GPIO_Init+0x2fc>)
 8003df8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003dfc:	6453      	str	r3, [r2, #68]	; 0x44
 8003dfe:	4b59      	ldr	r3, [pc, #356]	; (8003f64 <HAL_GPIO_Init+0x2fc>)
 8003e00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e06:	60fb      	str	r3, [r7, #12]
 8003e08:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003e0a:	4a57      	ldr	r2, [pc, #348]	; (8003f68 <HAL_GPIO_Init+0x300>)
 8003e0c:	69fb      	ldr	r3, [r7, #28]
 8003e0e:	089b      	lsrs	r3, r3, #2
 8003e10:	3302      	adds	r3, #2
 8003e12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e16:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003e18:	69fb      	ldr	r3, [r7, #28]
 8003e1a:	f003 0303 	and.w	r3, r3, #3
 8003e1e:	009b      	lsls	r3, r3, #2
 8003e20:	220f      	movs	r2, #15
 8003e22:	fa02 f303 	lsl.w	r3, r2, r3
 8003e26:	43db      	mvns	r3, r3
 8003e28:	69ba      	ldr	r2, [r7, #24]
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	4a4e      	ldr	r2, [pc, #312]	; (8003f6c <HAL_GPIO_Init+0x304>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d025      	beq.n	8003e82 <HAL_GPIO_Init+0x21a>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	4a4d      	ldr	r2, [pc, #308]	; (8003f70 <HAL_GPIO_Init+0x308>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d01f      	beq.n	8003e7e <HAL_GPIO_Init+0x216>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	4a4c      	ldr	r2, [pc, #304]	; (8003f74 <HAL_GPIO_Init+0x30c>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d019      	beq.n	8003e7a <HAL_GPIO_Init+0x212>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	4a4b      	ldr	r2, [pc, #300]	; (8003f78 <HAL_GPIO_Init+0x310>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d013      	beq.n	8003e76 <HAL_GPIO_Init+0x20e>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	4a4a      	ldr	r2, [pc, #296]	; (8003f7c <HAL_GPIO_Init+0x314>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d00d      	beq.n	8003e72 <HAL_GPIO_Init+0x20a>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	4a49      	ldr	r2, [pc, #292]	; (8003f80 <HAL_GPIO_Init+0x318>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d007      	beq.n	8003e6e <HAL_GPIO_Init+0x206>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	4a48      	ldr	r2, [pc, #288]	; (8003f84 <HAL_GPIO_Init+0x31c>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d101      	bne.n	8003e6a <HAL_GPIO_Init+0x202>
 8003e66:	2306      	movs	r3, #6
 8003e68:	e00c      	b.n	8003e84 <HAL_GPIO_Init+0x21c>
 8003e6a:	2307      	movs	r3, #7
 8003e6c:	e00a      	b.n	8003e84 <HAL_GPIO_Init+0x21c>
 8003e6e:	2305      	movs	r3, #5
 8003e70:	e008      	b.n	8003e84 <HAL_GPIO_Init+0x21c>
 8003e72:	2304      	movs	r3, #4
 8003e74:	e006      	b.n	8003e84 <HAL_GPIO_Init+0x21c>
 8003e76:	2303      	movs	r3, #3
 8003e78:	e004      	b.n	8003e84 <HAL_GPIO_Init+0x21c>
 8003e7a:	2302      	movs	r3, #2
 8003e7c:	e002      	b.n	8003e84 <HAL_GPIO_Init+0x21c>
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e000      	b.n	8003e84 <HAL_GPIO_Init+0x21c>
 8003e82:	2300      	movs	r3, #0
 8003e84:	69fa      	ldr	r2, [r7, #28]
 8003e86:	f002 0203 	and.w	r2, r2, #3
 8003e8a:	0092      	lsls	r2, r2, #2
 8003e8c:	4093      	lsls	r3, r2
 8003e8e:	69ba      	ldr	r2, [r7, #24]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e94:	4934      	ldr	r1, [pc, #208]	; (8003f68 <HAL_GPIO_Init+0x300>)
 8003e96:	69fb      	ldr	r3, [r7, #28]
 8003e98:	089b      	lsrs	r3, r3, #2
 8003e9a:	3302      	adds	r3, #2
 8003e9c:	69ba      	ldr	r2, [r7, #24]
 8003e9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003ea2:	4b39      	ldr	r3, [pc, #228]	; (8003f88 <HAL_GPIO_Init+0x320>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	43db      	mvns	r3, r3
 8003eac:	69ba      	ldr	r2, [r7, #24]
 8003eae:	4013      	ands	r3, r2
 8003eb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d003      	beq.n	8003ec6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003ebe:	69ba      	ldr	r2, [r7, #24]
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ec6:	4a30      	ldr	r2, [pc, #192]	; (8003f88 <HAL_GPIO_Init+0x320>)
 8003ec8:	69bb      	ldr	r3, [r7, #24]
 8003eca:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003ecc:	4b2e      	ldr	r3, [pc, #184]	; (8003f88 <HAL_GPIO_Init+0x320>)
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	43db      	mvns	r3, r3
 8003ed6:	69ba      	ldr	r2, [r7, #24]
 8003ed8:	4013      	ands	r3, r2
 8003eda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d003      	beq.n	8003ef0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003ee8:	69ba      	ldr	r2, [r7, #24]
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	4313      	orrs	r3, r2
 8003eee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003ef0:	4a25      	ldr	r2, [pc, #148]	; (8003f88 <HAL_GPIO_Init+0x320>)
 8003ef2:	69bb      	ldr	r3, [r7, #24]
 8003ef4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003ef6:	4b24      	ldr	r3, [pc, #144]	; (8003f88 <HAL_GPIO_Init+0x320>)
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	43db      	mvns	r3, r3
 8003f00:	69ba      	ldr	r2, [r7, #24]
 8003f02:	4013      	ands	r3, r2
 8003f04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d003      	beq.n	8003f1a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003f12:	69ba      	ldr	r2, [r7, #24]
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f1a:	4a1b      	ldr	r2, [pc, #108]	; (8003f88 <HAL_GPIO_Init+0x320>)
 8003f1c:	69bb      	ldr	r3, [r7, #24]
 8003f1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f20:	4b19      	ldr	r3, [pc, #100]	; (8003f88 <HAL_GPIO_Init+0x320>)
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	43db      	mvns	r3, r3
 8003f2a:	69ba      	ldr	r2, [r7, #24]
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d003      	beq.n	8003f44 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003f3c:	69ba      	ldr	r2, [r7, #24]
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	4313      	orrs	r3, r2
 8003f42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f44:	4a10      	ldr	r2, [pc, #64]	; (8003f88 <HAL_GPIO_Init+0x320>)
 8003f46:	69bb      	ldr	r3, [r7, #24]
 8003f48:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f4a:	69fb      	ldr	r3, [r7, #28]
 8003f4c:	3301      	adds	r3, #1
 8003f4e:	61fb      	str	r3, [r7, #28]
 8003f50:	69fb      	ldr	r3, [r7, #28]
 8003f52:	2b0f      	cmp	r3, #15
 8003f54:	f67f ae96 	bls.w	8003c84 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003f58:	bf00      	nop
 8003f5a:	3724      	adds	r7, #36	; 0x24
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f62:	4770      	bx	lr
 8003f64:	40023800 	.word	0x40023800
 8003f68:	40013800 	.word	0x40013800
 8003f6c:	40020000 	.word	0x40020000
 8003f70:	40020400 	.word	0x40020400
 8003f74:	40020800 	.word	0x40020800
 8003f78:	40020c00 	.word	0x40020c00
 8003f7c:	40021000 	.word	0x40021000
 8003f80:	40021400 	.word	0x40021400
 8003f84:	40021800 	.word	0x40021800
 8003f88:	40013c00 	.word	0x40013c00

08003f8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b085      	sub	sp, #20
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
 8003f94:	460b      	mov	r3, r1
 8003f96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	691a      	ldr	r2, [r3, #16]
 8003f9c:	887b      	ldrh	r3, [r7, #2]
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d002      	beq.n	8003faa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	73fb      	strb	r3, [r7, #15]
 8003fa8:	e001      	b.n	8003fae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003faa:	2300      	movs	r3, #0
 8003fac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003fae:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	3714      	adds	r7, #20
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr

08003fbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b083      	sub	sp, #12
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
 8003fc4:	460b      	mov	r3, r1
 8003fc6:	807b      	strh	r3, [r7, #2]
 8003fc8:	4613      	mov	r3, r2
 8003fca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003fcc:	787b      	ldrb	r3, [r7, #1]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d003      	beq.n	8003fda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003fd2:	887a      	ldrh	r2, [r7, #2]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003fd8:	e003      	b.n	8003fe2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003fda:	887b      	ldrh	r3, [r7, #2]
 8003fdc:	041a      	lsls	r2, r3, #16
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	619a      	str	r2, [r3, #24]
}
 8003fe2:	bf00      	nop
 8003fe4:	370c      	adds	r7, #12
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fec:	4770      	bx	lr

08003fee <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8003fee:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ff0:	b08f      	sub	sp, #60	; 0x3c
 8003ff2:	af0a      	add	r7, sp, #40	; 0x28
 8003ff4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d101      	bne.n	8004000 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e054      	b.n	80040aa <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 800400c:	b2db      	uxtb	r3, r3
 800400e:	2b00      	cmp	r3, #0
 8004010:	d106      	bne.n	8004020 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2200      	movs	r2, #0
 8004016:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f008 f920 	bl	800c260 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2203      	movs	r2, #3
 8004024:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800402c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004030:	2b00      	cmp	r3, #0
 8004032:	d102      	bne.n	800403a <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2200      	movs	r2, #0
 8004038:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4618      	mov	r0, r3
 8004040:	f005 fae2 	bl	8009608 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	603b      	str	r3, [r7, #0]
 800404a:	687e      	ldr	r6, [r7, #4]
 800404c:	466d      	mov	r5, sp
 800404e:	f106 0410 	add.w	r4, r6, #16
 8004052:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004054:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004056:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004058:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800405a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800405e:	e885 0003 	stmia.w	r5, {r0, r1}
 8004062:	1d33      	adds	r3, r6, #4
 8004064:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004066:	6838      	ldr	r0, [r7, #0]
 8004068:	f005 fa5c 	bl	8009524 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	2101      	movs	r1, #1
 8004072:	4618      	mov	r0, r3
 8004074:	f005 fad9 	bl	800962a <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	603b      	str	r3, [r7, #0]
 800407e:	687e      	ldr	r6, [r7, #4]
 8004080:	466d      	mov	r5, sp
 8004082:	f106 0410 	add.w	r4, r6, #16
 8004086:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004088:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800408a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800408c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800408e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004092:	e885 0003 	stmia.w	r5, {r0, r1}
 8004096:	1d33      	adds	r3, r6, #4
 8004098:	cb0e      	ldmia	r3, {r1, r2, r3}
 800409a:	6838      	ldr	r0, [r7, #0]
 800409c:	f005 fbec 	bl	8009878 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2201      	movs	r2, #1
 80040a4:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 80040a8:	2300      	movs	r3, #0
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3714      	adds	r7, #20
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080040b2 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 80040b2:	b590      	push	{r4, r7, lr}
 80040b4:	b089      	sub	sp, #36	; 0x24
 80040b6:	af04      	add	r7, sp, #16
 80040b8:	6078      	str	r0, [r7, #4]
 80040ba:	4608      	mov	r0, r1
 80040bc:	4611      	mov	r1, r2
 80040be:	461a      	mov	r2, r3
 80040c0:	4603      	mov	r3, r0
 80040c2:	70fb      	strb	r3, [r7, #3]
 80040c4:	460b      	mov	r3, r1
 80040c6:	70bb      	strb	r3, [r7, #2]
 80040c8:	4613      	mov	r3, r2
 80040ca:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d101      	bne.n	80040da <HAL_HCD_HC_Init+0x28>
 80040d6:	2302      	movs	r3, #2
 80040d8:	e07f      	b.n	80041da <HAL_HCD_HC_Init+0x128>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2201      	movs	r2, #1
 80040de:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 80040e2:	78fa      	ldrb	r2, [r7, #3]
 80040e4:	6879      	ldr	r1, [r7, #4]
 80040e6:	4613      	mov	r3, r2
 80040e8:	009b      	lsls	r3, r3, #2
 80040ea:	4413      	add	r3, r2
 80040ec:	00db      	lsls	r3, r3, #3
 80040ee:	440b      	add	r3, r1
 80040f0:	333d      	adds	r3, #61	; 0x3d
 80040f2:	2200      	movs	r2, #0
 80040f4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80040f6:	78fa      	ldrb	r2, [r7, #3]
 80040f8:	6879      	ldr	r1, [r7, #4]
 80040fa:	4613      	mov	r3, r2
 80040fc:	009b      	lsls	r3, r3, #2
 80040fe:	4413      	add	r3, r2
 8004100:	00db      	lsls	r3, r3, #3
 8004102:	440b      	add	r3, r1
 8004104:	3338      	adds	r3, #56	; 0x38
 8004106:	787a      	ldrb	r2, [r7, #1]
 8004108:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 800410a:	78fa      	ldrb	r2, [r7, #3]
 800410c:	6879      	ldr	r1, [r7, #4]
 800410e:	4613      	mov	r3, r2
 8004110:	009b      	lsls	r3, r3, #2
 8004112:	4413      	add	r3, r2
 8004114:	00db      	lsls	r3, r3, #3
 8004116:	440b      	add	r3, r1
 8004118:	3340      	adds	r3, #64	; 0x40
 800411a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800411c:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800411e:	78fa      	ldrb	r2, [r7, #3]
 8004120:	6879      	ldr	r1, [r7, #4]
 8004122:	4613      	mov	r3, r2
 8004124:	009b      	lsls	r3, r3, #2
 8004126:	4413      	add	r3, r2
 8004128:	00db      	lsls	r3, r3, #3
 800412a:	440b      	add	r3, r1
 800412c:	3339      	adds	r3, #57	; 0x39
 800412e:	78fa      	ldrb	r2, [r7, #3]
 8004130:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8004132:	78fa      	ldrb	r2, [r7, #3]
 8004134:	6879      	ldr	r1, [r7, #4]
 8004136:	4613      	mov	r3, r2
 8004138:	009b      	lsls	r3, r3, #2
 800413a:	4413      	add	r3, r2
 800413c:	00db      	lsls	r3, r3, #3
 800413e:	440b      	add	r3, r1
 8004140:	333f      	adds	r3, #63	; 0x3f
 8004142:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8004146:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8004148:	78fa      	ldrb	r2, [r7, #3]
 800414a:	78bb      	ldrb	r3, [r7, #2]
 800414c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004150:	b2d8      	uxtb	r0, r3
 8004152:	6879      	ldr	r1, [r7, #4]
 8004154:	4613      	mov	r3, r2
 8004156:	009b      	lsls	r3, r3, #2
 8004158:	4413      	add	r3, r2
 800415a:	00db      	lsls	r3, r3, #3
 800415c:	440b      	add	r3, r1
 800415e:	333a      	adds	r3, #58	; 0x3a
 8004160:	4602      	mov	r2, r0
 8004162:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8004164:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004168:	2b00      	cmp	r3, #0
 800416a:	da0a      	bge.n	8004182 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800416c:	78fa      	ldrb	r2, [r7, #3]
 800416e:	6879      	ldr	r1, [r7, #4]
 8004170:	4613      	mov	r3, r2
 8004172:	009b      	lsls	r3, r3, #2
 8004174:	4413      	add	r3, r2
 8004176:	00db      	lsls	r3, r3, #3
 8004178:	440b      	add	r3, r1
 800417a:	333b      	adds	r3, #59	; 0x3b
 800417c:	2201      	movs	r2, #1
 800417e:	701a      	strb	r2, [r3, #0]
 8004180:	e009      	b.n	8004196 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8004182:	78fa      	ldrb	r2, [r7, #3]
 8004184:	6879      	ldr	r1, [r7, #4]
 8004186:	4613      	mov	r3, r2
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	4413      	add	r3, r2
 800418c:	00db      	lsls	r3, r3, #3
 800418e:	440b      	add	r3, r1
 8004190:	333b      	adds	r3, #59	; 0x3b
 8004192:	2200      	movs	r2, #0
 8004194:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8004196:	78fa      	ldrb	r2, [r7, #3]
 8004198:	6879      	ldr	r1, [r7, #4]
 800419a:	4613      	mov	r3, r2
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	4413      	add	r3, r2
 80041a0:	00db      	lsls	r3, r3, #3
 80041a2:	440b      	add	r3, r1
 80041a4:	333c      	adds	r3, #60	; 0x3c
 80041a6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80041aa:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6818      	ldr	r0, [r3, #0]
 80041b0:	787c      	ldrb	r4, [r7, #1]
 80041b2:	78ba      	ldrb	r2, [r7, #2]
 80041b4:	78f9      	ldrb	r1, [r7, #3]
 80041b6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80041b8:	9302      	str	r3, [sp, #8]
 80041ba:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80041be:	9301      	str	r3, [sp, #4]
 80041c0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80041c4:	9300      	str	r3, [sp, #0]
 80041c6:	4623      	mov	r3, r4
 80041c8:	f005 fcd2 	bl	8009b70 <USB_HC_Init>
 80041cc:	4603      	mov	r3, r0
 80041ce:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2200      	movs	r2, #0
 80041d4:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 80041d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3714      	adds	r7, #20
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd90      	pop	{r4, r7, pc}

080041e2 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80041e2:	b580      	push	{r7, lr}
 80041e4:	b084      	sub	sp, #16
 80041e6:	af00      	add	r7, sp, #0
 80041e8:	6078      	str	r0, [r7, #4]
 80041ea:	460b      	mov	r3, r1
 80041ec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80041ee:	2300      	movs	r3, #0
 80041f0:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	d101      	bne.n	8004200 <HAL_HCD_HC_Halt+0x1e>
 80041fc:	2302      	movs	r3, #2
 80041fe:	e00f      	b.n	8004220 <HAL_HCD_HC_Halt+0x3e>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2201      	movs	r2, #1
 8004204:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	78fa      	ldrb	r2, [r7, #3]
 800420e:	4611      	mov	r1, r2
 8004210:	4618      	mov	r0, r3
 8004212:	f005 ff0e 	bl	800a032 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2200      	movs	r2, #0
 800421a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 800421e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004220:	4618      	mov	r0, r3
 8004222:	3710      	adds	r7, #16
 8004224:	46bd      	mov	sp, r7
 8004226:	bd80      	pop	{r7, pc}

08004228 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b082      	sub	sp, #8
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
 8004230:	4608      	mov	r0, r1
 8004232:	4611      	mov	r1, r2
 8004234:	461a      	mov	r2, r3
 8004236:	4603      	mov	r3, r0
 8004238:	70fb      	strb	r3, [r7, #3]
 800423a:	460b      	mov	r3, r1
 800423c:	70bb      	strb	r3, [r7, #2]
 800423e:	4613      	mov	r3, r2
 8004240:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8004242:	78fa      	ldrb	r2, [r7, #3]
 8004244:	6879      	ldr	r1, [r7, #4]
 8004246:	4613      	mov	r3, r2
 8004248:	009b      	lsls	r3, r3, #2
 800424a:	4413      	add	r3, r2
 800424c:	00db      	lsls	r3, r3, #3
 800424e:	440b      	add	r3, r1
 8004250:	333b      	adds	r3, #59	; 0x3b
 8004252:	78ba      	ldrb	r2, [r7, #2]
 8004254:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8004256:	78fa      	ldrb	r2, [r7, #3]
 8004258:	6879      	ldr	r1, [r7, #4]
 800425a:	4613      	mov	r3, r2
 800425c:	009b      	lsls	r3, r3, #2
 800425e:	4413      	add	r3, r2
 8004260:	00db      	lsls	r3, r3, #3
 8004262:	440b      	add	r3, r1
 8004264:	333f      	adds	r3, #63	; 0x3f
 8004266:	787a      	ldrb	r2, [r7, #1]
 8004268:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800426a:	7c3b      	ldrb	r3, [r7, #16]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d114      	bne.n	800429a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8004270:	78fa      	ldrb	r2, [r7, #3]
 8004272:	6879      	ldr	r1, [r7, #4]
 8004274:	4613      	mov	r3, r2
 8004276:	009b      	lsls	r3, r3, #2
 8004278:	4413      	add	r3, r2
 800427a:	00db      	lsls	r3, r3, #3
 800427c:	440b      	add	r3, r1
 800427e:	3342      	adds	r3, #66	; 0x42
 8004280:	2203      	movs	r2, #3
 8004282:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8004284:	78fa      	ldrb	r2, [r7, #3]
 8004286:	6879      	ldr	r1, [r7, #4]
 8004288:	4613      	mov	r3, r2
 800428a:	009b      	lsls	r3, r3, #2
 800428c:	4413      	add	r3, r2
 800428e:	00db      	lsls	r3, r3, #3
 8004290:	440b      	add	r3, r1
 8004292:	333d      	adds	r3, #61	; 0x3d
 8004294:	7f3a      	ldrb	r2, [r7, #28]
 8004296:	701a      	strb	r2, [r3, #0]
 8004298:	e009      	b.n	80042ae <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800429a:	78fa      	ldrb	r2, [r7, #3]
 800429c:	6879      	ldr	r1, [r7, #4]
 800429e:	4613      	mov	r3, r2
 80042a0:	009b      	lsls	r3, r3, #2
 80042a2:	4413      	add	r3, r2
 80042a4:	00db      	lsls	r3, r3, #3
 80042a6:	440b      	add	r3, r1
 80042a8:	3342      	adds	r3, #66	; 0x42
 80042aa:	2202      	movs	r2, #2
 80042ac:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80042ae:	787b      	ldrb	r3, [r7, #1]
 80042b0:	2b03      	cmp	r3, #3
 80042b2:	f200 80d6 	bhi.w	8004462 <HAL_HCD_HC_SubmitRequest+0x23a>
 80042b6:	a201      	add	r2, pc, #4	; (adr r2, 80042bc <HAL_HCD_HC_SubmitRequest+0x94>)
 80042b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042bc:	080042cd 	.word	0x080042cd
 80042c0:	0800444d 	.word	0x0800444d
 80042c4:	08004339 	.word	0x08004339
 80042c8:	080043c3 	.word	0x080043c3
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 80042cc:	7c3b      	ldrb	r3, [r7, #16]
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	f040 80c9 	bne.w	8004466 <HAL_HCD_HC_SubmitRequest+0x23e>
 80042d4:	78bb      	ldrb	r3, [r7, #2]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	f040 80c5 	bne.w	8004466 <HAL_HCD_HC_SubmitRequest+0x23e>
      {
        if (length == 0U)
 80042dc:	8b3b      	ldrh	r3, [r7, #24]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d109      	bne.n	80042f6 <HAL_HCD_HC_SubmitRequest+0xce>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 80042e2:	78fa      	ldrb	r2, [r7, #3]
 80042e4:	6879      	ldr	r1, [r7, #4]
 80042e6:	4613      	mov	r3, r2
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	4413      	add	r3, r2
 80042ec:	00db      	lsls	r3, r3, #3
 80042ee:	440b      	add	r3, r1
 80042f0:	3351      	adds	r3, #81	; 0x51
 80042f2:	2201      	movs	r2, #1
 80042f4:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80042f6:	78fa      	ldrb	r2, [r7, #3]
 80042f8:	6879      	ldr	r1, [r7, #4]
 80042fa:	4613      	mov	r3, r2
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	4413      	add	r3, r2
 8004300:	00db      	lsls	r3, r3, #3
 8004302:	440b      	add	r3, r1
 8004304:	3351      	adds	r3, #81	; 0x51
 8004306:	781b      	ldrb	r3, [r3, #0]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d10a      	bne.n	8004322 <HAL_HCD_HC_SubmitRequest+0xfa>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800430c:	78fa      	ldrb	r2, [r7, #3]
 800430e:	6879      	ldr	r1, [r7, #4]
 8004310:	4613      	mov	r3, r2
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	4413      	add	r3, r2
 8004316:	00db      	lsls	r3, r3, #3
 8004318:	440b      	add	r3, r1
 800431a:	3342      	adds	r3, #66	; 0x42
 800431c:	2200      	movs	r2, #0
 800431e:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8004320:	e0a1      	b.n	8004466 <HAL_HCD_HC_SubmitRequest+0x23e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004322:	78fa      	ldrb	r2, [r7, #3]
 8004324:	6879      	ldr	r1, [r7, #4]
 8004326:	4613      	mov	r3, r2
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	4413      	add	r3, r2
 800432c:	00db      	lsls	r3, r3, #3
 800432e:	440b      	add	r3, r1
 8004330:	3342      	adds	r3, #66	; 0x42
 8004332:	2202      	movs	r2, #2
 8004334:	701a      	strb	r2, [r3, #0]
      break;
 8004336:	e096      	b.n	8004466 <HAL_HCD_HC_SubmitRequest+0x23e>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8004338:	78bb      	ldrb	r3, [r7, #2]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d120      	bne.n	8004380 <HAL_HCD_HC_SubmitRequest+0x158>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800433e:	78fa      	ldrb	r2, [r7, #3]
 8004340:	6879      	ldr	r1, [r7, #4]
 8004342:	4613      	mov	r3, r2
 8004344:	009b      	lsls	r3, r3, #2
 8004346:	4413      	add	r3, r2
 8004348:	00db      	lsls	r3, r3, #3
 800434a:	440b      	add	r3, r1
 800434c:	3351      	adds	r3, #81	; 0x51
 800434e:	781b      	ldrb	r3, [r3, #0]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d10a      	bne.n	800436a <HAL_HCD_HC_SubmitRequest+0x142>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004354:	78fa      	ldrb	r2, [r7, #3]
 8004356:	6879      	ldr	r1, [r7, #4]
 8004358:	4613      	mov	r3, r2
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	4413      	add	r3, r2
 800435e:	00db      	lsls	r3, r3, #3
 8004360:	440b      	add	r3, r1
 8004362:	3342      	adds	r3, #66	; 0x42
 8004364:	2200      	movs	r2, #0
 8004366:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8004368:	e07e      	b.n	8004468 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800436a:	78fa      	ldrb	r2, [r7, #3]
 800436c:	6879      	ldr	r1, [r7, #4]
 800436e:	4613      	mov	r3, r2
 8004370:	009b      	lsls	r3, r3, #2
 8004372:	4413      	add	r3, r2
 8004374:	00db      	lsls	r3, r3, #3
 8004376:	440b      	add	r3, r1
 8004378:	3342      	adds	r3, #66	; 0x42
 800437a:	2202      	movs	r2, #2
 800437c:	701a      	strb	r2, [r3, #0]
      break;
 800437e:	e073      	b.n	8004468 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004380:	78fa      	ldrb	r2, [r7, #3]
 8004382:	6879      	ldr	r1, [r7, #4]
 8004384:	4613      	mov	r3, r2
 8004386:	009b      	lsls	r3, r3, #2
 8004388:	4413      	add	r3, r2
 800438a:	00db      	lsls	r3, r3, #3
 800438c:	440b      	add	r3, r1
 800438e:	3350      	adds	r3, #80	; 0x50
 8004390:	781b      	ldrb	r3, [r3, #0]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d10a      	bne.n	80043ac <HAL_HCD_HC_SubmitRequest+0x184>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004396:	78fa      	ldrb	r2, [r7, #3]
 8004398:	6879      	ldr	r1, [r7, #4]
 800439a:	4613      	mov	r3, r2
 800439c:	009b      	lsls	r3, r3, #2
 800439e:	4413      	add	r3, r2
 80043a0:	00db      	lsls	r3, r3, #3
 80043a2:	440b      	add	r3, r1
 80043a4:	3342      	adds	r3, #66	; 0x42
 80043a6:	2200      	movs	r2, #0
 80043a8:	701a      	strb	r2, [r3, #0]
      break;
 80043aa:	e05d      	b.n	8004468 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80043ac:	78fa      	ldrb	r2, [r7, #3]
 80043ae:	6879      	ldr	r1, [r7, #4]
 80043b0:	4613      	mov	r3, r2
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	4413      	add	r3, r2
 80043b6:	00db      	lsls	r3, r3, #3
 80043b8:	440b      	add	r3, r1
 80043ba:	3342      	adds	r3, #66	; 0x42
 80043bc:	2202      	movs	r2, #2
 80043be:	701a      	strb	r2, [r3, #0]
      break;
 80043c0:	e052      	b.n	8004468 <HAL_HCD_HC_SubmitRequest+0x240>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80043c2:	78bb      	ldrb	r3, [r7, #2]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d120      	bne.n	800440a <HAL_HCD_HC_SubmitRequest+0x1e2>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80043c8:	78fa      	ldrb	r2, [r7, #3]
 80043ca:	6879      	ldr	r1, [r7, #4]
 80043cc:	4613      	mov	r3, r2
 80043ce:	009b      	lsls	r3, r3, #2
 80043d0:	4413      	add	r3, r2
 80043d2:	00db      	lsls	r3, r3, #3
 80043d4:	440b      	add	r3, r1
 80043d6:	3351      	adds	r3, #81	; 0x51
 80043d8:	781b      	ldrb	r3, [r3, #0]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d10a      	bne.n	80043f4 <HAL_HCD_HC_SubmitRequest+0x1cc>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80043de:	78fa      	ldrb	r2, [r7, #3]
 80043e0:	6879      	ldr	r1, [r7, #4]
 80043e2:	4613      	mov	r3, r2
 80043e4:	009b      	lsls	r3, r3, #2
 80043e6:	4413      	add	r3, r2
 80043e8:	00db      	lsls	r3, r3, #3
 80043ea:	440b      	add	r3, r1
 80043ec:	3342      	adds	r3, #66	; 0x42
 80043ee:	2200      	movs	r2, #0
 80043f0:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80043f2:	e039      	b.n	8004468 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80043f4:	78fa      	ldrb	r2, [r7, #3]
 80043f6:	6879      	ldr	r1, [r7, #4]
 80043f8:	4613      	mov	r3, r2
 80043fa:	009b      	lsls	r3, r3, #2
 80043fc:	4413      	add	r3, r2
 80043fe:	00db      	lsls	r3, r3, #3
 8004400:	440b      	add	r3, r1
 8004402:	3342      	adds	r3, #66	; 0x42
 8004404:	2202      	movs	r2, #2
 8004406:	701a      	strb	r2, [r3, #0]
      break;
 8004408:	e02e      	b.n	8004468 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800440a:	78fa      	ldrb	r2, [r7, #3]
 800440c:	6879      	ldr	r1, [r7, #4]
 800440e:	4613      	mov	r3, r2
 8004410:	009b      	lsls	r3, r3, #2
 8004412:	4413      	add	r3, r2
 8004414:	00db      	lsls	r3, r3, #3
 8004416:	440b      	add	r3, r1
 8004418:	3350      	adds	r3, #80	; 0x50
 800441a:	781b      	ldrb	r3, [r3, #0]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d10a      	bne.n	8004436 <HAL_HCD_HC_SubmitRequest+0x20e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004420:	78fa      	ldrb	r2, [r7, #3]
 8004422:	6879      	ldr	r1, [r7, #4]
 8004424:	4613      	mov	r3, r2
 8004426:	009b      	lsls	r3, r3, #2
 8004428:	4413      	add	r3, r2
 800442a:	00db      	lsls	r3, r3, #3
 800442c:	440b      	add	r3, r1
 800442e:	3342      	adds	r3, #66	; 0x42
 8004430:	2200      	movs	r2, #0
 8004432:	701a      	strb	r2, [r3, #0]
      break;
 8004434:	e018      	b.n	8004468 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004436:	78fa      	ldrb	r2, [r7, #3]
 8004438:	6879      	ldr	r1, [r7, #4]
 800443a:	4613      	mov	r3, r2
 800443c:	009b      	lsls	r3, r3, #2
 800443e:	4413      	add	r3, r2
 8004440:	00db      	lsls	r3, r3, #3
 8004442:	440b      	add	r3, r1
 8004444:	3342      	adds	r3, #66	; 0x42
 8004446:	2202      	movs	r2, #2
 8004448:	701a      	strb	r2, [r3, #0]
      break;
 800444a:	e00d      	b.n	8004468 <HAL_HCD_HC_SubmitRequest+0x240>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800444c:	78fa      	ldrb	r2, [r7, #3]
 800444e:	6879      	ldr	r1, [r7, #4]
 8004450:	4613      	mov	r3, r2
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	4413      	add	r3, r2
 8004456:	00db      	lsls	r3, r3, #3
 8004458:	440b      	add	r3, r1
 800445a:	3342      	adds	r3, #66	; 0x42
 800445c:	2200      	movs	r2, #0
 800445e:	701a      	strb	r2, [r3, #0]
      break;
 8004460:	e002      	b.n	8004468 <HAL_HCD_HC_SubmitRequest+0x240>

    default:
      break;
 8004462:	bf00      	nop
 8004464:	e000      	b.n	8004468 <HAL_HCD_HC_SubmitRequest+0x240>
      break;
 8004466:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8004468:	78fa      	ldrb	r2, [r7, #3]
 800446a:	6879      	ldr	r1, [r7, #4]
 800446c:	4613      	mov	r3, r2
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	4413      	add	r3, r2
 8004472:	00db      	lsls	r3, r3, #3
 8004474:	440b      	add	r3, r1
 8004476:	3344      	adds	r3, #68	; 0x44
 8004478:	697a      	ldr	r2, [r7, #20]
 800447a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 800447c:	78fa      	ldrb	r2, [r7, #3]
 800447e:	8b39      	ldrh	r1, [r7, #24]
 8004480:	6878      	ldr	r0, [r7, #4]
 8004482:	4613      	mov	r3, r2
 8004484:	009b      	lsls	r3, r3, #2
 8004486:	4413      	add	r3, r2
 8004488:	00db      	lsls	r3, r3, #3
 800448a:	4403      	add	r3, r0
 800448c:	3348      	adds	r3, #72	; 0x48
 800448e:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8004490:	78fa      	ldrb	r2, [r7, #3]
 8004492:	6879      	ldr	r1, [r7, #4]
 8004494:	4613      	mov	r3, r2
 8004496:	009b      	lsls	r3, r3, #2
 8004498:	4413      	add	r3, r2
 800449a:	00db      	lsls	r3, r3, #3
 800449c:	440b      	add	r3, r1
 800449e:	335c      	adds	r3, #92	; 0x5c
 80044a0:	2200      	movs	r2, #0
 80044a2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80044a4:	78fa      	ldrb	r2, [r7, #3]
 80044a6:	6879      	ldr	r1, [r7, #4]
 80044a8:	4613      	mov	r3, r2
 80044aa:	009b      	lsls	r3, r3, #2
 80044ac:	4413      	add	r3, r2
 80044ae:	00db      	lsls	r3, r3, #3
 80044b0:	440b      	add	r3, r1
 80044b2:	334c      	adds	r3, #76	; 0x4c
 80044b4:	2200      	movs	r2, #0
 80044b6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80044b8:	78fa      	ldrb	r2, [r7, #3]
 80044ba:	6879      	ldr	r1, [r7, #4]
 80044bc:	4613      	mov	r3, r2
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	4413      	add	r3, r2
 80044c2:	00db      	lsls	r3, r3, #3
 80044c4:	440b      	add	r3, r1
 80044c6:	3339      	adds	r3, #57	; 0x39
 80044c8:	78fa      	ldrb	r2, [r7, #3]
 80044ca:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80044cc:	78fa      	ldrb	r2, [r7, #3]
 80044ce:	6879      	ldr	r1, [r7, #4]
 80044d0:	4613      	mov	r3, r2
 80044d2:	009b      	lsls	r3, r3, #2
 80044d4:	4413      	add	r3, r2
 80044d6:	00db      	lsls	r3, r3, #3
 80044d8:	440b      	add	r3, r1
 80044da:	335d      	adds	r3, #93	; 0x5d
 80044dc:	2200      	movs	r2, #0
 80044de:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6818      	ldr	r0, [r3, #0]
 80044e4:	78fa      	ldrb	r2, [r7, #3]
 80044e6:	4613      	mov	r3, r2
 80044e8:	009b      	lsls	r3, r3, #2
 80044ea:	4413      	add	r3, r2
 80044ec:	00db      	lsls	r3, r3, #3
 80044ee:	3338      	adds	r3, #56	; 0x38
 80044f0:	687a      	ldr	r2, [r7, #4]
 80044f2:	18d1      	adds	r1, r2, r3
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	691b      	ldr	r3, [r3, #16]
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	461a      	mov	r2, r3
 80044fc:	f005 fc42 	bl	8009d84 <USB_HC_StartXfer>
 8004500:	4603      	mov	r3, r0
}
 8004502:	4618      	mov	r0, r3
 8004504:	3708      	adds	r7, #8
 8004506:	46bd      	mov	sp, r7
 8004508:	bd80      	pop	{r7, pc}
 800450a:	bf00      	nop

0800450c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b086      	sub	sp, #24
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4618      	mov	r0, r3
 8004524:	f005 f965 	bl	80097f2 <USB_GetMode>
 8004528:	4603      	mov	r3, r0
 800452a:	2b01      	cmp	r3, #1
 800452c:	f040 80ef 	bne.w	800470e <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4618      	mov	r0, r3
 8004536:	f005 f949 	bl	80097cc <USB_ReadInterrupts>
 800453a:	4603      	mov	r3, r0
 800453c:	2b00      	cmp	r3, #0
 800453e:	f000 80e5 	beq.w	800470c <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4618      	mov	r0, r3
 8004548:	f005 f940 	bl	80097cc <USB_ReadInterrupts>
 800454c:	4603      	mov	r3, r0
 800454e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004552:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004556:	d104      	bne.n	8004562 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004560:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4618      	mov	r0, r3
 8004568:	f005 f930 	bl	80097cc <USB_ReadInterrupts>
 800456c:	4603      	mov	r3, r0
 800456e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004572:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004576:	d104      	bne.n	8004582 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004580:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4618      	mov	r0, r3
 8004588:	f005 f920 	bl	80097cc <USB_ReadInterrupts>
 800458c:	4603      	mov	r3, r0
 800458e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004592:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004596:	d104      	bne.n	80045a2 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80045a0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4618      	mov	r0, r3
 80045a8:	f005 f910 	bl	80097cc <USB_ReadInterrupts>
 80045ac:	4603      	mov	r3, r0
 80045ae:	f003 0302 	and.w	r3, r3, #2
 80045b2:	2b02      	cmp	r3, #2
 80045b4:	d103      	bne.n	80045be <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	2202      	movs	r2, #2
 80045bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4618      	mov	r0, r3
 80045c4:	f005 f902 	bl	80097cc <USB_ReadInterrupts>
 80045c8:	4603      	mov	r3, r0
 80045ca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80045ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80045d2:	d115      	bne.n	8004600 <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80045dc:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f003 0301 	and.w	r3, r3, #1
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d108      	bne.n	8004600 <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f007 feb4 	bl	800c35c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	2101      	movs	r1, #1
 80045fa:	4618      	mov	r0, r3
 80045fc:	f005 f9f2 	bl	80099e4 <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4618      	mov	r0, r3
 8004606:	f005 f8e1 	bl	80097cc <USB_ReadInterrupts>
 800460a:	4603      	mov	r3, r0
 800460c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004610:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004614:	d102      	bne.n	800461c <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f001 f966 	bl	80058e8 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4618      	mov	r0, r3
 8004622:	f005 f8d3 	bl	80097cc <USB_ReadInterrupts>
 8004626:	4603      	mov	r3, r0
 8004628:	f003 0308 	and.w	r3, r3, #8
 800462c:	2b08      	cmp	r3, #8
 800462e:	d106      	bne.n	800463e <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8004630:	6878      	ldr	r0, [r7, #4]
 8004632:	f007 fe77 	bl	800c324 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	2208      	movs	r2, #8
 800463c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4618      	mov	r0, r3
 8004644:	f005 f8c2 	bl	80097cc <USB_ReadInterrupts>
 8004648:	4603      	mov	r3, r0
 800464a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800464e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004652:	d138      	bne.n	80046c6 <HAL_HCD_IRQHandler+0x1ba>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4618      	mov	r0, r3
 800465a:	f005 fcd9 	bl	800a010 <USB_HC_ReadInterrupt>
 800465e:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004660:	2300      	movs	r3, #0
 8004662:	617b      	str	r3, [r7, #20]
 8004664:	e025      	b.n	80046b2 <HAL_HCD_IRQHandler+0x1a6>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	f003 030f 	and.w	r3, r3, #15
 800466c:	68ba      	ldr	r2, [r7, #8]
 800466e:	fa22 f303 	lsr.w	r3, r2, r3
 8004672:	f003 0301 	and.w	r3, r3, #1
 8004676:	2b00      	cmp	r3, #0
 8004678:	d018      	beq.n	80046ac <HAL_HCD_IRQHandler+0x1a0>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	015a      	lsls	r2, r3, #5
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	4413      	add	r3, r2
 8004682:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800468c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004690:	d106      	bne.n	80046a0 <HAL_HCD_IRQHandler+0x194>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	b2db      	uxtb	r3, r3
 8004696:	4619      	mov	r1, r3
 8004698:	6878      	ldr	r0, [r7, #4]
 800469a:	f000 f8cf 	bl	800483c <HCD_HC_IN_IRQHandler>
 800469e:	e005      	b.n	80046ac <HAL_HCD_IRQHandler+0x1a0>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	b2db      	uxtb	r3, r3
 80046a4:	4619      	mov	r1, r3
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	f000 fcfd 	bl	80050a6 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80046ac:	697b      	ldr	r3, [r7, #20]
 80046ae:	3301      	adds	r3, #1
 80046b0:	617b      	str	r3, [r7, #20]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	697a      	ldr	r2, [r7, #20]
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d3d4      	bcc.n	8004666 <HAL_HCD_IRQHandler+0x15a>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80046c4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4618      	mov	r0, r3
 80046cc:	f005 f87e 	bl	80097cc <USB_ReadInterrupts>
 80046d0:	4603      	mov	r3, r0
 80046d2:	f003 0310 	and.w	r3, r3, #16
 80046d6:	2b10      	cmp	r3, #16
 80046d8:	d101      	bne.n	80046de <HAL_HCD_IRQHandler+0x1d2>
 80046da:	2301      	movs	r3, #1
 80046dc:	e000      	b.n	80046e0 <HAL_HCD_IRQHandler+0x1d4>
 80046de:	2300      	movs	r3, #0
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d014      	beq.n	800470e <HAL_HCD_IRQHandler+0x202>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	699a      	ldr	r2, [r3, #24]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f022 0210 	bic.w	r2, r2, #16
 80046f2:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80046f4:	6878      	ldr	r0, [r7, #4]
 80046f6:	f001 f84b 	bl	8005790 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	699a      	ldr	r2, [r3, #24]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f042 0210 	orr.w	r2, r2, #16
 8004708:	619a      	str	r2, [r3, #24]
 800470a:	e000      	b.n	800470e <HAL_HCD_IRQHandler+0x202>
      return;
 800470c:	bf00      	nop
    }
  }
}
 800470e:	3718      	adds	r7, #24
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}

08004714 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b082      	sub	sp, #8
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8004722:	2b01      	cmp	r3, #1
 8004724:	d101      	bne.n	800472a <HAL_HCD_Start+0x16>
 8004726:	2302      	movs	r3, #2
 8004728:	e013      	b.n	8004752 <HAL_HCD_Start+0x3e>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2201      	movs	r2, #1
 800472e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4618      	mov	r0, r3
 8004738:	f004 ff55 	bl	80095e6 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	2101      	movs	r1, #1
 8004742:	4618      	mov	r0, r3
 8004744:	f005 f9b2 	bl	8009aac <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2200      	movs	r2, #0
 800474c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8004750:	2300      	movs	r3, #0
}
 8004752:	4618      	mov	r0, r3
 8004754:	3708      	adds	r7, #8
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}

0800475a <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800475a:	b580      	push	{r7, lr}
 800475c:	b082      	sub	sp, #8
 800475e:	af00      	add	r7, sp, #0
 8004760:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8004768:	2b01      	cmp	r3, #1
 800476a:	d101      	bne.n	8004770 <HAL_HCD_Stop+0x16>
 800476c:	2302      	movs	r3, #2
 800476e:	e00d      	b.n	800478c <HAL_HCD_Stop+0x32>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2201      	movs	r2, #1
 8004774:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4618      	mov	r0, r3
 800477e:	f005 fd93 	bl	800a2a8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2200      	movs	r2, #0
 8004786:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 800478a:	2300      	movs	r3, #0
}
 800478c:	4618      	mov	r0, r3
 800478e:	3708      	adds	r7, #8
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}

08004794 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b082      	sub	sp, #8
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4618      	mov	r0, r3
 80047a2:	f005 f959 	bl	8009a58 <USB_ResetPort>
 80047a6:	4603      	mov	r3, r0
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	3708      	adds	r7, #8
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}

080047b0 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b083      	sub	sp, #12
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
 80047b8:	460b      	mov	r3, r1
 80047ba:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80047bc:	78fa      	ldrb	r2, [r7, #3]
 80047be:	6879      	ldr	r1, [r7, #4]
 80047c0:	4613      	mov	r3, r2
 80047c2:	009b      	lsls	r3, r3, #2
 80047c4:	4413      	add	r3, r2
 80047c6:	00db      	lsls	r3, r3, #3
 80047c8:	440b      	add	r3, r1
 80047ca:	335c      	adds	r3, #92	; 0x5c
 80047cc:	781b      	ldrb	r3, [r3, #0]
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	370c      	adds	r7, #12
 80047d2:	46bd      	mov	sp, r7
 80047d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d8:	4770      	bx	lr

080047da <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80047da:	b480      	push	{r7}
 80047dc:	b083      	sub	sp, #12
 80047de:	af00      	add	r7, sp, #0
 80047e0:	6078      	str	r0, [r7, #4]
 80047e2:	460b      	mov	r3, r1
 80047e4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80047e6:	78fa      	ldrb	r2, [r7, #3]
 80047e8:	6879      	ldr	r1, [r7, #4]
 80047ea:	4613      	mov	r3, r2
 80047ec:	009b      	lsls	r3, r3, #2
 80047ee:	4413      	add	r3, r2
 80047f0:	00db      	lsls	r3, r3, #3
 80047f2:	440b      	add	r3, r1
 80047f4:	334c      	adds	r3, #76	; 0x4c
 80047f6:	681b      	ldr	r3, [r3, #0]
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	370c      	adds	r7, #12
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr

08004804 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b082      	sub	sp, #8
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4618      	mov	r0, r3
 8004812:	f005 f99b 	bl	8009b4c <USB_GetCurrentFrame>
 8004816:	4603      	mov	r3, r0
}
 8004818:	4618      	mov	r0, r3
 800481a:	3708      	adds	r7, #8
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}

08004820 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b082      	sub	sp, #8
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4618      	mov	r0, r3
 800482e:	f005 f976 	bl	8009b1e <USB_GetHostSpeed>
 8004832:	4603      	mov	r3, r0
}
 8004834:	4618      	mov	r0, r3
 8004836:	3708      	adds	r7, #8
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}

0800483c <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b086      	sub	sp, #24
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
 8004844:	460b      	mov	r3, r1
 8004846:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8004852:	78fb      	ldrb	r3, [r7, #3]
 8004854:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	015a      	lsls	r2, r3, #5
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	4413      	add	r3, r2
 800485e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	f003 0304 	and.w	r3, r3, #4
 8004868:	2b04      	cmp	r3, #4
 800486a:	d119      	bne.n	80048a0 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	015a      	lsls	r2, r3, #5
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	4413      	add	r3, r2
 8004874:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004878:	461a      	mov	r2, r3
 800487a:	2304      	movs	r3, #4
 800487c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	015a      	lsls	r2, r3, #5
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	4413      	add	r3, r2
 8004886:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	68fa      	ldr	r2, [r7, #12]
 800488e:	0151      	lsls	r1, r2, #5
 8004890:	693a      	ldr	r2, [r7, #16]
 8004892:	440a      	add	r2, r1
 8004894:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004898:	f043 0302 	orr.w	r3, r3, #2
 800489c:	60d3      	str	r3, [r2, #12]
 800489e:	e0ce      	b.n	8004a3e <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	015a      	lsls	r2, r3, #5
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	4413      	add	r3, r2
 80048a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048b6:	d12c      	bne.n	8004912 <HCD_HC_IN_IRQHandler+0xd6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	015a      	lsls	r2, r3, #5
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	4413      	add	r3, r2
 80048c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048c4:	461a      	mov	r2, r3
 80048c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80048ca:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 80048cc:	6879      	ldr	r1, [r7, #4]
 80048ce:	68fa      	ldr	r2, [r7, #12]
 80048d0:	4613      	mov	r3, r2
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	4413      	add	r3, r2
 80048d6:	00db      	lsls	r3, r3, #3
 80048d8:	440b      	add	r3, r1
 80048da:	335d      	adds	r3, #93	; 0x5d
 80048dc:	2207      	movs	r2, #7
 80048de:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	015a      	lsls	r2, r3, #5
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	4413      	add	r3, r2
 80048e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048ec:	68db      	ldr	r3, [r3, #12]
 80048ee:	68fa      	ldr	r2, [r7, #12]
 80048f0:	0151      	lsls	r1, r2, #5
 80048f2:	693a      	ldr	r2, [r7, #16]
 80048f4:	440a      	add	r2, r1
 80048f6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80048fa:	f043 0302 	orr.w	r3, r3, #2
 80048fe:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	68fa      	ldr	r2, [r7, #12]
 8004906:	b2d2      	uxtb	r2, r2
 8004908:	4611      	mov	r1, r2
 800490a:	4618      	mov	r0, r3
 800490c:	f005 fb91 	bl	800a032 <USB_HC_Halt>
 8004910:	e095      	b.n	8004a3e <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	015a      	lsls	r2, r3, #5
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	4413      	add	r3, r2
 800491a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	f003 0320 	and.w	r3, r3, #32
 8004924:	2b20      	cmp	r3, #32
 8004926:	d109      	bne.n	800493c <HCD_HC_IN_IRQHandler+0x100>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	015a      	lsls	r2, r3, #5
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	4413      	add	r3, r2
 8004930:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004934:	461a      	mov	r2, r3
 8004936:	2320      	movs	r3, #32
 8004938:	6093      	str	r3, [r2, #8]
 800493a:	e080      	b.n	8004a3e <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	015a      	lsls	r2, r3, #5
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	4413      	add	r3, r2
 8004944:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	f003 0308 	and.w	r3, r3, #8
 800494e:	2b08      	cmp	r3, #8
 8004950:	d134      	bne.n	80049bc <HCD_HC_IN_IRQHandler+0x180>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	015a      	lsls	r2, r3, #5
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	4413      	add	r3, r2
 800495a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800495e:	68db      	ldr	r3, [r3, #12]
 8004960:	68fa      	ldr	r2, [r7, #12]
 8004962:	0151      	lsls	r1, r2, #5
 8004964:	693a      	ldr	r2, [r7, #16]
 8004966:	440a      	add	r2, r1
 8004968:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800496c:	f043 0302 	orr.w	r3, r3, #2
 8004970:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8004972:	6879      	ldr	r1, [r7, #4]
 8004974:	68fa      	ldr	r2, [r7, #12]
 8004976:	4613      	mov	r3, r2
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	4413      	add	r3, r2
 800497c:	00db      	lsls	r3, r3, #3
 800497e:	440b      	add	r3, r1
 8004980:	335d      	adds	r3, #93	; 0x5d
 8004982:	2205      	movs	r2, #5
 8004984:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	015a      	lsls	r2, r3, #5
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	4413      	add	r3, r2
 800498e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004992:	461a      	mov	r2, r3
 8004994:	2310      	movs	r3, #16
 8004996:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	015a      	lsls	r2, r3, #5
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	4413      	add	r3, r2
 80049a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049a4:	461a      	mov	r2, r3
 80049a6:	2308      	movs	r3, #8
 80049a8:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	68fa      	ldr	r2, [r7, #12]
 80049b0:	b2d2      	uxtb	r2, r2
 80049b2:	4611      	mov	r1, r2
 80049b4:	4618      	mov	r0, r3
 80049b6:	f005 fb3c 	bl	800a032 <USB_HC_Halt>
 80049ba:	e040      	b.n	8004a3e <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	015a      	lsls	r2, r3, #5
 80049c0:	693b      	ldr	r3, [r7, #16]
 80049c2:	4413      	add	r3, r2
 80049c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049d2:	d134      	bne.n	8004a3e <HCD_HC_IN_IRQHandler+0x202>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	015a      	lsls	r2, r3, #5
 80049d8:	693b      	ldr	r3, [r7, #16]
 80049da:	4413      	add	r3, r2
 80049dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	0151      	lsls	r1, r2, #5
 80049e6:	693a      	ldr	r2, [r7, #16]
 80049e8:	440a      	add	r2, r1
 80049ea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80049ee:	f043 0302 	orr.w	r3, r3, #2
 80049f2:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	68fa      	ldr	r2, [r7, #12]
 80049fa:	b2d2      	uxtb	r2, r2
 80049fc:	4611      	mov	r1, r2
 80049fe:	4618      	mov	r0, r3
 8004a00:	f005 fb17 	bl	800a032 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	015a      	lsls	r2, r3, #5
 8004a08:	693b      	ldr	r3, [r7, #16]
 8004a0a:	4413      	add	r3, r2
 8004a0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a10:	461a      	mov	r2, r3
 8004a12:	2310      	movs	r3, #16
 8004a14:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8004a16:	6879      	ldr	r1, [r7, #4]
 8004a18:	68fa      	ldr	r2, [r7, #12]
 8004a1a:	4613      	mov	r3, r2
 8004a1c:	009b      	lsls	r3, r3, #2
 8004a1e:	4413      	add	r3, r2
 8004a20:	00db      	lsls	r3, r3, #3
 8004a22:	440b      	add	r3, r1
 8004a24:	335d      	adds	r3, #93	; 0x5d
 8004a26:	2208      	movs	r2, #8
 8004a28:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	015a      	lsls	r2, r3, #5
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	4413      	add	r3, r2
 8004a32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a36:	461a      	mov	r2, r3
 8004a38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a3c:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	015a      	lsls	r2, r3, #5
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	4413      	add	r3, r2
 8004a46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a54:	d122      	bne.n	8004a9c <HCD_HC_IN_IRQHandler+0x260>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	015a      	lsls	r2, r3, #5
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	4413      	add	r3, r2
 8004a5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a62:	68db      	ldr	r3, [r3, #12]
 8004a64:	68fa      	ldr	r2, [r7, #12]
 8004a66:	0151      	lsls	r1, r2, #5
 8004a68:	693a      	ldr	r2, [r7, #16]
 8004a6a:	440a      	add	r2, r1
 8004a6c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004a70:	f043 0302 	orr.w	r3, r3, #2
 8004a74:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	68fa      	ldr	r2, [r7, #12]
 8004a7c:	b2d2      	uxtb	r2, r2
 8004a7e:	4611      	mov	r1, r2
 8004a80:	4618      	mov	r0, r3
 8004a82:	f005 fad6 	bl	800a032 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	015a      	lsls	r2, r3, #5
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	4413      	add	r3, r2
 8004a8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a92:	461a      	mov	r2, r3
 8004a94:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004a98:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8004a9a:	e300      	b.n	800509e <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	015a      	lsls	r2, r3, #5
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	4413      	add	r3, r2
 8004aa4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	f003 0301 	and.w	r3, r3, #1
 8004aae:	2b01      	cmp	r3, #1
 8004ab0:	f040 80fd 	bne.w	8004cae <HCD_HC_IN_IRQHandler+0x472>
    if (hhcd->Init.dma_enable != 0U)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	691b      	ldr	r3, [r3, #16]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d01b      	beq.n	8004af4 <HCD_HC_IN_IRQHandler+0x2b8>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8004abc:	6879      	ldr	r1, [r7, #4]
 8004abe:	68fa      	ldr	r2, [r7, #12]
 8004ac0:	4613      	mov	r3, r2
 8004ac2:	009b      	lsls	r3, r3, #2
 8004ac4:	4413      	add	r3, r2
 8004ac6:	00db      	lsls	r3, r3, #3
 8004ac8:	440b      	add	r3, r1
 8004aca:	3348      	adds	r3, #72	; 0x48
 8004acc:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	0159      	lsls	r1, r3, #5
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	440b      	add	r3, r1
 8004ad6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ada:	691b      	ldr	r3, [r3, #16]
 8004adc:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8004ae0:	1ad1      	subs	r1, r2, r3
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	68fa      	ldr	r2, [r7, #12]
 8004ae6:	4613      	mov	r3, r2
 8004ae8:	009b      	lsls	r3, r3, #2
 8004aea:	4413      	add	r3, r2
 8004aec:	00db      	lsls	r3, r3, #3
 8004aee:	4403      	add	r3, r0
 8004af0:	334c      	adds	r3, #76	; 0x4c
 8004af2:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8004af4:	6879      	ldr	r1, [r7, #4]
 8004af6:	68fa      	ldr	r2, [r7, #12]
 8004af8:	4613      	mov	r3, r2
 8004afa:	009b      	lsls	r3, r3, #2
 8004afc:	4413      	add	r3, r2
 8004afe:	00db      	lsls	r3, r3, #3
 8004b00:	440b      	add	r3, r1
 8004b02:	335d      	adds	r3, #93	; 0x5d
 8004b04:	2201      	movs	r2, #1
 8004b06:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004b08:	6879      	ldr	r1, [r7, #4]
 8004b0a:	68fa      	ldr	r2, [r7, #12]
 8004b0c:	4613      	mov	r3, r2
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	4413      	add	r3, r2
 8004b12:	00db      	lsls	r3, r3, #3
 8004b14:	440b      	add	r3, r1
 8004b16:	3358      	adds	r3, #88	; 0x58
 8004b18:	2200      	movs	r2, #0
 8004b1a:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	015a      	lsls	r2, r3, #5
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	4413      	add	r3, r2
 8004b24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b28:	461a      	mov	r2, r3
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004b2e:	6879      	ldr	r1, [r7, #4]
 8004b30:	68fa      	ldr	r2, [r7, #12]
 8004b32:	4613      	mov	r3, r2
 8004b34:	009b      	lsls	r3, r3, #2
 8004b36:	4413      	add	r3, r2
 8004b38:	00db      	lsls	r3, r3, #3
 8004b3a:	440b      	add	r3, r1
 8004b3c:	333f      	adds	r3, #63	; 0x3f
 8004b3e:	781b      	ldrb	r3, [r3, #0]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d00a      	beq.n	8004b5a <HCD_HC_IN_IRQHandler+0x31e>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8004b44:	6879      	ldr	r1, [r7, #4]
 8004b46:	68fa      	ldr	r2, [r7, #12]
 8004b48:	4613      	mov	r3, r2
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	4413      	add	r3, r2
 8004b4e:	00db      	lsls	r3, r3, #3
 8004b50:	440b      	add	r3, r1
 8004b52:	333f      	adds	r3, #63	; 0x3f
 8004b54:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004b56:	2b02      	cmp	r3, #2
 8004b58:	d121      	bne.n	8004b9e <HCD_HC_IN_IRQHandler+0x362>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	015a      	lsls	r2, r3, #5
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	4413      	add	r3, r2
 8004b62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b66:	68db      	ldr	r3, [r3, #12]
 8004b68:	68fa      	ldr	r2, [r7, #12]
 8004b6a:	0151      	lsls	r1, r2, #5
 8004b6c:	693a      	ldr	r2, [r7, #16]
 8004b6e:	440a      	add	r2, r1
 8004b70:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004b74:	f043 0302 	orr.w	r3, r3, #2
 8004b78:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	68fa      	ldr	r2, [r7, #12]
 8004b80:	b2d2      	uxtb	r2, r2
 8004b82:	4611      	mov	r1, r2
 8004b84:	4618      	mov	r0, r3
 8004b86:	f005 fa54 	bl	800a032 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	015a      	lsls	r2, r3, #5
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	4413      	add	r3, r2
 8004b92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b96:	461a      	mov	r2, r3
 8004b98:	2310      	movs	r3, #16
 8004b9a:	6093      	str	r3, [r2, #8]
 8004b9c:	e070      	b.n	8004c80 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8004b9e:	6879      	ldr	r1, [r7, #4]
 8004ba0:	68fa      	ldr	r2, [r7, #12]
 8004ba2:	4613      	mov	r3, r2
 8004ba4:	009b      	lsls	r3, r3, #2
 8004ba6:	4413      	add	r3, r2
 8004ba8:	00db      	lsls	r3, r3, #3
 8004baa:	440b      	add	r3, r1
 8004bac:	333f      	adds	r3, #63	; 0x3f
 8004bae:	781b      	ldrb	r3, [r3, #0]
 8004bb0:	2b03      	cmp	r3, #3
 8004bb2:	d12a      	bne.n	8004c0a <HCD_HC_IN_IRQHandler+0x3ce>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	015a      	lsls	r2, r3, #5
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	4413      	add	r3, r2
 8004bbc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	68fa      	ldr	r2, [r7, #12]
 8004bc4:	0151      	lsls	r1, r2, #5
 8004bc6:	693a      	ldr	r2, [r7, #16]
 8004bc8:	440a      	add	r2, r1
 8004bca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004bce:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004bd2:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8004bd4:	6879      	ldr	r1, [r7, #4]
 8004bd6:	68fa      	ldr	r2, [r7, #12]
 8004bd8:	4613      	mov	r3, r2
 8004bda:	009b      	lsls	r3, r3, #2
 8004bdc:	4413      	add	r3, r2
 8004bde:	00db      	lsls	r3, r3, #3
 8004be0:	440b      	add	r3, r1
 8004be2:	335c      	adds	r3, #92	; 0x5c
 8004be4:	2201      	movs	r2, #1
 8004be6:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	b2d8      	uxtb	r0, r3
 8004bec:	6879      	ldr	r1, [r7, #4]
 8004bee:	68fa      	ldr	r2, [r7, #12]
 8004bf0:	4613      	mov	r3, r2
 8004bf2:	009b      	lsls	r3, r3, #2
 8004bf4:	4413      	add	r3, r2
 8004bf6:	00db      	lsls	r3, r3, #3
 8004bf8:	440b      	add	r3, r1
 8004bfa:	335c      	adds	r3, #92	; 0x5c
 8004bfc:	781b      	ldrb	r3, [r3, #0]
 8004bfe:	461a      	mov	r2, r3
 8004c00:	4601      	mov	r1, r0
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f007 fbb8 	bl	800c378 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004c08:	e03a      	b.n	8004c80 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8004c0a:	6879      	ldr	r1, [r7, #4]
 8004c0c:	68fa      	ldr	r2, [r7, #12]
 8004c0e:	4613      	mov	r3, r2
 8004c10:	009b      	lsls	r3, r3, #2
 8004c12:	4413      	add	r3, r2
 8004c14:	00db      	lsls	r3, r3, #3
 8004c16:	440b      	add	r3, r1
 8004c18:	333f      	adds	r3, #63	; 0x3f
 8004c1a:	781b      	ldrb	r3, [r3, #0]
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d12f      	bne.n	8004c80 <HCD_HC_IN_IRQHandler+0x444>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8004c20:	6879      	ldr	r1, [r7, #4]
 8004c22:	68fa      	ldr	r2, [r7, #12]
 8004c24:	4613      	mov	r3, r2
 8004c26:	009b      	lsls	r3, r3, #2
 8004c28:	4413      	add	r3, r2
 8004c2a:	00db      	lsls	r3, r3, #3
 8004c2c:	440b      	add	r3, r1
 8004c2e:	335c      	adds	r3, #92	; 0x5c
 8004c30:	2201      	movs	r2, #1
 8004c32:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8004c34:	6879      	ldr	r1, [r7, #4]
 8004c36:	68fa      	ldr	r2, [r7, #12]
 8004c38:	4613      	mov	r3, r2
 8004c3a:	009b      	lsls	r3, r3, #2
 8004c3c:	4413      	add	r3, r2
 8004c3e:	00db      	lsls	r3, r3, #3
 8004c40:	440b      	add	r3, r1
 8004c42:	3350      	adds	r3, #80	; 0x50
 8004c44:	781b      	ldrb	r3, [r3, #0]
 8004c46:	f083 0301 	eor.w	r3, r3, #1
 8004c4a:	b2d8      	uxtb	r0, r3
 8004c4c:	6879      	ldr	r1, [r7, #4]
 8004c4e:	68fa      	ldr	r2, [r7, #12]
 8004c50:	4613      	mov	r3, r2
 8004c52:	009b      	lsls	r3, r3, #2
 8004c54:	4413      	add	r3, r2
 8004c56:	00db      	lsls	r3, r3, #3
 8004c58:	440b      	add	r3, r1
 8004c5a:	3350      	adds	r3, #80	; 0x50
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	b2d8      	uxtb	r0, r3
 8004c64:	6879      	ldr	r1, [r7, #4]
 8004c66:	68fa      	ldr	r2, [r7, #12]
 8004c68:	4613      	mov	r3, r2
 8004c6a:	009b      	lsls	r3, r3, #2
 8004c6c:	4413      	add	r3, r2
 8004c6e:	00db      	lsls	r3, r3, #3
 8004c70:	440b      	add	r3, r1
 8004c72:	335c      	adds	r3, #92	; 0x5c
 8004c74:	781b      	ldrb	r3, [r3, #0]
 8004c76:	461a      	mov	r2, r3
 8004c78:	4601      	mov	r1, r0
 8004c7a:	6878      	ldr	r0, [r7, #4]
 8004c7c:	f007 fb7c 	bl	800c378 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8004c80:	6879      	ldr	r1, [r7, #4]
 8004c82:	68fa      	ldr	r2, [r7, #12]
 8004c84:	4613      	mov	r3, r2
 8004c86:	009b      	lsls	r3, r3, #2
 8004c88:	4413      	add	r3, r2
 8004c8a:	00db      	lsls	r3, r3, #3
 8004c8c:	440b      	add	r3, r1
 8004c8e:	3350      	adds	r3, #80	; 0x50
 8004c90:	781b      	ldrb	r3, [r3, #0]
 8004c92:	f083 0301 	eor.w	r3, r3, #1
 8004c96:	b2d8      	uxtb	r0, r3
 8004c98:	6879      	ldr	r1, [r7, #4]
 8004c9a:	68fa      	ldr	r2, [r7, #12]
 8004c9c:	4613      	mov	r3, r2
 8004c9e:	009b      	lsls	r3, r3, #2
 8004ca0:	4413      	add	r3, r2
 8004ca2:	00db      	lsls	r3, r3, #3
 8004ca4:	440b      	add	r3, r1
 8004ca6:	3350      	adds	r3, #80	; 0x50
 8004ca8:	4602      	mov	r2, r0
 8004caa:	701a      	strb	r2, [r3, #0]
}
 8004cac:	e1f7      	b.n	800509e <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	015a      	lsls	r2, r3, #5
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	4413      	add	r3, r2
 8004cb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	f003 0302 	and.w	r3, r3, #2
 8004cc0:	2b02      	cmp	r3, #2
 8004cc2:	f040 811a 	bne.w	8004efa <HCD_HC_IN_IRQHandler+0x6be>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	015a      	lsls	r2, r3, #5
 8004cca:	693b      	ldr	r3, [r7, #16]
 8004ccc:	4413      	add	r3, r2
 8004cce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	68fa      	ldr	r2, [r7, #12]
 8004cd6:	0151      	lsls	r1, r2, #5
 8004cd8:	693a      	ldr	r2, [r7, #16]
 8004cda:	440a      	add	r2, r1
 8004cdc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004ce0:	f023 0302 	bic.w	r3, r3, #2
 8004ce4:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004ce6:	6879      	ldr	r1, [r7, #4]
 8004ce8:	68fa      	ldr	r2, [r7, #12]
 8004cea:	4613      	mov	r3, r2
 8004cec:	009b      	lsls	r3, r3, #2
 8004cee:	4413      	add	r3, r2
 8004cf0:	00db      	lsls	r3, r3, #3
 8004cf2:	440b      	add	r3, r1
 8004cf4:	335d      	adds	r3, #93	; 0x5d
 8004cf6:	781b      	ldrb	r3, [r3, #0]
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d10a      	bne.n	8004d12 <HCD_HC_IN_IRQHandler+0x4d6>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8004cfc:	6879      	ldr	r1, [r7, #4]
 8004cfe:	68fa      	ldr	r2, [r7, #12]
 8004d00:	4613      	mov	r3, r2
 8004d02:	009b      	lsls	r3, r3, #2
 8004d04:	4413      	add	r3, r2
 8004d06:	00db      	lsls	r3, r3, #3
 8004d08:	440b      	add	r3, r1
 8004d0a:	335c      	adds	r3, #92	; 0x5c
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	701a      	strb	r2, [r3, #0]
 8004d10:	e0d9      	b.n	8004ec6 <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8004d12:	6879      	ldr	r1, [r7, #4]
 8004d14:	68fa      	ldr	r2, [r7, #12]
 8004d16:	4613      	mov	r3, r2
 8004d18:	009b      	lsls	r3, r3, #2
 8004d1a:	4413      	add	r3, r2
 8004d1c:	00db      	lsls	r3, r3, #3
 8004d1e:	440b      	add	r3, r1
 8004d20:	335d      	adds	r3, #93	; 0x5d
 8004d22:	781b      	ldrb	r3, [r3, #0]
 8004d24:	2b05      	cmp	r3, #5
 8004d26:	d10a      	bne.n	8004d3e <HCD_HC_IN_IRQHandler+0x502>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8004d28:	6879      	ldr	r1, [r7, #4]
 8004d2a:	68fa      	ldr	r2, [r7, #12]
 8004d2c:	4613      	mov	r3, r2
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	4413      	add	r3, r2
 8004d32:	00db      	lsls	r3, r3, #3
 8004d34:	440b      	add	r3, r1
 8004d36:	335c      	adds	r3, #92	; 0x5c
 8004d38:	2205      	movs	r2, #5
 8004d3a:	701a      	strb	r2, [r3, #0]
 8004d3c:	e0c3      	b.n	8004ec6 <HCD_HC_IN_IRQHandler+0x68a>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004d3e:	6879      	ldr	r1, [r7, #4]
 8004d40:	68fa      	ldr	r2, [r7, #12]
 8004d42:	4613      	mov	r3, r2
 8004d44:	009b      	lsls	r3, r3, #2
 8004d46:	4413      	add	r3, r2
 8004d48:	00db      	lsls	r3, r3, #3
 8004d4a:	440b      	add	r3, r1
 8004d4c:	335d      	adds	r3, #93	; 0x5d
 8004d4e:	781b      	ldrb	r3, [r3, #0]
 8004d50:	2b06      	cmp	r3, #6
 8004d52:	d00a      	beq.n	8004d6a <HCD_HC_IN_IRQHandler+0x52e>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8004d54:	6879      	ldr	r1, [r7, #4]
 8004d56:	68fa      	ldr	r2, [r7, #12]
 8004d58:	4613      	mov	r3, r2
 8004d5a:	009b      	lsls	r3, r3, #2
 8004d5c:	4413      	add	r3, r2
 8004d5e:	00db      	lsls	r3, r3, #3
 8004d60:	440b      	add	r3, r1
 8004d62:	335d      	adds	r3, #93	; 0x5d
 8004d64:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004d66:	2b08      	cmp	r3, #8
 8004d68:	d156      	bne.n	8004e18 <HCD_HC_IN_IRQHandler+0x5dc>
      hhcd->hc[ch_num].ErrCnt++;
 8004d6a:	6879      	ldr	r1, [r7, #4]
 8004d6c:	68fa      	ldr	r2, [r7, #12]
 8004d6e:	4613      	mov	r3, r2
 8004d70:	009b      	lsls	r3, r3, #2
 8004d72:	4413      	add	r3, r2
 8004d74:	00db      	lsls	r3, r3, #3
 8004d76:	440b      	add	r3, r1
 8004d78:	3358      	adds	r3, #88	; 0x58
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	1c59      	adds	r1, r3, #1
 8004d7e:	6878      	ldr	r0, [r7, #4]
 8004d80:	68fa      	ldr	r2, [r7, #12]
 8004d82:	4613      	mov	r3, r2
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	4413      	add	r3, r2
 8004d88:	00db      	lsls	r3, r3, #3
 8004d8a:	4403      	add	r3, r0
 8004d8c:	3358      	adds	r3, #88	; 0x58
 8004d8e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8004d90:	6879      	ldr	r1, [r7, #4]
 8004d92:	68fa      	ldr	r2, [r7, #12]
 8004d94:	4613      	mov	r3, r2
 8004d96:	009b      	lsls	r3, r3, #2
 8004d98:	4413      	add	r3, r2
 8004d9a:	00db      	lsls	r3, r3, #3
 8004d9c:	440b      	add	r3, r1
 8004d9e:	3358      	adds	r3, #88	; 0x58
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	2b03      	cmp	r3, #3
 8004da4:	d914      	bls.n	8004dd0 <HCD_HC_IN_IRQHandler+0x594>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004da6:	6879      	ldr	r1, [r7, #4]
 8004da8:	68fa      	ldr	r2, [r7, #12]
 8004daa:	4613      	mov	r3, r2
 8004dac:	009b      	lsls	r3, r3, #2
 8004dae:	4413      	add	r3, r2
 8004db0:	00db      	lsls	r3, r3, #3
 8004db2:	440b      	add	r3, r1
 8004db4:	3358      	adds	r3, #88	; 0x58
 8004db6:	2200      	movs	r2, #0
 8004db8:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004dba:	6879      	ldr	r1, [r7, #4]
 8004dbc:	68fa      	ldr	r2, [r7, #12]
 8004dbe:	4613      	mov	r3, r2
 8004dc0:	009b      	lsls	r3, r3, #2
 8004dc2:	4413      	add	r3, r2
 8004dc4:	00db      	lsls	r3, r3, #3
 8004dc6:	440b      	add	r3, r1
 8004dc8:	335c      	adds	r3, #92	; 0x5c
 8004dca:	2204      	movs	r2, #4
 8004dcc:	701a      	strb	r2, [r3, #0]
 8004dce:	e009      	b.n	8004de4 <HCD_HC_IN_IRQHandler+0x5a8>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004dd0:	6879      	ldr	r1, [r7, #4]
 8004dd2:	68fa      	ldr	r2, [r7, #12]
 8004dd4:	4613      	mov	r3, r2
 8004dd6:	009b      	lsls	r3, r3, #2
 8004dd8:	4413      	add	r3, r2
 8004dda:	00db      	lsls	r3, r3, #3
 8004ddc:	440b      	add	r3, r1
 8004dde:	335c      	adds	r3, #92	; 0x5c
 8004de0:	2202      	movs	r2, #2
 8004de2:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	015a      	lsls	r2, r3, #5
 8004de8:	693b      	ldr	r3, [r7, #16]
 8004dea:	4413      	add	r3, r2
 8004dec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004dfa:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004e02:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	015a      	lsls	r2, r3, #5
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	4413      	add	r3, r2
 8004e0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e10:	461a      	mov	r2, r3
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	6013      	str	r3, [r2, #0]
 8004e16:	e056      	b.n	8004ec6 <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8004e18:	6879      	ldr	r1, [r7, #4]
 8004e1a:	68fa      	ldr	r2, [r7, #12]
 8004e1c:	4613      	mov	r3, r2
 8004e1e:	009b      	lsls	r3, r3, #2
 8004e20:	4413      	add	r3, r2
 8004e22:	00db      	lsls	r3, r3, #3
 8004e24:	440b      	add	r3, r1
 8004e26:	335d      	adds	r3, #93	; 0x5d
 8004e28:	781b      	ldrb	r3, [r3, #0]
 8004e2a:	2b03      	cmp	r3, #3
 8004e2c:	d123      	bne.n	8004e76 <HCD_HC_IN_IRQHandler+0x63a>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004e2e:	6879      	ldr	r1, [r7, #4]
 8004e30:	68fa      	ldr	r2, [r7, #12]
 8004e32:	4613      	mov	r3, r2
 8004e34:	009b      	lsls	r3, r3, #2
 8004e36:	4413      	add	r3, r2
 8004e38:	00db      	lsls	r3, r3, #3
 8004e3a:	440b      	add	r3, r1
 8004e3c:	335c      	adds	r3, #92	; 0x5c
 8004e3e:	2202      	movs	r2, #2
 8004e40:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	015a      	lsls	r2, r3, #5
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	4413      	add	r3, r2
 8004e4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004e52:	68bb      	ldr	r3, [r7, #8]
 8004e54:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004e58:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004e60:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	015a      	lsls	r2, r3, #5
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	4413      	add	r3, r2
 8004e6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e6e:	461a      	mov	r2, r3
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	6013      	str	r3, [r2, #0]
 8004e74:	e027      	b.n	8004ec6 <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8004e76:	6879      	ldr	r1, [r7, #4]
 8004e78:	68fa      	ldr	r2, [r7, #12]
 8004e7a:	4613      	mov	r3, r2
 8004e7c:	009b      	lsls	r3, r3, #2
 8004e7e:	4413      	add	r3, r2
 8004e80:	00db      	lsls	r3, r3, #3
 8004e82:	440b      	add	r3, r1
 8004e84:	335d      	adds	r3, #93	; 0x5d
 8004e86:	781b      	ldrb	r3, [r3, #0]
 8004e88:	2b07      	cmp	r3, #7
 8004e8a:	d11c      	bne.n	8004ec6 <HCD_HC_IN_IRQHandler+0x68a>
      hhcd->hc[ch_num].ErrCnt++;
 8004e8c:	6879      	ldr	r1, [r7, #4]
 8004e8e:	68fa      	ldr	r2, [r7, #12]
 8004e90:	4613      	mov	r3, r2
 8004e92:	009b      	lsls	r3, r3, #2
 8004e94:	4413      	add	r3, r2
 8004e96:	00db      	lsls	r3, r3, #3
 8004e98:	440b      	add	r3, r1
 8004e9a:	3358      	adds	r3, #88	; 0x58
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	1c59      	adds	r1, r3, #1
 8004ea0:	6878      	ldr	r0, [r7, #4]
 8004ea2:	68fa      	ldr	r2, [r7, #12]
 8004ea4:	4613      	mov	r3, r2
 8004ea6:	009b      	lsls	r3, r3, #2
 8004ea8:	4413      	add	r3, r2
 8004eaa:	00db      	lsls	r3, r3, #3
 8004eac:	4403      	add	r3, r0
 8004eae:	3358      	adds	r3, #88	; 0x58
 8004eb0:	6019      	str	r1, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004eb2:	6879      	ldr	r1, [r7, #4]
 8004eb4:	68fa      	ldr	r2, [r7, #12]
 8004eb6:	4613      	mov	r3, r2
 8004eb8:	009b      	lsls	r3, r3, #2
 8004eba:	4413      	add	r3, r2
 8004ebc:	00db      	lsls	r3, r3, #3
 8004ebe:	440b      	add	r3, r1
 8004ec0:	335c      	adds	r3, #92	; 0x5c
 8004ec2:	2204      	movs	r2, #4
 8004ec4:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	015a      	lsls	r2, r3, #5
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	4413      	add	r3, r2
 8004ece:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ed2:	461a      	mov	r2, r3
 8004ed4:	2302      	movs	r3, #2
 8004ed6:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	b2d8      	uxtb	r0, r3
 8004edc:	6879      	ldr	r1, [r7, #4]
 8004ede:	68fa      	ldr	r2, [r7, #12]
 8004ee0:	4613      	mov	r3, r2
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	4413      	add	r3, r2
 8004ee6:	00db      	lsls	r3, r3, #3
 8004ee8:	440b      	add	r3, r1
 8004eea:	335c      	adds	r3, #92	; 0x5c
 8004eec:	781b      	ldrb	r3, [r3, #0]
 8004eee:	461a      	mov	r2, r3
 8004ef0:	4601      	mov	r1, r0
 8004ef2:	6878      	ldr	r0, [r7, #4]
 8004ef4:	f007 fa40 	bl	800c378 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8004ef8:	e0d1      	b.n	800509e <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	015a      	lsls	r2, r3, #5
 8004efe:	693b      	ldr	r3, [r7, #16]
 8004f00:	4413      	add	r3, r2
 8004f02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f0c:	2b80      	cmp	r3, #128	; 0x80
 8004f0e:	d13e      	bne.n	8004f8e <HCD_HC_IN_IRQHandler+0x752>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	015a      	lsls	r2, r3, #5
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	4413      	add	r3, r2
 8004f18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f1c:	68db      	ldr	r3, [r3, #12]
 8004f1e:	68fa      	ldr	r2, [r7, #12]
 8004f20:	0151      	lsls	r1, r2, #5
 8004f22:	693a      	ldr	r2, [r7, #16]
 8004f24:	440a      	add	r2, r1
 8004f26:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004f2a:	f043 0302 	orr.w	r3, r3, #2
 8004f2e:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8004f30:	6879      	ldr	r1, [r7, #4]
 8004f32:	68fa      	ldr	r2, [r7, #12]
 8004f34:	4613      	mov	r3, r2
 8004f36:	009b      	lsls	r3, r3, #2
 8004f38:	4413      	add	r3, r2
 8004f3a:	00db      	lsls	r3, r3, #3
 8004f3c:	440b      	add	r3, r1
 8004f3e:	3358      	adds	r3, #88	; 0x58
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	1c59      	adds	r1, r3, #1
 8004f44:	6878      	ldr	r0, [r7, #4]
 8004f46:	68fa      	ldr	r2, [r7, #12]
 8004f48:	4613      	mov	r3, r2
 8004f4a:	009b      	lsls	r3, r3, #2
 8004f4c:	4413      	add	r3, r2
 8004f4e:	00db      	lsls	r3, r3, #3
 8004f50:	4403      	add	r3, r0
 8004f52:	3358      	adds	r3, #88	; 0x58
 8004f54:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8004f56:	6879      	ldr	r1, [r7, #4]
 8004f58:	68fa      	ldr	r2, [r7, #12]
 8004f5a:	4613      	mov	r3, r2
 8004f5c:	009b      	lsls	r3, r3, #2
 8004f5e:	4413      	add	r3, r2
 8004f60:	00db      	lsls	r3, r3, #3
 8004f62:	440b      	add	r3, r1
 8004f64:	335d      	adds	r3, #93	; 0x5d
 8004f66:	2206      	movs	r2, #6
 8004f68:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	68fa      	ldr	r2, [r7, #12]
 8004f70:	b2d2      	uxtb	r2, r2
 8004f72:	4611      	mov	r1, r2
 8004f74:	4618      	mov	r0, r3
 8004f76:	f005 f85c 	bl	800a032 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	015a      	lsls	r2, r3, #5
 8004f7e:	693b      	ldr	r3, [r7, #16]
 8004f80:	4413      	add	r3, r2
 8004f82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f86:	461a      	mov	r2, r3
 8004f88:	2380      	movs	r3, #128	; 0x80
 8004f8a:	6093      	str	r3, [r2, #8]
}
 8004f8c:	e087      	b.n	800509e <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	015a      	lsls	r2, r3, #5
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	4413      	add	r3, r2
 8004f96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	f003 0310 	and.w	r3, r3, #16
 8004fa0:	2b10      	cmp	r3, #16
 8004fa2:	d17c      	bne.n	800509e <HCD_HC_IN_IRQHandler+0x862>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8004fa4:	6879      	ldr	r1, [r7, #4]
 8004fa6:	68fa      	ldr	r2, [r7, #12]
 8004fa8:	4613      	mov	r3, r2
 8004faa:	009b      	lsls	r3, r3, #2
 8004fac:	4413      	add	r3, r2
 8004fae:	00db      	lsls	r3, r3, #3
 8004fb0:	440b      	add	r3, r1
 8004fb2:	333f      	adds	r3, #63	; 0x3f
 8004fb4:	781b      	ldrb	r3, [r3, #0]
 8004fb6:	2b03      	cmp	r3, #3
 8004fb8:	d122      	bne.n	8005000 <HCD_HC_IN_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8004fba:	6879      	ldr	r1, [r7, #4]
 8004fbc:	68fa      	ldr	r2, [r7, #12]
 8004fbe:	4613      	mov	r3, r2
 8004fc0:	009b      	lsls	r3, r3, #2
 8004fc2:	4413      	add	r3, r2
 8004fc4:	00db      	lsls	r3, r3, #3
 8004fc6:	440b      	add	r3, r1
 8004fc8:	3358      	adds	r3, #88	; 0x58
 8004fca:	2200      	movs	r2, #0
 8004fcc:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	015a      	lsls	r2, r3, #5
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	4413      	add	r3, r2
 8004fd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fda:	68db      	ldr	r3, [r3, #12]
 8004fdc:	68fa      	ldr	r2, [r7, #12]
 8004fde:	0151      	lsls	r1, r2, #5
 8004fe0:	693a      	ldr	r2, [r7, #16]
 8004fe2:	440a      	add	r2, r1
 8004fe4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004fe8:	f043 0302 	orr.w	r3, r3, #2
 8004fec:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	68fa      	ldr	r2, [r7, #12]
 8004ff4:	b2d2      	uxtb	r2, r2
 8004ff6:	4611      	mov	r1, r2
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	f005 f81a 	bl	800a032 <USB_HC_Halt>
 8004ffe:	e045      	b.n	800508c <HCD_HC_IN_IRQHandler+0x850>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005000:	6879      	ldr	r1, [r7, #4]
 8005002:	68fa      	ldr	r2, [r7, #12]
 8005004:	4613      	mov	r3, r2
 8005006:	009b      	lsls	r3, r3, #2
 8005008:	4413      	add	r3, r2
 800500a:	00db      	lsls	r3, r3, #3
 800500c:	440b      	add	r3, r1
 800500e:	333f      	adds	r3, #63	; 0x3f
 8005010:	781b      	ldrb	r3, [r3, #0]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d00a      	beq.n	800502c <HCD_HC_IN_IRQHandler+0x7f0>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8005016:	6879      	ldr	r1, [r7, #4]
 8005018:	68fa      	ldr	r2, [r7, #12]
 800501a:	4613      	mov	r3, r2
 800501c:	009b      	lsls	r3, r3, #2
 800501e:	4413      	add	r3, r2
 8005020:	00db      	lsls	r3, r3, #3
 8005022:	440b      	add	r3, r1
 8005024:	333f      	adds	r3, #63	; 0x3f
 8005026:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005028:	2b02      	cmp	r3, #2
 800502a:	d12f      	bne.n	800508c <HCD_HC_IN_IRQHandler+0x850>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800502c:	6879      	ldr	r1, [r7, #4]
 800502e:	68fa      	ldr	r2, [r7, #12]
 8005030:	4613      	mov	r3, r2
 8005032:	009b      	lsls	r3, r3, #2
 8005034:	4413      	add	r3, r2
 8005036:	00db      	lsls	r3, r3, #3
 8005038:	440b      	add	r3, r1
 800503a:	3358      	adds	r3, #88	; 0x58
 800503c:	2200      	movs	r2, #0
 800503e:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	691b      	ldr	r3, [r3, #16]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d121      	bne.n	800508c <HCD_HC_IN_IRQHandler+0x850>
        hhcd->hc[ch_num].state = HC_NAK;
 8005048:	6879      	ldr	r1, [r7, #4]
 800504a:	68fa      	ldr	r2, [r7, #12]
 800504c:	4613      	mov	r3, r2
 800504e:	009b      	lsls	r3, r3, #2
 8005050:	4413      	add	r3, r2
 8005052:	00db      	lsls	r3, r3, #3
 8005054:	440b      	add	r3, r1
 8005056:	335d      	adds	r3, #93	; 0x5d
 8005058:	2203      	movs	r2, #3
 800505a:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	015a      	lsls	r2, r3, #5
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	4413      	add	r3, r2
 8005064:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005068:	68db      	ldr	r3, [r3, #12]
 800506a:	68fa      	ldr	r2, [r7, #12]
 800506c:	0151      	lsls	r1, r2, #5
 800506e:	693a      	ldr	r2, [r7, #16]
 8005070:	440a      	add	r2, r1
 8005072:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005076:	f043 0302 	orr.w	r3, r3, #2
 800507a:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	68fa      	ldr	r2, [r7, #12]
 8005082:	b2d2      	uxtb	r2, r2
 8005084:	4611      	mov	r1, r2
 8005086:	4618      	mov	r0, r3
 8005088:	f004 ffd3 	bl	800a032 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	015a      	lsls	r2, r3, #5
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	4413      	add	r3, r2
 8005094:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005098:	461a      	mov	r2, r3
 800509a:	2310      	movs	r3, #16
 800509c:	6093      	str	r3, [r2, #8]
}
 800509e:	bf00      	nop
 80050a0:	3718      	adds	r7, #24
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}

080050a6 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80050a6:	b580      	push	{r7, lr}
 80050a8:	b086      	sub	sp, #24
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	6078      	str	r0, [r7, #4]
 80050ae:	460b      	mov	r3, r1
 80050b0:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80050bc:	78fb      	ldrb	r3, [r7, #3]
 80050be:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	015a      	lsls	r2, r3, #5
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	4413      	add	r3, r2
 80050c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	f003 0304 	and.w	r3, r3, #4
 80050d2:	2b04      	cmp	r3, #4
 80050d4:	d119      	bne.n	800510a <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	015a      	lsls	r2, r3, #5
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	4413      	add	r3, r2
 80050de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050e2:	461a      	mov	r2, r3
 80050e4:	2304      	movs	r3, #4
 80050e6:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	015a      	lsls	r2, r3, #5
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	4413      	add	r3, r2
 80050f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050f4:	68db      	ldr	r3, [r3, #12]
 80050f6:	68fa      	ldr	r2, [r7, #12]
 80050f8:	0151      	lsls	r1, r2, #5
 80050fa:	693a      	ldr	r2, [r7, #16]
 80050fc:	440a      	add	r2, r1
 80050fe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005102:	f043 0302 	orr.w	r3, r3, #2
 8005106:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8005108:	e33e      	b.n	8005788 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	015a      	lsls	r2, r3, #5
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	4413      	add	r3, r2
 8005112:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	f003 0320 	and.w	r3, r3, #32
 800511c:	2b20      	cmp	r3, #32
 800511e:	d141      	bne.n	80051a4 <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	015a      	lsls	r2, r3, #5
 8005124:	693b      	ldr	r3, [r7, #16]
 8005126:	4413      	add	r3, r2
 8005128:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800512c:	461a      	mov	r2, r3
 800512e:	2320      	movs	r3, #32
 8005130:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8005132:	6879      	ldr	r1, [r7, #4]
 8005134:	68fa      	ldr	r2, [r7, #12]
 8005136:	4613      	mov	r3, r2
 8005138:	009b      	lsls	r3, r3, #2
 800513a:	4413      	add	r3, r2
 800513c:	00db      	lsls	r3, r3, #3
 800513e:	440b      	add	r3, r1
 8005140:	333d      	adds	r3, #61	; 0x3d
 8005142:	781b      	ldrb	r3, [r3, #0]
 8005144:	2b01      	cmp	r3, #1
 8005146:	f040 831f 	bne.w	8005788 <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 800514a:	6879      	ldr	r1, [r7, #4]
 800514c:	68fa      	ldr	r2, [r7, #12]
 800514e:	4613      	mov	r3, r2
 8005150:	009b      	lsls	r3, r3, #2
 8005152:	4413      	add	r3, r2
 8005154:	00db      	lsls	r3, r3, #3
 8005156:	440b      	add	r3, r1
 8005158:	333d      	adds	r3, #61	; 0x3d
 800515a:	2200      	movs	r2, #0
 800515c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800515e:	6879      	ldr	r1, [r7, #4]
 8005160:	68fa      	ldr	r2, [r7, #12]
 8005162:	4613      	mov	r3, r2
 8005164:	009b      	lsls	r3, r3, #2
 8005166:	4413      	add	r3, r2
 8005168:	00db      	lsls	r3, r3, #3
 800516a:	440b      	add	r3, r1
 800516c:	335c      	adds	r3, #92	; 0x5c
 800516e:	2202      	movs	r2, #2
 8005170:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	015a      	lsls	r2, r3, #5
 8005176:	693b      	ldr	r3, [r7, #16]
 8005178:	4413      	add	r3, r2
 800517a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800517e:	68db      	ldr	r3, [r3, #12]
 8005180:	68fa      	ldr	r2, [r7, #12]
 8005182:	0151      	lsls	r1, r2, #5
 8005184:	693a      	ldr	r2, [r7, #16]
 8005186:	440a      	add	r2, r1
 8005188:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800518c:	f043 0302 	orr.w	r3, r3, #2
 8005190:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	68fa      	ldr	r2, [r7, #12]
 8005198:	b2d2      	uxtb	r2, r2
 800519a:	4611      	mov	r1, r2
 800519c:	4618      	mov	r0, r3
 800519e:	f004 ff48 	bl	800a032 <USB_HC_Halt>
}
 80051a2:	e2f1      	b.n	8005788 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	015a      	lsls	r2, r3, #5
 80051a8:	693b      	ldr	r3, [r7, #16]
 80051aa:	4413      	add	r3, r2
 80051ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051b6:	2b40      	cmp	r3, #64	; 0x40
 80051b8:	d13f      	bne.n	800523a <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 80051ba:	6879      	ldr	r1, [r7, #4]
 80051bc:	68fa      	ldr	r2, [r7, #12]
 80051be:	4613      	mov	r3, r2
 80051c0:	009b      	lsls	r3, r3, #2
 80051c2:	4413      	add	r3, r2
 80051c4:	00db      	lsls	r3, r3, #3
 80051c6:	440b      	add	r3, r1
 80051c8:	335d      	adds	r3, #93	; 0x5d
 80051ca:	2204      	movs	r2, #4
 80051cc:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 80051ce:	6879      	ldr	r1, [r7, #4]
 80051d0:	68fa      	ldr	r2, [r7, #12]
 80051d2:	4613      	mov	r3, r2
 80051d4:	009b      	lsls	r3, r3, #2
 80051d6:	4413      	add	r3, r2
 80051d8:	00db      	lsls	r3, r3, #3
 80051da:	440b      	add	r3, r1
 80051dc:	333d      	adds	r3, #61	; 0x3d
 80051de:	2201      	movs	r2, #1
 80051e0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80051e2:	6879      	ldr	r1, [r7, #4]
 80051e4:	68fa      	ldr	r2, [r7, #12]
 80051e6:	4613      	mov	r3, r2
 80051e8:	009b      	lsls	r3, r3, #2
 80051ea:	4413      	add	r3, r2
 80051ec:	00db      	lsls	r3, r3, #3
 80051ee:	440b      	add	r3, r1
 80051f0:	3358      	adds	r3, #88	; 0x58
 80051f2:	2200      	movs	r2, #0
 80051f4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	015a      	lsls	r2, r3, #5
 80051fa:	693b      	ldr	r3, [r7, #16]
 80051fc:	4413      	add	r3, r2
 80051fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005202:	68db      	ldr	r3, [r3, #12]
 8005204:	68fa      	ldr	r2, [r7, #12]
 8005206:	0151      	lsls	r1, r2, #5
 8005208:	693a      	ldr	r2, [r7, #16]
 800520a:	440a      	add	r2, r1
 800520c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005210:	f043 0302 	orr.w	r3, r3, #2
 8005214:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	68fa      	ldr	r2, [r7, #12]
 800521c:	b2d2      	uxtb	r2, r2
 800521e:	4611      	mov	r1, r2
 8005220:	4618      	mov	r0, r3
 8005222:	f004 ff06 	bl	800a032 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	015a      	lsls	r2, r3, #5
 800522a:	693b      	ldr	r3, [r7, #16]
 800522c:	4413      	add	r3, r2
 800522e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005232:	461a      	mov	r2, r3
 8005234:	2340      	movs	r3, #64	; 0x40
 8005236:	6093      	str	r3, [r2, #8]
}
 8005238:	e2a6      	b.n	8005788 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	015a      	lsls	r2, r3, #5
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	4413      	add	r3, r2
 8005242:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800524c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005250:	d122      	bne.n	8005298 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	015a      	lsls	r2, r3, #5
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	4413      	add	r3, r2
 800525a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800525e:	68db      	ldr	r3, [r3, #12]
 8005260:	68fa      	ldr	r2, [r7, #12]
 8005262:	0151      	lsls	r1, r2, #5
 8005264:	693a      	ldr	r2, [r7, #16]
 8005266:	440a      	add	r2, r1
 8005268:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800526c:	f043 0302 	orr.w	r3, r3, #2
 8005270:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	68fa      	ldr	r2, [r7, #12]
 8005278:	b2d2      	uxtb	r2, r2
 800527a:	4611      	mov	r1, r2
 800527c:	4618      	mov	r0, r3
 800527e:	f004 fed8 	bl	800a032 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	015a      	lsls	r2, r3, #5
 8005286:	693b      	ldr	r3, [r7, #16]
 8005288:	4413      	add	r3, r2
 800528a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800528e:	461a      	mov	r2, r3
 8005290:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005294:	6093      	str	r3, [r2, #8]
}
 8005296:	e277      	b.n	8005788 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	015a      	lsls	r2, r3, #5
 800529c:	693b      	ldr	r3, [r7, #16]
 800529e:	4413      	add	r3, r2
 80052a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052a4:	689b      	ldr	r3, [r3, #8]
 80052a6:	f003 0301 	and.w	r3, r3, #1
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d135      	bne.n	800531a <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80052ae:	6879      	ldr	r1, [r7, #4]
 80052b0:	68fa      	ldr	r2, [r7, #12]
 80052b2:	4613      	mov	r3, r2
 80052b4:	009b      	lsls	r3, r3, #2
 80052b6:	4413      	add	r3, r2
 80052b8:	00db      	lsls	r3, r3, #3
 80052ba:	440b      	add	r3, r1
 80052bc:	3358      	adds	r3, #88	; 0x58
 80052be:	2200      	movs	r2, #0
 80052c0:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	015a      	lsls	r2, r3, #5
 80052c6:	693b      	ldr	r3, [r7, #16]
 80052c8:	4413      	add	r3, r2
 80052ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052ce:	68db      	ldr	r3, [r3, #12]
 80052d0:	68fa      	ldr	r2, [r7, #12]
 80052d2:	0151      	lsls	r1, r2, #5
 80052d4:	693a      	ldr	r2, [r7, #16]
 80052d6:	440a      	add	r2, r1
 80052d8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80052dc:	f043 0302 	orr.w	r3, r3, #2
 80052e0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	68fa      	ldr	r2, [r7, #12]
 80052e8:	b2d2      	uxtb	r2, r2
 80052ea:	4611      	mov	r1, r2
 80052ec:	4618      	mov	r0, r3
 80052ee:	f004 fea0 	bl	800a032 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	015a      	lsls	r2, r3, #5
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	4413      	add	r3, r2
 80052fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052fe:	461a      	mov	r2, r3
 8005300:	2301      	movs	r3, #1
 8005302:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8005304:	6879      	ldr	r1, [r7, #4]
 8005306:	68fa      	ldr	r2, [r7, #12]
 8005308:	4613      	mov	r3, r2
 800530a:	009b      	lsls	r3, r3, #2
 800530c:	4413      	add	r3, r2
 800530e:	00db      	lsls	r3, r3, #3
 8005310:	440b      	add	r3, r1
 8005312:	335d      	adds	r3, #93	; 0x5d
 8005314:	2201      	movs	r2, #1
 8005316:	701a      	strb	r2, [r3, #0]
}
 8005318:	e236      	b.n	8005788 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	015a      	lsls	r2, r3, #5
 800531e:	693b      	ldr	r3, [r7, #16]
 8005320:	4413      	add	r3, r2
 8005322:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	f003 0308 	and.w	r3, r3, #8
 800532c:	2b08      	cmp	r3, #8
 800532e:	d12b      	bne.n	8005388 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	015a      	lsls	r2, r3, #5
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	4413      	add	r3, r2
 8005338:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800533c:	461a      	mov	r2, r3
 800533e:	2308      	movs	r3, #8
 8005340:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	015a      	lsls	r2, r3, #5
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	4413      	add	r3, r2
 800534a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	68fa      	ldr	r2, [r7, #12]
 8005352:	0151      	lsls	r1, r2, #5
 8005354:	693a      	ldr	r2, [r7, #16]
 8005356:	440a      	add	r2, r1
 8005358:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800535c:	f043 0302 	orr.w	r3, r3, #2
 8005360:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	68fa      	ldr	r2, [r7, #12]
 8005368:	b2d2      	uxtb	r2, r2
 800536a:	4611      	mov	r1, r2
 800536c:	4618      	mov	r0, r3
 800536e:	f004 fe60 	bl	800a032 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8005372:	6879      	ldr	r1, [r7, #4]
 8005374:	68fa      	ldr	r2, [r7, #12]
 8005376:	4613      	mov	r3, r2
 8005378:	009b      	lsls	r3, r3, #2
 800537a:	4413      	add	r3, r2
 800537c:	00db      	lsls	r3, r3, #3
 800537e:	440b      	add	r3, r1
 8005380:	335d      	adds	r3, #93	; 0x5d
 8005382:	2205      	movs	r2, #5
 8005384:	701a      	strb	r2, [r3, #0]
}
 8005386:	e1ff      	b.n	8005788 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	015a      	lsls	r2, r3, #5
 800538c:	693b      	ldr	r3, [r7, #16]
 800538e:	4413      	add	r3, r2
 8005390:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005394:	689b      	ldr	r3, [r3, #8]
 8005396:	f003 0310 	and.w	r3, r3, #16
 800539a:	2b10      	cmp	r3, #16
 800539c:	d155      	bne.n	800544a <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800539e:	6879      	ldr	r1, [r7, #4]
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	4613      	mov	r3, r2
 80053a4:	009b      	lsls	r3, r3, #2
 80053a6:	4413      	add	r3, r2
 80053a8:	00db      	lsls	r3, r3, #3
 80053aa:	440b      	add	r3, r1
 80053ac:	3358      	adds	r3, #88	; 0x58
 80053ae:	2200      	movs	r2, #0
 80053b0:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80053b2:	6879      	ldr	r1, [r7, #4]
 80053b4:	68fa      	ldr	r2, [r7, #12]
 80053b6:	4613      	mov	r3, r2
 80053b8:	009b      	lsls	r3, r3, #2
 80053ba:	4413      	add	r3, r2
 80053bc:	00db      	lsls	r3, r3, #3
 80053be:	440b      	add	r3, r1
 80053c0:	335d      	adds	r3, #93	; 0x5d
 80053c2:	2203      	movs	r2, #3
 80053c4:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 80053c6:	6879      	ldr	r1, [r7, #4]
 80053c8:	68fa      	ldr	r2, [r7, #12]
 80053ca:	4613      	mov	r3, r2
 80053cc:	009b      	lsls	r3, r3, #2
 80053ce:	4413      	add	r3, r2
 80053d0:	00db      	lsls	r3, r3, #3
 80053d2:	440b      	add	r3, r1
 80053d4:	333d      	adds	r3, #61	; 0x3d
 80053d6:	781b      	ldrb	r3, [r3, #0]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d114      	bne.n	8005406 <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 80053dc:	6879      	ldr	r1, [r7, #4]
 80053de:	68fa      	ldr	r2, [r7, #12]
 80053e0:	4613      	mov	r3, r2
 80053e2:	009b      	lsls	r3, r3, #2
 80053e4:	4413      	add	r3, r2
 80053e6:	00db      	lsls	r3, r3, #3
 80053e8:	440b      	add	r3, r1
 80053ea:	333c      	adds	r3, #60	; 0x3c
 80053ec:	781b      	ldrb	r3, [r3, #0]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d109      	bne.n	8005406 <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 80053f2:	6879      	ldr	r1, [r7, #4]
 80053f4:	68fa      	ldr	r2, [r7, #12]
 80053f6:	4613      	mov	r3, r2
 80053f8:	009b      	lsls	r3, r3, #2
 80053fa:	4413      	add	r3, r2
 80053fc:	00db      	lsls	r3, r3, #3
 80053fe:	440b      	add	r3, r1
 8005400:	333d      	adds	r3, #61	; 0x3d
 8005402:	2201      	movs	r2, #1
 8005404:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	015a      	lsls	r2, r3, #5
 800540a:	693b      	ldr	r3, [r7, #16]
 800540c:	4413      	add	r3, r2
 800540e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005412:	68db      	ldr	r3, [r3, #12]
 8005414:	68fa      	ldr	r2, [r7, #12]
 8005416:	0151      	lsls	r1, r2, #5
 8005418:	693a      	ldr	r2, [r7, #16]
 800541a:	440a      	add	r2, r1
 800541c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005420:	f043 0302 	orr.w	r3, r3, #2
 8005424:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	68fa      	ldr	r2, [r7, #12]
 800542c:	b2d2      	uxtb	r2, r2
 800542e:	4611      	mov	r1, r2
 8005430:	4618      	mov	r0, r3
 8005432:	f004 fdfe 	bl	800a032 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	015a      	lsls	r2, r3, #5
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	4413      	add	r3, r2
 800543e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005442:	461a      	mov	r2, r3
 8005444:	2310      	movs	r3, #16
 8005446:	6093      	str	r3, [r2, #8]
}
 8005448:	e19e      	b.n	8005788 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	015a      	lsls	r2, r3, #5
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	4413      	add	r3, r2
 8005452:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800545c:	2b80      	cmp	r3, #128	; 0x80
 800545e:	d12b      	bne.n	80054b8 <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	015a      	lsls	r2, r3, #5
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	4413      	add	r3, r2
 8005468:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800546c:	68db      	ldr	r3, [r3, #12]
 800546e:	68fa      	ldr	r2, [r7, #12]
 8005470:	0151      	lsls	r1, r2, #5
 8005472:	693a      	ldr	r2, [r7, #16]
 8005474:	440a      	add	r2, r1
 8005476:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800547a:	f043 0302 	orr.w	r3, r3, #2
 800547e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	68fa      	ldr	r2, [r7, #12]
 8005486:	b2d2      	uxtb	r2, r2
 8005488:	4611      	mov	r1, r2
 800548a:	4618      	mov	r0, r3
 800548c:	f004 fdd1 	bl	800a032 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8005490:	6879      	ldr	r1, [r7, #4]
 8005492:	68fa      	ldr	r2, [r7, #12]
 8005494:	4613      	mov	r3, r2
 8005496:	009b      	lsls	r3, r3, #2
 8005498:	4413      	add	r3, r2
 800549a:	00db      	lsls	r3, r3, #3
 800549c:	440b      	add	r3, r1
 800549e:	335d      	adds	r3, #93	; 0x5d
 80054a0:	2206      	movs	r2, #6
 80054a2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	015a      	lsls	r2, r3, #5
 80054a8:	693b      	ldr	r3, [r7, #16]
 80054aa:	4413      	add	r3, r2
 80054ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054b0:	461a      	mov	r2, r3
 80054b2:	2380      	movs	r3, #128	; 0x80
 80054b4:	6093      	str	r3, [r2, #8]
}
 80054b6:	e167      	b.n	8005788 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	015a      	lsls	r2, r3, #5
 80054bc:	693b      	ldr	r3, [r7, #16]
 80054be:	4413      	add	r3, r2
 80054c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054c4:	689b      	ldr	r3, [r3, #8]
 80054c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054ce:	d135      	bne.n	800553c <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	015a      	lsls	r2, r3, #5
 80054d4:	693b      	ldr	r3, [r7, #16]
 80054d6:	4413      	add	r3, r2
 80054d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054dc:	68db      	ldr	r3, [r3, #12]
 80054de:	68fa      	ldr	r2, [r7, #12]
 80054e0:	0151      	lsls	r1, r2, #5
 80054e2:	693a      	ldr	r2, [r7, #16]
 80054e4:	440a      	add	r2, r1
 80054e6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80054ea:	f043 0302 	orr.w	r3, r3, #2
 80054ee:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	68fa      	ldr	r2, [r7, #12]
 80054f6:	b2d2      	uxtb	r2, r2
 80054f8:	4611      	mov	r1, r2
 80054fa:	4618      	mov	r0, r3
 80054fc:	f004 fd99 	bl	800a032 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	015a      	lsls	r2, r3, #5
 8005504:	693b      	ldr	r3, [r7, #16]
 8005506:	4413      	add	r3, r2
 8005508:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800550c:	461a      	mov	r2, r3
 800550e:	2310      	movs	r3, #16
 8005510:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	015a      	lsls	r2, r3, #5
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	4413      	add	r3, r2
 800551a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800551e:	461a      	mov	r2, r3
 8005520:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005524:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8005526:	6879      	ldr	r1, [r7, #4]
 8005528:	68fa      	ldr	r2, [r7, #12]
 800552a:	4613      	mov	r3, r2
 800552c:	009b      	lsls	r3, r3, #2
 800552e:	4413      	add	r3, r2
 8005530:	00db      	lsls	r3, r3, #3
 8005532:	440b      	add	r3, r1
 8005534:	335d      	adds	r3, #93	; 0x5d
 8005536:	2208      	movs	r2, #8
 8005538:	701a      	strb	r2, [r3, #0]
}
 800553a:	e125      	b.n	8005788 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	015a      	lsls	r2, r3, #5
 8005540:	693b      	ldr	r3, [r7, #16]
 8005542:	4413      	add	r3, r2
 8005544:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	f003 0302 	and.w	r3, r3, #2
 800554e:	2b02      	cmp	r3, #2
 8005550:	f040 811a 	bne.w	8005788 <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	015a      	lsls	r2, r3, #5
 8005558:	693b      	ldr	r3, [r7, #16]
 800555a:	4413      	add	r3, r2
 800555c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005560:	68db      	ldr	r3, [r3, #12]
 8005562:	68fa      	ldr	r2, [r7, #12]
 8005564:	0151      	lsls	r1, r2, #5
 8005566:	693a      	ldr	r2, [r7, #16]
 8005568:	440a      	add	r2, r1
 800556a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800556e:	f023 0302 	bic.w	r3, r3, #2
 8005572:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005574:	6879      	ldr	r1, [r7, #4]
 8005576:	68fa      	ldr	r2, [r7, #12]
 8005578:	4613      	mov	r3, r2
 800557a:	009b      	lsls	r3, r3, #2
 800557c:	4413      	add	r3, r2
 800557e:	00db      	lsls	r3, r3, #3
 8005580:	440b      	add	r3, r1
 8005582:	335d      	adds	r3, #93	; 0x5d
 8005584:	781b      	ldrb	r3, [r3, #0]
 8005586:	2b01      	cmp	r3, #1
 8005588:	d137      	bne.n	80055fa <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800558a:	6879      	ldr	r1, [r7, #4]
 800558c:	68fa      	ldr	r2, [r7, #12]
 800558e:	4613      	mov	r3, r2
 8005590:	009b      	lsls	r3, r3, #2
 8005592:	4413      	add	r3, r2
 8005594:	00db      	lsls	r3, r3, #3
 8005596:	440b      	add	r3, r1
 8005598:	335c      	adds	r3, #92	; 0x5c
 800559a:	2201      	movs	r2, #1
 800559c:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800559e:	6879      	ldr	r1, [r7, #4]
 80055a0:	68fa      	ldr	r2, [r7, #12]
 80055a2:	4613      	mov	r3, r2
 80055a4:	009b      	lsls	r3, r3, #2
 80055a6:	4413      	add	r3, r2
 80055a8:	00db      	lsls	r3, r3, #3
 80055aa:	440b      	add	r3, r1
 80055ac:	333f      	adds	r3, #63	; 0x3f
 80055ae:	781b      	ldrb	r3, [r3, #0]
 80055b0:	2b02      	cmp	r3, #2
 80055b2:	d00b      	beq.n	80055cc <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80055b4:	6879      	ldr	r1, [r7, #4]
 80055b6:	68fa      	ldr	r2, [r7, #12]
 80055b8:	4613      	mov	r3, r2
 80055ba:	009b      	lsls	r3, r3, #2
 80055bc:	4413      	add	r3, r2
 80055be:	00db      	lsls	r3, r3, #3
 80055c0:	440b      	add	r3, r1
 80055c2:	333f      	adds	r3, #63	; 0x3f
 80055c4:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80055c6:	2b03      	cmp	r3, #3
 80055c8:	f040 80c5 	bne.w	8005756 <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 80055cc:	6879      	ldr	r1, [r7, #4]
 80055ce:	68fa      	ldr	r2, [r7, #12]
 80055d0:	4613      	mov	r3, r2
 80055d2:	009b      	lsls	r3, r3, #2
 80055d4:	4413      	add	r3, r2
 80055d6:	00db      	lsls	r3, r3, #3
 80055d8:	440b      	add	r3, r1
 80055da:	3351      	adds	r3, #81	; 0x51
 80055dc:	781b      	ldrb	r3, [r3, #0]
 80055de:	f083 0301 	eor.w	r3, r3, #1
 80055e2:	b2d8      	uxtb	r0, r3
 80055e4:	6879      	ldr	r1, [r7, #4]
 80055e6:	68fa      	ldr	r2, [r7, #12]
 80055e8:	4613      	mov	r3, r2
 80055ea:	009b      	lsls	r3, r3, #2
 80055ec:	4413      	add	r3, r2
 80055ee:	00db      	lsls	r3, r3, #3
 80055f0:	440b      	add	r3, r1
 80055f2:	3351      	adds	r3, #81	; 0x51
 80055f4:	4602      	mov	r2, r0
 80055f6:	701a      	strb	r2, [r3, #0]
 80055f8:	e0ad      	b.n	8005756 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80055fa:	6879      	ldr	r1, [r7, #4]
 80055fc:	68fa      	ldr	r2, [r7, #12]
 80055fe:	4613      	mov	r3, r2
 8005600:	009b      	lsls	r3, r3, #2
 8005602:	4413      	add	r3, r2
 8005604:	00db      	lsls	r3, r3, #3
 8005606:	440b      	add	r3, r1
 8005608:	335d      	adds	r3, #93	; 0x5d
 800560a:	781b      	ldrb	r3, [r3, #0]
 800560c:	2b03      	cmp	r3, #3
 800560e:	d10a      	bne.n	8005626 <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005610:	6879      	ldr	r1, [r7, #4]
 8005612:	68fa      	ldr	r2, [r7, #12]
 8005614:	4613      	mov	r3, r2
 8005616:	009b      	lsls	r3, r3, #2
 8005618:	4413      	add	r3, r2
 800561a:	00db      	lsls	r3, r3, #3
 800561c:	440b      	add	r3, r1
 800561e:	335c      	adds	r3, #92	; 0x5c
 8005620:	2202      	movs	r2, #2
 8005622:	701a      	strb	r2, [r3, #0]
 8005624:	e097      	b.n	8005756 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8005626:	6879      	ldr	r1, [r7, #4]
 8005628:	68fa      	ldr	r2, [r7, #12]
 800562a:	4613      	mov	r3, r2
 800562c:	009b      	lsls	r3, r3, #2
 800562e:	4413      	add	r3, r2
 8005630:	00db      	lsls	r3, r3, #3
 8005632:	440b      	add	r3, r1
 8005634:	335d      	adds	r3, #93	; 0x5d
 8005636:	781b      	ldrb	r3, [r3, #0]
 8005638:	2b04      	cmp	r3, #4
 800563a:	d10a      	bne.n	8005652 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800563c:	6879      	ldr	r1, [r7, #4]
 800563e:	68fa      	ldr	r2, [r7, #12]
 8005640:	4613      	mov	r3, r2
 8005642:	009b      	lsls	r3, r3, #2
 8005644:	4413      	add	r3, r2
 8005646:	00db      	lsls	r3, r3, #3
 8005648:	440b      	add	r3, r1
 800564a:	335c      	adds	r3, #92	; 0x5c
 800564c:	2202      	movs	r2, #2
 800564e:	701a      	strb	r2, [r3, #0]
 8005650:	e081      	b.n	8005756 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8005652:	6879      	ldr	r1, [r7, #4]
 8005654:	68fa      	ldr	r2, [r7, #12]
 8005656:	4613      	mov	r3, r2
 8005658:	009b      	lsls	r3, r3, #2
 800565a:	4413      	add	r3, r2
 800565c:	00db      	lsls	r3, r3, #3
 800565e:	440b      	add	r3, r1
 8005660:	335d      	adds	r3, #93	; 0x5d
 8005662:	781b      	ldrb	r3, [r3, #0]
 8005664:	2b05      	cmp	r3, #5
 8005666:	d10a      	bne.n	800567e <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8005668:	6879      	ldr	r1, [r7, #4]
 800566a:	68fa      	ldr	r2, [r7, #12]
 800566c:	4613      	mov	r3, r2
 800566e:	009b      	lsls	r3, r3, #2
 8005670:	4413      	add	r3, r2
 8005672:	00db      	lsls	r3, r3, #3
 8005674:	440b      	add	r3, r1
 8005676:	335c      	adds	r3, #92	; 0x5c
 8005678:	2205      	movs	r2, #5
 800567a:	701a      	strb	r2, [r3, #0]
 800567c:	e06b      	b.n	8005756 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800567e:	6879      	ldr	r1, [r7, #4]
 8005680:	68fa      	ldr	r2, [r7, #12]
 8005682:	4613      	mov	r3, r2
 8005684:	009b      	lsls	r3, r3, #2
 8005686:	4413      	add	r3, r2
 8005688:	00db      	lsls	r3, r3, #3
 800568a:	440b      	add	r3, r1
 800568c:	335d      	adds	r3, #93	; 0x5d
 800568e:	781b      	ldrb	r3, [r3, #0]
 8005690:	2b06      	cmp	r3, #6
 8005692:	d00a      	beq.n	80056aa <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8005694:	6879      	ldr	r1, [r7, #4]
 8005696:	68fa      	ldr	r2, [r7, #12]
 8005698:	4613      	mov	r3, r2
 800569a:	009b      	lsls	r3, r3, #2
 800569c:	4413      	add	r3, r2
 800569e:	00db      	lsls	r3, r3, #3
 80056a0:	440b      	add	r3, r1
 80056a2:	335d      	adds	r3, #93	; 0x5d
 80056a4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80056a6:	2b08      	cmp	r3, #8
 80056a8:	d155      	bne.n	8005756 <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 80056aa:	6879      	ldr	r1, [r7, #4]
 80056ac:	68fa      	ldr	r2, [r7, #12]
 80056ae:	4613      	mov	r3, r2
 80056b0:	009b      	lsls	r3, r3, #2
 80056b2:	4413      	add	r3, r2
 80056b4:	00db      	lsls	r3, r3, #3
 80056b6:	440b      	add	r3, r1
 80056b8:	3358      	adds	r3, #88	; 0x58
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	1c59      	adds	r1, r3, #1
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	68fa      	ldr	r2, [r7, #12]
 80056c2:	4613      	mov	r3, r2
 80056c4:	009b      	lsls	r3, r3, #2
 80056c6:	4413      	add	r3, r2
 80056c8:	00db      	lsls	r3, r3, #3
 80056ca:	4403      	add	r3, r0
 80056cc:	3358      	adds	r3, #88	; 0x58
 80056ce:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 80056d0:	6879      	ldr	r1, [r7, #4]
 80056d2:	68fa      	ldr	r2, [r7, #12]
 80056d4:	4613      	mov	r3, r2
 80056d6:	009b      	lsls	r3, r3, #2
 80056d8:	4413      	add	r3, r2
 80056da:	00db      	lsls	r3, r3, #3
 80056dc:	440b      	add	r3, r1
 80056de:	3358      	adds	r3, #88	; 0x58
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	2b03      	cmp	r3, #3
 80056e4:	d914      	bls.n	8005710 <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80056e6:	6879      	ldr	r1, [r7, #4]
 80056e8:	68fa      	ldr	r2, [r7, #12]
 80056ea:	4613      	mov	r3, r2
 80056ec:	009b      	lsls	r3, r3, #2
 80056ee:	4413      	add	r3, r2
 80056f0:	00db      	lsls	r3, r3, #3
 80056f2:	440b      	add	r3, r1
 80056f4:	3358      	adds	r3, #88	; 0x58
 80056f6:	2200      	movs	r2, #0
 80056f8:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80056fa:	6879      	ldr	r1, [r7, #4]
 80056fc:	68fa      	ldr	r2, [r7, #12]
 80056fe:	4613      	mov	r3, r2
 8005700:	009b      	lsls	r3, r3, #2
 8005702:	4413      	add	r3, r2
 8005704:	00db      	lsls	r3, r3, #3
 8005706:	440b      	add	r3, r1
 8005708:	335c      	adds	r3, #92	; 0x5c
 800570a:	2204      	movs	r2, #4
 800570c:	701a      	strb	r2, [r3, #0]
 800570e:	e009      	b.n	8005724 <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005710:	6879      	ldr	r1, [r7, #4]
 8005712:	68fa      	ldr	r2, [r7, #12]
 8005714:	4613      	mov	r3, r2
 8005716:	009b      	lsls	r3, r3, #2
 8005718:	4413      	add	r3, r2
 800571a:	00db      	lsls	r3, r3, #3
 800571c:	440b      	add	r3, r1
 800571e:	335c      	adds	r3, #92	; 0x5c
 8005720:	2202      	movs	r2, #2
 8005722:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	015a      	lsls	r2, r3, #5
 8005728:	693b      	ldr	r3, [r7, #16]
 800572a:	4413      	add	r3, r2
 800572c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800573a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005742:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	015a      	lsls	r2, r3, #5
 8005748:	693b      	ldr	r3, [r7, #16]
 800574a:	4413      	add	r3, r2
 800574c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005750:	461a      	mov	r2, r3
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	015a      	lsls	r2, r3, #5
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	4413      	add	r3, r2
 800575e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005762:	461a      	mov	r2, r3
 8005764:	2302      	movs	r3, #2
 8005766:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	b2d8      	uxtb	r0, r3
 800576c:	6879      	ldr	r1, [r7, #4]
 800576e:	68fa      	ldr	r2, [r7, #12]
 8005770:	4613      	mov	r3, r2
 8005772:	009b      	lsls	r3, r3, #2
 8005774:	4413      	add	r3, r2
 8005776:	00db      	lsls	r3, r3, #3
 8005778:	440b      	add	r3, r1
 800577a:	335c      	adds	r3, #92	; 0x5c
 800577c:	781b      	ldrb	r3, [r3, #0]
 800577e:	461a      	mov	r2, r3
 8005780:	4601      	mov	r1, r0
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f006 fdf8 	bl	800c378 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8005788:	bf00      	nop
 800578a:	3718      	adds	r7, #24
 800578c:	46bd      	mov	sp, r7
 800578e:	bd80      	pop	{r7, pc}

08005790 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b08a      	sub	sp, #40	; 0x28
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800579e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057a0:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	6a1b      	ldr	r3, [r3, #32]
 80057a8:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 80057aa:	69fb      	ldr	r3, [r7, #28]
 80057ac:	f003 030f 	and.w	r3, r3, #15
 80057b0:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80057b2:	69fb      	ldr	r3, [r7, #28]
 80057b4:	0c5b      	lsrs	r3, r3, #17
 80057b6:	f003 030f 	and.w	r3, r3, #15
 80057ba:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80057bc:	69fb      	ldr	r3, [r7, #28]
 80057be:	091b      	lsrs	r3, r3, #4
 80057c0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80057c4:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	2b02      	cmp	r3, #2
 80057ca:	d003      	beq.n	80057d4 <HCD_RXQLVL_IRQHandler+0x44>
 80057cc:	2b05      	cmp	r3, #5
 80057ce:	f000 8082 	beq.w	80058d6 <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80057d2:	e083      	b.n	80058dc <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d07f      	beq.n	80058da <HCD_RXQLVL_IRQHandler+0x14a>
 80057da:	6879      	ldr	r1, [r7, #4]
 80057dc:	69ba      	ldr	r2, [r7, #24]
 80057de:	4613      	mov	r3, r2
 80057e0:	009b      	lsls	r3, r3, #2
 80057e2:	4413      	add	r3, r2
 80057e4:	00db      	lsls	r3, r3, #3
 80057e6:	440b      	add	r3, r1
 80057e8:	3344      	adds	r3, #68	; 0x44
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d074      	beq.n	80058da <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6818      	ldr	r0, [r3, #0]
 80057f4:	6879      	ldr	r1, [r7, #4]
 80057f6:	69ba      	ldr	r2, [r7, #24]
 80057f8:	4613      	mov	r3, r2
 80057fa:	009b      	lsls	r3, r3, #2
 80057fc:	4413      	add	r3, r2
 80057fe:	00db      	lsls	r3, r3, #3
 8005800:	440b      	add	r3, r1
 8005802:	3344      	adds	r3, #68	; 0x44
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	693a      	ldr	r2, [r7, #16]
 8005808:	b292      	uxth	r2, r2
 800580a:	4619      	mov	r1, r3
 800580c:	f003 ffb5 	bl	800977a <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8005810:	6879      	ldr	r1, [r7, #4]
 8005812:	69ba      	ldr	r2, [r7, #24]
 8005814:	4613      	mov	r3, r2
 8005816:	009b      	lsls	r3, r3, #2
 8005818:	4413      	add	r3, r2
 800581a:	00db      	lsls	r3, r3, #3
 800581c:	440b      	add	r3, r1
 800581e:	3344      	adds	r3, #68	; 0x44
 8005820:	681a      	ldr	r2, [r3, #0]
 8005822:	693b      	ldr	r3, [r7, #16]
 8005824:	18d1      	adds	r1, r2, r3
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	69ba      	ldr	r2, [r7, #24]
 800582a:	4613      	mov	r3, r2
 800582c:	009b      	lsls	r3, r3, #2
 800582e:	4413      	add	r3, r2
 8005830:	00db      	lsls	r3, r3, #3
 8005832:	4403      	add	r3, r0
 8005834:	3344      	adds	r3, #68	; 0x44
 8005836:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8005838:	6879      	ldr	r1, [r7, #4]
 800583a:	69ba      	ldr	r2, [r7, #24]
 800583c:	4613      	mov	r3, r2
 800583e:	009b      	lsls	r3, r3, #2
 8005840:	4413      	add	r3, r2
 8005842:	00db      	lsls	r3, r3, #3
 8005844:	440b      	add	r3, r1
 8005846:	334c      	adds	r3, #76	; 0x4c
 8005848:	681a      	ldr	r2, [r3, #0]
 800584a:	693b      	ldr	r3, [r7, #16]
 800584c:	18d1      	adds	r1, r2, r3
 800584e:	6878      	ldr	r0, [r7, #4]
 8005850:	69ba      	ldr	r2, [r7, #24]
 8005852:	4613      	mov	r3, r2
 8005854:	009b      	lsls	r3, r3, #2
 8005856:	4413      	add	r3, r2
 8005858:	00db      	lsls	r3, r3, #3
 800585a:	4403      	add	r3, r0
 800585c:	334c      	adds	r3, #76	; 0x4c
 800585e:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8005860:	69bb      	ldr	r3, [r7, #24]
 8005862:	015a      	lsls	r2, r3, #5
 8005864:	6a3b      	ldr	r3, [r7, #32]
 8005866:	4413      	add	r3, r2
 8005868:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800586c:	691a      	ldr	r2, [r3, #16]
 800586e:	4b1d      	ldr	r3, [pc, #116]	; (80058e4 <HCD_RXQLVL_IRQHandler+0x154>)
 8005870:	4013      	ands	r3, r2
 8005872:	2b00      	cmp	r3, #0
 8005874:	d031      	beq.n	80058da <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005876:	69bb      	ldr	r3, [r7, #24]
 8005878:	015a      	lsls	r2, r3, #5
 800587a:	6a3b      	ldr	r3, [r7, #32]
 800587c:	4413      	add	r3, r2
 800587e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800588c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005894:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005896:	69bb      	ldr	r3, [r7, #24]
 8005898:	015a      	lsls	r2, r3, #5
 800589a:	6a3b      	ldr	r3, [r7, #32]
 800589c:	4413      	add	r3, r2
 800589e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058a2:	461a      	mov	r2, r3
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 80058a8:	6879      	ldr	r1, [r7, #4]
 80058aa:	69ba      	ldr	r2, [r7, #24]
 80058ac:	4613      	mov	r3, r2
 80058ae:	009b      	lsls	r3, r3, #2
 80058b0:	4413      	add	r3, r2
 80058b2:	00db      	lsls	r3, r3, #3
 80058b4:	440b      	add	r3, r1
 80058b6:	3350      	adds	r3, #80	; 0x50
 80058b8:	781b      	ldrb	r3, [r3, #0]
 80058ba:	f083 0301 	eor.w	r3, r3, #1
 80058be:	b2d8      	uxtb	r0, r3
 80058c0:	6879      	ldr	r1, [r7, #4]
 80058c2:	69ba      	ldr	r2, [r7, #24]
 80058c4:	4613      	mov	r3, r2
 80058c6:	009b      	lsls	r3, r3, #2
 80058c8:	4413      	add	r3, r2
 80058ca:	00db      	lsls	r3, r3, #3
 80058cc:	440b      	add	r3, r1
 80058ce:	3350      	adds	r3, #80	; 0x50
 80058d0:	4602      	mov	r2, r0
 80058d2:	701a      	strb	r2, [r3, #0]
      break;
 80058d4:	e001      	b.n	80058da <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 80058d6:	bf00      	nop
 80058d8:	e000      	b.n	80058dc <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 80058da:	bf00      	nop
  }
}
 80058dc:	bf00      	nop
 80058de:	3728      	adds	r7, #40	; 0x28
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd80      	pop	{r7, pc}
 80058e4:	1ff80000 	.word	0x1ff80000

080058e8 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b086      	sub	sp, #24
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005904:	693b      	ldr	r3, [r7, #16]
 8005906:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005914:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	f003 0302 	and.w	r3, r3, #2
 800591c:	2b02      	cmp	r3, #2
 800591e:	d10b      	bne.n	8005938 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	f003 0301 	and.w	r3, r3, #1
 8005926:	2b01      	cmp	r3, #1
 8005928:	d102      	bne.n	8005930 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f006 fd08 	bl	800c340 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	f043 0302 	orr.w	r3, r3, #2
 8005936:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	f003 0308 	and.w	r3, r3, #8
 800593e:	2b08      	cmp	r3, #8
 8005940:	d132      	bne.n	80059a8 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	f043 0308 	orr.w	r3, r3, #8
 8005948:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	f003 0304 	and.w	r3, r3, #4
 8005950:	2b04      	cmp	r3, #4
 8005952:	d126      	bne.n	80059a2 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	699b      	ldr	r3, [r3, #24]
 8005958:	2b02      	cmp	r3, #2
 800595a:	d113      	bne.n	8005984 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8005962:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005966:	d106      	bne.n	8005976 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	2102      	movs	r1, #2
 800596e:	4618      	mov	r0, r3
 8005970:	f004 f838 	bl	80099e4 <USB_InitFSLSPClkSel>
 8005974:	e011      	b.n	800599a <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	2101      	movs	r1, #1
 800597c:	4618      	mov	r0, r3
 800597e:	f004 f831 	bl	80099e4 <USB_InitFSLSPClkSel>
 8005982:	e00a      	b.n	800599a <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	68db      	ldr	r3, [r3, #12]
 8005988:	2b01      	cmp	r3, #1
 800598a:	d106      	bne.n	800599a <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 800598c:	693b      	ldr	r3, [r7, #16]
 800598e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005992:	461a      	mov	r2, r3
 8005994:	f64e 2360 	movw	r3, #60000	; 0xea60
 8005998:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800599a:	6878      	ldr	r0, [r7, #4]
 800599c:	f006 fcfa 	bl	800c394 <HAL_HCD_PortEnabled_Callback>
 80059a0:	e002      	b.n	80059a8 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f006 fd04 	bl	800c3b0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	f003 0320 	and.w	r3, r3, #32
 80059ae:	2b20      	cmp	r3, #32
 80059b0:	d103      	bne.n	80059ba <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	f043 0320 	orr.w	r3, r3, #32
 80059b8:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80059c0:	461a      	mov	r2, r3
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	6013      	str	r3, [r2, #0]
}
 80059c6:	bf00      	nop
 80059c8:	3718      	adds	r7, #24
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd80      	pop	{r7, pc}
	...

080059d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b084      	sub	sp, #16
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d101      	bne.n	80059e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80059de:	2301      	movs	r3, #1
 80059e0:	e11f      	b.n	8005c22 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059e8:	b2db      	uxtb	r3, r3
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d106      	bne.n	80059fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2200      	movs	r2, #0
 80059f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80059f6:	6878      	ldr	r0, [r7, #4]
 80059f8:	f7fb fdd6 	bl	80015a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2224      	movs	r2, #36	; 0x24
 8005a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	681a      	ldr	r2, [r3, #0]
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f022 0201 	bic.w	r2, r2, #1
 8005a12:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	681a      	ldr	r2, [r3, #0]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005a22:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	681a      	ldr	r2, [r3, #0]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005a32:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005a34:	f001 f80e 	bl	8006a54 <HAL_RCC_GetPCLK1Freq>
 8005a38:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	4a7b      	ldr	r2, [pc, #492]	; (8005c2c <HAL_I2C_Init+0x25c>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d807      	bhi.n	8005a54 <HAL_I2C_Init+0x84>
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	4a7a      	ldr	r2, [pc, #488]	; (8005c30 <HAL_I2C_Init+0x260>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	bf94      	ite	ls
 8005a4c:	2301      	movls	r3, #1
 8005a4e:	2300      	movhi	r3, #0
 8005a50:	b2db      	uxtb	r3, r3
 8005a52:	e006      	b.n	8005a62 <HAL_I2C_Init+0x92>
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	4a77      	ldr	r2, [pc, #476]	; (8005c34 <HAL_I2C_Init+0x264>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	bf94      	ite	ls
 8005a5c:	2301      	movls	r3, #1
 8005a5e:	2300      	movhi	r3, #0
 8005a60:	b2db      	uxtb	r3, r3
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d001      	beq.n	8005a6a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	e0db      	b.n	8005c22 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	4a72      	ldr	r2, [pc, #456]	; (8005c38 <HAL_I2C_Init+0x268>)
 8005a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8005a72:	0c9b      	lsrs	r3, r3, #18
 8005a74:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	68ba      	ldr	r2, [r7, #8]
 8005a86:	430a      	orrs	r2, r1
 8005a88:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	6a1b      	ldr	r3, [r3, #32]
 8005a90:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	4a64      	ldr	r2, [pc, #400]	; (8005c2c <HAL_I2C_Init+0x25c>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d802      	bhi.n	8005aa4 <HAL_I2C_Init+0xd4>
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	3301      	adds	r3, #1
 8005aa2:	e009      	b.n	8005ab8 <HAL_I2C_Init+0xe8>
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005aaa:	fb02 f303 	mul.w	r3, r2, r3
 8005aae:	4a63      	ldr	r2, [pc, #396]	; (8005c3c <HAL_I2C_Init+0x26c>)
 8005ab0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ab4:	099b      	lsrs	r3, r3, #6
 8005ab6:	3301      	adds	r3, #1
 8005ab8:	687a      	ldr	r2, [r7, #4]
 8005aba:	6812      	ldr	r2, [r2, #0]
 8005abc:	430b      	orrs	r3, r1
 8005abe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	69db      	ldr	r3, [r3, #28]
 8005ac6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005aca:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	685b      	ldr	r3, [r3, #4]
 8005ad2:	4956      	ldr	r1, [pc, #344]	; (8005c2c <HAL_I2C_Init+0x25c>)
 8005ad4:	428b      	cmp	r3, r1
 8005ad6:	d80d      	bhi.n	8005af4 <HAL_I2C_Init+0x124>
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	1e59      	subs	r1, r3, #1
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	685b      	ldr	r3, [r3, #4]
 8005ae0:	005b      	lsls	r3, r3, #1
 8005ae2:	fbb1 f3f3 	udiv	r3, r1, r3
 8005ae6:	3301      	adds	r3, #1
 8005ae8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005aec:	2b04      	cmp	r3, #4
 8005aee:	bf38      	it	cc
 8005af0:	2304      	movcc	r3, #4
 8005af2:	e04f      	b.n	8005b94 <HAL_I2C_Init+0x1c4>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	689b      	ldr	r3, [r3, #8]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d111      	bne.n	8005b20 <HAL_I2C_Init+0x150>
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	1e58      	subs	r0, r3, #1
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6859      	ldr	r1, [r3, #4]
 8005b04:	460b      	mov	r3, r1
 8005b06:	005b      	lsls	r3, r3, #1
 8005b08:	440b      	add	r3, r1
 8005b0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005b0e:	3301      	adds	r3, #1
 8005b10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	bf0c      	ite	eq
 8005b18:	2301      	moveq	r3, #1
 8005b1a:	2300      	movne	r3, #0
 8005b1c:	b2db      	uxtb	r3, r3
 8005b1e:	e012      	b.n	8005b46 <HAL_I2C_Init+0x176>
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	1e58      	subs	r0, r3, #1
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6859      	ldr	r1, [r3, #4]
 8005b28:	460b      	mov	r3, r1
 8005b2a:	009b      	lsls	r3, r3, #2
 8005b2c:	440b      	add	r3, r1
 8005b2e:	0099      	lsls	r1, r3, #2
 8005b30:	440b      	add	r3, r1
 8005b32:	fbb0 f3f3 	udiv	r3, r0, r3
 8005b36:	3301      	adds	r3, #1
 8005b38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	bf0c      	ite	eq
 8005b40:	2301      	moveq	r3, #1
 8005b42:	2300      	movne	r3, #0
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d001      	beq.n	8005b4e <HAL_I2C_Init+0x17e>
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e022      	b.n	8005b94 <HAL_I2C_Init+0x1c4>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	689b      	ldr	r3, [r3, #8]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d10e      	bne.n	8005b74 <HAL_I2C_Init+0x1a4>
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	1e58      	subs	r0, r3, #1
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6859      	ldr	r1, [r3, #4]
 8005b5e:	460b      	mov	r3, r1
 8005b60:	005b      	lsls	r3, r3, #1
 8005b62:	440b      	add	r3, r1
 8005b64:	fbb0 f3f3 	udiv	r3, r0, r3
 8005b68:	3301      	adds	r3, #1
 8005b6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005b72:	e00f      	b.n	8005b94 <HAL_I2C_Init+0x1c4>
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	1e58      	subs	r0, r3, #1
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6859      	ldr	r1, [r3, #4]
 8005b7c:	460b      	mov	r3, r1
 8005b7e:	009b      	lsls	r3, r3, #2
 8005b80:	440b      	add	r3, r1
 8005b82:	0099      	lsls	r1, r3, #2
 8005b84:	440b      	add	r3, r1
 8005b86:	fbb0 f3f3 	udiv	r3, r0, r3
 8005b8a:	3301      	adds	r3, #1
 8005b8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b90:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005b94:	6879      	ldr	r1, [r7, #4]
 8005b96:	6809      	ldr	r1, [r1, #0]
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	69da      	ldr	r2, [r3, #28]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6a1b      	ldr	r3, [r3, #32]
 8005bae:	431a      	orrs	r2, r3
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	430a      	orrs	r2, r1
 8005bb6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005bc2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005bc6:	687a      	ldr	r2, [r7, #4]
 8005bc8:	6911      	ldr	r1, [r2, #16]
 8005bca:	687a      	ldr	r2, [r7, #4]
 8005bcc:	68d2      	ldr	r2, [r2, #12]
 8005bce:	4311      	orrs	r1, r2
 8005bd0:	687a      	ldr	r2, [r7, #4]
 8005bd2:	6812      	ldr	r2, [r2, #0]
 8005bd4:	430b      	orrs	r3, r1
 8005bd6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	68db      	ldr	r3, [r3, #12]
 8005bde:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	695a      	ldr	r2, [r3, #20]
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	699b      	ldr	r3, [r3, #24]
 8005bea:	431a      	orrs	r2, r3
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	430a      	orrs	r2, r1
 8005bf2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	681a      	ldr	r2, [r3, #0]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f042 0201 	orr.w	r2, r2, #1
 8005c02:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2200      	movs	r2, #0
 8005c08:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2220      	movs	r2, #32
 8005c0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2200      	movs	r2, #0
 8005c16:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005c20:	2300      	movs	r3, #0
}
 8005c22:	4618      	mov	r0, r3
 8005c24:	3710      	adds	r7, #16
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}
 8005c2a:	bf00      	nop
 8005c2c:	000186a0 	.word	0x000186a0
 8005c30:	001e847f 	.word	0x001e847f
 8005c34:	003d08ff 	.word	0x003d08ff
 8005c38:	431bde83 	.word	0x431bde83
 8005c3c:	10624dd3 	.word	0x10624dd3

08005c40 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b088      	sub	sp, #32
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d101      	bne.n	8005c52 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e154      	b.n	8005efc <HAL_I2S_Init+0x2bc>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c58:	b2db      	uxtb	r3, r3
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d109      	bne.n	8005c72 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	4a98      	ldr	r2, [pc, #608]	; (8005ecc <HAL_I2S_Init+0x28c>)
 8005c6a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	f7fb fce3 	bl	8001638 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2202      	movs	r2, #2
 8005c76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	69db      	ldr	r3, [r3, #28]
 8005c80:	687a      	ldr	r2, [r7, #4]
 8005c82:	6812      	ldr	r2, [r2, #0]
 8005c84:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005c88:	f023 030f 	bic.w	r3, r3, #15
 8005c8c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	2202      	movs	r2, #2
 8005c94:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	695b      	ldr	r3, [r3, #20]
 8005c9a:	2b02      	cmp	r3, #2
 8005c9c:	d06f      	beq.n	8005d7e <HAL_I2S_Init+0x13e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	68db      	ldr	r3, [r3, #12]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d102      	bne.n	8005cac <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8005ca6:	2310      	movs	r3, #16
 8005ca8:	617b      	str	r3, [r7, #20]
 8005caa:	e001      	b.n	8005cb0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005cac:	2320      	movs	r3, #32
 8005cae:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	2b20      	cmp	r3, #32
 8005cb6:	d802      	bhi.n	8005cbe <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	005b      	lsls	r3, r3, #1
 8005cbc:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value **********************************************/
#if defined(I2S_APB1_APB2_FEATURE)
    if (IS_I2S_APB1_INSTANCE(hi2s->Instance))
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a83      	ldr	r2, [pc, #524]	; (8005ed0 <HAL_I2S_Init+0x290>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d004      	beq.n	8005cd2 <HAL_I2S_Init+0x92>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a81      	ldr	r2, [pc, #516]	; (8005ed4 <HAL_I2S_Init+0x294>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d104      	bne.n	8005cdc <HAL_I2S_Init+0x9c>
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB1);
 8005cd2:	2001      	movs	r0, #1
 8005cd4:	f001 f972 	bl	8006fbc <HAL_RCCEx_GetPeriphCLKFreq>
 8005cd8:	60f8      	str	r0, [r7, #12]
 8005cda:	e003      	b.n	8005ce4 <HAL_I2S_Init+0xa4>
    }
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
 8005cdc:	2002      	movs	r0, #2
 8005cde:	f001 f96d 	bl	8006fbc <HAL_RCCEx_GetPeriphCLKFreq>
 8005ce2:	60f8      	str	r0, [r7, #12]
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	691b      	ldr	r3, [r3, #16]
 8005ce8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005cec:	d125      	bne.n	8005d3a <HAL_I2S_Init+0xfa>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	68db      	ldr	r3, [r3, #12]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d010      	beq.n	8005d18 <HAL_I2S_Init+0xd8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	009b      	lsls	r3, r3, #2
 8005cfa:	68fa      	ldr	r2, [r7, #12]
 8005cfc:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d00:	4613      	mov	r3, r2
 8005d02:	009b      	lsls	r3, r3, #2
 8005d04:	4413      	add	r3, r2
 8005d06:	005b      	lsls	r3, r3, #1
 8005d08:	461a      	mov	r2, r3
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	695b      	ldr	r3, [r3, #20]
 8005d0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d12:	3305      	adds	r3, #5
 8005d14:	613b      	str	r3, [r7, #16]
 8005d16:	e01f      	b.n	8005d58 <HAL_I2S_Init+0x118>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005d18:	697b      	ldr	r3, [r7, #20]
 8005d1a:	00db      	lsls	r3, r3, #3
 8005d1c:	68fa      	ldr	r2, [r7, #12]
 8005d1e:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d22:	4613      	mov	r3, r2
 8005d24:	009b      	lsls	r3, r3, #2
 8005d26:	4413      	add	r3, r2
 8005d28:	005b      	lsls	r3, r3, #1
 8005d2a:	461a      	mov	r2, r3
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	695b      	ldr	r3, [r3, #20]
 8005d30:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d34:	3305      	adds	r3, #5
 8005d36:	613b      	str	r3, [r7, #16]
 8005d38:	e00e      	b.n	8005d58 <HAL_I2S_Init+0x118>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005d3a:	68fa      	ldr	r2, [r7, #12]
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d42:	4613      	mov	r3, r2
 8005d44:	009b      	lsls	r3, r3, #2
 8005d46:	4413      	add	r3, r2
 8005d48:	005b      	lsls	r3, r3, #1
 8005d4a:	461a      	mov	r2, r3
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	695b      	ldr	r3, [r3, #20]
 8005d50:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d54:	3305      	adds	r3, #5
 8005d56:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8005d58:	693b      	ldr	r3, [r7, #16]
 8005d5a:	4a5f      	ldr	r2, [pc, #380]	; (8005ed8 <HAL_I2S_Init+0x298>)
 8005d5c:	fba2 2303 	umull	r2, r3, r2, r3
 8005d60:	08db      	lsrs	r3, r3, #3
 8005d62:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8005d64:	693b      	ldr	r3, [r7, #16]
 8005d66:	f003 0301 	and.w	r3, r3, #1
 8005d6a:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005d6c:	693a      	ldr	r2, [r7, #16]
 8005d6e:	69bb      	ldr	r3, [r7, #24]
 8005d70:	1ad3      	subs	r3, r2, r3
 8005d72:	085b      	lsrs	r3, r3, #1
 8005d74:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005d76:	69bb      	ldr	r3, [r7, #24]
 8005d78:	021b      	lsls	r3, r3, #8
 8005d7a:	61bb      	str	r3, [r7, #24]
 8005d7c:	e003      	b.n	8005d86 <HAL_I2S_Init+0x146>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005d7e:	2302      	movs	r3, #2
 8005d80:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8005d82:	2300      	movs	r3, #0
 8005d84:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005d86:	69fb      	ldr	r3, [r7, #28]
 8005d88:	2b01      	cmp	r3, #1
 8005d8a:	d902      	bls.n	8005d92 <HAL_I2S_Init+0x152>
 8005d8c:	69fb      	ldr	r3, [r7, #28]
 8005d8e:	2bff      	cmp	r3, #255	; 0xff
 8005d90:	d907      	bls.n	8005da2 <HAL_I2S_Init+0x162>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d96:	f043 0210 	orr.w	r2, r3, #16
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	e0ac      	b.n	8005efc <HAL_I2S_Init+0x2bc>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	691a      	ldr	r2, [r3, #16]
 8005da6:	69bb      	ldr	r3, [r7, #24]
 8005da8:	ea42 0103 	orr.w	r1, r2, r3
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	69fa      	ldr	r2, [r7, #28]
 8005db2:	430a      	orrs	r2, r1
 8005db4:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	69db      	ldr	r3, [r3, #28]
 8005dbc:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005dc0:	f023 030f 	bic.w	r3, r3, #15
 8005dc4:	687a      	ldr	r2, [r7, #4]
 8005dc6:	6851      	ldr	r1, [r2, #4]
 8005dc8:	687a      	ldr	r2, [r7, #4]
 8005dca:	6892      	ldr	r2, [r2, #8]
 8005dcc:	4311      	orrs	r1, r2
 8005dce:	687a      	ldr	r2, [r7, #4]
 8005dd0:	68d2      	ldr	r2, [r2, #12]
 8005dd2:	4311      	orrs	r1, r2
 8005dd4:	687a      	ldr	r2, [r7, #4]
 8005dd6:	6992      	ldr	r2, [r2, #24]
 8005dd8:	430a      	orrs	r2, r1
 8005dda:	431a      	orrs	r2, r3
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005de4:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	2b30      	cmp	r3, #48	; 0x30
 8005dec:	d003      	beq.n	8005df6 <HAL_I2S_Init+0x1b6>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	689b      	ldr	r3, [r3, #8]
 8005df2:	2bb0      	cmp	r3, #176	; 0xb0
 8005df4:	d107      	bne.n	8005e06 <HAL_I2S_Init+0x1c6>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	69da      	ldr	r2, [r3, #28]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005e04:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6a1b      	ldr	r3, [r3, #32]
 8005e0a:	2b01      	cmp	r3, #1
 8005e0c:	d16e      	bne.n	8005eec <HAL_I2S_Init+0x2ac>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	4a32      	ldr	r2, [pc, #200]	; (8005edc <HAL_I2S_Init+0x29c>)
 8005e12:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a2d      	ldr	r2, [pc, #180]	; (8005ed0 <HAL_I2S_Init+0x290>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d101      	bne.n	8005e22 <HAL_I2S_Init+0x1e2>
 8005e1e:	4b30      	ldr	r3, [pc, #192]	; (8005ee0 <HAL_I2S_Init+0x2a0>)
 8005e20:	e001      	b.n	8005e26 <HAL_I2S_Init+0x1e6>
 8005e22:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005e26:	69db      	ldr	r3, [r3, #28]
 8005e28:	687a      	ldr	r2, [r7, #4]
 8005e2a:	6812      	ldr	r2, [r2, #0]
 8005e2c:	4928      	ldr	r1, [pc, #160]	; (8005ed0 <HAL_I2S_Init+0x290>)
 8005e2e:	428a      	cmp	r2, r1
 8005e30:	d101      	bne.n	8005e36 <HAL_I2S_Init+0x1f6>
 8005e32:	4a2b      	ldr	r2, [pc, #172]	; (8005ee0 <HAL_I2S_Init+0x2a0>)
 8005e34:	e001      	b.n	8005e3a <HAL_I2S_Init+0x1fa>
 8005e36:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8005e3a:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005e3e:	f023 030f 	bic.w	r3, r3, #15
 8005e42:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a21      	ldr	r2, [pc, #132]	; (8005ed0 <HAL_I2S_Init+0x290>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d101      	bne.n	8005e52 <HAL_I2S_Init+0x212>
 8005e4e:	4b24      	ldr	r3, [pc, #144]	; (8005ee0 <HAL_I2S_Init+0x2a0>)
 8005e50:	e001      	b.n	8005e56 <HAL_I2S_Init+0x216>
 8005e52:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005e56:	2202      	movs	r2, #2
 8005e58:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4a1c      	ldr	r2, [pc, #112]	; (8005ed0 <HAL_I2S_Init+0x290>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d101      	bne.n	8005e68 <HAL_I2S_Init+0x228>
 8005e64:	4b1e      	ldr	r3, [pc, #120]	; (8005ee0 <HAL_I2S_Init+0x2a0>)
 8005e66:	e001      	b.n	8005e6c <HAL_I2S_Init+0x22c>
 8005e68:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005e6c:	69db      	ldr	r3, [r3, #28]
 8005e6e:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e78:	d003      	beq.n	8005e82 <HAL_I2S_Init+0x242>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d103      	bne.n	8005e8a <HAL_I2S_Init+0x24a>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8005e82:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005e86:	613b      	str	r3, [r7, #16]
 8005e88:	e001      	b.n	8005e8e <HAL_I2S_Init+0x24e>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	689b      	ldr	r3, [r3, #8]
 8005e96:	b299      	uxth	r1, r3
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	68db      	ldr	r3, [r3, #12]
 8005e9c:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	699b      	ldr	r3, [r3, #24]
 8005ea2:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8005ea4:	4303      	orrs	r3, r0
 8005ea6:	b29b      	uxth	r3, r3
 8005ea8:	430b      	orrs	r3, r1
 8005eaa:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8005eac:	4313      	orrs	r3, r2
 8005eae:	b29a      	uxth	r2, r3
 8005eb0:	897b      	ldrh	r3, [r7, #10]
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	b29b      	uxth	r3, r3
 8005eb6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005eba:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a03      	ldr	r2, [pc, #12]	; (8005ed0 <HAL_I2S_Init+0x290>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d10e      	bne.n	8005ee4 <HAL_I2S_Init+0x2a4>
 8005ec6:	4b06      	ldr	r3, [pc, #24]	; (8005ee0 <HAL_I2S_Init+0x2a0>)
 8005ec8:	e00e      	b.n	8005ee8 <HAL_I2S_Init+0x2a8>
 8005eca:	bf00      	nop
 8005ecc:	08005fbf 	.word	0x08005fbf
 8005ed0:	40003800 	.word	0x40003800
 8005ed4:	40003c00 	.word	0x40003c00
 8005ed8:	cccccccd 	.word	0xcccccccd
 8005edc:	080060d5 	.word	0x080060d5
 8005ee0:	40003400 	.word	0x40003400
 8005ee4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005ee8:	897a      	ldrh	r2, [r7, #10]
 8005eea:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2200      	movs	r2, #0
 8005ef0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2201      	movs	r2, #1
 8005ef6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8005efa:	2300      	movs	r3, #0
}
 8005efc:	4618      	mov	r0, r3
 8005efe:	3720      	adds	r7, #32
 8005f00:	46bd      	mov	sp, r7
 8005f02:	bd80      	pop	{r7, pc}

08005f04 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b082      	sub	sp, #8
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f10:	881a      	ldrh	r2, [r3, #0]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f1c:	1c9a      	adds	r2, r3, #2
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f26:	b29b      	uxth	r3, r3
 8005f28:	3b01      	subs	r3, #1
 8005f2a:	b29a      	uxth	r2, r3
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f34:	b29b      	uxth	r3, r3
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d10e      	bne.n	8005f58 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	685a      	ldr	r2, [r3, #4]
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005f48:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2201      	movs	r2, #1
 8005f4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f7fc fca6 	bl	80028a4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005f58:	bf00      	nop
 8005f5a:	3708      	adds	r7, #8
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bd80      	pop	{r7, pc}

08005f60 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b082      	sub	sp, #8
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	68da      	ldr	r2, [r3, #12]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f72:	b292      	uxth	r2, r2
 8005f74:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f7a:	1c9a      	adds	r2, r3, #2
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005f84:	b29b      	uxth	r3, r3
 8005f86:	3b01      	subs	r3, #1
 8005f88:	b29a      	uxth	r2, r3
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005f92:	b29b      	uxth	r3, r3
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d10e      	bne.n	8005fb6 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	685a      	ldr	r2, [r3, #4]
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005fa6:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2201      	movs	r2, #1
 8005fac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8005fb0:	6878      	ldr	r0, [r7, #4]
 8005fb2:	f7fc fc99 	bl	80028e8 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005fb6:	bf00      	nop
 8005fb8:	3708      	adds	r7, #8
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bd80      	pop	{r7, pc}

08005fbe <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005fbe:	b580      	push	{r7, lr}
 8005fc0:	b086      	sub	sp, #24
 8005fc2:	af00      	add	r7, sp, #0
 8005fc4:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	689b      	ldr	r3, [r3, #8]
 8005fcc:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005fd4:	b2db      	uxtb	r3, r3
 8005fd6:	2b04      	cmp	r3, #4
 8005fd8:	d13a      	bne.n	8006050 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8005fda:	697b      	ldr	r3, [r7, #20]
 8005fdc:	f003 0301 	and.w	r3, r3, #1
 8005fe0:	2b01      	cmp	r3, #1
 8005fe2:	d109      	bne.n	8005ff8 <I2S_IRQHandler+0x3a>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fee:	2b40      	cmp	r3, #64	; 0x40
 8005ff0:	d102      	bne.n	8005ff8 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f7ff ffb4 	bl	8005f60 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ffe:	2b40      	cmp	r3, #64	; 0x40
 8006000:	d126      	bne.n	8006050 <I2S_IRQHandler+0x92>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	685b      	ldr	r3, [r3, #4]
 8006008:	f003 0320 	and.w	r3, r3, #32
 800600c:	2b20      	cmp	r3, #32
 800600e:	d11f      	bne.n	8006050 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	685a      	ldr	r2, [r3, #4]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800601e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006020:	2300      	movs	r3, #0
 8006022:	613b      	str	r3, [r7, #16]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	68db      	ldr	r3, [r3, #12]
 800602a:	613b      	str	r3, [r7, #16]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	689b      	ldr	r3, [r3, #8]
 8006032:	613b      	str	r3, [r7, #16]
 8006034:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2201      	movs	r2, #1
 800603a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006042:	f043 0202 	orr.w	r2, r3, #2
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800604a:	6878      	ldr	r0, [r7, #4]
 800604c:	f7fc fc34 	bl	80028b8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006056:	b2db      	uxtb	r3, r3
 8006058:	2b03      	cmp	r3, #3
 800605a:	d136      	bne.n	80060ca <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	f003 0302 	and.w	r3, r3, #2
 8006062:	2b02      	cmp	r3, #2
 8006064:	d109      	bne.n	800607a <I2S_IRQHandler+0xbc>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	685b      	ldr	r3, [r3, #4]
 800606c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006070:	2b80      	cmp	r3, #128	; 0x80
 8006072:	d102      	bne.n	800607a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8006074:	6878      	ldr	r0, [r7, #4]
 8006076:	f7ff ff45 	bl	8005f04 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	f003 0308 	and.w	r3, r3, #8
 8006080:	2b08      	cmp	r3, #8
 8006082:	d122      	bne.n	80060ca <I2S_IRQHandler+0x10c>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	685b      	ldr	r3, [r3, #4]
 800608a:	f003 0320 	and.w	r3, r3, #32
 800608e:	2b20      	cmp	r3, #32
 8006090:	d11b      	bne.n	80060ca <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	685a      	ldr	r2, [r3, #4]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80060a0:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80060a2:	2300      	movs	r3, #0
 80060a4:	60fb      	str	r3, [r7, #12]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	689b      	ldr	r3, [r3, #8]
 80060ac:	60fb      	str	r3, [r7, #12]
 80060ae:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2201      	movs	r2, #1
 80060b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060bc:	f043 0204 	orr.w	r2, r3, #4
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80060c4:	6878      	ldr	r0, [r7, #4]
 80060c6:	f7fc fbf7 	bl	80028b8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80060ca:	bf00      	nop
 80060cc:	3718      	adds	r7, #24
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}
	...

080060d4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b088      	sub	sp, #32
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	689b      	ldr	r3, [r3, #8]
 80060e2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4aa2      	ldr	r2, [pc, #648]	; (8006374 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d101      	bne.n	80060f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80060ee:	4ba2      	ldr	r3, [pc, #648]	; (8006378 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80060f0:	e001      	b.n	80060f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80060f2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80060f6:	689b      	ldr	r3, [r3, #8]
 80060f8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a9b      	ldr	r2, [pc, #620]	; (8006374 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d101      	bne.n	8006110 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800610c:	4b9a      	ldr	r3, [pc, #616]	; (8006378 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800610e:	e001      	b.n	8006114 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8006110:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006114:	685b      	ldr	r3, [r3, #4]
 8006116:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006120:	d004      	beq.n	800612c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	2b00      	cmp	r3, #0
 8006128:	f040 8099 	bne.w	800625e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800612c:	69fb      	ldr	r3, [r7, #28]
 800612e:	f003 0302 	and.w	r3, r3, #2
 8006132:	2b02      	cmp	r3, #2
 8006134:	d107      	bne.n	8006146 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800613c:	2b00      	cmp	r3, #0
 800613e:	d002      	beq.n	8006146 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8006140:	6878      	ldr	r0, [r7, #4]
 8006142:	f000 f925 	bl	8006390 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8006146:	69bb      	ldr	r3, [r7, #24]
 8006148:	f003 0301 	and.w	r3, r3, #1
 800614c:	2b01      	cmp	r3, #1
 800614e:	d107      	bne.n	8006160 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006156:	2b00      	cmp	r3, #0
 8006158:	d002      	beq.n	8006160 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	f000 f9c8 	bl	80064f0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006160:	69bb      	ldr	r3, [r7, #24]
 8006162:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006166:	2b40      	cmp	r3, #64	; 0x40
 8006168:	d13a      	bne.n	80061e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	f003 0320 	and.w	r3, r3, #32
 8006170:	2b00      	cmp	r3, #0
 8006172:	d035      	beq.n	80061e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	4a7e      	ldr	r2, [pc, #504]	; (8006374 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d101      	bne.n	8006182 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800617e:	4b7e      	ldr	r3, [pc, #504]	; (8006378 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006180:	e001      	b.n	8006186 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8006182:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006186:	685a      	ldr	r2, [r3, #4]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4979      	ldr	r1, [pc, #484]	; (8006374 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800618e:	428b      	cmp	r3, r1
 8006190:	d101      	bne.n	8006196 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8006192:	4b79      	ldr	r3, [pc, #484]	; (8006378 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006194:	e001      	b.n	800619a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8006196:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800619a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800619e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	685a      	ldr	r2, [r3, #4]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80061ae:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80061b0:	2300      	movs	r3, #0
 80061b2:	60fb      	str	r3, [r7, #12]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	68db      	ldr	r3, [r3, #12]
 80061ba:	60fb      	str	r3, [r7, #12]
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	689b      	ldr	r3, [r3, #8]
 80061c2:	60fb      	str	r3, [r7, #12]
 80061c4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2201      	movs	r2, #1
 80061ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061d2:	f043 0202 	orr.w	r2, r3, #2
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80061da:	6878      	ldr	r0, [r7, #4]
 80061dc:	f7fc fb6c 	bl	80028b8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80061e0:	69fb      	ldr	r3, [r7, #28]
 80061e2:	f003 0308 	and.w	r3, r3, #8
 80061e6:	2b08      	cmp	r3, #8
 80061e8:	f040 80be 	bne.w	8006368 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	f003 0320 	and.w	r3, r3, #32
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	f000 80b8 	beq.w	8006368 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	685a      	ldr	r2, [r3, #4]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006206:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a59      	ldr	r2, [pc, #356]	; (8006374 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d101      	bne.n	8006216 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8006212:	4b59      	ldr	r3, [pc, #356]	; (8006378 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006214:	e001      	b.n	800621a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8006216:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800621a:	685a      	ldr	r2, [r3, #4]
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4954      	ldr	r1, [pc, #336]	; (8006374 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006222:	428b      	cmp	r3, r1
 8006224:	d101      	bne.n	800622a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8006226:	4b54      	ldr	r3, [pc, #336]	; (8006378 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006228:	e001      	b.n	800622e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800622a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800622e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006232:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006234:	2300      	movs	r3, #0
 8006236:	60bb      	str	r3, [r7, #8]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	60bb      	str	r3, [r7, #8]
 8006240:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2201      	movs	r2, #1
 8006246:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800624e:	f043 0204 	orr.w	r2, r3, #4
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f7fc fb2e 	bl	80028b8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800625c:	e084      	b.n	8006368 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800625e:	69bb      	ldr	r3, [r7, #24]
 8006260:	f003 0302 	and.w	r3, r3, #2
 8006264:	2b02      	cmp	r3, #2
 8006266:	d107      	bne.n	8006278 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8006268:	693b      	ldr	r3, [r7, #16]
 800626a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800626e:	2b00      	cmp	r3, #0
 8006270:	d002      	beq.n	8006278 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f000 f8be 	bl	80063f4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8006278:	69fb      	ldr	r3, [r7, #28]
 800627a:	f003 0301 	and.w	r3, r3, #1
 800627e:	2b01      	cmp	r3, #1
 8006280:	d107      	bne.n	8006292 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006288:	2b00      	cmp	r3, #0
 800628a:	d002      	beq.n	8006292 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800628c:	6878      	ldr	r0, [r7, #4]
 800628e:	f000 f8fd 	bl	800648c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006292:	69fb      	ldr	r3, [r7, #28]
 8006294:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006298:	2b40      	cmp	r3, #64	; 0x40
 800629a:	d12f      	bne.n	80062fc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	f003 0320 	and.w	r3, r3, #32
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d02a      	beq.n	80062fc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	685a      	ldr	r2, [r3, #4]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80062b4:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4a2e      	ldr	r2, [pc, #184]	; (8006374 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d101      	bne.n	80062c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80062c0:	4b2d      	ldr	r3, [pc, #180]	; (8006378 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80062c2:	e001      	b.n	80062c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80062c4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80062c8:	685a      	ldr	r2, [r3, #4]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4929      	ldr	r1, [pc, #164]	; (8006374 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80062d0:	428b      	cmp	r3, r1
 80062d2:	d101      	bne.n	80062d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80062d4:	4b28      	ldr	r3, [pc, #160]	; (8006378 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80062d6:	e001      	b.n	80062dc <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80062d8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80062dc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80062e0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2201      	movs	r2, #1
 80062e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062ee:	f043 0202 	orr.w	r2, r3, #2
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80062f6:	6878      	ldr	r0, [r7, #4]
 80062f8:	f7fc fade 	bl	80028b8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80062fc:	69bb      	ldr	r3, [r7, #24]
 80062fe:	f003 0308 	and.w	r3, r3, #8
 8006302:	2b08      	cmp	r3, #8
 8006304:	d131      	bne.n	800636a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	f003 0320 	and.w	r3, r3, #32
 800630c:	2b00      	cmp	r3, #0
 800630e:	d02c      	beq.n	800636a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4a17      	ldr	r2, [pc, #92]	; (8006374 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d101      	bne.n	800631e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800631a:	4b17      	ldr	r3, [pc, #92]	; (8006378 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800631c:	e001      	b.n	8006322 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800631e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006322:	685a      	ldr	r2, [r3, #4]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4912      	ldr	r1, [pc, #72]	; (8006374 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800632a:	428b      	cmp	r3, r1
 800632c:	d101      	bne.n	8006332 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 800632e:	4b12      	ldr	r3, [pc, #72]	; (8006378 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006330:	e001      	b.n	8006336 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8006332:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006336:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800633a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	685a      	ldr	r2, [r3, #4]
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800634a:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2201      	movs	r2, #1
 8006350:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006358:	f043 0204 	orr.w	r2, r3, #4
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006360:	6878      	ldr	r0, [r7, #4]
 8006362:	f7fc faa9 	bl	80028b8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006366:	e000      	b.n	800636a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006368:	bf00      	nop
}
 800636a:	bf00      	nop
 800636c:	3720      	adds	r7, #32
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}
 8006372:	bf00      	nop
 8006374:	40003800 	.word	0x40003800
 8006378:	40003400 	.word	0x40003400

0800637c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800637c:	b480      	push	{r7}
 800637e:	b083      	sub	sp, #12
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8006384:	bf00      	nop
 8006386:	370c      	adds	r7, #12
 8006388:	46bd      	mov	sp, r7
 800638a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638e:	4770      	bx	lr

08006390 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b082      	sub	sp, #8
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800639c:	1c99      	adds	r1, r3, #2
 800639e:	687a      	ldr	r2, [r7, #4]
 80063a0:	6251      	str	r1, [r2, #36]	; 0x24
 80063a2:	881a      	ldrh	r2, [r3, #0]
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063ae:	b29b      	uxth	r3, r3
 80063b0:	3b01      	subs	r3, #1
 80063b2:	b29a      	uxth	r2, r3
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063bc:	b29b      	uxth	r3, r3
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d113      	bne.n	80063ea <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	685a      	ldr	r2, [r3, #4]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80063d0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80063d6:	b29b      	uxth	r3, r3
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d106      	bne.n	80063ea <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2201      	movs	r2, #1
 80063e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80063e4:	6878      	ldr	r0, [r7, #4]
 80063e6:	f7ff ffc9 	bl	800637c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80063ea:	bf00      	nop
 80063ec:	3708      	adds	r7, #8
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}
	...

080063f4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b082      	sub	sp, #8
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006400:	1c99      	adds	r1, r3, #2
 8006402:	687a      	ldr	r2, [r7, #4]
 8006404:	6251      	str	r1, [r2, #36]	; 0x24
 8006406:	8819      	ldrh	r1, [r3, #0]
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	4a1d      	ldr	r2, [pc, #116]	; (8006484 <I2SEx_TxISR_I2SExt+0x90>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d101      	bne.n	8006416 <I2SEx_TxISR_I2SExt+0x22>
 8006412:	4b1d      	ldr	r3, [pc, #116]	; (8006488 <I2SEx_TxISR_I2SExt+0x94>)
 8006414:	e001      	b.n	800641a <I2SEx_TxISR_I2SExt+0x26>
 8006416:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800641a:	460a      	mov	r2, r1
 800641c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006422:	b29b      	uxth	r3, r3
 8006424:	3b01      	subs	r3, #1
 8006426:	b29a      	uxth	r2, r3
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006430:	b29b      	uxth	r3, r3
 8006432:	2b00      	cmp	r3, #0
 8006434:	d121      	bne.n	800647a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a12      	ldr	r2, [pc, #72]	; (8006484 <I2SEx_TxISR_I2SExt+0x90>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d101      	bne.n	8006444 <I2SEx_TxISR_I2SExt+0x50>
 8006440:	4b11      	ldr	r3, [pc, #68]	; (8006488 <I2SEx_TxISR_I2SExt+0x94>)
 8006442:	e001      	b.n	8006448 <I2SEx_TxISR_I2SExt+0x54>
 8006444:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006448:	685a      	ldr	r2, [r3, #4]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	490d      	ldr	r1, [pc, #52]	; (8006484 <I2SEx_TxISR_I2SExt+0x90>)
 8006450:	428b      	cmp	r3, r1
 8006452:	d101      	bne.n	8006458 <I2SEx_TxISR_I2SExt+0x64>
 8006454:	4b0c      	ldr	r3, [pc, #48]	; (8006488 <I2SEx_TxISR_I2SExt+0x94>)
 8006456:	e001      	b.n	800645c <I2SEx_TxISR_I2SExt+0x68>
 8006458:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800645c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006460:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006466:	b29b      	uxth	r3, r3
 8006468:	2b00      	cmp	r3, #0
 800646a:	d106      	bne.n	800647a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2201      	movs	r2, #1
 8006470:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	f7ff ff81 	bl	800637c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800647a:	bf00      	nop
 800647c:	3708      	adds	r7, #8
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}
 8006482:	bf00      	nop
 8006484:	40003800 	.word	0x40003800
 8006488:	40003400 	.word	0x40003400

0800648c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b082      	sub	sp, #8
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	68d8      	ldr	r0, [r3, #12]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800649e:	1c99      	adds	r1, r3, #2
 80064a0:	687a      	ldr	r2, [r7, #4]
 80064a2:	62d1      	str	r1, [r2, #44]	; 0x2c
 80064a4:	b282      	uxth	r2, r0
 80064a6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80064ac:	b29b      	uxth	r3, r3
 80064ae:	3b01      	subs	r3, #1
 80064b0:	b29a      	uxth	r2, r3
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80064ba:	b29b      	uxth	r3, r3
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d113      	bne.n	80064e8 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	685a      	ldr	r2, [r3, #4]
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80064ce:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064d4:	b29b      	uxth	r3, r3
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d106      	bne.n	80064e8 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2201      	movs	r2, #1
 80064de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f7ff ff4a 	bl	800637c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80064e8:	bf00      	nop
 80064ea:	3708      	adds	r7, #8
 80064ec:	46bd      	mov	sp, r7
 80064ee:	bd80      	pop	{r7, pc}

080064f0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b082      	sub	sp, #8
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4a20      	ldr	r2, [pc, #128]	; (8006580 <I2SEx_RxISR_I2SExt+0x90>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d101      	bne.n	8006506 <I2SEx_RxISR_I2SExt+0x16>
 8006502:	4b20      	ldr	r3, [pc, #128]	; (8006584 <I2SEx_RxISR_I2SExt+0x94>)
 8006504:	e001      	b.n	800650a <I2SEx_RxISR_I2SExt+0x1a>
 8006506:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800650a:	68d8      	ldr	r0, [r3, #12]
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006510:	1c99      	adds	r1, r3, #2
 8006512:	687a      	ldr	r2, [r7, #4]
 8006514:	62d1      	str	r1, [r2, #44]	; 0x2c
 8006516:	b282      	uxth	r2, r0
 8006518:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800651e:	b29b      	uxth	r3, r3
 8006520:	3b01      	subs	r3, #1
 8006522:	b29a      	uxth	r2, r3
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800652c:	b29b      	uxth	r3, r3
 800652e:	2b00      	cmp	r3, #0
 8006530:	d121      	bne.n	8006576 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4a12      	ldr	r2, [pc, #72]	; (8006580 <I2SEx_RxISR_I2SExt+0x90>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d101      	bne.n	8006540 <I2SEx_RxISR_I2SExt+0x50>
 800653c:	4b11      	ldr	r3, [pc, #68]	; (8006584 <I2SEx_RxISR_I2SExt+0x94>)
 800653e:	e001      	b.n	8006544 <I2SEx_RxISR_I2SExt+0x54>
 8006540:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006544:	685a      	ldr	r2, [r3, #4]
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	490d      	ldr	r1, [pc, #52]	; (8006580 <I2SEx_RxISR_I2SExt+0x90>)
 800654c:	428b      	cmp	r3, r1
 800654e:	d101      	bne.n	8006554 <I2SEx_RxISR_I2SExt+0x64>
 8006550:	4b0c      	ldr	r3, [pc, #48]	; (8006584 <I2SEx_RxISR_I2SExt+0x94>)
 8006552:	e001      	b.n	8006558 <I2SEx_RxISR_I2SExt+0x68>
 8006554:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006558:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800655c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006562:	b29b      	uxth	r3, r3
 8006564:	2b00      	cmp	r3, #0
 8006566:	d106      	bne.n	8006576 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2201      	movs	r2, #1
 800656c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f7ff ff03 	bl	800637c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006576:	bf00      	nop
 8006578:	3708      	adds	r7, #8
 800657a:	46bd      	mov	sp, r7
 800657c:	bd80      	pop	{r7, pc}
 800657e:	bf00      	nop
 8006580:	40003800 	.word	0x40003800
 8006584:	40003400 	.word	0x40003400

08006588 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b086      	sub	sp, #24
 800658c:	af02      	add	r7, sp, #8
 800658e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8006590:	f7fc fd1c 	bl	8002fcc <HAL_GetTick>
 8006594:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d101      	bne.n	80065a0 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800659c:	2301      	movs	r3, #1
 800659e:	e069      	b.n	8006674 <HAL_QSPI_Init+0xec>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80065a6:	b2db      	uxtb	r3, r3
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d10b      	bne.n	80065c4 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2200      	movs	r2, #0
 80065b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	f7fb f8f9 	bl	80017ac <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80065ba:	f241 3188 	movw	r1, #5000	; 0x1388
 80065be:	6878      	ldr	r0, [r7, #4]
 80065c0:	f000 f85e 	bl	8006680 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	3b01      	subs	r3, #1
 80065d4:	021a      	lsls	r2, r3, #8
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	430a      	orrs	r2, r1
 80065dc:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80065e2:	9300      	str	r3, [sp, #0]
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2200      	movs	r2, #0
 80065e8:	2120      	movs	r1, #32
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f000 f856 	bl	800669c <QSPI_WaitFlagStateUntilTimeout>
 80065f0:	4603      	mov	r3, r0
 80065f2:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80065f4:	7afb      	ldrb	r3, [r7, #11]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d137      	bne.n	800666a <HAL_QSPI_Init+0xe2>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006604:	f023 03d0 	bic.w	r3, r3, #208	; 0xd0
 8006608:	687a      	ldr	r2, [r7, #4]
 800660a:	6852      	ldr	r2, [r2, #4]
 800660c:	0611      	lsls	r1, r2, #24
 800660e:	687a      	ldr	r2, [r7, #4]
 8006610:	68d2      	ldr	r2, [r2, #12]
 8006612:	4311      	orrs	r1, r2
 8006614:	687a      	ldr	r2, [r7, #4]
 8006616:	69d2      	ldr	r2, [r2, #28]
 8006618:	4311      	orrs	r1, r2
 800661a:	687a      	ldr	r2, [r7, #4]
 800661c:	6a12      	ldr	r2, [r2, #32]
 800661e:	4311      	orrs	r1, r2
 8006620:	687a      	ldr	r2, [r7, #4]
 8006622:	6812      	ldr	r2, [r2, #0]
 8006624:	430b      	orrs	r3, r1
 8006626:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	685a      	ldr	r2, [r3, #4]
 800662e:	4b13      	ldr	r3, [pc, #76]	; (800667c <HAL_QSPI_Init+0xf4>)
 8006630:	4013      	ands	r3, r2
 8006632:	687a      	ldr	r2, [r7, #4]
 8006634:	6912      	ldr	r2, [r2, #16]
 8006636:	0411      	lsls	r1, r2, #16
 8006638:	687a      	ldr	r2, [r7, #4]
 800663a:	6952      	ldr	r2, [r2, #20]
 800663c:	4311      	orrs	r1, r2
 800663e:	687a      	ldr	r2, [r7, #4]
 8006640:	6992      	ldr	r2, [r2, #24]
 8006642:	4311      	orrs	r1, r2
 8006644:	687a      	ldr	r2, [r7, #4]
 8006646:	6812      	ldr	r2, [r2, #0]
 8006648:	430b      	orrs	r3, r1
 800664a:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	681a      	ldr	r2, [r3, #0]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f042 0201 	orr.w	r2, r2, #1
 800665a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2200      	movs	r2, #0
 8006660:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2201      	movs	r2, #1
 8006666:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2200      	movs	r2, #0
 800666e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8006672:	7afb      	ldrb	r3, [r7, #11]
}
 8006674:	4618      	mov	r0, r3
 8006676:	3710      	adds	r7, #16
 8006678:	46bd      	mov	sp, r7
 800667a:	bd80      	pop	{r7, pc}
 800667c:	ffe0f8fe 	.word	0xffe0f8fe

08006680 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8006680:	b480      	push	{r7}
 8006682:	b083      	sub	sp, #12
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
 8006688:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	683a      	ldr	r2, [r7, #0]
 800668e:	649a      	str	r2, [r3, #72]	; 0x48
}
 8006690:	bf00      	nop
 8006692:	370c      	adds	r7, #12
 8006694:	46bd      	mov	sp, r7
 8006696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669a:	4770      	bx	lr

0800669c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b084      	sub	sp, #16
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	60f8      	str	r0, [r7, #12]
 80066a4:	60b9      	str	r1, [r7, #8]
 80066a6:	603b      	str	r3, [r7, #0]
 80066a8:	4613      	mov	r3, r2
 80066aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80066ac:	e01a      	b.n	80066e4 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066ae:	69bb      	ldr	r3, [r7, #24]
 80066b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066b4:	d016      	beq.n	80066e4 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066b6:	f7fc fc89 	bl	8002fcc <HAL_GetTick>
 80066ba:	4602      	mov	r2, r0
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	1ad3      	subs	r3, r2, r3
 80066c0:	69ba      	ldr	r2, [r7, #24]
 80066c2:	429a      	cmp	r2, r3
 80066c4:	d302      	bcc.n	80066cc <QSPI_WaitFlagStateUntilTimeout+0x30>
 80066c6:	69bb      	ldr	r3, [r7, #24]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d10b      	bne.n	80066e4 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2204      	movs	r2, #4
 80066d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066d8:	f043 0201 	orr.w	r2, r3, #1
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 80066e0:	2301      	movs	r3, #1
 80066e2:	e00e      	b.n	8006702 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	689a      	ldr	r2, [r3, #8]
 80066ea:	68bb      	ldr	r3, [r7, #8]
 80066ec:	4013      	ands	r3, r2
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	bf14      	ite	ne
 80066f2:	2301      	movne	r3, #1
 80066f4:	2300      	moveq	r3, #0
 80066f6:	b2db      	uxtb	r3, r3
 80066f8:	461a      	mov	r2, r3
 80066fa:	79fb      	ldrb	r3, [r7, #7]
 80066fc:	429a      	cmp	r2, r3
 80066fe:	d1d6      	bne.n	80066ae <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006700:	2300      	movs	r3, #0
}
 8006702:	4618      	mov	r0, r3
 8006704:	3710      	adds	r7, #16
 8006706:	46bd      	mov	sp, r7
 8006708:	bd80      	pop	{r7, pc}
	...

0800670c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b084      	sub	sp, #16
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
 8006714:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d101      	bne.n	8006720 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	e0cc      	b.n	80068ba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006720:	4b68      	ldr	r3, [pc, #416]	; (80068c4 <HAL_RCC_ClockConfig+0x1b8>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f003 030f 	and.w	r3, r3, #15
 8006728:	683a      	ldr	r2, [r7, #0]
 800672a:	429a      	cmp	r2, r3
 800672c:	d90c      	bls.n	8006748 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800672e:	4b65      	ldr	r3, [pc, #404]	; (80068c4 <HAL_RCC_ClockConfig+0x1b8>)
 8006730:	683a      	ldr	r2, [r7, #0]
 8006732:	b2d2      	uxtb	r2, r2
 8006734:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006736:	4b63      	ldr	r3, [pc, #396]	; (80068c4 <HAL_RCC_ClockConfig+0x1b8>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f003 030f 	and.w	r3, r3, #15
 800673e:	683a      	ldr	r2, [r7, #0]
 8006740:	429a      	cmp	r2, r3
 8006742:	d001      	beq.n	8006748 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006744:	2301      	movs	r3, #1
 8006746:	e0b8      	b.n	80068ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f003 0302 	and.w	r3, r3, #2
 8006750:	2b00      	cmp	r3, #0
 8006752:	d020      	beq.n	8006796 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f003 0304 	and.w	r3, r3, #4
 800675c:	2b00      	cmp	r3, #0
 800675e:	d005      	beq.n	800676c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006760:	4b59      	ldr	r3, [pc, #356]	; (80068c8 <HAL_RCC_ClockConfig+0x1bc>)
 8006762:	689b      	ldr	r3, [r3, #8]
 8006764:	4a58      	ldr	r2, [pc, #352]	; (80068c8 <HAL_RCC_ClockConfig+0x1bc>)
 8006766:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800676a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f003 0308 	and.w	r3, r3, #8
 8006774:	2b00      	cmp	r3, #0
 8006776:	d005      	beq.n	8006784 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006778:	4b53      	ldr	r3, [pc, #332]	; (80068c8 <HAL_RCC_ClockConfig+0x1bc>)
 800677a:	689b      	ldr	r3, [r3, #8]
 800677c:	4a52      	ldr	r2, [pc, #328]	; (80068c8 <HAL_RCC_ClockConfig+0x1bc>)
 800677e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006782:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006784:	4b50      	ldr	r3, [pc, #320]	; (80068c8 <HAL_RCC_ClockConfig+0x1bc>)
 8006786:	689b      	ldr	r3, [r3, #8]
 8006788:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	689b      	ldr	r3, [r3, #8]
 8006790:	494d      	ldr	r1, [pc, #308]	; (80068c8 <HAL_RCC_ClockConfig+0x1bc>)
 8006792:	4313      	orrs	r3, r2
 8006794:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f003 0301 	and.w	r3, r3, #1
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d044      	beq.n	800682c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	2b01      	cmp	r3, #1
 80067a8:	d107      	bne.n	80067ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067aa:	4b47      	ldr	r3, [pc, #284]	; (80068c8 <HAL_RCC_ClockConfig+0x1bc>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d119      	bne.n	80067ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067b6:	2301      	movs	r3, #1
 80067b8:	e07f      	b.n	80068ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	685b      	ldr	r3, [r3, #4]
 80067be:	2b02      	cmp	r3, #2
 80067c0:	d003      	beq.n	80067ca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80067c6:	2b03      	cmp	r3, #3
 80067c8:	d107      	bne.n	80067da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067ca:	4b3f      	ldr	r3, [pc, #252]	; (80068c8 <HAL_RCC_ClockConfig+0x1bc>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d109      	bne.n	80067ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067d6:	2301      	movs	r3, #1
 80067d8:	e06f      	b.n	80068ba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067da:	4b3b      	ldr	r3, [pc, #236]	; (80068c8 <HAL_RCC_ClockConfig+0x1bc>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f003 0302 	and.w	r3, r3, #2
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d101      	bne.n	80067ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067e6:	2301      	movs	r3, #1
 80067e8:	e067      	b.n	80068ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80067ea:	4b37      	ldr	r3, [pc, #220]	; (80068c8 <HAL_RCC_ClockConfig+0x1bc>)
 80067ec:	689b      	ldr	r3, [r3, #8]
 80067ee:	f023 0203 	bic.w	r2, r3, #3
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	4934      	ldr	r1, [pc, #208]	; (80068c8 <HAL_RCC_ClockConfig+0x1bc>)
 80067f8:	4313      	orrs	r3, r2
 80067fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80067fc:	f7fc fbe6 	bl	8002fcc <HAL_GetTick>
 8006800:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006802:	e00a      	b.n	800681a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006804:	f7fc fbe2 	bl	8002fcc <HAL_GetTick>
 8006808:	4602      	mov	r2, r0
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	1ad3      	subs	r3, r2, r3
 800680e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006812:	4293      	cmp	r3, r2
 8006814:	d901      	bls.n	800681a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006816:	2303      	movs	r3, #3
 8006818:	e04f      	b.n	80068ba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800681a:	4b2b      	ldr	r3, [pc, #172]	; (80068c8 <HAL_RCC_ClockConfig+0x1bc>)
 800681c:	689b      	ldr	r3, [r3, #8]
 800681e:	f003 020c 	and.w	r2, r3, #12
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	685b      	ldr	r3, [r3, #4]
 8006826:	009b      	lsls	r3, r3, #2
 8006828:	429a      	cmp	r2, r3
 800682a:	d1eb      	bne.n	8006804 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800682c:	4b25      	ldr	r3, [pc, #148]	; (80068c4 <HAL_RCC_ClockConfig+0x1b8>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f003 030f 	and.w	r3, r3, #15
 8006834:	683a      	ldr	r2, [r7, #0]
 8006836:	429a      	cmp	r2, r3
 8006838:	d20c      	bcs.n	8006854 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800683a:	4b22      	ldr	r3, [pc, #136]	; (80068c4 <HAL_RCC_ClockConfig+0x1b8>)
 800683c:	683a      	ldr	r2, [r7, #0]
 800683e:	b2d2      	uxtb	r2, r2
 8006840:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006842:	4b20      	ldr	r3, [pc, #128]	; (80068c4 <HAL_RCC_ClockConfig+0x1b8>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f003 030f 	and.w	r3, r3, #15
 800684a:	683a      	ldr	r2, [r7, #0]
 800684c:	429a      	cmp	r2, r3
 800684e:	d001      	beq.n	8006854 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006850:	2301      	movs	r3, #1
 8006852:	e032      	b.n	80068ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f003 0304 	and.w	r3, r3, #4
 800685c:	2b00      	cmp	r3, #0
 800685e:	d008      	beq.n	8006872 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006860:	4b19      	ldr	r3, [pc, #100]	; (80068c8 <HAL_RCC_ClockConfig+0x1bc>)
 8006862:	689b      	ldr	r3, [r3, #8]
 8006864:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	68db      	ldr	r3, [r3, #12]
 800686c:	4916      	ldr	r1, [pc, #88]	; (80068c8 <HAL_RCC_ClockConfig+0x1bc>)
 800686e:	4313      	orrs	r3, r2
 8006870:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f003 0308 	and.w	r3, r3, #8
 800687a:	2b00      	cmp	r3, #0
 800687c:	d009      	beq.n	8006892 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800687e:	4b12      	ldr	r3, [pc, #72]	; (80068c8 <HAL_RCC_ClockConfig+0x1bc>)
 8006880:	689b      	ldr	r3, [r3, #8]
 8006882:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	691b      	ldr	r3, [r3, #16]
 800688a:	00db      	lsls	r3, r3, #3
 800688c:	490e      	ldr	r1, [pc, #56]	; (80068c8 <HAL_RCC_ClockConfig+0x1bc>)
 800688e:	4313      	orrs	r3, r2
 8006890:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006892:	f000 f821 	bl	80068d8 <HAL_RCC_GetSysClockFreq>
 8006896:	4601      	mov	r1, r0
 8006898:	4b0b      	ldr	r3, [pc, #44]	; (80068c8 <HAL_RCC_ClockConfig+0x1bc>)
 800689a:	689b      	ldr	r3, [r3, #8]
 800689c:	091b      	lsrs	r3, r3, #4
 800689e:	f003 030f 	and.w	r3, r3, #15
 80068a2:	4a0a      	ldr	r2, [pc, #40]	; (80068cc <HAL_RCC_ClockConfig+0x1c0>)
 80068a4:	5cd3      	ldrb	r3, [r2, r3]
 80068a6:	fa21 f303 	lsr.w	r3, r1, r3
 80068aa:	4a09      	ldr	r2, [pc, #36]	; (80068d0 <HAL_RCC_ClockConfig+0x1c4>)
 80068ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80068ae:	4b09      	ldr	r3, [pc, #36]	; (80068d4 <HAL_RCC_ClockConfig+0x1c8>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4618      	mov	r0, r3
 80068b4:	f7fc fb46 	bl	8002f44 <HAL_InitTick>

  return HAL_OK;
 80068b8:	2300      	movs	r3, #0
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	3710      	adds	r7, #16
 80068be:	46bd      	mov	sp, r7
 80068c0:	bd80      	pop	{r7, pc}
 80068c2:	bf00      	nop
 80068c4:	40023c00 	.word	0x40023c00
 80068c8:	40023800 	.word	0x40023800
 80068cc:	0800ca44 	.word	0x0800ca44
 80068d0:	20000000 	.word	0x20000000
 80068d4:	2000005c 	.word	0x2000005c

080068d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80068d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80068da:	b085      	sub	sp, #20
 80068dc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80068de:	2300      	movs	r3, #0
 80068e0:	607b      	str	r3, [r7, #4]
 80068e2:	2300      	movs	r3, #0
 80068e4:	60fb      	str	r3, [r7, #12]
 80068e6:	2300      	movs	r3, #0
 80068e8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80068ea:	2300      	movs	r3, #0
 80068ec:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80068ee:	4b50      	ldr	r3, [pc, #320]	; (8006a30 <HAL_RCC_GetSysClockFreq+0x158>)
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	f003 030c 	and.w	r3, r3, #12
 80068f6:	2b04      	cmp	r3, #4
 80068f8:	d007      	beq.n	800690a <HAL_RCC_GetSysClockFreq+0x32>
 80068fa:	2b08      	cmp	r3, #8
 80068fc:	d008      	beq.n	8006910 <HAL_RCC_GetSysClockFreq+0x38>
 80068fe:	2b00      	cmp	r3, #0
 8006900:	f040 808d 	bne.w	8006a1e <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006904:	4b4b      	ldr	r3, [pc, #300]	; (8006a34 <HAL_RCC_GetSysClockFreq+0x15c>)
 8006906:	60bb      	str	r3, [r7, #8]
       break;
 8006908:	e08c      	b.n	8006a24 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800690a:	4b4b      	ldr	r3, [pc, #300]	; (8006a38 <HAL_RCC_GetSysClockFreq+0x160>)
 800690c:	60bb      	str	r3, [r7, #8]
      break;
 800690e:	e089      	b.n	8006a24 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006910:	4b47      	ldr	r3, [pc, #284]	; (8006a30 <HAL_RCC_GetSysClockFreq+0x158>)
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006918:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800691a:	4b45      	ldr	r3, [pc, #276]	; (8006a30 <HAL_RCC_GetSysClockFreq+0x158>)
 800691c:	685b      	ldr	r3, [r3, #4]
 800691e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006922:	2b00      	cmp	r3, #0
 8006924:	d023      	beq.n	800696e <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006926:	4b42      	ldr	r3, [pc, #264]	; (8006a30 <HAL_RCC_GetSysClockFreq+0x158>)
 8006928:	685b      	ldr	r3, [r3, #4]
 800692a:	099b      	lsrs	r3, r3, #6
 800692c:	f04f 0400 	mov.w	r4, #0
 8006930:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006934:	f04f 0200 	mov.w	r2, #0
 8006938:	ea03 0501 	and.w	r5, r3, r1
 800693c:	ea04 0602 	and.w	r6, r4, r2
 8006940:	4a3d      	ldr	r2, [pc, #244]	; (8006a38 <HAL_RCC_GetSysClockFreq+0x160>)
 8006942:	fb02 f106 	mul.w	r1, r2, r6
 8006946:	2200      	movs	r2, #0
 8006948:	fb02 f205 	mul.w	r2, r2, r5
 800694c:	440a      	add	r2, r1
 800694e:	493a      	ldr	r1, [pc, #232]	; (8006a38 <HAL_RCC_GetSysClockFreq+0x160>)
 8006950:	fba5 0101 	umull	r0, r1, r5, r1
 8006954:	1853      	adds	r3, r2, r1
 8006956:	4619      	mov	r1, r3
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	f04f 0400 	mov.w	r4, #0
 800695e:	461a      	mov	r2, r3
 8006960:	4623      	mov	r3, r4
 8006962:	f7f9 fc59 	bl	8000218 <__aeabi_uldivmod>
 8006966:	4603      	mov	r3, r0
 8006968:	460c      	mov	r4, r1
 800696a:	60fb      	str	r3, [r7, #12]
 800696c:	e049      	b.n	8006a02 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800696e:	4b30      	ldr	r3, [pc, #192]	; (8006a30 <HAL_RCC_GetSysClockFreq+0x158>)
 8006970:	685b      	ldr	r3, [r3, #4]
 8006972:	099b      	lsrs	r3, r3, #6
 8006974:	f04f 0400 	mov.w	r4, #0
 8006978:	f240 11ff 	movw	r1, #511	; 0x1ff
 800697c:	f04f 0200 	mov.w	r2, #0
 8006980:	ea03 0501 	and.w	r5, r3, r1
 8006984:	ea04 0602 	and.w	r6, r4, r2
 8006988:	4629      	mov	r1, r5
 800698a:	4632      	mov	r2, r6
 800698c:	f04f 0300 	mov.w	r3, #0
 8006990:	f04f 0400 	mov.w	r4, #0
 8006994:	0154      	lsls	r4, r2, #5
 8006996:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800699a:	014b      	lsls	r3, r1, #5
 800699c:	4619      	mov	r1, r3
 800699e:	4622      	mov	r2, r4
 80069a0:	1b49      	subs	r1, r1, r5
 80069a2:	eb62 0206 	sbc.w	r2, r2, r6
 80069a6:	f04f 0300 	mov.w	r3, #0
 80069aa:	f04f 0400 	mov.w	r4, #0
 80069ae:	0194      	lsls	r4, r2, #6
 80069b0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80069b4:	018b      	lsls	r3, r1, #6
 80069b6:	1a5b      	subs	r3, r3, r1
 80069b8:	eb64 0402 	sbc.w	r4, r4, r2
 80069bc:	f04f 0100 	mov.w	r1, #0
 80069c0:	f04f 0200 	mov.w	r2, #0
 80069c4:	00e2      	lsls	r2, r4, #3
 80069c6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80069ca:	00d9      	lsls	r1, r3, #3
 80069cc:	460b      	mov	r3, r1
 80069ce:	4614      	mov	r4, r2
 80069d0:	195b      	adds	r3, r3, r5
 80069d2:	eb44 0406 	adc.w	r4, r4, r6
 80069d6:	f04f 0100 	mov.w	r1, #0
 80069da:	f04f 0200 	mov.w	r2, #0
 80069de:	02a2      	lsls	r2, r4, #10
 80069e0:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80069e4:	0299      	lsls	r1, r3, #10
 80069e6:	460b      	mov	r3, r1
 80069e8:	4614      	mov	r4, r2
 80069ea:	4618      	mov	r0, r3
 80069ec:	4621      	mov	r1, r4
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	f04f 0400 	mov.w	r4, #0
 80069f4:	461a      	mov	r2, r3
 80069f6:	4623      	mov	r3, r4
 80069f8:	f7f9 fc0e 	bl	8000218 <__aeabi_uldivmod>
 80069fc:	4603      	mov	r3, r0
 80069fe:	460c      	mov	r4, r1
 8006a00:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006a02:	4b0b      	ldr	r3, [pc, #44]	; (8006a30 <HAL_RCC_GetSysClockFreq+0x158>)
 8006a04:	685b      	ldr	r3, [r3, #4]
 8006a06:	0c1b      	lsrs	r3, r3, #16
 8006a08:	f003 0303 	and.w	r3, r3, #3
 8006a0c:	3301      	adds	r3, #1
 8006a0e:	005b      	lsls	r3, r3, #1
 8006a10:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006a12:	68fa      	ldr	r2, [r7, #12]
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a1a:	60bb      	str	r3, [r7, #8]
      break;
 8006a1c:	e002      	b.n	8006a24 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006a1e:	4b05      	ldr	r3, [pc, #20]	; (8006a34 <HAL_RCC_GetSysClockFreq+0x15c>)
 8006a20:	60bb      	str	r3, [r7, #8]
      break;
 8006a22:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006a24:	68bb      	ldr	r3, [r7, #8]
}
 8006a26:	4618      	mov	r0, r3
 8006a28:	3714      	adds	r7, #20
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a2e:	bf00      	nop
 8006a30:	40023800 	.word	0x40023800
 8006a34:	00f42400 	.word	0x00f42400
 8006a38:	017d7840 	.word	0x017d7840

08006a3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a40:	4b03      	ldr	r3, [pc, #12]	; (8006a50 <HAL_RCC_GetHCLKFreq+0x14>)
 8006a42:	681b      	ldr	r3, [r3, #0]
}
 8006a44:	4618      	mov	r0, r3
 8006a46:	46bd      	mov	sp, r7
 8006a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4c:	4770      	bx	lr
 8006a4e:	bf00      	nop
 8006a50:	20000000 	.word	0x20000000

08006a54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006a58:	f7ff fff0 	bl	8006a3c <HAL_RCC_GetHCLKFreq>
 8006a5c:	4601      	mov	r1, r0
 8006a5e:	4b05      	ldr	r3, [pc, #20]	; (8006a74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006a60:	689b      	ldr	r3, [r3, #8]
 8006a62:	0a9b      	lsrs	r3, r3, #10
 8006a64:	f003 0307 	and.w	r3, r3, #7
 8006a68:	4a03      	ldr	r2, [pc, #12]	; (8006a78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006a6a:	5cd3      	ldrb	r3, [r2, r3]
 8006a6c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	bd80      	pop	{r7, pc}
 8006a74:	40023800 	.word	0x40023800
 8006a78:	0800ca54 	.word	0x0800ca54

08006a7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006a80:	f7ff ffdc 	bl	8006a3c <HAL_RCC_GetHCLKFreq>
 8006a84:	4601      	mov	r1, r0
 8006a86:	4b05      	ldr	r3, [pc, #20]	; (8006a9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006a88:	689b      	ldr	r3, [r3, #8]
 8006a8a:	0b5b      	lsrs	r3, r3, #13
 8006a8c:	f003 0307 	and.w	r3, r3, #7
 8006a90:	4a03      	ldr	r2, [pc, #12]	; (8006aa0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006a92:	5cd3      	ldrb	r3, [r2, r3]
 8006a94:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	bd80      	pop	{r7, pc}
 8006a9c:	40023800 	.word	0x40023800
 8006aa0:	0800ca54 	.word	0x0800ca54

08006aa4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b088      	sub	sp, #32
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006aac:	2300      	movs	r3, #0
 8006aae:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg1 = 0U;
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	617b      	str	r3, [r7, #20]
#if defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t plli2sq = 0U;
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	613b      	str	r3, [r7, #16]
#endif /* STM32F413xx || STM32F423xx */
  uint32_t plli2sused = 0U;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	61fb      	str	r3, [r7, #28]

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S APB1 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f003 0301 	and.w	r3, r3, #1
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d010      	beq.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x46>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8006ac8:	4b7a      	ldr	r3, [pc, #488]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006aca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006ace:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	69db      	ldr	r3, [r3, #28]
 8006ad6:	4977      	ldr	r1, [pc, #476]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	69db      	ldr	r3, [r3, #28]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d101      	bne.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x46>
    {
      plli2sused = 1U;
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	61fb      	str	r3, [r7, #28]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------------- I2S APB2 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f003 0302 	and.w	r3, r3, #2
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d010      	beq.n	8006b18 <HAL_RCCEx_PeriphCLKConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8006af6:	4b6f      	ldr	r3, [pc, #444]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006af8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006afc:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6a1b      	ldr	r3, [r3, #32]
 8006b04:	496b      	ldr	r1, [pc, #428]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006b06:	4313      	orrs	r3, r2
 8006b08:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6a1b      	ldr	r3, [r3, #32]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d101      	bne.n	8006b18 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      plli2sused = 1U;
 8006b14:	2301      	movs	r3, #1
 8006b16:	61fb      	str	r3, [r7, #28]
  }
  /*--------------------------------------------------------------------------*/

#if defined(STM32F413xx) || defined(STM32F423xx)
  /*----------------------- SAI1 Block A configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == (RCC_PERIPHCLK_SAIA))
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d022      	beq.n	8006b6a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAIACLKSOURCE(PeriphClkInit->SaiAClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG(PeriphClkInit->SaiAClockSelection);
 8006b24:	4b63      	ldr	r3, [pc, #396]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006b26:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006b2a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b32:	4960      	ldr	r1, [pc, #384]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006b34:	4313      	orrs	r3, r2
 8006b36:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d101      	bne.n	8006b46 <HAL_RCCEx_PeriphCLKConfig+0xa2>
    {
      plli2sused = 1U;
 8006b42:	2301      	movs	r3, #1
 8006b44:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLR)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b4a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006b4e:	d10c      	bne.n	8006b6a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      /* Check for PLL/DIVR parameters */
      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));

      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
 8006b50:	4b58      	ldr	r3, [pc, #352]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006b52:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006b56:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	695b      	ldr	r3, [r3, #20]
 8006b5e:	3b01      	subs	r3, #1
 8006b60:	021b      	lsls	r3, r3, #8
 8006b62:	4954      	ldr	r1, [pc, #336]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006b64:	4313      	orrs	r3, r2
 8006b66:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------- SAI1 Block B configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == (RCC_PERIPHCLK_SAIB))
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d022      	beq.n	8006bbc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAIBCLKSOURCE(PeriphClkInit->SaiBClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG(PeriphClkInit->SaiBClockSelection);
 8006b76:	4b4f      	ldr	r3, [pc, #316]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006b78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006b7c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b84:	494b      	ldr	r1, [pc, #300]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006b86:	4313      	orrs	r3, r2
 8006b88:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d101      	bne.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8006b94:	2301      	movs	r3, #1
 8006b96:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLR)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b9c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006ba0:	d10c      	bne.n	8006bbc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      /* Check for PLL/DIVR parameters */
      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));

      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
 8006ba2:	4b44      	ldr	r3, [pc, #272]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006ba4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006ba8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	695b      	ldr	r3, [r3, #20]
 8006bb0:	3b01      	subs	r3, #1
 8006bb2:	021b      	lsls	r3, r3, #8
 8006bb4:	493f      	ldr	r1, [pc, #252]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006bb6:	4313      	orrs	r3, r2
 8006bb8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  /*------------------------------------ RTC configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f003 0308 	and.w	r3, r3, #8
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	f000 808a 	beq.w	8006cde <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006bca:	2300      	movs	r3, #0
 8006bcc:	60fb      	str	r3, [r7, #12]
 8006bce:	4b39      	ldr	r3, [pc, #228]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bd2:	4a38      	ldr	r2, [pc, #224]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006bd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006bd8:	6413      	str	r3, [r2, #64]	; 0x40
 8006bda:	4b36      	ldr	r3, [pc, #216]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006be2:	60fb      	str	r3, [r7, #12]
 8006be4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006be6:	4b34      	ldr	r3, [pc, #208]	; (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x214>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	4a33      	ldr	r2, [pc, #204]	; (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x214>)
 8006bec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006bf0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006bf2:	f7fc f9eb 	bl	8002fcc <HAL_GetTick>
 8006bf6:	61b8      	str	r0, [r7, #24]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006bf8:	e008      	b.n	8006c0c <HAL_RCCEx_PeriphCLKConfig+0x168>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006bfa:	f7fc f9e7 	bl	8002fcc <HAL_GetTick>
 8006bfe:	4602      	mov	r2, r0
 8006c00:	69bb      	ldr	r3, [r7, #24]
 8006c02:	1ad3      	subs	r3, r2, r3
 8006c04:	2b02      	cmp	r3, #2
 8006c06:	d901      	bls.n	8006c0c <HAL_RCCEx_PeriphCLKConfig+0x168>
      {
        return HAL_TIMEOUT;
 8006c08:	2303      	movs	r3, #3
 8006c0a:	e1d1      	b.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006c0c:	4b2a      	ldr	r3, [pc, #168]	; (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x214>)
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d0f0      	beq.n	8006bfa <HAL_RCCEx_PeriphCLKConfig+0x156>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006c18:	4b26      	ldr	r3, [pc, #152]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006c1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c1c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c20:	617b      	str	r3, [r7, #20]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d02f      	beq.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c2c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c30:	697a      	ldr	r2, [r7, #20]
 8006c32:	429a      	cmp	r2, r3
 8006c34:	d028      	beq.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006c36:	4b1f      	ldr	r3, [pc, #124]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006c38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c3e:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006c40:	4b1e      	ldr	r3, [pc, #120]	; (8006cbc <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8006c42:	2201      	movs	r2, #1
 8006c44:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006c46:	4b1d      	ldr	r3, [pc, #116]	; (8006cbc <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8006c48:	2200      	movs	r2, #0
 8006c4a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006c4c:	4a19      	ldr	r2, [pc, #100]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006c52:	4b18      	ldr	r3, [pc, #96]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006c54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c56:	f003 0301 	and.w	r3, r3, #1
 8006c5a:	2b01      	cmp	r3, #1
 8006c5c:	d114      	bne.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006c5e:	f7fc f9b5 	bl	8002fcc <HAL_GetTick>
 8006c62:	61b8      	str	r0, [r7, #24]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c64:	e00a      	b.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006c66:	f7fc f9b1 	bl	8002fcc <HAL_GetTick>
 8006c6a:	4602      	mov	r2, r0
 8006c6c:	69bb      	ldr	r3, [r7, #24]
 8006c6e:	1ad3      	subs	r3, r2, r3
 8006c70:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c74:	4293      	cmp	r3, r2
 8006c76:	d901      	bls.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
          {
            return HAL_TIMEOUT;
 8006c78:	2303      	movs	r3, #3
 8006c7a:	e199      	b.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c7c:	4b0d      	ldr	r3, [pc, #52]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006c7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c80:	f003 0302 	and.w	r3, r3, #2
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d0ee      	beq.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c8c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c90:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006c94:	d114      	bne.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
 8006c96:	4b07      	ldr	r3, [pc, #28]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006c98:	689b      	ldr	r3, [r3, #8]
 8006c9a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ca2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006ca6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006caa:	4902      	ldr	r1, [pc, #8]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006cac:	4313      	orrs	r3, r2
 8006cae:	608b      	str	r3, [r1, #8]
 8006cb0:	e00c      	b.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x228>
 8006cb2:	bf00      	nop
 8006cb4:	40023800 	.word	0x40023800
 8006cb8:	40007000 	.word	0x40007000
 8006cbc:	42470e40 	.word	0x42470e40
 8006cc0:	4b89      	ldr	r3, [pc, #548]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8006cc2:	689b      	ldr	r3, [r3, #8]
 8006cc4:	4a88      	ldr	r2, [pc, #544]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8006cc6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006cca:	6093      	str	r3, [r2, #8]
 8006ccc:	4b86      	ldr	r3, [pc, #536]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8006cce:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006cd8:	4983      	ldr	r1, [pc, #524]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------ TIM configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f003 0304 	and.w	r3, r3, #4
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d004      	beq.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
 8006cf0:	4b7e      	ldr	r3, [pc, #504]	; (8006eec <HAL_RCCEx_PeriphCLKConfig+0x448>)
 8006cf2:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- FMPI2C1 Configuration --------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f003 0310 	and.w	r3, r3, #16
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d00a      	beq.n	8006d16 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8006d00:	4b79      	ldr	r3, [pc, #484]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8006d02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006d06:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d0e:	4976      	ldr	r1, [pc, #472]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8006d10:	4313      	orrs	r3, r2
 8006d12:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- CLK48 Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f003 0320 	and.w	r3, r3, #32
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d011      	beq.n	8006d46 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006d22:	4b71      	ldr	r3, [pc, #452]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8006d24:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006d28:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d30:	496d      	ldr	r1, [pc, #436]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8006d32:	4313      	orrs	r3, r2
 8006d34:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLI2S when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d3c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006d40:	d101      	bne.n	8006d46 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
    {
      plli2sused = 1U;
 8006d42:	2301      	movs	r3, #1
 8006d44:	61fb      	str	r3, [r7, #28]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- SDIO Configuration -----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d00a      	beq.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8006d52:	4b65      	ldr	r3, [pc, #404]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8006d54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006d58:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d60:	4961      	ldr	r1, [pc, #388]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8006d62:	4313      	orrs	r3, r2
 8006d64:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  /*--------------------------------------------------------------------------*/

  /*-------------------------------------- PLLI2S Configuration --------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
     I2S on APB2*/
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8006d68:	69fb      	ldr	r3, [r7, #28]
 8006d6a:	2b01      	cmp	r3, #1
 8006d6c:	d004      	beq.n	8006d78 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	2b80      	cmp	r3, #128	; 0x80
 8006d74:	f040 80c6 	bne.w	8006f04 <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006d78:	4b5d      	ldr	r3, [pc, #372]	; (8006ef0 <HAL_RCCEx_PeriphCLKConfig+0x44c>)
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006d7e:	f7fc f925 	bl	8002fcc <HAL_GetTick>
 8006d82:	61b8      	str	r0, [r7, #24]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006d84:	e008      	b.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006d86:	f7fc f921 	bl	8002fcc <HAL_GetTick>
 8006d8a:	4602      	mov	r2, r0
 8006d8c:	69bb      	ldr	r3, [r7, #24]
 8006d8e:	1ad3      	subs	r3, r2, r3
 8006d90:	2b02      	cmp	r3, #2
 8006d92:	d901      	bls.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006d94:	2303      	movs	r3, #3
 8006d96:	e10b      	b.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006d98:	4b53      	ldr	r3, [pc, #332]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d1f0      	bne.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    /*-------------------- Set the PLL I2S clock -----------------------------*/
    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
 8006da4:	4a53      	ldr	r2, [pc, #332]	; (8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006daa:	6013      	str	r3, [r2, #0]

    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f003 0301 	and.w	r3, r3, #1
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d003      	beq.n	8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	69db      	ldr	r3, [r3, #28]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d023      	beq.n	8006e08 <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d003      	beq.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x330>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6a1b      	ldr	r3, [r3, #32]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d019      	beq.n	8006e08 <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f003 0320 	and.w	r3, r3, #32
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d004      	beq.n	8006dea <HAL_RCCEx_PeriphCLKConfig+0x346>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006de4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006de8:	d00e      	beq.n	8006e08 <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f003 0340 	and.w	r3, r3, #64	; 0x40
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d019      	beq.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x386>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d115      	bne.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x386>
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e02:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006e06:	d110      	bne.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x386>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	685a      	ldr	r2, [r3, #4]
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	689b      	ldr	r3, [r3, #8]
 8006e10:	019b      	lsls	r3, r3, #6
 8006e12:	431a      	orrs	r2, r3
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	68db      	ldr	r3, [r3, #12]
 8006e18:	061b      	lsls	r3, r3, #24
 8006e1a:	431a      	orrs	r2, r3
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	691b      	ldr	r3, [r3, #16]
 8006e20:	071b      	lsls	r3, r3, #28
 8006e22:	4931      	ldr	r1, [pc, #196]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8006e24:	4313      	orrs	r3, r2
 8006e26:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

#if defined(STM32F413xx) || defined(STM32F423xx)
    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == RCC_PERIPHCLK_SAIA) && (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)) ||
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d003      	beq.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0x39a>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d009      	beq.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == RCC_PERIPHCLK_SAIB) && (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)))
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == RCC_PERIPHCLK_SAIA) && (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)) ||
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d026      	beq.n	8006e98 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == RCC_PERIPHCLK_SAIB) && (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)))
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d122      	bne.n	8006e98 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Check for PLLI2S/DIVR parameters */
      assert_param(IS_RCC_PLLI2S_DIVR_VALUE(PeriphClkInit->PLLI2SDivR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006e52:	4b25      	ldr	r3, [pc, #148]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8006e54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006e58:	0e1b      	lsrs	r3, r3, #24
 8006e5a:	f003 030f 	and.w	r3, r3, #15
 8006e5e:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	685a      	ldr	r2, [r3, #4]
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	689b      	ldr	r3, [r3, #8]
 8006e68:	019b      	lsls	r3, r3, #6
 8006e6a:	431a      	orrs	r2, r3
 8006e6c:	693b      	ldr	r3, [r7, #16]
 8006e6e:	061b      	lsls	r3, r3, #24
 8006e70:	431a      	orrs	r2, r3
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	691b      	ldr	r3, [r3, #16]
 8006e76:	071b      	lsls	r3, r3, #28
 8006e78:	491b      	ldr	r1, [pc, #108]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVR */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
 8006e80:	4b19      	ldr	r3, [pc, #100]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8006e82:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006e86:	f023 021f 	bic.w	r2, r3, #31
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	699b      	ldr	r3, [r3, #24]
 8006e8e:	3b01      	subs	r3, #1
 8006e90:	4915      	ldr	r1, [pc, #84]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8006e92:	4313      	orrs	r3, r2
 8006e94:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F413xx || STM32F423xx */

    /*----------------- In Case of PLLI2S is just selected  ------------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d010      	beq.n	8006ec6 <HAL_RCCEx_PeriphCLKConfig+0x422>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	685a      	ldr	r2, [r3, #4]
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	689b      	ldr	r3, [r3, #8]
 8006eac:	019b      	lsls	r3, r3, #6
 8006eae:	431a      	orrs	r2, r3
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	68db      	ldr	r3, [r3, #12]
 8006eb4:	061b      	lsls	r3, r3, #24
 8006eb6:	431a      	orrs	r2, r3
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	691b      	ldr	r3, [r3, #16]
 8006ebc:	071b      	lsls	r3, r3, #28
 8006ebe:	490a      	ldr	r1, [pc, #40]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8006ec0:	4313      	orrs	r3, r2
 8006ec2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006ec6:	4b0a      	ldr	r3, [pc, #40]	; (8006ef0 <HAL_RCCEx_PeriphCLKConfig+0x44c>)
 8006ec8:	2201      	movs	r2, #1
 8006eca:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006ecc:	f7fc f87e 	bl	8002fcc <HAL_GetTick>
 8006ed0:	61b8      	str	r0, [r7, #24]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006ed2:	e011      	b.n	8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006ed4:	f7fc f87a 	bl	8002fcc <HAL_GetTick>
 8006ed8:	4602      	mov	r2, r0
 8006eda:	69bb      	ldr	r3, [r7, #24]
 8006edc:	1ad3      	subs	r3, r2, r3
 8006ede:	2b02      	cmp	r3, #2
 8006ee0:	d90a      	bls.n	8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x454>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006ee2:	2303      	movs	r3, #3
 8006ee4:	e064      	b.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8006ee6:	bf00      	nop
 8006ee8:	40023800 	.word	0x40023800
 8006eec:	424711e0 	.word	0x424711e0
 8006ef0:	42470068 	.word	0x42470068
 8006ef4:	424710d8 	.word	0x424710d8
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006ef8:	4b2f      	ldr	r3, [pc, #188]	; (8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d0e7      	beq.n	8006ed4 <HAL_RCCEx_PeriphCLKConfig+0x430>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d00a      	beq.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x482>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006f10:	4b29      	ldr	r3, [pc, #164]	; (8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8006f12:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f16:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f1e:	4926      	ldr	r1, [pc, #152]	; (8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8006f20:	4313      	orrs	r3, r2
 8006f22:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d00a      	beq.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006f32:	4b21      	ldr	r3, [pc, #132]	; (8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8006f34:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f38:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f40:	491d      	ldr	r1, [pc, #116]	; (8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8006f42:	4313      	orrs	r3, r2
 8006f44:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

#if defined(STM32F413xx) || defined(STM32F423xx)
  /*-------------------- DFSDM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d00a      	beq.n	8006f6a <HAL_RCCEx_PeriphCLKConfig+0x4c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8006f54:	4b18      	ldr	r3, [pc, #96]	; (8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8006f56:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f5a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f62:	4915      	ldr	r1, [pc, #84]	; (8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8006f64:	4313      	orrs	r3, r2
 8006f66:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM2 Audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2_AUDIO) == RCC_PERIPHCLK_DFSDM2_AUDIO)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d00a      	beq.n	8006f8c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2AUDIOCLKSOURCE(PeriphClkInit->Dfsdm2AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM2AUDIO_CONFIG(PeriphClkInit->Dfsdm2AudioClockSelection);
 8006f76:	4b10      	ldr	r3, [pc, #64]	; (8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8006f78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f7c:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f84:	490c      	ldr	r1, [pc, #48]	; (8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8006f86:	4313      	orrs	r3, r2
 8006f88:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- LPTIM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d00a      	beq.n	8006fae <HAL_RCCEx_PeriphCLKConfig+0x50a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006f98:	4b07      	ldr	r3, [pc, #28]	; (8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8006f9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006f9e:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fa6:	4904      	ldr	r1, [pc, #16]	; (8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8006fa8:	4313      	orrs	r3, r2
 8006faa:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  return HAL_OK;
 8006fae:	2300      	movs	r3, #0
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	3720      	adds	r7, #32
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	bd80      	pop	{r7, pc}
 8006fb8:	40023800 	.word	0x40023800

08006fbc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b087      	sub	sp, #28
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006fc8:	2300      	movs	r3, #0
 8006fca:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006fcc:	2300      	movs	r3, #0
 8006fce:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2b01      	cmp	r3, #1
 8006fd8:	d003      	beq.n	8006fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x26>
 8006fda:	2b02      	cmp	r3, #2
 8006fdc:	f000 8098 	beq.w	8007110 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8006fe0:	e12d      	b.n	800723e <HAL_RCCEx_GetPeriphCLKFreq+0x282>
  {
  case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 8006fe2:	4b9a      	ldr	r3, [pc, #616]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8006fe4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006fe8:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8006fec:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006ff4:	d00c      	beq.n	8007010 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 8006ff6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006ffa:	d802      	bhi.n	8007002 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d00a      	beq.n	8007016 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
 8007000:	e082      	b.n	8007108 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 8007002:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007006:	d047      	beq.n	8007098 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8007008:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 800700c:	d06f      	beq.n	80070ee <HAL_RCCEx_GetPeriphCLKFreq+0x132>
 800700e:	e07b      	b.n	8007108 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007010:	4b8f      	ldr	r3, [pc, #572]	; (8007250 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007012:	617b      	str	r3, [r7, #20]
          break;
 8007014:	e07b      	b.n	800710e <HAL_RCCEx_GetPeriphCLKFreq+0x152>
        }
      /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          if((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SSRC) == RCC_PLLI2SCFGR_PLLI2SSRC)
 8007016:	4b8d      	ldr	r3, [pc, #564]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007018:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800701c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007020:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007024:	d109      	bne.n	800703a <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(EXTERNAL_CLOCK_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8007026:	4b89      	ldr	r3, [pc, #548]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007028:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800702c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007030:	4a87      	ldr	r2, [pc, #540]	; (8007250 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007032:	fbb2 f3f3 	udiv	r3, r2, r3
 8007036:	613b      	str	r3, [r7, #16]
 8007038:	e019      	b.n	800706e <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          }
          else
          {
            /* Configure the PLLI2S division factor */
            /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
            if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800703a:	4b84      	ldr	r3, [pc, #528]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007042:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007046:	d109      	bne.n	800705c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8007048:	4b80      	ldr	r3, [pc, #512]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800704a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800704e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007052:	4a80      	ldr	r2, [pc, #512]	; (8007254 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007054:	fbb2 f3f3 	udiv	r3, r2, r3
 8007058:	613b      	str	r3, [r7, #16]
 800705a:	e008      	b.n	800706e <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            }
            else
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800705c:	4b7b      	ldr	r3, [pc, #492]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800705e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007062:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007066:	4a7c      	ldr	r2, [pc, #496]	; (8007258 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8007068:	fbb2 f3f3 	udiv	r3, r2, r3
 800706c:	613b      	str	r3, [r7, #16]
            }
          }
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800706e:	4b77      	ldr	r3, [pc, #476]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007070:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007074:	099b      	lsrs	r3, r3, #6
 8007076:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	fb02 f303 	mul.w	r3, r2, r3
 8007080:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8007082:	4b72      	ldr	r3, [pc, #456]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007084:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007088:	0f1b      	lsrs	r3, r3, #28
 800708a:	f003 0307 	and.w	r3, r3, #7
 800708e:	68ba      	ldr	r2, [r7, #8]
 8007090:	fbb2 f3f3 	udiv	r3, r2, r3
 8007094:	617b      	str	r3, [r7, #20]
          break;
 8007096:	e03a      	b.n	800710e <HAL_RCCEx_GetPeriphCLKFreq+0x152>
      /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007098:	4b6c      	ldr	r3, [pc, #432]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80070a0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80070a4:	d108      	bne.n	80070b8 <HAL_RCCEx_GetPeriphCLKFreq+0xfc>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80070a6:	4b69      	ldr	r3, [pc, #420]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80070a8:	685b      	ldr	r3, [r3, #4]
 80070aa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80070ae:	4a69      	ldr	r2, [pc, #420]	; (8007254 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80070b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80070b4:	613b      	str	r3, [r7, #16]
 80070b6:	e007      	b.n	80070c8 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80070b8:	4b64      	ldr	r3, [pc, #400]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80070ba:	685b      	ldr	r3, [r3, #4]
 80070bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80070c0:	4a65      	ldr	r2, [pc, #404]	; (8007258 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80070c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80070c6:	613b      	str	r3, [r7, #16]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 80070c8:	4b60      	ldr	r3, [pc, #384]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80070ca:	685b      	ldr	r3, [r3, #4]
 80070cc:	099b      	lsrs	r3, r3, #6
 80070ce:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80070d2:	693b      	ldr	r3, [r7, #16]
 80070d4:	fb02 f303 	mul.w	r3, r2, r3
 80070d8:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 80070da:	4b5c      	ldr	r3, [pc, #368]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80070dc:	685b      	ldr	r3, [r3, #4]
 80070de:	0f1b      	lsrs	r3, r3, #28
 80070e0:	f003 0307 	and.w	r3, r3, #7
 80070e4:	68ba      	ldr	r2, [r7, #8]
 80070e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80070ea:	617b      	str	r3, [r7, #20]
          break;
 80070ec:	e00f      	b.n	800710e <HAL_RCCEx_GetPeriphCLKFreq+0x152>
        }
      /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80070ee:	4b57      	ldr	r3, [pc, #348]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80070f0:	685b      	ldr	r3, [r3, #4]
 80070f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80070f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80070fa:	d102      	bne.n	8007102 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
          {
            frequency = HSE_VALUE;
 80070fc:	4b55      	ldr	r3, [pc, #340]	; (8007254 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80070fe:	617b      	str	r3, [r7, #20]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 8007100:	e005      	b.n	800710e <HAL_RCCEx_GetPeriphCLKFreq+0x152>
            frequency = HSI_VALUE;
 8007102:	4b55      	ldr	r3, [pc, #340]	; (8007258 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8007104:	617b      	str	r3, [r7, #20]
          break;
 8007106:	e002      	b.n	800710e <HAL_RCCEx_GetPeriphCLKFreq+0x152>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8007108:	2300      	movs	r3, #0
 800710a:	617b      	str	r3, [r7, #20]
          break;
 800710c:	bf00      	nop
        }
      }
      break;
 800710e:	e096      	b.n	800723e <HAL_RCCEx_GetPeriphCLKFreq+0x282>
    }
  case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 8007110:	4b4e      	ldr	r3, [pc, #312]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007112:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007116:	f003 53c0 	and.w	r3, r3, #402653184	; 0x18000000
 800711a:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007122:	d00c      	beq.n	800713e <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 8007124:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007128:	d802      	bhi.n	8007130 <HAL_RCCEx_GetPeriphCLKFreq+0x174>
 800712a:	2b00      	cmp	r3, #0
 800712c:	d00a      	beq.n	8007144 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 800712e:	e082      	b.n	8007236 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8007130:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007134:	d047      	beq.n	80071c6 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8007136:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 800713a:	d06f      	beq.n	800721c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 800713c:	e07b      	b.n	8007236 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800713e:	4b44      	ldr	r3, [pc, #272]	; (8007250 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007140:	617b      	str	r3, [r7, #20]
          break;
 8007142:	e07b      	b.n	800723c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        }
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          if((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SSRC) == RCC_PLLI2SCFGR_PLLI2SSRC)
 8007144:	4b41      	ldr	r3, [pc, #260]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007146:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800714a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800714e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007152:	d109      	bne.n	8007168 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(EXTERNAL_CLOCK_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8007154:	4b3d      	ldr	r3, [pc, #244]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007156:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800715a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800715e:	4a3c      	ldr	r2, [pc, #240]	; (8007250 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007160:	fbb2 f3f3 	udiv	r3, r2, r3
 8007164:	613b      	str	r3, [r7, #16]
 8007166:	e019      	b.n	800719c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
          }
          else
          {
            /* Configure the PLLI2S division factor */
            /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
            if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007168:	4b38      	ldr	r3, [pc, #224]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007170:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007174:	d109      	bne.n	800718a <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8007176:	4b35      	ldr	r3, [pc, #212]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007178:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800717c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007180:	4a34      	ldr	r2, [pc, #208]	; (8007254 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007182:	fbb2 f3f3 	udiv	r3, r2, r3
 8007186:	613b      	str	r3, [r7, #16]
 8007188:	e008      	b.n	800719c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
            }
            else
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800718a:	4b30      	ldr	r3, [pc, #192]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800718c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007190:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007194:	4a30      	ldr	r2, [pc, #192]	; (8007258 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8007196:	fbb2 f3f3 	udiv	r3, r2, r3
 800719a:	613b      	str	r3, [r7, #16]
            }
          }
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800719c:	4b2b      	ldr	r3, [pc, #172]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800719e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80071a2:	099b      	lsrs	r3, r3, #6
 80071a4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80071a8:	693b      	ldr	r3, [r7, #16]
 80071aa:	fb02 f303 	mul.w	r3, r2, r3
 80071ae:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80071b0:	4b26      	ldr	r3, [pc, #152]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80071b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80071b6:	0f1b      	lsrs	r3, r3, #28
 80071b8:	f003 0307 	and.w	r3, r3, #7
 80071bc:	68ba      	ldr	r2, [r7, #8]
 80071be:	fbb2 f3f3 	udiv	r3, r2, r3
 80071c2:	617b      	str	r3, [r7, #20]
          break;
 80071c4:	e03a      	b.n	800723c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80071c6:	4b21      	ldr	r3, [pc, #132]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80071ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80071d2:	d108      	bne.n	80071e6 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80071d4:	4b1d      	ldr	r3, [pc, #116]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80071d6:	685b      	ldr	r3, [r3, #4]
 80071d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80071dc:	4a1d      	ldr	r2, [pc, #116]	; (8007254 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80071de:	fbb2 f3f3 	udiv	r3, r2, r3
 80071e2:	613b      	str	r3, [r7, #16]
 80071e4:	e007      	b.n	80071f6 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80071e6:	4b19      	ldr	r3, [pc, #100]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80071e8:	685b      	ldr	r3, [r3, #4]
 80071ea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80071ee:	4a1a      	ldr	r2, [pc, #104]	; (8007258 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80071f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80071f4:	613b      	str	r3, [r7, #16]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 80071f6:	4b15      	ldr	r3, [pc, #84]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80071f8:	685b      	ldr	r3, [r3, #4]
 80071fa:	099b      	lsrs	r3, r3, #6
 80071fc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007200:	693b      	ldr	r3, [r7, #16]
 8007202:	fb02 f303 	mul.w	r3, r2, r3
 8007206:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8007208:	4b10      	ldr	r3, [pc, #64]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800720a:	685b      	ldr	r3, [r3, #4]
 800720c:	0f1b      	lsrs	r3, r3, #28
 800720e:	f003 0307 	and.w	r3, r3, #7
 8007212:	68ba      	ldr	r2, [r7, #8]
 8007214:	fbb2 f3f3 	udiv	r3, r2, r3
 8007218:	617b      	str	r3, [r7, #20]
          break;
 800721a:	e00f      	b.n	800723c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800721c:	4b0b      	ldr	r3, [pc, #44]	; (800724c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800721e:	685b      	ldr	r3, [r3, #4]
 8007220:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007224:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007228:	d102      	bne.n	8007230 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
          {
            frequency = HSE_VALUE;
 800722a:	4b0a      	ldr	r3, [pc, #40]	; (8007254 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800722c:	617b      	str	r3, [r7, #20]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 800722e:	e005      	b.n	800723c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
            frequency = HSI_VALUE;
 8007230:	4b09      	ldr	r3, [pc, #36]	; (8007258 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8007232:	617b      	str	r3, [r7, #20]
          break;
 8007234:	e002      	b.n	800723c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        }
      /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8007236:	2300      	movs	r3, #0
 8007238:	617b      	str	r3, [r7, #20]
          break;
 800723a:	bf00      	nop
        }
      }
      break;
 800723c:	bf00      	nop
    }
  }
  return frequency;
 800723e:	697b      	ldr	r3, [r7, #20]
}
 8007240:	4618      	mov	r0, r3
 8007242:	371c      	adds	r7, #28
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr
 800724c:	40023800 	.word	0x40023800
 8007250:	00bb8000 	.word	0x00bb8000
 8007254:	017d7840 	.word	0x017d7840
 8007258:	00f42400 	.word	0x00f42400

0800725c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b086      	sub	sp, #24
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007264:	2300      	movs	r3, #0
 8007266:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f003 0301 	and.w	r3, r3, #1
 8007270:	2b00      	cmp	r3, #0
 8007272:	d075      	beq.n	8007360 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8007274:	4ba2      	ldr	r3, [pc, #648]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 8007276:	689b      	ldr	r3, [r3, #8]
 8007278:	f003 030c 	and.w	r3, r3, #12
 800727c:	2b04      	cmp	r3, #4
 800727e:	d00c      	beq.n	800729a <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007280:	4b9f      	ldr	r3, [pc, #636]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 8007282:	689b      	ldr	r3, [r3, #8]
 8007284:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8007288:	2b08      	cmp	r3, #8
 800728a:	d112      	bne.n	80072b2 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800728c:	4b9c      	ldr	r3, [pc, #624]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 800728e:	685b      	ldr	r3, [r3, #4]
 8007290:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007294:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007298:	d10b      	bne.n	80072b2 <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800729a:	4b99      	ldr	r3, [pc, #612]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d05b      	beq.n	800735e <HAL_RCC_OscConfig+0x102>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	685b      	ldr	r3, [r3, #4]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d157      	bne.n	800735e <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 80072ae:	2301      	movs	r3, #1
 80072b0:	e20b      	b.n	80076ca <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	685b      	ldr	r3, [r3, #4]
 80072b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80072ba:	d106      	bne.n	80072ca <HAL_RCC_OscConfig+0x6e>
 80072bc:	4b90      	ldr	r3, [pc, #576]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4a8f      	ldr	r2, [pc, #572]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 80072c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072c6:	6013      	str	r3, [r2, #0]
 80072c8:	e01d      	b.n	8007306 <HAL_RCC_OscConfig+0xaa>
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	685b      	ldr	r3, [r3, #4]
 80072ce:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80072d2:	d10c      	bne.n	80072ee <HAL_RCC_OscConfig+0x92>
 80072d4:	4b8a      	ldr	r3, [pc, #552]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	4a89      	ldr	r2, [pc, #548]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 80072da:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80072de:	6013      	str	r3, [r2, #0]
 80072e0:	4b87      	ldr	r3, [pc, #540]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4a86      	ldr	r2, [pc, #536]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 80072e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072ea:	6013      	str	r3, [r2, #0]
 80072ec:	e00b      	b.n	8007306 <HAL_RCC_OscConfig+0xaa>
 80072ee:	4b84      	ldr	r3, [pc, #528]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	4a83      	ldr	r2, [pc, #524]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 80072f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80072f8:	6013      	str	r3, [r2, #0]
 80072fa:	4b81      	ldr	r3, [pc, #516]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	4a80      	ldr	r2, [pc, #512]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 8007300:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007304:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	685b      	ldr	r3, [r3, #4]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d013      	beq.n	8007336 <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800730e:	f7fb fe5d 	bl	8002fcc <HAL_GetTick>
 8007312:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007314:	e008      	b.n	8007328 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007316:	f7fb fe59 	bl	8002fcc <HAL_GetTick>
 800731a:	4602      	mov	r2, r0
 800731c:	693b      	ldr	r3, [r7, #16]
 800731e:	1ad3      	subs	r3, r2, r3
 8007320:	2b64      	cmp	r3, #100	; 0x64
 8007322:	d901      	bls.n	8007328 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8007324:	2303      	movs	r3, #3
 8007326:	e1d0      	b.n	80076ca <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007328:	4b75      	ldr	r3, [pc, #468]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007330:	2b00      	cmp	r3, #0
 8007332:	d0f0      	beq.n	8007316 <HAL_RCC_OscConfig+0xba>
 8007334:	e014      	b.n	8007360 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007336:	f7fb fe49 	bl	8002fcc <HAL_GetTick>
 800733a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800733c:	e008      	b.n	8007350 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800733e:	f7fb fe45 	bl	8002fcc <HAL_GetTick>
 8007342:	4602      	mov	r2, r0
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	1ad3      	subs	r3, r2, r3
 8007348:	2b64      	cmp	r3, #100	; 0x64
 800734a:	d901      	bls.n	8007350 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 800734c:	2303      	movs	r3, #3
 800734e:	e1bc      	b.n	80076ca <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007350:	4b6b      	ldr	r3, [pc, #428]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007358:	2b00      	cmp	r3, #0
 800735a:	d1f0      	bne.n	800733e <HAL_RCC_OscConfig+0xe2>
 800735c:	e000      	b.n	8007360 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800735e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f003 0302 	and.w	r3, r3, #2
 8007368:	2b00      	cmp	r3, #0
 800736a:	d063      	beq.n	8007434 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800736c:	4b64      	ldr	r3, [pc, #400]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 800736e:	689b      	ldr	r3, [r3, #8]
 8007370:	f003 030c 	and.w	r3, r3, #12
 8007374:	2b00      	cmp	r3, #0
 8007376:	d00b      	beq.n	8007390 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007378:	4b61      	ldr	r3, [pc, #388]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 800737a:	689b      	ldr	r3, [r3, #8]
 800737c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8007380:	2b08      	cmp	r3, #8
 8007382:	d11c      	bne.n	80073be <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007384:	4b5e      	ldr	r3, [pc, #376]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800738c:	2b00      	cmp	r3, #0
 800738e:	d116      	bne.n	80073be <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007390:	4b5b      	ldr	r3, [pc, #364]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f003 0302 	and.w	r3, r3, #2
 8007398:	2b00      	cmp	r3, #0
 800739a:	d005      	beq.n	80073a8 <HAL_RCC_OscConfig+0x14c>
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	68db      	ldr	r3, [r3, #12]
 80073a0:	2b01      	cmp	r3, #1
 80073a2:	d001      	beq.n	80073a8 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 80073a4:	2301      	movs	r3, #1
 80073a6:	e190      	b.n	80076ca <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073a8:	4b55      	ldr	r3, [pc, #340]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	691b      	ldr	r3, [r3, #16]
 80073b4:	00db      	lsls	r3, r3, #3
 80073b6:	4952      	ldr	r1, [pc, #328]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 80073b8:	4313      	orrs	r3, r2
 80073ba:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80073bc:	e03a      	b.n	8007434 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	68db      	ldr	r3, [r3, #12]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d020      	beq.n	8007408 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80073c6:	4b4f      	ldr	r3, [pc, #316]	; (8007504 <HAL_RCC_OscConfig+0x2a8>)
 80073c8:	2201      	movs	r2, #1
 80073ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073cc:	f7fb fdfe 	bl	8002fcc <HAL_GetTick>
 80073d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073d2:	e008      	b.n	80073e6 <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80073d4:	f7fb fdfa 	bl	8002fcc <HAL_GetTick>
 80073d8:	4602      	mov	r2, r0
 80073da:	693b      	ldr	r3, [r7, #16]
 80073dc:	1ad3      	subs	r3, r2, r3
 80073de:	2b02      	cmp	r3, #2
 80073e0:	d901      	bls.n	80073e6 <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 80073e2:	2303      	movs	r3, #3
 80073e4:	e171      	b.n	80076ca <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073e6:	4b46      	ldr	r3, [pc, #280]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f003 0302 	and.w	r3, r3, #2
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d0f0      	beq.n	80073d4 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073f2:	4b43      	ldr	r3, [pc, #268]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	691b      	ldr	r3, [r3, #16]
 80073fe:	00db      	lsls	r3, r3, #3
 8007400:	493f      	ldr	r1, [pc, #252]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 8007402:	4313      	orrs	r3, r2
 8007404:	600b      	str	r3, [r1, #0]
 8007406:	e015      	b.n	8007434 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007408:	4b3e      	ldr	r3, [pc, #248]	; (8007504 <HAL_RCC_OscConfig+0x2a8>)
 800740a:	2200      	movs	r2, #0
 800740c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800740e:	f7fb fddd 	bl	8002fcc <HAL_GetTick>
 8007412:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007414:	e008      	b.n	8007428 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007416:	f7fb fdd9 	bl	8002fcc <HAL_GetTick>
 800741a:	4602      	mov	r2, r0
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	1ad3      	subs	r3, r2, r3
 8007420:	2b02      	cmp	r3, #2
 8007422:	d901      	bls.n	8007428 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8007424:	2303      	movs	r3, #3
 8007426:	e150      	b.n	80076ca <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007428:	4b35      	ldr	r3, [pc, #212]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f003 0302 	and.w	r3, r3, #2
 8007430:	2b00      	cmp	r3, #0
 8007432:	d1f0      	bne.n	8007416 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f003 0308 	and.w	r3, r3, #8
 800743c:	2b00      	cmp	r3, #0
 800743e:	d030      	beq.n	80074a2 <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	695b      	ldr	r3, [r3, #20]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d016      	beq.n	8007476 <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007448:	4b2f      	ldr	r3, [pc, #188]	; (8007508 <HAL_RCC_OscConfig+0x2ac>)
 800744a:	2201      	movs	r2, #1
 800744c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800744e:	f7fb fdbd 	bl	8002fcc <HAL_GetTick>
 8007452:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007454:	e008      	b.n	8007468 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007456:	f7fb fdb9 	bl	8002fcc <HAL_GetTick>
 800745a:	4602      	mov	r2, r0
 800745c:	693b      	ldr	r3, [r7, #16]
 800745e:	1ad3      	subs	r3, r2, r3
 8007460:	2b02      	cmp	r3, #2
 8007462:	d901      	bls.n	8007468 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 8007464:	2303      	movs	r3, #3
 8007466:	e130      	b.n	80076ca <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007468:	4b25      	ldr	r3, [pc, #148]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 800746a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800746c:	f003 0302 	and.w	r3, r3, #2
 8007470:	2b00      	cmp	r3, #0
 8007472:	d0f0      	beq.n	8007456 <HAL_RCC_OscConfig+0x1fa>
 8007474:	e015      	b.n	80074a2 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007476:	4b24      	ldr	r3, [pc, #144]	; (8007508 <HAL_RCC_OscConfig+0x2ac>)
 8007478:	2200      	movs	r2, #0
 800747a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800747c:	f7fb fda6 	bl	8002fcc <HAL_GetTick>
 8007480:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007482:	e008      	b.n	8007496 <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007484:	f7fb fda2 	bl	8002fcc <HAL_GetTick>
 8007488:	4602      	mov	r2, r0
 800748a:	693b      	ldr	r3, [r7, #16]
 800748c:	1ad3      	subs	r3, r2, r3
 800748e:	2b02      	cmp	r3, #2
 8007490:	d901      	bls.n	8007496 <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 8007492:	2303      	movs	r3, #3
 8007494:	e119      	b.n	80076ca <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007496:	4b1a      	ldr	r3, [pc, #104]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 8007498:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800749a:	f003 0302 	and.w	r3, r3, #2
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d1f0      	bne.n	8007484 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f003 0304 	and.w	r3, r3, #4
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	f000 809f 	beq.w	80075ee <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 80074b0:	2300      	movs	r3, #0
 80074b2:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80074b4:	4b12      	ldr	r3, [pc, #72]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 80074b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d10f      	bne.n	80074e0 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80074c0:	2300      	movs	r3, #0
 80074c2:	60fb      	str	r3, [r7, #12]
 80074c4:	4b0e      	ldr	r3, [pc, #56]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 80074c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074c8:	4a0d      	ldr	r2, [pc, #52]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 80074ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80074ce:	6413      	str	r3, [r2, #64]	; 0x40
 80074d0:	4b0b      	ldr	r3, [pc, #44]	; (8007500 <HAL_RCC_OscConfig+0x2a4>)
 80074d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074d8:	60fb      	str	r3, [r7, #12]
 80074da:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80074dc:	2301      	movs	r3, #1
 80074de:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80074e0:	4b0a      	ldr	r3, [pc, #40]	; (800750c <HAL_RCC_OscConfig+0x2b0>)
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d120      	bne.n	800752e <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80074ec:	4b07      	ldr	r3, [pc, #28]	; (800750c <HAL_RCC_OscConfig+0x2b0>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4a06      	ldr	r2, [pc, #24]	; (800750c <HAL_RCC_OscConfig+0x2b0>)
 80074f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80074f6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80074f8:	f7fb fd68 	bl	8002fcc <HAL_GetTick>
 80074fc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80074fe:	e010      	b.n	8007522 <HAL_RCC_OscConfig+0x2c6>
 8007500:	40023800 	.word	0x40023800
 8007504:	42470000 	.word	0x42470000
 8007508:	42470e80 	.word	0x42470e80
 800750c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007510:	f7fb fd5c 	bl	8002fcc <HAL_GetTick>
 8007514:	4602      	mov	r2, r0
 8007516:	693b      	ldr	r3, [r7, #16]
 8007518:	1ad3      	subs	r3, r2, r3
 800751a:	2b02      	cmp	r3, #2
 800751c:	d901      	bls.n	8007522 <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 800751e:	2303      	movs	r3, #3
 8007520:	e0d3      	b.n	80076ca <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007522:	4b6c      	ldr	r3, [pc, #432]	; (80076d4 <HAL_RCC_OscConfig+0x478>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800752a:	2b00      	cmp	r3, #0
 800752c:	d0f0      	beq.n	8007510 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	689b      	ldr	r3, [r3, #8]
 8007532:	2b01      	cmp	r3, #1
 8007534:	d106      	bne.n	8007544 <HAL_RCC_OscConfig+0x2e8>
 8007536:	4b68      	ldr	r3, [pc, #416]	; (80076d8 <HAL_RCC_OscConfig+0x47c>)
 8007538:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800753a:	4a67      	ldr	r2, [pc, #412]	; (80076d8 <HAL_RCC_OscConfig+0x47c>)
 800753c:	f043 0301 	orr.w	r3, r3, #1
 8007540:	6713      	str	r3, [r2, #112]	; 0x70
 8007542:	e01c      	b.n	800757e <HAL_RCC_OscConfig+0x322>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	689b      	ldr	r3, [r3, #8]
 8007548:	2b05      	cmp	r3, #5
 800754a:	d10c      	bne.n	8007566 <HAL_RCC_OscConfig+0x30a>
 800754c:	4b62      	ldr	r3, [pc, #392]	; (80076d8 <HAL_RCC_OscConfig+0x47c>)
 800754e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007550:	4a61      	ldr	r2, [pc, #388]	; (80076d8 <HAL_RCC_OscConfig+0x47c>)
 8007552:	f043 0304 	orr.w	r3, r3, #4
 8007556:	6713      	str	r3, [r2, #112]	; 0x70
 8007558:	4b5f      	ldr	r3, [pc, #380]	; (80076d8 <HAL_RCC_OscConfig+0x47c>)
 800755a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800755c:	4a5e      	ldr	r2, [pc, #376]	; (80076d8 <HAL_RCC_OscConfig+0x47c>)
 800755e:	f043 0301 	orr.w	r3, r3, #1
 8007562:	6713      	str	r3, [r2, #112]	; 0x70
 8007564:	e00b      	b.n	800757e <HAL_RCC_OscConfig+0x322>
 8007566:	4b5c      	ldr	r3, [pc, #368]	; (80076d8 <HAL_RCC_OscConfig+0x47c>)
 8007568:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800756a:	4a5b      	ldr	r2, [pc, #364]	; (80076d8 <HAL_RCC_OscConfig+0x47c>)
 800756c:	f023 0301 	bic.w	r3, r3, #1
 8007570:	6713      	str	r3, [r2, #112]	; 0x70
 8007572:	4b59      	ldr	r3, [pc, #356]	; (80076d8 <HAL_RCC_OscConfig+0x47c>)
 8007574:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007576:	4a58      	ldr	r2, [pc, #352]	; (80076d8 <HAL_RCC_OscConfig+0x47c>)
 8007578:	f023 0304 	bic.w	r3, r3, #4
 800757c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	689b      	ldr	r3, [r3, #8]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d015      	beq.n	80075b2 <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007586:	f7fb fd21 	bl	8002fcc <HAL_GetTick>
 800758a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800758c:	e00a      	b.n	80075a4 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800758e:	f7fb fd1d 	bl	8002fcc <HAL_GetTick>
 8007592:	4602      	mov	r2, r0
 8007594:	693b      	ldr	r3, [r7, #16]
 8007596:	1ad3      	subs	r3, r2, r3
 8007598:	f241 3288 	movw	r2, #5000	; 0x1388
 800759c:	4293      	cmp	r3, r2
 800759e:	d901      	bls.n	80075a4 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 80075a0:	2303      	movs	r3, #3
 80075a2:	e092      	b.n	80076ca <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075a4:	4b4c      	ldr	r3, [pc, #304]	; (80076d8 <HAL_RCC_OscConfig+0x47c>)
 80075a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075a8:	f003 0302 	and.w	r3, r3, #2
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d0ee      	beq.n	800758e <HAL_RCC_OscConfig+0x332>
 80075b0:	e014      	b.n	80075dc <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075b2:	f7fb fd0b 	bl	8002fcc <HAL_GetTick>
 80075b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075b8:	e00a      	b.n	80075d0 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80075ba:	f7fb fd07 	bl	8002fcc <HAL_GetTick>
 80075be:	4602      	mov	r2, r0
 80075c0:	693b      	ldr	r3, [r7, #16]
 80075c2:	1ad3      	subs	r3, r2, r3
 80075c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80075c8:	4293      	cmp	r3, r2
 80075ca:	d901      	bls.n	80075d0 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 80075cc:	2303      	movs	r3, #3
 80075ce:	e07c      	b.n	80076ca <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075d0:	4b41      	ldr	r3, [pc, #260]	; (80076d8 <HAL_RCC_OscConfig+0x47c>)
 80075d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075d4:	f003 0302 	and.w	r3, r3, #2
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d1ee      	bne.n	80075ba <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80075dc:	7dfb      	ldrb	r3, [r7, #23]
 80075de:	2b01      	cmp	r3, #1
 80075e0:	d105      	bne.n	80075ee <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80075e2:	4b3d      	ldr	r3, [pc, #244]	; (80076d8 <HAL_RCC_OscConfig+0x47c>)
 80075e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075e6:	4a3c      	ldr	r2, [pc, #240]	; (80076d8 <HAL_RCC_OscConfig+0x47c>)
 80075e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80075ec:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	699b      	ldr	r3, [r3, #24]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d068      	beq.n	80076c8 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80075f6:	4b38      	ldr	r3, [pc, #224]	; (80076d8 <HAL_RCC_OscConfig+0x47c>)
 80075f8:	689b      	ldr	r3, [r3, #8]
 80075fa:	f003 030c 	and.w	r3, r3, #12
 80075fe:	2b08      	cmp	r3, #8
 8007600:	d060      	beq.n	80076c4 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	699b      	ldr	r3, [r3, #24]
 8007606:	2b02      	cmp	r3, #2
 8007608:	d145      	bne.n	8007696 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800760a:	4b34      	ldr	r3, [pc, #208]	; (80076dc <HAL_RCC_OscConfig+0x480>)
 800760c:	2200      	movs	r2, #0
 800760e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007610:	f7fb fcdc 	bl	8002fcc <HAL_GetTick>
 8007614:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007616:	e008      	b.n	800762a <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007618:	f7fb fcd8 	bl	8002fcc <HAL_GetTick>
 800761c:	4602      	mov	r2, r0
 800761e:	693b      	ldr	r3, [r7, #16]
 8007620:	1ad3      	subs	r3, r2, r3
 8007622:	2b02      	cmp	r3, #2
 8007624:	d901      	bls.n	800762a <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 8007626:	2303      	movs	r3, #3
 8007628:	e04f      	b.n	80076ca <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800762a:	4b2b      	ldr	r3, [pc, #172]	; (80076d8 <HAL_RCC_OscConfig+0x47c>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007632:	2b00      	cmp	r3, #0
 8007634:	d1f0      	bne.n	8007618 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	69da      	ldr	r2, [r3, #28]
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6a1b      	ldr	r3, [r3, #32]
 800763e:	431a      	orrs	r2, r3
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007644:	019b      	lsls	r3, r3, #6
 8007646:	431a      	orrs	r2, r3
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800764c:	085b      	lsrs	r3, r3, #1
 800764e:	3b01      	subs	r3, #1
 8007650:	041b      	lsls	r3, r3, #16
 8007652:	431a      	orrs	r2, r3
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007658:	061b      	lsls	r3, r3, #24
 800765a:	431a      	orrs	r2, r3
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007660:	071b      	lsls	r3, r3, #28
 8007662:	491d      	ldr	r1, [pc, #116]	; (80076d8 <HAL_RCC_OscConfig+0x47c>)
 8007664:	4313      	orrs	r3, r2
 8007666:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007668:	4b1c      	ldr	r3, [pc, #112]	; (80076dc <HAL_RCC_OscConfig+0x480>)
 800766a:	2201      	movs	r2, #1
 800766c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800766e:	f7fb fcad 	bl	8002fcc <HAL_GetTick>
 8007672:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007674:	e008      	b.n	8007688 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007676:	f7fb fca9 	bl	8002fcc <HAL_GetTick>
 800767a:	4602      	mov	r2, r0
 800767c:	693b      	ldr	r3, [r7, #16]
 800767e:	1ad3      	subs	r3, r2, r3
 8007680:	2b02      	cmp	r3, #2
 8007682:	d901      	bls.n	8007688 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8007684:	2303      	movs	r3, #3
 8007686:	e020      	b.n	80076ca <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007688:	4b13      	ldr	r3, [pc, #76]	; (80076d8 <HAL_RCC_OscConfig+0x47c>)
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007690:	2b00      	cmp	r3, #0
 8007692:	d0f0      	beq.n	8007676 <HAL_RCC_OscConfig+0x41a>
 8007694:	e018      	b.n	80076c8 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007696:	4b11      	ldr	r3, [pc, #68]	; (80076dc <HAL_RCC_OscConfig+0x480>)
 8007698:	2200      	movs	r2, #0
 800769a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800769c:	f7fb fc96 	bl	8002fcc <HAL_GetTick>
 80076a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076a2:	e008      	b.n	80076b6 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80076a4:	f7fb fc92 	bl	8002fcc <HAL_GetTick>
 80076a8:	4602      	mov	r2, r0
 80076aa:	693b      	ldr	r3, [r7, #16]
 80076ac:	1ad3      	subs	r3, r2, r3
 80076ae:	2b02      	cmp	r3, #2
 80076b0:	d901      	bls.n	80076b6 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 80076b2:	2303      	movs	r3, #3
 80076b4:	e009      	b.n	80076ca <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076b6:	4b08      	ldr	r3, [pc, #32]	; (80076d8 <HAL_RCC_OscConfig+0x47c>)
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d1f0      	bne.n	80076a4 <HAL_RCC_OscConfig+0x448>
 80076c2:	e001      	b.n	80076c8 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80076c4:	2301      	movs	r3, #1
 80076c6:	e000      	b.n	80076ca <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80076c8:	2300      	movs	r3, #0
}
 80076ca:	4618      	mov	r0, r3
 80076cc:	3718      	adds	r7, #24
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bd80      	pop	{r7, pc}
 80076d2:	bf00      	nop
 80076d4:	40007000 	.word	0x40007000
 80076d8:	40023800 	.word	0x40023800
 80076dc:	42470060 	.word	0x42470060

080076e0 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b082      	sub	sp, #8
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d101      	bne.n	80076f2 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80076ee:	2301      	movs	r3, #1
 80076f0:	e022      	b.n	8007738 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80076f8:	b2db      	uxtb	r3, r3
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d105      	bne.n	800770a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2200      	movs	r2, #0
 8007702:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8007704:	6878      	ldr	r0, [r7, #4]
 8007706:	f7fa f91b 	bl	8001940 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2203      	movs	r2, #3
 800770e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8007712:	6878      	ldr	r0, [r7, #4]
 8007714:	f000 f814 	bl	8007740 <HAL_SD_InitCard>
 8007718:	4603      	mov	r3, r0
 800771a:	2b00      	cmp	r3, #0
 800771c:	d001      	beq.n	8007722 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800771e:	2301      	movs	r3, #1
 8007720:	e00a      	b.n	8007738 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2200      	movs	r2, #0
 8007726:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2200      	movs	r2, #0
 800772c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2201      	movs	r2, #1
 8007732:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007736:	2300      	movs	r3, #0
}
 8007738:	4618      	mov	r0, r3
 800773a:	3708      	adds	r7, #8
 800773c:	46bd      	mov	sp, r7
 800773e:	bd80      	pop	{r7, pc}

08007740 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007740:	b5b0      	push	{r4, r5, r7, lr}
 8007742:	b08e      	sub	sp, #56	; 0x38
 8007744:	af04      	add	r7, sp, #16
 8007746:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8007748:	2300      	movs	r3, #0
 800774a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800774c:	2300      	movs	r3, #0
 800774e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8007750:	2300      	movs	r3, #0
 8007752:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8007754:	2300      	movs	r3, #0
 8007756:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8007758:	2300      	movs	r3, #0
 800775a:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800775c:	2376      	movs	r3, #118	; 0x76
 800775e:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681d      	ldr	r5, [r3, #0]
 8007764:	466c      	mov	r4, sp
 8007766:	f107 0314 	add.w	r3, r7, #20
 800776a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800776e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007772:	f107 0308 	add.w	r3, r7, #8
 8007776:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007778:	4628      	mov	r0, r5
 800777a:	f001 fa4b 	bl	8008c14 <SDIO_Init>
 800777e:	4603      	mov	r3, r0
 8007780:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8007784:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007788:	2b00      	cmp	r3, #0
 800778a:	d001      	beq.n	8007790 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800778c:	2301      	movs	r3, #1
 800778e:	e031      	b.n	80077f4 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8007790:	4b1a      	ldr	r3, [pc, #104]	; (80077fc <HAL_SD_InitCard+0xbc>)
 8007792:	2200      	movs	r2, #0
 8007794:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	4618      	mov	r0, r3
 800779c:	f001 fa72 	bl	8008c84 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80077a0:	4b16      	ldr	r3, [pc, #88]	; (80077fc <HAL_SD_InitCard+0xbc>)
 80077a2:	2201      	movs	r2, #1
 80077a4:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80077a6:	6878      	ldr	r0, [r7, #4]
 80077a8:	f000 fb18 	bl	8007ddc <SD_PowerON>
 80077ac:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80077ae:	6a3b      	ldr	r3, [r7, #32]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d00b      	beq.n	80077cc <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2201      	movs	r2, #1
 80077b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80077c0:	6a3b      	ldr	r3, [r7, #32]
 80077c2:	431a      	orrs	r2, r3
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80077c8:	2301      	movs	r3, #1
 80077ca:	e013      	b.n	80077f4 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f000 fa37 	bl	8007c40 <SD_InitCard>
 80077d2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80077d4:	6a3b      	ldr	r3, [r7, #32]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d00b      	beq.n	80077f2 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	2201      	movs	r2, #1
 80077de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80077e6:	6a3b      	ldr	r3, [r7, #32]
 80077e8:	431a      	orrs	r2, r3
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80077ee:	2301      	movs	r3, #1
 80077f0:	e000      	b.n	80077f4 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 80077f2:	2300      	movs	r3, #0
}
 80077f4:	4618      	mov	r0, r3
 80077f6:	3728      	adds	r7, #40	; 0x28
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bdb0      	pop	{r4, r5, r7, pc}
 80077fc:	422580a0 	.word	0x422580a0

08007800 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007800:	b480      	push	{r7}
 8007802:	b083      	sub	sp, #12
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
 8007808:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800780e:	0f9b      	lsrs	r3, r3, #30
 8007810:	b2da      	uxtb	r2, r3
 8007812:	683b      	ldr	r3, [r7, #0]
 8007814:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800781a:	0e9b      	lsrs	r3, r3, #26
 800781c:	b2db      	uxtb	r3, r3
 800781e:	f003 030f 	and.w	r3, r3, #15
 8007822:	b2da      	uxtb	r2, r3
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800782c:	0e1b      	lsrs	r3, r3, #24
 800782e:	b2db      	uxtb	r3, r3
 8007830:	f003 0303 	and.w	r3, r3, #3
 8007834:	b2da      	uxtb	r2, r3
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800783e:	0c1b      	lsrs	r3, r3, #16
 8007840:	b2da      	uxtb	r2, r3
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800784a:	0a1b      	lsrs	r3, r3, #8
 800784c:	b2da      	uxtb	r2, r3
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007856:	b2da      	uxtb	r2, r3
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007860:	0d1b      	lsrs	r3, r3, #20
 8007862:	b29a      	uxth	r2, r3
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800786c:	0c1b      	lsrs	r3, r3, #16
 800786e:	b2db      	uxtb	r3, r3
 8007870:	f003 030f 	and.w	r3, r3, #15
 8007874:	b2da      	uxtb	r2, r3
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800787e:	0bdb      	lsrs	r3, r3, #15
 8007880:	b2db      	uxtb	r3, r3
 8007882:	f003 0301 	and.w	r3, r3, #1
 8007886:	b2da      	uxtb	r2, r3
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007890:	0b9b      	lsrs	r3, r3, #14
 8007892:	b2db      	uxtb	r3, r3
 8007894:	f003 0301 	and.w	r3, r3, #1
 8007898:	b2da      	uxtb	r2, r3
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80078a2:	0b5b      	lsrs	r3, r3, #13
 80078a4:	b2db      	uxtb	r3, r3
 80078a6:	f003 0301 	and.w	r3, r3, #1
 80078aa:	b2da      	uxtb	r2, r3
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80078b4:	0b1b      	lsrs	r3, r3, #12
 80078b6:	b2db      	uxtb	r3, r3
 80078b8:	f003 0301 	and.w	r3, r3, #1
 80078bc:	b2da      	uxtb	r2, r3
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	2200      	movs	r2, #0
 80078c6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d163      	bne.n	8007998 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80078d4:	009a      	lsls	r2, r3, #2
 80078d6:	f640 73fc 	movw	r3, #4092	; 0xffc
 80078da:	4013      	ands	r3, r2
 80078dc:	687a      	ldr	r2, [r7, #4]
 80078de:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80078e0:	0f92      	lsrs	r2, r2, #30
 80078e2:	431a      	orrs	r2, r3
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80078ec:	0edb      	lsrs	r3, r3, #27
 80078ee:	b2db      	uxtb	r3, r3
 80078f0:	f003 0307 	and.w	r3, r3, #7
 80078f4:	b2da      	uxtb	r2, r3
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80078fe:	0e1b      	lsrs	r3, r3, #24
 8007900:	b2db      	uxtb	r3, r3
 8007902:	f003 0307 	and.w	r3, r3, #7
 8007906:	b2da      	uxtb	r2, r3
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007910:	0d5b      	lsrs	r3, r3, #21
 8007912:	b2db      	uxtb	r3, r3
 8007914:	f003 0307 	and.w	r3, r3, #7
 8007918:	b2da      	uxtb	r2, r3
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007922:	0c9b      	lsrs	r3, r3, #18
 8007924:	b2db      	uxtb	r3, r3
 8007926:	f003 0307 	and.w	r3, r3, #7
 800792a:	b2da      	uxtb	r2, r3
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007934:	0bdb      	lsrs	r3, r3, #15
 8007936:	b2db      	uxtb	r3, r3
 8007938:	f003 0307 	and.w	r3, r3, #7
 800793c:	b2da      	uxtb	r2, r3
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	691b      	ldr	r3, [r3, #16]
 8007946:	1c5a      	adds	r2, r3, #1
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	7e1b      	ldrb	r3, [r3, #24]
 8007950:	b2db      	uxtb	r3, r3
 8007952:	f003 0307 	and.w	r3, r3, #7
 8007956:	3302      	adds	r3, #2
 8007958:	2201      	movs	r2, #1
 800795a:	fa02 f303 	lsl.w	r3, r2, r3
 800795e:	687a      	ldr	r2, [r7, #4]
 8007960:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8007962:	fb02 f203 	mul.w	r2, r2, r3
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	7a1b      	ldrb	r3, [r3, #8]
 800796e:	b2db      	uxtb	r3, r3
 8007970:	f003 030f 	and.w	r3, r3, #15
 8007974:	2201      	movs	r2, #1
 8007976:	409a      	lsls	r2, r3
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007980:	687a      	ldr	r2, [r7, #4]
 8007982:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8007984:	0a52      	lsrs	r2, r2, #9
 8007986:	fb02 f203 	mul.w	r2, r2, r3
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007994:	661a      	str	r2, [r3, #96]	; 0x60
 8007996:	e031      	b.n	80079fc <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800799c:	2b01      	cmp	r3, #1
 800799e:	d11d      	bne.n	80079dc <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80079a4:	041b      	lsls	r3, r3, #16
 80079a6:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80079ae:	0c1b      	lsrs	r3, r3, #16
 80079b0:	431a      	orrs	r2, r3
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	691b      	ldr	r3, [r3, #16]
 80079ba:	3301      	adds	r3, #1
 80079bc:	029a      	lsls	r2, r3, #10
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80079d0:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	661a      	str	r2, [r3, #96]	; 0x60
 80079da:	e00f      	b.n	80079fc <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	4a58      	ldr	r2, [pc, #352]	; (8007b44 <HAL_SD_GetCardCSD+0x344>)
 80079e2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079e8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2201      	movs	r2, #1
 80079f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80079f8:	2301      	movs	r3, #1
 80079fa:	e09d      	b.n	8007b38 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007a00:	0b9b      	lsrs	r3, r3, #14
 8007a02:	b2db      	uxtb	r3, r3
 8007a04:	f003 0301 	and.w	r3, r3, #1
 8007a08:	b2da      	uxtb	r2, r3
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007a12:	09db      	lsrs	r3, r3, #7
 8007a14:	b2db      	uxtb	r3, r3
 8007a16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007a1a:	b2da      	uxtb	r2, r3
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007a24:	b2db      	uxtb	r3, r3
 8007a26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007a2a:	b2da      	uxtb	r2, r3
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a34:	0fdb      	lsrs	r3, r3, #31
 8007a36:	b2da      	uxtb	r2, r3
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a40:	0f5b      	lsrs	r3, r3, #29
 8007a42:	b2db      	uxtb	r3, r3
 8007a44:	f003 0303 	and.w	r3, r3, #3
 8007a48:	b2da      	uxtb	r2, r3
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a52:	0e9b      	lsrs	r3, r3, #26
 8007a54:	b2db      	uxtb	r3, r3
 8007a56:	f003 0307 	and.w	r3, r3, #7
 8007a5a:	b2da      	uxtb	r2, r3
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a64:	0d9b      	lsrs	r3, r3, #22
 8007a66:	b2db      	uxtb	r3, r3
 8007a68:	f003 030f 	and.w	r3, r3, #15
 8007a6c:	b2da      	uxtb	r2, r3
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a76:	0d5b      	lsrs	r3, r3, #21
 8007a78:	b2db      	uxtb	r3, r3
 8007a7a:	f003 0301 	and.w	r3, r3, #1
 8007a7e:	b2da      	uxtb	r2, r3
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a92:	0c1b      	lsrs	r3, r3, #16
 8007a94:	b2db      	uxtb	r3, r3
 8007a96:	f003 0301 	and.w	r3, r3, #1
 8007a9a:	b2da      	uxtb	r2, r3
 8007a9c:	683b      	ldr	r3, [r7, #0]
 8007a9e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007aa6:	0bdb      	lsrs	r3, r3, #15
 8007aa8:	b2db      	uxtb	r3, r3
 8007aaa:	f003 0301 	and.w	r3, r3, #1
 8007aae:	b2da      	uxtb	r2, r3
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007aba:	0b9b      	lsrs	r3, r3, #14
 8007abc:	b2db      	uxtb	r3, r3
 8007abe:	f003 0301 	and.w	r3, r3, #1
 8007ac2:	b2da      	uxtb	r2, r3
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ace:	0b5b      	lsrs	r3, r3, #13
 8007ad0:	b2db      	uxtb	r3, r3
 8007ad2:	f003 0301 	and.w	r3, r3, #1
 8007ad6:	b2da      	uxtb	r2, r3
 8007ad8:	683b      	ldr	r3, [r7, #0]
 8007ada:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ae2:	0b1b      	lsrs	r3, r3, #12
 8007ae4:	b2db      	uxtb	r3, r3
 8007ae6:	f003 0301 	and.w	r3, r3, #1
 8007aea:	b2da      	uxtb	r2, r3
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007af6:	0a9b      	lsrs	r3, r3, #10
 8007af8:	b2db      	uxtb	r3, r3
 8007afa:	f003 0303 	and.w	r3, r3, #3
 8007afe:	b2da      	uxtb	r2, r3
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b0a:	0a1b      	lsrs	r3, r3, #8
 8007b0c:	b2db      	uxtb	r3, r3
 8007b0e:	f003 0303 	and.w	r3, r3, #3
 8007b12:	b2da      	uxtb	r2, r3
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b1e:	085b      	lsrs	r3, r3, #1
 8007b20:	b2db      	uxtb	r3, r3
 8007b22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b26:	b2da      	uxtb	r2, r3
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	2201      	movs	r2, #1
 8007b32:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8007b36:	2300      	movs	r3, #0
}
 8007b38:	4618      	mov	r0, r3
 8007b3a:	370c      	adds	r7, #12
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b42:	4770      	bx	lr
 8007b44:	004005ff 	.word	0x004005ff

08007b48 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8007b48:	b5b0      	push	{r4, r5, r7, lr}
 8007b4a:	b08e      	sub	sp, #56	; 0x38
 8007b4c:	af04      	add	r7, sp, #16
 8007b4e:	6078      	str	r0, [r7, #4]
 8007b50:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2203      	movs	r2, #3
 8007b56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b5e:	2b03      	cmp	r3, #3
 8007b60:	d02e      	beq.n	8007bc0 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b68:	d106      	bne.n	8007b78 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b6e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	639a      	str	r2, [r3, #56]	; 0x38
 8007b76:	e029      	b.n	8007bcc <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b7e:	d10a      	bne.n	8007b96 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8007b80:	6878      	ldr	r0, [r7, #4]
 8007b82:	f000 f9b9 	bl	8007ef8 <SD_WideBus_Enable>
 8007b86:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b8e:	431a      	orrs	r2, r3
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	639a      	str	r2, [r3, #56]	; 0x38
 8007b94:	e01a      	b.n	8007bcc <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d10a      	bne.n	8007bb2 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8007b9c:	6878      	ldr	r0, [r7, #4]
 8007b9e:	f000 f9f6 	bl	8007f8e <SD_WideBus_Disable>
 8007ba2:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007baa:	431a      	orrs	r2, r3
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	639a      	str	r2, [r3, #56]	; 0x38
 8007bb0:	e00c      	b.n	8007bcc <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bb6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	639a      	str	r2, [r3, #56]	; 0x38
 8007bbe:	e005      	b.n	8007bcc <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bc4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d009      	beq.n	8007be8 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	4a18      	ldr	r2, [pc, #96]	; (8007c3c <HAL_SD_ConfigWideBusOperation+0xf4>)
 8007bda:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2201      	movs	r2, #1
 8007be0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8007be4:	2301      	movs	r3, #1
 8007be6:	e024      	b.n	8007c32 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	685b      	ldr	r3, [r3, #4]
 8007bec:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	689b      	ldr	r3, [r3, #8]
 8007bf2:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	68db      	ldr	r3, [r3, #12]
 8007bf8:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	695b      	ldr	r3, [r3, #20]
 8007c02:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	699b      	ldr	r3, [r3, #24]
 8007c08:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681d      	ldr	r5, [r3, #0]
 8007c0e:	466c      	mov	r4, sp
 8007c10:	f107 0318 	add.w	r3, r7, #24
 8007c14:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007c18:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007c1c:	f107 030c 	add.w	r3, r7, #12
 8007c20:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007c22:	4628      	mov	r0, r5
 8007c24:	f000 fff6 	bl	8008c14 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2201      	movs	r2, #1
 8007c2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007c30:	2300      	movs	r3, #0
}
 8007c32:	4618      	mov	r0, r3
 8007c34:	3728      	adds	r7, #40	; 0x28
 8007c36:	46bd      	mov	sp, r7
 8007c38:	bdb0      	pop	{r4, r5, r7, pc}
 8007c3a:	bf00      	nop
 8007c3c:	004005ff 	.word	0x004005ff

08007c40 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007c40:	b5b0      	push	{r4, r5, r7, lr}
 8007c42:	b094      	sub	sp, #80	; 0x50
 8007c44:	af04      	add	r7, sp, #16
 8007c46:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8007c48:	2301      	movs	r3, #1
 8007c4a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	4618      	mov	r0, r3
 8007c52:	f001 f826 	bl	8008ca2 <SDIO_GetPowerState>
 8007c56:	4603      	mov	r3, r0
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d102      	bne.n	8007c62 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007c5c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007c60:	e0b7      	b.n	8007dd2 <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c66:	2b03      	cmp	r3, #3
 8007c68:	d02f      	beq.n	8007cca <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	4618      	mov	r0, r3
 8007c70:	f001 f9a5 	bl	8008fbe <SDMMC_CmdSendCID>
 8007c74:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007c76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d001      	beq.n	8007c80 <SD_InitCard+0x40>
    {
      return errorstate;
 8007c7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c7e:	e0a8      	b.n	8007dd2 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	2100      	movs	r1, #0
 8007c86:	4618      	mov	r0, r3
 8007c88:	f001 f850 	bl	8008d2c <SDIO_GetResponse>
 8007c8c:	4602      	mov	r2, r0
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	2104      	movs	r1, #4
 8007c98:	4618      	mov	r0, r3
 8007c9a:	f001 f847 	bl	8008d2c <SDIO_GetResponse>
 8007c9e:	4602      	mov	r2, r0
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	2108      	movs	r1, #8
 8007caa:	4618      	mov	r0, r3
 8007cac:	f001 f83e 	bl	8008d2c <SDIO_GetResponse>
 8007cb0:	4602      	mov	r2, r0
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	210c      	movs	r1, #12
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	f001 f835 	bl	8008d2c <SDIO_GetResponse>
 8007cc2:	4602      	mov	r2, r0
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cce:	2b03      	cmp	r3, #3
 8007cd0:	d00d      	beq.n	8007cee <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f107 020e 	add.w	r2, r7, #14
 8007cda:	4611      	mov	r1, r2
 8007cdc:	4618      	mov	r0, r3
 8007cde:	f001 f9ab 	bl	8009038 <SDMMC_CmdSetRelAdd>
 8007ce2:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007ce4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d001      	beq.n	8007cee <SD_InitCard+0xae>
    {
      return errorstate;
 8007cea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007cec:	e071      	b.n	8007dd2 <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cf2:	2b03      	cmp	r3, #3
 8007cf4:	d036      	beq.n	8007d64 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8007cf6:	89fb      	ldrh	r3, [r7, #14]
 8007cf8:	461a      	mov	r2, r3
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681a      	ldr	r2, [r3, #0]
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d06:	041b      	lsls	r3, r3, #16
 8007d08:	4619      	mov	r1, r3
 8007d0a:	4610      	mov	r0, r2
 8007d0c:	f001 f975 	bl	8008ffa <SDMMC_CmdSendCSD>
 8007d10:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007d12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d001      	beq.n	8007d1c <SD_InitCard+0xdc>
    {
      return errorstate;
 8007d18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d1a:	e05a      	b.n	8007dd2 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	2100      	movs	r1, #0
 8007d22:	4618      	mov	r0, r3
 8007d24:	f001 f802 	bl	8008d2c <SDIO_GetResponse>
 8007d28:	4602      	mov	r2, r0
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	2104      	movs	r1, #4
 8007d34:	4618      	mov	r0, r3
 8007d36:	f000 fff9 	bl	8008d2c <SDIO_GetResponse>
 8007d3a:	4602      	mov	r2, r0
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	2108      	movs	r1, #8
 8007d46:	4618      	mov	r0, r3
 8007d48:	f000 fff0 	bl	8008d2c <SDIO_GetResponse>
 8007d4c:	4602      	mov	r2, r0
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	210c      	movs	r1, #12
 8007d58:	4618      	mov	r0, r3
 8007d5a:	f000 ffe7 	bl	8008d2c <SDIO_GetResponse>
 8007d5e:	4602      	mov	r2, r0
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	2104      	movs	r1, #4
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	f000 ffde 	bl	8008d2c <SDIO_GetResponse>
 8007d70:	4603      	mov	r3, r0
 8007d72:	0d1a      	lsrs	r2, r3, #20
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8007d78:	f107 0310 	add.w	r3, r7, #16
 8007d7c:	4619      	mov	r1, r3
 8007d7e:	6878      	ldr	r0, [r7, #4]
 8007d80:	f7ff fd3e 	bl	8007800 <HAL_SD_GetCardCSD>
 8007d84:	4603      	mov	r3, r0
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d002      	beq.n	8007d90 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007d8a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007d8e:	e020      	b.n	8007dd2 <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	6819      	ldr	r1, [r3, #0]
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d98:	041b      	lsls	r3, r3, #16
 8007d9a:	f04f 0400 	mov.w	r4, #0
 8007d9e:	461a      	mov	r2, r3
 8007da0:	4623      	mov	r3, r4
 8007da2:	4608      	mov	r0, r1
 8007da4:	f001 f823 	bl	8008dee <SDMMC_CmdSelDesel>
 8007da8:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8007daa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d001      	beq.n	8007db4 <SD_InitCard+0x174>
  {
    return errorstate;
 8007db0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007db2:	e00e      	b.n	8007dd2 <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681d      	ldr	r5, [r3, #0]
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	466c      	mov	r4, sp
 8007dbc:	f103 0210 	add.w	r2, r3, #16
 8007dc0:	ca07      	ldmia	r2, {r0, r1, r2}
 8007dc2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007dc6:	3304      	adds	r3, #4
 8007dc8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007dca:	4628      	mov	r0, r5
 8007dcc:	f000 ff22 	bl	8008c14 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8007dd0:	2300      	movs	r3, #0
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3740      	adds	r7, #64	; 0x40
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bdb0      	pop	{r4, r5, r7, pc}
	...

08007ddc <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b086      	sub	sp, #24
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007de4:	2300      	movs	r3, #0
 8007de6:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8007de8:	2300      	movs	r3, #0
 8007dea:	617b      	str	r3, [r7, #20]
 8007dec:	2300      	movs	r3, #0
 8007dee:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	4618      	mov	r0, r3
 8007df6:	f001 f81d 	bl	8008e34 <SDMMC_CmdGoIdleState>
 8007dfa:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d001      	beq.n	8007e06 <SD_PowerON+0x2a>
  {
    return errorstate;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	e072      	b.n	8007eec <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	f001 f830 	bl	8008e70 <SDMMC_CmdOperCond>
 8007e10:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d00d      	beq.n	8007e34 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	4618      	mov	r0, r3
 8007e24:	f001 f806 	bl	8008e34 <SDMMC_CmdGoIdleState>
 8007e28:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d004      	beq.n	8007e3a <SD_PowerON+0x5e>
    {
      return errorstate;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	e05b      	b.n	8007eec <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2201      	movs	r2, #1
 8007e38:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e3e:	2b01      	cmp	r3, #1
 8007e40:	d137      	bne.n	8007eb2 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	2100      	movs	r1, #0
 8007e48:	4618      	mov	r0, r3
 8007e4a:	f001 f830 	bl	8008eae <SDMMC_CmdAppCommand>
 8007e4e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d02d      	beq.n	8007eb2 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007e56:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007e5a:	e047      	b.n	8007eec <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	2100      	movs	r1, #0
 8007e62:	4618      	mov	r0, r3
 8007e64:	f001 f823 	bl	8008eae <SDMMC_CmdAppCommand>
 8007e68:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d001      	beq.n	8007e74 <SD_PowerON+0x98>
    {
      return errorstate;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	e03b      	b.n	8007eec <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	491e      	ldr	r1, [pc, #120]	; (8007ef4 <SD_PowerON+0x118>)
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	f001 f839 	bl	8008ef2 <SDMMC_CmdAppOperCommand>
 8007e80:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d002      	beq.n	8007e8e <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007e88:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007e8c:	e02e      	b.n	8007eec <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	2100      	movs	r1, #0
 8007e94:	4618      	mov	r0, r3
 8007e96:	f000 ff49 	bl	8008d2c <SDIO_GetResponse>
 8007e9a:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8007e9c:	697b      	ldr	r3, [r7, #20]
 8007e9e:	0fdb      	lsrs	r3, r3, #31
 8007ea0:	2b01      	cmp	r3, #1
 8007ea2:	d101      	bne.n	8007ea8 <SD_PowerON+0xcc>
 8007ea4:	2301      	movs	r3, #1
 8007ea6:	e000      	b.n	8007eaa <SD_PowerON+0xce>
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	613b      	str	r3, [r7, #16]

    count++;
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	3301      	adds	r3, #1
 8007eb0:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8007eb8:	4293      	cmp	r3, r2
 8007eba:	d802      	bhi.n	8007ec2 <SD_PowerON+0xe6>
 8007ebc:	693b      	ldr	r3, [r7, #16]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d0cc      	beq.n	8007e5c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8007ec2:	68bb      	ldr	r3, [r7, #8]
 8007ec4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8007ec8:	4293      	cmp	r3, r2
 8007eca:	d902      	bls.n	8007ed2 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8007ecc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007ed0:	e00c      	b.n	8007eec <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8007ed2:	697b      	ldr	r3, [r7, #20]
 8007ed4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d003      	beq.n	8007ee4 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2201      	movs	r2, #1
 8007ee0:	645a      	str	r2, [r3, #68]	; 0x44
 8007ee2:	e002      	b.n	8007eea <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8007eea:	2300      	movs	r3, #0
}
 8007eec:	4618      	mov	r0, r3
 8007eee:	3718      	adds	r7, #24
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	bd80      	pop	{r7, pc}
 8007ef4:	c1100000 	.word	0xc1100000

08007ef8 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b086      	sub	sp, #24
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007f00:	2300      	movs	r3, #0
 8007f02:	60fb      	str	r3, [r7, #12]
 8007f04:	2300      	movs	r3, #0
 8007f06:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	2100      	movs	r1, #0
 8007f0e:	4618      	mov	r0, r3
 8007f10:	f000 ff0c 	bl	8008d2c <SDIO_GetResponse>
 8007f14:	4603      	mov	r3, r0
 8007f16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f1a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007f1e:	d102      	bne.n	8007f26 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007f20:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007f24:	e02f      	b.n	8007f86 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007f26:	f107 030c 	add.w	r3, r7, #12
 8007f2a:	4619      	mov	r1, r3
 8007f2c:	6878      	ldr	r0, [r7, #4]
 8007f2e:	f000 f879 	bl	8008024 <SD_FindSCR>
 8007f32:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007f34:	697b      	ldr	r3, [r7, #20]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d001      	beq.n	8007f3e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8007f3a:	697b      	ldr	r3, [r7, #20]
 8007f3c:	e023      	b.n	8007f86 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007f3e:	693b      	ldr	r3, [r7, #16]
 8007f40:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d01c      	beq.n	8007f82 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681a      	ldr	r2, [r3, #0]
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f50:	041b      	lsls	r3, r3, #16
 8007f52:	4619      	mov	r1, r3
 8007f54:	4610      	mov	r0, r2
 8007f56:	f000 ffaa 	bl	8008eae <SDMMC_CmdAppCommand>
 8007f5a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007f5c:	697b      	ldr	r3, [r7, #20]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d001      	beq.n	8007f66 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8007f62:	697b      	ldr	r3, [r7, #20]
 8007f64:	e00f      	b.n	8007f86 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	2102      	movs	r1, #2
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	f000 ffe3 	bl	8008f38 <SDMMC_CmdBusWidth>
 8007f72:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007f74:	697b      	ldr	r3, [r7, #20]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d001      	beq.n	8007f7e <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8007f7a:	697b      	ldr	r3, [r7, #20]
 8007f7c:	e003      	b.n	8007f86 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007f7e:	2300      	movs	r3, #0
 8007f80:	e001      	b.n	8007f86 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007f82:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8007f86:	4618      	mov	r0, r3
 8007f88:	3718      	adds	r7, #24
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bd80      	pop	{r7, pc}

08007f8e <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8007f8e:	b580      	push	{r7, lr}
 8007f90:	b086      	sub	sp, #24
 8007f92:	af00      	add	r7, sp, #0
 8007f94:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007f96:	2300      	movs	r3, #0
 8007f98:	60fb      	str	r3, [r7, #12]
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	2100      	movs	r1, #0
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	f000 fec1 	bl	8008d2c <SDIO_GetResponse>
 8007faa:	4603      	mov	r3, r0
 8007fac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007fb0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007fb4:	d102      	bne.n	8007fbc <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007fb6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007fba:	e02f      	b.n	800801c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007fbc:	f107 030c 	add.w	r3, r7, #12
 8007fc0:	4619      	mov	r1, r3
 8007fc2:	6878      	ldr	r0, [r7, #4]
 8007fc4:	f000 f82e 	bl	8008024 <SD_FindSCR>
 8007fc8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d001      	beq.n	8007fd4 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	e023      	b.n	800801c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007fd4:	693b      	ldr	r3, [r7, #16]
 8007fd6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d01c      	beq.n	8008018 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681a      	ldr	r2, [r3, #0]
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007fe6:	041b      	lsls	r3, r3, #16
 8007fe8:	4619      	mov	r1, r3
 8007fea:	4610      	mov	r0, r2
 8007fec:	f000 ff5f 	bl	8008eae <SDMMC_CmdAppCommand>
 8007ff0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007ff2:	697b      	ldr	r3, [r7, #20]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d001      	beq.n	8007ffc <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	e00f      	b.n	800801c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	2100      	movs	r1, #0
 8008002:	4618      	mov	r0, r3
 8008004:	f000 ff98 	bl	8008f38 <SDMMC_CmdBusWidth>
 8008008:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800800a:	697b      	ldr	r3, [r7, #20]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d001      	beq.n	8008014 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8008010:	697b      	ldr	r3, [r7, #20]
 8008012:	e003      	b.n	800801c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8008014:	2300      	movs	r3, #0
 8008016:	e001      	b.n	800801c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008018:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800801c:	4618      	mov	r0, r3
 800801e:	3718      	adds	r7, #24
 8008020:	46bd      	mov	sp, r7
 8008022:	bd80      	pop	{r7, pc}

08008024 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8008024:	b590      	push	{r4, r7, lr}
 8008026:	b08f      	sub	sp, #60	; 0x3c
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]
 800802c:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800802e:	f7fa ffcd 	bl	8002fcc <HAL_GetTick>
 8008032:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8008034:	2300      	movs	r3, #0
 8008036:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8008038:	2300      	movs	r3, #0
 800803a:	60bb      	str	r3, [r7, #8]
 800803c:	2300      	movs	r3, #0
 800803e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	2108      	movs	r1, #8
 800804a:	4618      	mov	r0, r3
 800804c:	f000 fead 	bl	8008daa <SDMMC_CmdBlockLength>
 8008050:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008054:	2b00      	cmp	r3, #0
 8008056:	d001      	beq.n	800805c <SD_FindSCR+0x38>
  {
    return errorstate;
 8008058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800805a:	e0a9      	b.n	80081b0 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681a      	ldr	r2, [r3, #0]
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008064:	041b      	lsls	r3, r3, #16
 8008066:	4619      	mov	r1, r3
 8008068:	4610      	mov	r0, r2
 800806a:	f000 ff20 	bl	8008eae <SDMMC_CmdAppCommand>
 800806e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008072:	2b00      	cmp	r3, #0
 8008074:	d001      	beq.n	800807a <SD_FindSCR+0x56>
  {
    return errorstate;
 8008076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008078:	e09a      	b.n	80081b0 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800807a:	f04f 33ff 	mov.w	r3, #4294967295
 800807e:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8008080:	2308      	movs	r3, #8
 8008082:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8008084:	2330      	movs	r3, #48	; 0x30
 8008086:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8008088:	2302      	movs	r3, #2
 800808a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800808c:	2300      	movs	r3, #0
 800808e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8008090:	2301      	movs	r3, #1
 8008092:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f107 0210 	add.w	r2, r7, #16
 800809c:	4611      	mov	r1, r2
 800809e:	4618      	mov	r0, r3
 80080a0:	f000 fe57 	bl	8008d52 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	4618      	mov	r0, r3
 80080aa:	f000 ff67 	bl	8008f7c <SDMMC_CmdSendSCR>
 80080ae:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80080b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d022      	beq.n	80080fc <SD_FindSCR+0xd8>
  {
    return errorstate;
 80080b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080b8:	e07a      	b.n	80081b0 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d00e      	beq.n	80080e6 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6819      	ldr	r1, [r3, #0]
 80080cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080ce:	009b      	lsls	r3, r3, #2
 80080d0:	f107 0208 	add.w	r2, r7, #8
 80080d4:	18d4      	adds	r4, r2, r3
 80080d6:	4608      	mov	r0, r1
 80080d8:	f000 fdc7 	bl	8008c6a <SDIO_ReadFIFO>
 80080dc:	4603      	mov	r3, r0
 80080de:	6023      	str	r3, [r4, #0]
      index++;
 80080e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080e2:	3301      	adds	r3, #1
 80080e4:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80080e6:	f7fa ff71 	bl	8002fcc <HAL_GetTick>
 80080ea:	4602      	mov	r2, r0
 80080ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080ee:	1ad3      	subs	r3, r2, r3
 80080f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080f4:	d102      	bne.n	80080fc <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80080f6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80080fa:	e059      	b.n	80081b0 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008102:	f240 432a 	movw	r3, #1066	; 0x42a
 8008106:	4013      	ands	r3, r2
 8008108:	2b00      	cmp	r3, #0
 800810a:	d0d6      	beq.n	80080ba <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008112:	f003 0308 	and.w	r3, r3, #8
 8008116:	2b00      	cmp	r3, #0
 8008118:	d005      	beq.n	8008126 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	2208      	movs	r2, #8
 8008120:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8008122:	2308      	movs	r3, #8
 8008124:	e044      	b.n	80081b0 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800812c:	f003 0302 	and.w	r3, r3, #2
 8008130:	2b00      	cmp	r3, #0
 8008132:	d005      	beq.n	8008140 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	2202      	movs	r2, #2
 800813a:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800813c:	2302      	movs	r3, #2
 800813e:	e037      	b.n	80081b0 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008146:	f003 0320 	and.w	r3, r3, #32
 800814a:	2b00      	cmp	r3, #0
 800814c:	d005      	beq.n	800815a <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	2220      	movs	r2, #32
 8008154:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8008156:	2320      	movs	r3, #32
 8008158:	e02a      	b.n	80081b0 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	f240 523a 	movw	r2, #1338	; 0x53a
 8008162:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	061a      	lsls	r2, r3, #24
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	021b      	lsls	r3, r3, #8
 800816c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008170:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	0a1b      	lsrs	r3, r3, #8
 8008176:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800817a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	0e1b      	lsrs	r3, r3, #24
 8008180:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008184:	601a      	str	r2, [r3, #0]
    scr++;
 8008186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008188:	3304      	adds	r3, #4
 800818a:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800818c:	68bb      	ldr	r3, [r7, #8]
 800818e:	061a      	lsls	r2, r3, #24
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	021b      	lsls	r3, r3, #8
 8008194:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008198:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800819a:	68bb      	ldr	r3, [r7, #8]
 800819c:	0a1b      	lsrs	r3, r3, #8
 800819e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80081a2:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80081a4:	68bb      	ldr	r3, [r7, #8]
 80081a6:	0e1b      	lsrs	r3, r3, #24
 80081a8:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80081aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081ac:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80081ae:	2300      	movs	r3, #0
}
 80081b0:	4618      	mov	r0, r3
 80081b2:	373c      	adds	r7, #60	; 0x3c
 80081b4:	46bd      	mov	sp, r7
 80081b6:	bd90      	pop	{r4, r7, pc}

080081b8 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b084      	sub	sp, #16
 80081bc:	af00      	add	r7, sp, #0
 80081be:	60f8      	str	r0, [r7, #12]
 80081c0:	60b9      	str	r1, [r7, #8]
 80081c2:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d101      	bne.n	80081ce <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 80081ca:	2301      	movs	r3, #1
 80081cc:	e034      	b.n	8008238 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80081d4:	b2db      	uxtb	r3, r3
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d106      	bne.n	80081e8 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	2200      	movs	r2, #0
 80081de:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80081e2:	68f8      	ldr	r0, [r7, #12]
 80081e4:	f7f9 fd02 	bl	8001bec <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681a      	ldr	r2, [r3, #0]
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	3308      	adds	r3, #8
 80081f0:	4619      	mov	r1, r3
 80081f2:	4610      	mov	r0, r2
 80081f4:	f000 fc0a 	bl	8008a0c <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	6818      	ldr	r0, [r3, #0]
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	689b      	ldr	r3, [r3, #8]
 8008200:	461a      	mov	r2, r3
 8008202:	68b9      	ldr	r1, [r7, #8]
 8008204:	f000 fc72 	bl	8008aec <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	6858      	ldr	r0, [r3, #4]
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	689a      	ldr	r2, [r3, #8]
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008214:	6879      	ldr	r1, [r7, #4]
 8008216:	f000 fcbd 	bl	8008b94 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	68fa      	ldr	r2, [r7, #12]
 8008220:	6892      	ldr	r2, [r2, #8]
 8008222:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	68fa      	ldr	r2, [r7, #12]
 800822c:	6892      	ldr	r2, [r2, #8]
 800822e:	f041 0101 	orr.w	r1, r1, #1
 8008232:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8008236:	2300      	movs	r3, #0
}
 8008238:	4618      	mov	r0, r3
 800823a:	3710      	adds	r7, #16
 800823c:	46bd      	mov	sp, r7
 800823e:	bd80      	pop	{r7, pc}

08008240 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008240:	b580      	push	{r7, lr}
 8008242:	b082      	sub	sp, #8
 8008244:	af00      	add	r7, sp, #0
 8008246:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d101      	bne.n	8008252 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800824e:	2301      	movs	r3, #1
 8008250:	e03f      	b.n	80082d2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008258:	b2db      	uxtb	r3, r3
 800825a:	2b00      	cmp	r3, #0
 800825c:	d106      	bne.n	800826c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2200      	movs	r2, #0
 8008262:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008266:	6878      	ldr	r0, [r7, #4]
 8008268:	f7f9 fbd2 	bl	8001a10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2224      	movs	r2, #36	; 0x24
 8008270:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	68da      	ldr	r2, [r3, #12]
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008282:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	f000 f829 	bl	80082dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	691a      	ldr	r2, [r3, #16]
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008298:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	695a      	ldr	r2, [r3, #20]
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80082a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	68da      	ldr	r2, [r3, #12]
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80082b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	2200      	movs	r2, #0
 80082be:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2220      	movs	r2, #32
 80082c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2220      	movs	r2, #32
 80082cc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80082d0:	2300      	movs	r3, #0
}
 80082d2:	4618      	mov	r0, r3
 80082d4:	3708      	adds	r7, #8
 80082d6:	46bd      	mov	sp, r7
 80082d8:	bd80      	pop	{r7, pc}
	...

080082dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80082dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082e0:	b085      	sub	sp, #20
 80082e2:	af00      	add	r7, sp, #0
 80082e4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	691b      	ldr	r3, [r3, #16]
 80082ec:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	68da      	ldr	r2, [r3, #12]
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	430a      	orrs	r2, r1
 80082fa:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	689a      	ldr	r2, [r3, #8]
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	691b      	ldr	r3, [r3, #16]
 8008304:	431a      	orrs	r2, r3
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	695b      	ldr	r3, [r3, #20]
 800830a:	431a      	orrs	r2, r3
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	69db      	ldr	r3, [r3, #28]
 8008310:	4313      	orrs	r3, r2
 8008312:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	68db      	ldr	r3, [r3, #12]
 800831a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800831e:	f023 030c 	bic.w	r3, r3, #12
 8008322:	687a      	ldr	r2, [r7, #4]
 8008324:	6812      	ldr	r2, [r2, #0]
 8008326:	68f9      	ldr	r1, [r7, #12]
 8008328:	430b      	orrs	r3, r1
 800832a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	695b      	ldr	r3, [r3, #20]
 8008332:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	699a      	ldr	r2, [r3, #24]
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	430a      	orrs	r2, r1
 8008340:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	69db      	ldr	r3, [r3, #28]
 8008346:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800834a:	f040 8199 	bne.w	8008680 <UART_SetConfig+0x3a4>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) && defined(UART9) && defined(UART10)
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	4ac6      	ldr	r2, [pc, #792]	; (800866c <UART_SetConfig+0x390>)
 8008354:	4293      	cmp	r3, r2
 8008356:	d00f      	beq.n	8008378 <UART_SetConfig+0x9c>
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	4ac4      	ldr	r2, [pc, #784]	; (8008670 <UART_SetConfig+0x394>)
 800835e:	4293      	cmp	r3, r2
 8008360:	d00a      	beq.n	8008378 <UART_SetConfig+0x9c>
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	4ac3      	ldr	r2, [pc, #780]	; (8008674 <UART_SetConfig+0x398>)
 8008368:	4293      	cmp	r3, r2
 800836a:	d005      	beq.n	8008378 <UART_SetConfig+0x9c>
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	4ac1      	ldr	r2, [pc, #772]	; (8008678 <UART_SetConfig+0x39c>)
 8008372:	4293      	cmp	r3, r2
 8008374:	f040 80bd 	bne.w	80084f2 <UART_SetConfig+0x216>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008378:	f7fe fb80 	bl	8006a7c <HAL_RCC_GetPCLK2Freq>
 800837c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800837e:	68bb      	ldr	r3, [r7, #8]
 8008380:	461d      	mov	r5, r3
 8008382:	f04f 0600 	mov.w	r6, #0
 8008386:	46a8      	mov	r8, r5
 8008388:	46b1      	mov	r9, r6
 800838a:	eb18 0308 	adds.w	r3, r8, r8
 800838e:	eb49 0409 	adc.w	r4, r9, r9
 8008392:	4698      	mov	r8, r3
 8008394:	46a1      	mov	r9, r4
 8008396:	eb18 0805 	adds.w	r8, r8, r5
 800839a:	eb49 0906 	adc.w	r9, r9, r6
 800839e:	f04f 0100 	mov.w	r1, #0
 80083a2:	f04f 0200 	mov.w	r2, #0
 80083a6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80083aa:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80083ae:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80083b2:	4688      	mov	r8, r1
 80083b4:	4691      	mov	r9, r2
 80083b6:	eb18 0005 	adds.w	r0, r8, r5
 80083ba:	eb49 0106 	adc.w	r1, r9, r6
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	685b      	ldr	r3, [r3, #4]
 80083c2:	461d      	mov	r5, r3
 80083c4:	f04f 0600 	mov.w	r6, #0
 80083c8:	196b      	adds	r3, r5, r5
 80083ca:	eb46 0406 	adc.w	r4, r6, r6
 80083ce:	461a      	mov	r2, r3
 80083d0:	4623      	mov	r3, r4
 80083d2:	f7f7 ff21 	bl	8000218 <__aeabi_uldivmod>
 80083d6:	4603      	mov	r3, r0
 80083d8:	460c      	mov	r4, r1
 80083da:	461a      	mov	r2, r3
 80083dc:	4ba7      	ldr	r3, [pc, #668]	; (800867c <UART_SetConfig+0x3a0>)
 80083de:	fba3 2302 	umull	r2, r3, r3, r2
 80083e2:	095b      	lsrs	r3, r3, #5
 80083e4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	461d      	mov	r5, r3
 80083ec:	f04f 0600 	mov.w	r6, #0
 80083f0:	46a9      	mov	r9, r5
 80083f2:	46b2      	mov	sl, r6
 80083f4:	eb19 0309 	adds.w	r3, r9, r9
 80083f8:	eb4a 040a 	adc.w	r4, sl, sl
 80083fc:	4699      	mov	r9, r3
 80083fe:	46a2      	mov	sl, r4
 8008400:	eb19 0905 	adds.w	r9, r9, r5
 8008404:	eb4a 0a06 	adc.w	sl, sl, r6
 8008408:	f04f 0100 	mov.w	r1, #0
 800840c:	f04f 0200 	mov.w	r2, #0
 8008410:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008414:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008418:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800841c:	4689      	mov	r9, r1
 800841e:	4692      	mov	sl, r2
 8008420:	eb19 0005 	adds.w	r0, r9, r5
 8008424:	eb4a 0106 	adc.w	r1, sl, r6
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	685b      	ldr	r3, [r3, #4]
 800842c:	461d      	mov	r5, r3
 800842e:	f04f 0600 	mov.w	r6, #0
 8008432:	196b      	adds	r3, r5, r5
 8008434:	eb46 0406 	adc.w	r4, r6, r6
 8008438:	461a      	mov	r2, r3
 800843a:	4623      	mov	r3, r4
 800843c:	f7f7 feec 	bl	8000218 <__aeabi_uldivmod>
 8008440:	4603      	mov	r3, r0
 8008442:	460c      	mov	r4, r1
 8008444:	461a      	mov	r2, r3
 8008446:	4b8d      	ldr	r3, [pc, #564]	; (800867c <UART_SetConfig+0x3a0>)
 8008448:	fba3 1302 	umull	r1, r3, r3, r2
 800844c:	095b      	lsrs	r3, r3, #5
 800844e:	2164      	movs	r1, #100	; 0x64
 8008450:	fb01 f303 	mul.w	r3, r1, r3
 8008454:	1ad3      	subs	r3, r2, r3
 8008456:	00db      	lsls	r3, r3, #3
 8008458:	3332      	adds	r3, #50	; 0x32
 800845a:	4a88      	ldr	r2, [pc, #544]	; (800867c <UART_SetConfig+0x3a0>)
 800845c:	fba2 2303 	umull	r2, r3, r2, r3
 8008460:	095b      	lsrs	r3, r3, #5
 8008462:	005b      	lsls	r3, r3, #1
 8008464:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008468:	4498      	add	r8, r3
 800846a:	68bb      	ldr	r3, [r7, #8]
 800846c:	461d      	mov	r5, r3
 800846e:	f04f 0600 	mov.w	r6, #0
 8008472:	46a9      	mov	r9, r5
 8008474:	46b2      	mov	sl, r6
 8008476:	eb19 0309 	adds.w	r3, r9, r9
 800847a:	eb4a 040a 	adc.w	r4, sl, sl
 800847e:	4699      	mov	r9, r3
 8008480:	46a2      	mov	sl, r4
 8008482:	eb19 0905 	adds.w	r9, r9, r5
 8008486:	eb4a 0a06 	adc.w	sl, sl, r6
 800848a:	f04f 0100 	mov.w	r1, #0
 800848e:	f04f 0200 	mov.w	r2, #0
 8008492:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008496:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800849a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800849e:	4689      	mov	r9, r1
 80084a0:	4692      	mov	sl, r2
 80084a2:	eb19 0005 	adds.w	r0, r9, r5
 80084a6:	eb4a 0106 	adc.w	r1, sl, r6
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	685b      	ldr	r3, [r3, #4]
 80084ae:	461d      	mov	r5, r3
 80084b0:	f04f 0600 	mov.w	r6, #0
 80084b4:	196b      	adds	r3, r5, r5
 80084b6:	eb46 0406 	adc.w	r4, r6, r6
 80084ba:	461a      	mov	r2, r3
 80084bc:	4623      	mov	r3, r4
 80084be:	f7f7 feab 	bl	8000218 <__aeabi_uldivmod>
 80084c2:	4603      	mov	r3, r0
 80084c4:	460c      	mov	r4, r1
 80084c6:	461a      	mov	r2, r3
 80084c8:	4b6c      	ldr	r3, [pc, #432]	; (800867c <UART_SetConfig+0x3a0>)
 80084ca:	fba3 1302 	umull	r1, r3, r3, r2
 80084ce:	095b      	lsrs	r3, r3, #5
 80084d0:	2164      	movs	r1, #100	; 0x64
 80084d2:	fb01 f303 	mul.w	r3, r1, r3
 80084d6:	1ad3      	subs	r3, r2, r3
 80084d8:	00db      	lsls	r3, r3, #3
 80084da:	3332      	adds	r3, #50	; 0x32
 80084dc:	4a67      	ldr	r2, [pc, #412]	; (800867c <UART_SetConfig+0x3a0>)
 80084de:	fba2 2303 	umull	r2, r3, r2, r3
 80084e2:	095b      	lsrs	r3, r3, #5
 80084e4:	f003 0207 	and.w	r2, r3, #7
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4442      	add	r2, r8
 80084ee:	609a      	str	r2, [r3, #8]
 80084f0:	e27d      	b.n	80089ee <UART_SetConfig+0x712>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80084f2:	f7fe faaf 	bl	8006a54 <HAL_RCC_GetPCLK1Freq>
 80084f6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80084f8:	68bb      	ldr	r3, [r7, #8]
 80084fa:	461d      	mov	r5, r3
 80084fc:	f04f 0600 	mov.w	r6, #0
 8008500:	46a8      	mov	r8, r5
 8008502:	46b1      	mov	r9, r6
 8008504:	eb18 0308 	adds.w	r3, r8, r8
 8008508:	eb49 0409 	adc.w	r4, r9, r9
 800850c:	4698      	mov	r8, r3
 800850e:	46a1      	mov	r9, r4
 8008510:	eb18 0805 	adds.w	r8, r8, r5
 8008514:	eb49 0906 	adc.w	r9, r9, r6
 8008518:	f04f 0100 	mov.w	r1, #0
 800851c:	f04f 0200 	mov.w	r2, #0
 8008520:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008524:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008528:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800852c:	4688      	mov	r8, r1
 800852e:	4691      	mov	r9, r2
 8008530:	eb18 0005 	adds.w	r0, r8, r5
 8008534:	eb49 0106 	adc.w	r1, r9, r6
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	685b      	ldr	r3, [r3, #4]
 800853c:	461d      	mov	r5, r3
 800853e:	f04f 0600 	mov.w	r6, #0
 8008542:	196b      	adds	r3, r5, r5
 8008544:	eb46 0406 	adc.w	r4, r6, r6
 8008548:	461a      	mov	r2, r3
 800854a:	4623      	mov	r3, r4
 800854c:	f7f7 fe64 	bl	8000218 <__aeabi_uldivmod>
 8008550:	4603      	mov	r3, r0
 8008552:	460c      	mov	r4, r1
 8008554:	461a      	mov	r2, r3
 8008556:	4b49      	ldr	r3, [pc, #292]	; (800867c <UART_SetConfig+0x3a0>)
 8008558:	fba3 2302 	umull	r2, r3, r3, r2
 800855c:	095b      	lsrs	r3, r3, #5
 800855e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008562:	68bb      	ldr	r3, [r7, #8]
 8008564:	461d      	mov	r5, r3
 8008566:	f04f 0600 	mov.w	r6, #0
 800856a:	46a9      	mov	r9, r5
 800856c:	46b2      	mov	sl, r6
 800856e:	eb19 0309 	adds.w	r3, r9, r9
 8008572:	eb4a 040a 	adc.w	r4, sl, sl
 8008576:	4699      	mov	r9, r3
 8008578:	46a2      	mov	sl, r4
 800857a:	eb19 0905 	adds.w	r9, r9, r5
 800857e:	eb4a 0a06 	adc.w	sl, sl, r6
 8008582:	f04f 0100 	mov.w	r1, #0
 8008586:	f04f 0200 	mov.w	r2, #0
 800858a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800858e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008592:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008596:	4689      	mov	r9, r1
 8008598:	4692      	mov	sl, r2
 800859a:	eb19 0005 	adds.w	r0, r9, r5
 800859e:	eb4a 0106 	adc.w	r1, sl, r6
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	685b      	ldr	r3, [r3, #4]
 80085a6:	461d      	mov	r5, r3
 80085a8:	f04f 0600 	mov.w	r6, #0
 80085ac:	196b      	adds	r3, r5, r5
 80085ae:	eb46 0406 	adc.w	r4, r6, r6
 80085b2:	461a      	mov	r2, r3
 80085b4:	4623      	mov	r3, r4
 80085b6:	f7f7 fe2f 	bl	8000218 <__aeabi_uldivmod>
 80085ba:	4603      	mov	r3, r0
 80085bc:	460c      	mov	r4, r1
 80085be:	461a      	mov	r2, r3
 80085c0:	4b2e      	ldr	r3, [pc, #184]	; (800867c <UART_SetConfig+0x3a0>)
 80085c2:	fba3 1302 	umull	r1, r3, r3, r2
 80085c6:	095b      	lsrs	r3, r3, #5
 80085c8:	2164      	movs	r1, #100	; 0x64
 80085ca:	fb01 f303 	mul.w	r3, r1, r3
 80085ce:	1ad3      	subs	r3, r2, r3
 80085d0:	00db      	lsls	r3, r3, #3
 80085d2:	3332      	adds	r3, #50	; 0x32
 80085d4:	4a29      	ldr	r2, [pc, #164]	; (800867c <UART_SetConfig+0x3a0>)
 80085d6:	fba2 2303 	umull	r2, r3, r2, r3
 80085da:	095b      	lsrs	r3, r3, #5
 80085dc:	005b      	lsls	r3, r3, #1
 80085de:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80085e2:	4498      	add	r8, r3
 80085e4:	68bb      	ldr	r3, [r7, #8]
 80085e6:	461d      	mov	r5, r3
 80085e8:	f04f 0600 	mov.w	r6, #0
 80085ec:	46a9      	mov	r9, r5
 80085ee:	46b2      	mov	sl, r6
 80085f0:	eb19 0309 	adds.w	r3, r9, r9
 80085f4:	eb4a 040a 	adc.w	r4, sl, sl
 80085f8:	4699      	mov	r9, r3
 80085fa:	46a2      	mov	sl, r4
 80085fc:	eb19 0905 	adds.w	r9, r9, r5
 8008600:	eb4a 0a06 	adc.w	sl, sl, r6
 8008604:	f04f 0100 	mov.w	r1, #0
 8008608:	f04f 0200 	mov.w	r2, #0
 800860c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008610:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008614:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008618:	4689      	mov	r9, r1
 800861a:	4692      	mov	sl, r2
 800861c:	eb19 0005 	adds.w	r0, r9, r5
 8008620:	eb4a 0106 	adc.w	r1, sl, r6
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	685b      	ldr	r3, [r3, #4]
 8008628:	461d      	mov	r5, r3
 800862a:	f04f 0600 	mov.w	r6, #0
 800862e:	196b      	adds	r3, r5, r5
 8008630:	eb46 0406 	adc.w	r4, r6, r6
 8008634:	461a      	mov	r2, r3
 8008636:	4623      	mov	r3, r4
 8008638:	f7f7 fdee 	bl	8000218 <__aeabi_uldivmod>
 800863c:	4603      	mov	r3, r0
 800863e:	460c      	mov	r4, r1
 8008640:	461a      	mov	r2, r3
 8008642:	4b0e      	ldr	r3, [pc, #56]	; (800867c <UART_SetConfig+0x3a0>)
 8008644:	fba3 1302 	umull	r1, r3, r3, r2
 8008648:	095b      	lsrs	r3, r3, #5
 800864a:	2164      	movs	r1, #100	; 0x64
 800864c:	fb01 f303 	mul.w	r3, r1, r3
 8008650:	1ad3      	subs	r3, r2, r3
 8008652:	00db      	lsls	r3, r3, #3
 8008654:	3332      	adds	r3, #50	; 0x32
 8008656:	4a09      	ldr	r2, [pc, #36]	; (800867c <UART_SetConfig+0x3a0>)
 8008658:	fba2 2303 	umull	r2, r3, r2, r3
 800865c:	095b      	lsrs	r3, r3, #5
 800865e:	f003 0207 	and.w	r2, r3, #7
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	4442      	add	r2, r8
 8008668:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800866a:	e1c0      	b.n	80089ee <UART_SetConfig+0x712>
 800866c:	40011000 	.word	0x40011000
 8008670:	40011400 	.word	0x40011400
 8008674:	40011800 	.word	0x40011800
 8008678:	40011c00 	.word	0x40011c00
 800867c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	4adc      	ldr	r2, [pc, #880]	; (80089f8 <UART_SetConfig+0x71c>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d00f      	beq.n	80086aa <UART_SetConfig+0x3ce>
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	4adb      	ldr	r2, [pc, #876]	; (80089fc <UART_SetConfig+0x720>)
 8008690:	4293      	cmp	r3, r2
 8008692:	d00a      	beq.n	80086aa <UART_SetConfig+0x3ce>
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	4ad9      	ldr	r2, [pc, #868]	; (8008a00 <UART_SetConfig+0x724>)
 800869a:	4293      	cmp	r3, r2
 800869c:	d005      	beq.n	80086aa <UART_SetConfig+0x3ce>
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	4ad8      	ldr	r2, [pc, #864]	; (8008a04 <UART_SetConfig+0x728>)
 80086a4:	4293      	cmp	r3, r2
 80086a6:	f040 80d1 	bne.w	800884c <UART_SetConfig+0x570>
      pclk = HAL_RCC_GetPCLK2Freq();
 80086aa:	f7fe f9e7 	bl	8006a7c <HAL_RCC_GetPCLK2Freq>
 80086ae:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80086b0:	68bb      	ldr	r3, [r7, #8]
 80086b2:	469a      	mov	sl, r3
 80086b4:	f04f 0b00 	mov.w	fp, #0
 80086b8:	46d0      	mov	r8, sl
 80086ba:	46d9      	mov	r9, fp
 80086bc:	eb18 0308 	adds.w	r3, r8, r8
 80086c0:	eb49 0409 	adc.w	r4, r9, r9
 80086c4:	4698      	mov	r8, r3
 80086c6:	46a1      	mov	r9, r4
 80086c8:	eb18 080a 	adds.w	r8, r8, sl
 80086cc:	eb49 090b 	adc.w	r9, r9, fp
 80086d0:	f04f 0100 	mov.w	r1, #0
 80086d4:	f04f 0200 	mov.w	r2, #0
 80086d8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80086dc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80086e0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80086e4:	4688      	mov	r8, r1
 80086e6:	4691      	mov	r9, r2
 80086e8:	eb1a 0508 	adds.w	r5, sl, r8
 80086ec:	eb4b 0609 	adc.w	r6, fp, r9
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	685b      	ldr	r3, [r3, #4]
 80086f4:	4619      	mov	r1, r3
 80086f6:	f04f 0200 	mov.w	r2, #0
 80086fa:	f04f 0300 	mov.w	r3, #0
 80086fe:	f04f 0400 	mov.w	r4, #0
 8008702:	0094      	lsls	r4, r2, #2
 8008704:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008708:	008b      	lsls	r3, r1, #2
 800870a:	461a      	mov	r2, r3
 800870c:	4623      	mov	r3, r4
 800870e:	4628      	mov	r0, r5
 8008710:	4631      	mov	r1, r6
 8008712:	f7f7 fd81 	bl	8000218 <__aeabi_uldivmod>
 8008716:	4603      	mov	r3, r0
 8008718:	460c      	mov	r4, r1
 800871a:	461a      	mov	r2, r3
 800871c:	4bba      	ldr	r3, [pc, #744]	; (8008a08 <UART_SetConfig+0x72c>)
 800871e:	fba3 2302 	umull	r2, r3, r3, r2
 8008722:	095b      	lsrs	r3, r3, #5
 8008724:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	469b      	mov	fp, r3
 800872c:	f04f 0c00 	mov.w	ip, #0
 8008730:	46d9      	mov	r9, fp
 8008732:	46e2      	mov	sl, ip
 8008734:	eb19 0309 	adds.w	r3, r9, r9
 8008738:	eb4a 040a 	adc.w	r4, sl, sl
 800873c:	4699      	mov	r9, r3
 800873e:	46a2      	mov	sl, r4
 8008740:	eb19 090b 	adds.w	r9, r9, fp
 8008744:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008748:	f04f 0100 	mov.w	r1, #0
 800874c:	f04f 0200 	mov.w	r2, #0
 8008750:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008754:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008758:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800875c:	4689      	mov	r9, r1
 800875e:	4692      	mov	sl, r2
 8008760:	eb1b 0509 	adds.w	r5, fp, r9
 8008764:	eb4c 060a 	adc.w	r6, ip, sl
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	685b      	ldr	r3, [r3, #4]
 800876c:	4619      	mov	r1, r3
 800876e:	f04f 0200 	mov.w	r2, #0
 8008772:	f04f 0300 	mov.w	r3, #0
 8008776:	f04f 0400 	mov.w	r4, #0
 800877a:	0094      	lsls	r4, r2, #2
 800877c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008780:	008b      	lsls	r3, r1, #2
 8008782:	461a      	mov	r2, r3
 8008784:	4623      	mov	r3, r4
 8008786:	4628      	mov	r0, r5
 8008788:	4631      	mov	r1, r6
 800878a:	f7f7 fd45 	bl	8000218 <__aeabi_uldivmod>
 800878e:	4603      	mov	r3, r0
 8008790:	460c      	mov	r4, r1
 8008792:	461a      	mov	r2, r3
 8008794:	4b9c      	ldr	r3, [pc, #624]	; (8008a08 <UART_SetConfig+0x72c>)
 8008796:	fba3 1302 	umull	r1, r3, r3, r2
 800879a:	095b      	lsrs	r3, r3, #5
 800879c:	2164      	movs	r1, #100	; 0x64
 800879e:	fb01 f303 	mul.w	r3, r1, r3
 80087a2:	1ad3      	subs	r3, r2, r3
 80087a4:	011b      	lsls	r3, r3, #4
 80087a6:	3332      	adds	r3, #50	; 0x32
 80087a8:	4a97      	ldr	r2, [pc, #604]	; (8008a08 <UART_SetConfig+0x72c>)
 80087aa:	fba2 2303 	umull	r2, r3, r2, r3
 80087ae:	095b      	lsrs	r3, r3, #5
 80087b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80087b4:	4498      	add	r8, r3
 80087b6:	68bb      	ldr	r3, [r7, #8]
 80087b8:	469b      	mov	fp, r3
 80087ba:	f04f 0c00 	mov.w	ip, #0
 80087be:	46d9      	mov	r9, fp
 80087c0:	46e2      	mov	sl, ip
 80087c2:	eb19 0309 	adds.w	r3, r9, r9
 80087c6:	eb4a 040a 	adc.w	r4, sl, sl
 80087ca:	4699      	mov	r9, r3
 80087cc:	46a2      	mov	sl, r4
 80087ce:	eb19 090b 	adds.w	r9, r9, fp
 80087d2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80087d6:	f04f 0100 	mov.w	r1, #0
 80087da:	f04f 0200 	mov.w	r2, #0
 80087de:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80087e2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80087e6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80087ea:	4689      	mov	r9, r1
 80087ec:	4692      	mov	sl, r2
 80087ee:	eb1b 0509 	adds.w	r5, fp, r9
 80087f2:	eb4c 060a 	adc.w	r6, ip, sl
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	685b      	ldr	r3, [r3, #4]
 80087fa:	4619      	mov	r1, r3
 80087fc:	f04f 0200 	mov.w	r2, #0
 8008800:	f04f 0300 	mov.w	r3, #0
 8008804:	f04f 0400 	mov.w	r4, #0
 8008808:	0094      	lsls	r4, r2, #2
 800880a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800880e:	008b      	lsls	r3, r1, #2
 8008810:	461a      	mov	r2, r3
 8008812:	4623      	mov	r3, r4
 8008814:	4628      	mov	r0, r5
 8008816:	4631      	mov	r1, r6
 8008818:	f7f7 fcfe 	bl	8000218 <__aeabi_uldivmod>
 800881c:	4603      	mov	r3, r0
 800881e:	460c      	mov	r4, r1
 8008820:	461a      	mov	r2, r3
 8008822:	4b79      	ldr	r3, [pc, #484]	; (8008a08 <UART_SetConfig+0x72c>)
 8008824:	fba3 1302 	umull	r1, r3, r3, r2
 8008828:	095b      	lsrs	r3, r3, #5
 800882a:	2164      	movs	r1, #100	; 0x64
 800882c:	fb01 f303 	mul.w	r3, r1, r3
 8008830:	1ad3      	subs	r3, r2, r3
 8008832:	011b      	lsls	r3, r3, #4
 8008834:	3332      	adds	r3, #50	; 0x32
 8008836:	4a74      	ldr	r2, [pc, #464]	; (8008a08 <UART_SetConfig+0x72c>)
 8008838:	fba2 2303 	umull	r2, r3, r2, r3
 800883c:	095b      	lsrs	r3, r3, #5
 800883e:	f003 020f 	and.w	r2, r3, #15
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	4442      	add	r2, r8
 8008848:	609a      	str	r2, [r3, #8]
 800884a:	e0d0      	b.n	80089ee <UART_SetConfig+0x712>
      pclk = HAL_RCC_GetPCLK1Freq();
 800884c:	f7fe f902 	bl	8006a54 <HAL_RCC_GetPCLK1Freq>
 8008850:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008852:	68bb      	ldr	r3, [r7, #8]
 8008854:	469a      	mov	sl, r3
 8008856:	f04f 0b00 	mov.w	fp, #0
 800885a:	46d0      	mov	r8, sl
 800885c:	46d9      	mov	r9, fp
 800885e:	eb18 0308 	adds.w	r3, r8, r8
 8008862:	eb49 0409 	adc.w	r4, r9, r9
 8008866:	4698      	mov	r8, r3
 8008868:	46a1      	mov	r9, r4
 800886a:	eb18 080a 	adds.w	r8, r8, sl
 800886e:	eb49 090b 	adc.w	r9, r9, fp
 8008872:	f04f 0100 	mov.w	r1, #0
 8008876:	f04f 0200 	mov.w	r2, #0
 800887a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800887e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008882:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008886:	4688      	mov	r8, r1
 8008888:	4691      	mov	r9, r2
 800888a:	eb1a 0508 	adds.w	r5, sl, r8
 800888e:	eb4b 0609 	adc.w	r6, fp, r9
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	685b      	ldr	r3, [r3, #4]
 8008896:	4619      	mov	r1, r3
 8008898:	f04f 0200 	mov.w	r2, #0
 800889c:	f04f 0300 	mov.w	r3, #0
 80088a0:	f04f 0400 	mov.w	r4, #0
 80088a4:	0094      	lsls	r4, r2, #2
 80088a6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80088aa:	008b      	lsls	r3, r1, #2
 80088ac:	461a      	mov	r2, r3
 80088ae:	4623      	mov	r3, r4
 80088b0:	4628      	mov	r0, r5
 80088b2:	4631      	mov	r1, r6
 80088b4:	f7f7 fcb0 	bl	8000218 <__aeabi_uldivmod>
 80088b8:	4603      	mov	r3, r0
 80088ba:	460c      	mov	r4, r1
 80088bc:	461a      	mov	r2, r3
 80088be:	4b52      	ldr	r3, [pc, #328]	; (8008a08 <UART_SetConfig+0x72c>)
 80088c0:	fba3 2302 	umull	r2, r3, r3, r2
 80088c4:	095b      	lsrs	r3, r3, #5
 80088c6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80088ca:	68bb      	ldr	r3, [r7, #8]
 80088cc:	469b      	mov	fp, r3
 80088ce:	f04f 0c00 	mov.w	ip, #0
 80088d2:	46d9      	mov	r9, fp
 80088d4:	46e2      	mov	sl, ip
 80088d6:	eb19 0309 	adds.w	r3, r9, r9
 80088da:	eb4a 040a 	adc.w	r4, sl, sl
 80088de:	4699      	mov	r9, r3
 80088e0:	46a2      	mov	sl, r4
 80088e2:	eb19 090b 	adds.w	r9, r9, fp
 80088e6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80088ea:	f04f 0100 	mov.w	r1, #0
 80088ee:	f04f 0200 	mov.w	r2, #0
 80088f2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80088f6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80088fa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80088fe:	4689      	mov	r9, r1
 8008900:	4692      	mov	sl, r2
 8008902:	eb1b 0509 	adds.w	r5, fp, r9
 8008906:	eb4c 060a 	adc.w	r6, ip, sl
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	685b      	ldr	r3, [r3, #4]
 800890e:	4619      	mov	r1, r3
 8008910:	f04f 0200 	mov.w	r2, #0
 8008914:	f04f 0300 	mov.w	r3, #0
 8008918:	f04f 0400 	mov.w	r4, #0
 800891c:	0094      	lsls	r4, r2, #2
 800891e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008922:	008b      	lsls	r3, r1, #2
 8008924:	461a      	mov	r2, r3
 8008926:	4623      	mov	r3, r4
 8008928:	4628      	mov	r0, r5
 800892a:	4631      	mov	r1, r6
 800892c:	f7f7 fc74 	bl	8000218 <__aeabi_uldivmod>
 8008930:	4603      	mov	r3, r0
 8008932:	460c      	mov	r4, r1
 8008934:	461a      	mov	r2, r3
 8008936:	4b34      	ldr	r3, [pc, #208]	; (8008a08 <UART_SetConfig+0x72c>)
 8008938:	fba3 1302 	umull	r1, r3, r3, r2
 800893c:	095b      	lsrs	r3, r3, #5
 800893e:	2164      	movs	r1, #100	; 0x64
 8008940:	fb01 f303 	mul.w	r3, r1, r3
 8008944:	1ad3      	subs	r3, r2, r3
 8008946:	011b      	lsls	r3, r3, #4
 8008948:	3332      	adds	r3, #50	; 0x32
 800894a:	4a2f      	ldr	r2, [pc, #188]	; (8008a08 <UART_SetConfig+0x72c>)
 800894c:	fba2 2303 	umull	r2, r3, r2, r3
 8008950:	095b      	lsrs	r3, r3, #5
 8008952:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008956:	4498      	add	r8, r3
 8008958:	68bb      	ldr	r3, [r7, #8]
 800895a:	469b      	mov	fp, r3
 800895c:	f04f 0c00 	mov.w	ip, #0
 8008960:	46d9      	mov	r9, fp
 8008962:	46e2      	mov	sl, ip
 8008964:	eb19 0309 	adds.w	r3, r9, r9
 8008968:	eb4a 040a 	adc.w	r4, sl, sl
 800896c:	4699      	mov	r9, r3
 800896e:	46a2      	mov	sl, r4
 8008970:	eb19 090b 	adds.w	r9, r9, fp
 8008974:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008978:	f04f 0100 	mov.w	r1, #0
 800897c:	f04f 0200 	mov.w	r2, #0
 8008980:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008984:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008988:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800898c:	4689      	mov	r9, r1
 800898e:	4692      	mov	sl, r2
 8008990:	eb1b 0509 	adds.w	r5, fp, r9
 8008994:	eb4c 060a 	adc.w	r6, ip, sl
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	685b      	ldr	r3, [r3, #4]
 800899c:	4619      	mov	r1, r3
 800899e:	f04f 0200 	mov.w	r2, #0
 80089a2:	f04f 0300 	mov.w	r3, #0
 80089a6:	f04f 0400 	mov.w	r4, #0
 80089aa:	0094      	lsls	r4, r2, #2
 80089ac:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80089b0:	008b      	lsls	r3, r1, #2
 80089b2:	461a      	mov	r2, r3
 80089b4:	4623      	mov	r3, r4
 80089b6:	4628      	mov	r0, r5
 80089b8:	4631      	mov	r1, r6
 80089ba:	f7f7 fc2d 	bl	8000218 <__aeabi_uldivmod>
 80089be:	4603      	mov	r3, r0
 80089c0:	460c      	mov	r4, r1
 80089c2:	461a      	mov	r2, r3
 80089c4:	4b10      	ldr	r3, [pc, #64]	; (8008a08 <UART_SetConfig+0x72c>)
 80089c6:	fba3 1302 	umull	r1, r3, r3, r2
 80089ca:	095b      	lsrs	r3, r3, #5
 80089cc:	2164      	movs	r1, #100	; 0x64
 80089ce:	fb01 f303 	mul.w	r3, r1, r3
 80089d2:	1ad3      	subs	r3, r2, r3
 80089d4:	011b      	lsls	r3, r3, #4
 80089d6:	3332      	adds	r3, #50	; 0x32
 80089d8:	4a0b      	ldr	r2, [pc, #44]	; (8008a08 <UART_SetConfig+0x72c>)
 80089da:	fba2 2303 	umull	r2, r3, r2, r3
 80089de:	095b      	lsrs	r3, r3, #5
 80089e0:	f003 020f 	and.w	r2, r3, #15
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	4442      	add	r2, r8
 80089ea:	609a      	str	r2, [r3, #8]
}
 80089ec:	e7ff      	b.n	80089ee <UART_SetConfig+0x712>
 80089ee:	bf00      	nop
 80089f0:	3714      	adds	r7, #20
 80089f2:	46bd      	mov	sp, r7
 80089f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089f8:	40011000 	.word	0x40011000
 80089fc:	40011400 	.word	0x40011400
 8008a00:	40011800 	.word	0x40011800
 8008a04:	40011c00 	.word	0x40011c00
 8008a08:	51eb851f 	.word	0x51eb851f

08008a0c <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8008a0c:	b480      	push	{r7}
 8008a0e:	b085      	sub	sp, #20
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
 8008a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8008a16:	2300      	movs	r3, #0
 8008a18:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8008a1a:	683b      	ldr	r3, [r7, #0]
 8008a1c:	681a      	ldr	r2, [r3, #0]
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a24:	60fb      	str	r3, [r7, #12]
                     Init->WriteBurst
                     );
#else /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT,CPSIZE,  CBURSTRW, CCLKEN and WFDIS bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP      | \
 8008a26:	68fa      	ldr	r2, [r7, #12]
 8008a28:	4b2f      	ldr	r3, [pc, #188]	; (8008ae8 <FSMC_NORSRAM_Init+0xdc>)
 8008a2a:	4013      	ands	r3, r2
 8008a2c:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WAITCFG  | FSMC_BCR1_WREN      | \
                       FSMC_BCR1_WAITEN    | FSMC_BCR1_EXTMOD   | FSMC_BCR1_ASYNCWAIT | \
                       FSMC_BCR1_CPSIZE    | FSMC_BCR1_CBURSTRW | FSMC_BCR1_CCLKEN    | \
                       FSMC_BCR1_WFDIS));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8008a32:	683b      	ldr	r3, [r7, #0]
 8008a34:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008a36:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8008a3c:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8008a42:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8008a44:	683b      	ldr	r3, [r7, #0]
 8008a46:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8008a48:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8008a4a:	683b      	ldr	r3, [r7, #0]
 8008a4c:	69db      	ldr	r3, [r3, #28]
                     Init->WaitSignalPolarity   |\
 8008a4e:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8008a54:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8008a5a:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8008a60:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8008a66:	431a      	orrs	r2, r3
                     Init->WriteBurst           |\
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->AsynchronousWait     |\
 8008a6c:	431a      	orrs	r2, r3
                     Init->ContinuousClock      |\
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                     Init->WriteBurst           |\
 8008a72:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->ContinuousClock      |\
 8008a78:	431a      	orrs	r2, r3
                     Init->WriteFifo);
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                     Init->PageSize             |\
 8008a7e:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008a80:	68fa      	ldr	r2, [r7, #12]
 8008a82:	4313      	orrs	r3, r2
 8008a84:	60fb      	str	r3, [r7, #12]
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	689b      	ldr	r3, [r3, #8]
 8008a8a:	2b08      	cmp	r3, #8
 8008a8c:	d103      	bne.n	8008a96 <FSMC_NORSRAM_Init+0x8a>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a94:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	681a      	ldr	r2, [r3, #0]
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	68f9      	ldr	r1, [r7, #12]
 8008a9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if((Init->ContinuousClock == FSMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FSMC_NORSRAM_BANK1))
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008aa6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008aaa:	d10a      	bne.n	8008ac2 <FSMC_NORSRAM_Init+0xb6>
 8008aac:	683b      	ldr	r3, [r7, #0]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d006      	beq.n	8008ac2 <FSMC_NORSRAM_Init+0xb6>
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->ContinuousClock);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681a      	ldr	r2, [r3, #0]
 8008ab8:	683b      	ldr	r3, [r7, #0]
 8008aba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008abc:	431a      	orrs	r2, r3
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	601a      	str	r2, [r3, #0]
  }

  if(Init->NSBank != FSMC_NORSRAM_BANK1)
 8008ac2:	683b      	ldr	r3, [r7, #0]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d006      	beq.n	8008ad8 <FSMC_NORSRAM_Init+0xcc>
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681a      	ldr	r2, [r3, #0]
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ad2:	431a      	orrs	r2, r3
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8008ad8:	2300      	movs	r3, #0
}
 8008ada:	4618      	mov	r0, r3
 8008adc:	3714      	adds	r7, #20
 8008ade:	46bd      	mov	sp, r7
 8008ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae4:	4770      	bx	lr
 8008ae6:	bf00      	nop
 8008ae8:	ffc00480 	.word	0xffc00480

08008aec <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008aec:	b480      	push	{r7}
 8008aee:	b087      	sub	sp, #28
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	60f8      	str	r0, [r7, #12]
 8008af4:	60b9      	str	r1, [r7, #8]
 8008af6:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8008af8:	2300      	movs	r3, #0
 8008afa:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	1c5a      	adds	r2, r3, #1
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b06:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8008b08:	697b      	ldr	r3, [r7, #20]
 8008b0a:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8008b0e:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008b10:	68bb      	ldr	r3, [r7, #8]
 8008b12:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8008b14:	68bb      	ldr	r3, [r7, #8]
 8008b16:	685b      	ldr	r3, [r3, #4]
 8008b18:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008b1a:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	689b      	ldr	r3, [r3, #8]
 8008b20:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8008b22:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	68db      	ldr	r3, [r3, #12]
 8008b28:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8008b2a:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8008b2c:	68bb      	ldr	r3, [r7, #8]
 8008b2e:	691b      	ldr	r3, [r3, #16]
 8008b30:	3b01      	subs	r3, #1
 8008b32:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008b34:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8008b36:	68bb      	ldr	r3, [r7, #8]
 8008b38:	695b      	ldr	r3, [r3, #20]
 8008b3a:	3b02      	subs	r3, #2
 8008b3c:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8008b3e:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8008b40:	68bb      	ldr	r3, [r7, #8]
 8008b42:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008b44:	4313      	orrs	r3, r2
 8008b46:	697a      	ldr	r2, [r7, #20]
 8008b48:	4313      	orrs	r3, r2
 8008b4a:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	1c5a      	adds	r2, r3, #1
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	6979      	ldr	r1, [r7, #20]
 8008b54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if(HAL_IS_BIT_SET(Device->BTCR[FSMC_NORSRAM_BANK1], FSMC_BCR1_CCLKEN))
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008b60:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008b64:	d10e      	bne.n	8008b84 <FSMC_NORSRAM_Timing_Init+0x98>
  {
    tmpr = (uint32_t)(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] & ~(0x0FU << 20U)); 
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	685b      	ldr	r3, [r3, #4]
 8008b6a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008b6e:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
 8008b70:	68bb      	ldr	r3, [r7, #8]
 8008b72:	691b      	ldr	r3, [r3, #16]
 8008b74:	3b01      	subs	r3, #1
 8008b76:	051b      	lsls	r3, r3, #20
 8008b78:	697a      	ldr	r2, [r7, #20]
 8008b7a:	4313      	orrs	r3, r2
 8008b7c:	617b      	str	r3, [r7, #20]
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	697a      	ldr	r2, [r7, #20]
 8008b82:	605a      	str	r2, [r3, #4]
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8008b84:	2300      	movs	r3, #0
}
 8008b86:	4618      	mov	r0, r3
 8008b88:	371c      	adds	r7, #28
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b90:	4770      	bx	lr
	...

08008b94 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8008b94:	b480      	push	{r7}
 8008b96:	b087      	sub	sp, #28
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	60f8      	str	r0, [r7, #12]
 8008b9c:	60b9      	str	r1, [r7, #8]
 8008b9e:	607a      	str	r2, [r7, #4]
 8008ba0:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008bac:	d122      	bne.n	8008bf4 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	687a      	ldr	r2, [r7, #4]
 8008bb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bb6:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8008bb8:	697a      	ldr	r2, [r7, #20]
 8008bba:	4b15      	ldr	r3, [pc, #84]	; (8008c10 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8008bbc:	4013      	ands	r3, r2
 8008bbe:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8008bc4:	68bb      	ldr	r3, [r7, #8]
 8008bc6:	685b      	ldr	r3, [r3, #4]
 8008bc8:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008bca:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8008bcc:	68bb      	ldr	r3, [r7, #8]
 8008bce:	689b      	ldr	r3, [r3, #8]
 8008bd0:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8008bd2:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008bd4:	68bb      	ldr	r3, [r7, #8]
 8008bd6:	68db      	ldr	r3, [r3, #12]
 8008bd8:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8008bda:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8008bdc:	68bb      	ldr	r3, [r7, #8]
 8008bde:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008be0:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008be2:	697a      	ldr	r2, [r7, #20]
 8008be4:	4313      	orrs	r3, r2
 8008be6:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	687a      	ldr	r2, [r7, #4]
 8008bec:	6979      	ldr	r1, [r7, #20]
 8008bee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008bf2:	e005      	b.n	8008c00 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	687a      	ldr	r2, [r7, #4]
 8008bf8:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8008bfc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8008c00:	2300      	movs	r3, #0
}
 8008c02:	4618      	mov	r0, r3
 8008c04:	371c      	adds	r7, #28
 8008c06:	46bd      	mov	sp, r7
 8008c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0c:	4770      	bx	lr
 8008c0e:	bf00      	nop
 8008c10:	cff00000 	.word	0xcff00000

08008c14 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8008c14:	b084      	sub	sp, #16
 8008c16:	b480      	push	{r7}
 8008c18:	b085      	sub	sp, #20
 8008c1a:	af00      	add	r7, sp, #0
 8008c1c:	6078      	str	r0, [r7, #4]
 8008c1e:	f107 001c 	add.w	r0, r7, #28
 8008c22:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8008c26:	2300      	movs	r3, #0
 8008c28:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8008c2a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8008c2c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8008c2e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8008c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8008c32:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8008c34:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8008c36:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8008c38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8008c3a:	431a      	orrs	r2, r3
             Init.ClockDiv
 8008c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8008c3e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8008c40:	68fa      	ldr	r2, [r7, #12]
 8008c42:	4313      	orrs	r3, r2
 8008c44:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	685b      	ldr	r3, [r3, #4]
 8008c4a:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8008c4e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008c52:	68fa      	ldr	r2, [r7, #12]
 8008c54:	431a      	orrs	r2, r3
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8008c5a:	2300      	movs	r3, #0
}
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	3714      	adds	r7, #20
 8008c60:	46bd      	mov	sp, r7
 8008c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c66:	b004      	add	sp, #16
 8008c68:	4770      	bx	lr

08008c6a <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8008c6a:	b480      	push	{r7}
 8008c6c:	b083      	sub	sp, #12
 8008c6e:	af00      	add	r7, sp, #0
 8008c70:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8008c78:	4618      	mov	r0, r3
 8008c7a:	370c      	adds	r7, #12
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c82:	4770      	bx	lr

08008c84 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8008c84:	b580      	push	{r7, lr}
 8008c86:	b082      	sub	sp, #8
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2203      	movs	r2, #3
 8008c90:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8008c92:	2002      	movs	r0, #2
 8008c94:	f7fa f9a6 	bl	8002fe4 <HAL_Delay>
  
  return HAL_OK;
 8008c98:	2300      	movs	r3, #0
}
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	3708      	adds	r7, #8
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	bd80      	pop	{r7, pc}

08008ca2 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8008ca2:	b480      	push	{r7}
 8008ca4:	b083      	sub	sp, #12
 8008ca6:	af00      	add	r7, sp, #0
 8008ca8:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	f003 0303 	and.w	r3, r3, #3
}
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	370c      	adds	r7, #12
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cbc:	4770      	bx	lr

08008cbe <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8008cbe:	b480      	push	{r7}
 8008cc0:	b085      	sub	sp, #20
 8008cc2:	af00      	add	r7, sp, #0
 8008cc4:	6078      	str	r0, [r7, #4]
 8008cc6:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8008cc8:	2300      	movs	r3, #0
 8008cca:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	681a      	ldr	r2, [r3, #0]
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008cd4:	683b      	ldr	r3, [r7, #0]
 8008cd6:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008cdc:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8008ce2:	431a      	orrs	r2, r3
                       Command->CPSM);
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8008ce8:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008cea:	68fa      	ldr	r2, [r7, #12]
 8008cec:	4313      	orrs	r3, r2
 8008cee:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	68db      	ldr	r3, [r3, #12]
 8008cf4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8008cf8:	f023 030f 	bic.w	r3, r3, #15
 8008cfc:	68fa      	ldr	r2, [r7, #12]
 8008cfe:	431a      	orrs	r2, r3
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8008d04:	2300      	movs	r3, #0
}
 8008d06:	4618      	mov	r0, r3
 8008d08:	3714      	adds	r7, #20
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d10:	4770      	bx	lr

08008d12 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8008d12:	b480      	push	{r7}
 8008d14:	b083      	sub	sp, #12
 8008d16:	af00      	add	r7, sp, #0
 8008d18:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	691b      	ldr	r3, [r3, #16]
 8008d1e:	b2db      	uxtb	r3, r3
}
 8008d20:	4618      	mov	r0, r3
 8008d22:	370c      	adds	r7, #12
 8008d24:	46bd      	mov	sp, r7
 8008d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2a:	4770      	bx	lr

08008d2c <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8008d2c:	b480      	push	{r7}
 8008d2e:	b085      	sub	sp, #20
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
 8008d34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	3314      	adds	r3, #20
 8008d3a:	461a      	mov	r2, r3
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	4413      	add	r3, r2
 8008d40:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	681b      	ldr	r3, [r3, #0]
}  
 8008d46:	4618      	mov	r0, r3
 8008d48:	3714      	adds	r7, #20
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d50:	4770      	bx	lr

08008d52 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8008d52:	b480      	push	{r7}
 8008d54:	b085      	sub	sp, #20
 8008d56:	af00      	add	r7, sp, #0
 8008d58:	6078      	str	r0, [r7, #4]
 8008d5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	681a      	ldr	r2, [r3, #0]
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	685a      	ldr	r2, [r3, #4]
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008d78:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8008d7e:	431a      	orrs	r2, r3
                       Data->DPSM);
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8008d84:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008d86:	68fa      	ldr	r2, [r7, #12]
 8008d88:	4313      	orrs	r3, r2
 8008d8a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d90:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	431a      	orrs	r2, r3
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8008d9c:	2300      	movs	r3, #0

}
 8008d9e:	4618      	mov	r0, r3
 8008da0:	3714      	adds	r7, #20
 8008da2:	46bd      	mov	sp, r7
 8008da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da8:	4770      	bx	lr

08008daa <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8008daa:	b580      	push	{r7, lr}
 8008dac:	b088      	sub	sp, #32
 8008dae:	af00      	add	r7, sp, #0
 8008db0:	6078      	str	r0, [r7, #4]
 8008db2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8008db4:	683b      	ldr	r3, [r7, #0]
 8008db6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8008db8:	2310      	movs	r3, #16
 8008dba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008dbc:	2340      	movs	r3, #64	; 0x40
 8008dbe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008dc4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008dc8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008dca:	f107 0308 	add.w	r3, r7, #8
 8008dce:	4619      	mov	r1, r3
 8008dd0:	6878      	ldr	r0, [r7, #4]
 8008dd2:	f7ff ff74 	bl	8008cbe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8008dd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8008dda:	2110      	movs	r1, #16
 8008ddc:	6878      	ldr	r0, [r7, #4]
 8008dde:	f000 f975 	bl	80090cc <SDMMC_GetCmdResp1>
 8008de2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008de4:	69fb      	ldr	r3, [r7, #28]
}
 8008de6:	4618      	mov	r0, r3
 8008de8:	3720      	adds	r7, #32
 8008dea:	46bd      	mov	sp, r7
 8008dec:	bd80      	pop	{r7, pc}

08008dee <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8008dee:	b580      	push	{r7, lr}
 8008df0:	b08a      	sub	sp, #40	; 0x28
 8008df2:	af00      	add	r7, sp, #0
 8008df4:	60f8      	str	r0, [r7, #12]
 8008df6:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8008dfa:	683b      	ldr	r3, [r7, #0]
 8008dfc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8008dfe:	2307      	movs	r3, #7
 8008e00:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008e02:	2340      	movs	r3, #64	; 0x40
 8008e04:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008e06:	2300      	movs	r3, #0
 8008e08:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008e0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e0e:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008e10:	f107 0310 	add.w	r3, r7, #16
 8008e14:	4619      	mov	r1, r3
 8008e16:	68f8      	ldr	r0, [r7, #12]
 8008e18:	f7ff ff51 	bl	8008cbe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8008e1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008e20:	2107      	movs	r1, #7
 8008e22:	68f8      	ldr	r0, [r7, #12]
 8008e24:	f000 f952 	bl	80090cc <SDMMC_GetCmdResp1>
 8008e28:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8008e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	3728      	adds	r7, #40	; 0x28
 8008e30:	46bd      	mov	sp, r7
 8008e32:	bd80      	pop	{r7, pc}

08008e34 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b088      	sub	sp, #32
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8008e40:	2300      	movs	r3, #0
 8008e42:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8008e44:	2300      	movs	r3, #0
 8008e46:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008e48:	2300      	movs	r3, #0
 8008e4a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008e4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e50:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008e52:	f107 0308 	add.w	r3, r7, #8
 8008e56:	4619      	mov	r1, r3
 8008e58:	6878      	ldr	r0, [r7, #4]
 8008e5a:	f7ff ff30 	bl	8008cbe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8008e5e:	6878      	ldr	r0, [r7, #4]
 8008e60:	f000 f90c 	bl	800907c <SDMMC_GetCmdError>
 8008e64:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008e66:	69fb      	ldr	r3, [r7, #28]
}
 8008e68:	4618      	mov	r0, r3
 8008e6a:	3720      	adds	r7, #32
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	bd80      	pop	{r7, pc}

08008e70 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b088      	sub	sp, #32
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8008e78:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8008e7c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8008e7e:	2308      	movs	r3, #8
 8008e80:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008e82:	2340      	movs	r3, #64	; 0x40
 8008e84:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008e86:	2300      	movs	r3, #0
 8008e88:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008e8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e8e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008e90:	f107 0308 	add.w	r3, r7, #8
 8008e94:	4619      	mov	r1, r3
 8008e96:	6878      	ldr	r0, [r7, #4]
 8008e98:	f7ff ff11 	bl	8008cbe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8008e9c:	6878      	ldr	r0, [r7, #4]
 8008e9e:	f000 faf5 	bl	800948c <SDMMC_GetCmdResp7>
 8008ea2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008ea4:	69fb      	ldr	r3, [r7, #28]
}
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	3720      	adds	r7, #32
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	bd80      	pop	{r7, pc}

08008eae <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008eae:	b580      	push	{r7, lr}
 8008eb0:	b088      	sub	sp, #32
 8008eb2:	af00      	add	r7, sp, #0
 8008eb4:	6078      	str	r0, [r7, #4]
 8008eb6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8008ebc:	2337      	movs	r3, #55	; 0x37
 8008ebe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008ec0:	2340      	movs	r3, #64	; 0x40
 8008ec2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008ec8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008ecc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008ece:	f107 0308 	add.w	r3, r7, #8
 8008ed2:	4619      	mov	r1, r3
 8008ed4:	6878      	ldr	r0, [r7, #4]
 8008ed6:	f7ff fef2 	bl	8008cbe <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8008eda:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ede:	2137      	movs	r1, #55	; 0x37
 8008ee0:	6878      	ldr	r0, [r7, #4]
 8008ee2:	f000 f8f3 	bl	80090cc <SDMMC_GetCmdResp1>
 8008ee6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008ee8:	69fb      	ldr	r3, [r7, #28]
}
 8008eea:	4618      	mov	r0, r3
 8008eec:	3720      	adds	r7, #32
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	bd80      	pop	{r7, pc}

08008ef2 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008ef2:	b580      	push	{r7, lr}
 8008ef4:	b088      	sub	sp, #32
 8008ef6:	af00      	add	r7, sp, #0
 8008ef8:	6078      	str	r0, [r7, #4]
 8008efa:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008f02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008f06:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8008f08:	2329      	movs	r3, #41	; 0x29
 8008f0a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008f0c:	2340      	movs	r3, #64	; 0x40
 8008f0e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008f10:	2300      	movs	r3, #0
 8008f12:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008f14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008f18:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008f1a:	f107 0308 	add.w	r3, r7, #8
 8008f1e:	4619      	mov	r1, r3
 8008f20:	6878      	ldr	r0, [r7, #4]
 8008f22:	f7ff fecc 	bl	8008cbe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8008f26:	6878      	ldr	r0, [r7, #4]
 8008f28:	f000 fa02 	bl	8009330 <SDMMC_GetCmdResp3>
 8008f2c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008f2e:	69fb      	ldr	r3, [r7, #28]
}
 8008f30:	4618      	mov	r0, r3
 8008f32:	3720      	adds	r7, #32
 8008f34:	46bd      	mov	sp, r7
 8008f36:	bd80      	pop	{r7, pc}

08008f38 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8008f38:	b580      	push	{r7, lr}
 8008f3a:	b088      	sub	sp, #32
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	6078      	str	r0, [r7, #4]
 8008f40:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8008f46:	2306      	movs	r3, #6
 8008f48:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008f4a:	2340      	movs	r3, #64	; 0x40
 8008f4c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008f4e:	2300      	movs	r3, #0
 8008f50:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008f52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008f56:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008f58:	f107 0308 	add.w	r3, r7, #8
 8008f5c:	4619      	mov	r1, r3
 8008f5e:	6878      	ldr	r0, [r7, #4]
 8008f60:	f7ff fead 	bl	8008cbe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8008f64:	f241 3288 	movw	r2, #5000	; 0x1388
 8008f68:	2106      	movs	r1, #6
 8008f6a:	6878      	ldr	r0, [r7, #4]
 8008f6c:	f000 f8ae 	bl	80090cc <SDMMC_GetCmdResp1>
 8008f70:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008f72:	69fb      	ldr	r3, [r7, #28]
}
 8008f74:	4618      	mov	r0, r3
 8008f76:	3720      	adds	r7, #32
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bd80      	pop	{r7, pc}

08008f7c <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b088      	sub	sp, #32
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8008f84:	2300      	movs	r3, #0
 8008f86:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8008f88:	2333      	movs	r3, #51	; 0x33
 8008f8a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008f8c:	2340      	movs	r3, #64	; 0x40
 8008f8e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008f90:	2300      	movs	r3, #0
 8008f92:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008f94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008f98:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008f9a:	f107 0308 	add.w	r3, r7, #8
 8008f9e:	4619      	mov	r1, r3
 8008fa0:	6878      	ldr	r0, [r7, #4]
 8008fa2:	f7ff fe8c 	bl	8008cbe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8008fa6:	f241 3288 	movw	r2, #5000	; 0x1388
 8008faa:	2133      	movs	r1, #51	; 0x33
 8008fac:	6878      	ldr	r0, [r7, #4]
 8008fae:	f000 f88d 	bl	80090cc <SDMMC_GetCmdResp1>
 8008fb2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008fb4:	69fb      	ldr	r3, [r7, #28]
}
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	3720      	adds	r7, #32
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	bd80      	pop	{r7, pc}

08008fbe <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8008fbe:	b580      	push	{r7, lr}
 8008fc0:	b088      	sub	sp, #32
 8008fc2:	af00      	add	r7, sp, #0
 8008fc4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8008fca:	2302      	movs	r3, #2
 8008fcc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8008fce:	23c0      	movs	r3, #192	; 0xc0
 8008fd0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008fd6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008fda:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008fdc:	f107 0308 	add.w	r3, r7, #8
 8008fe0:	4619      	mov	r1, r3
 8008fe2:	6878      	ldr	r0, [r7, #4]
 8008fe4:	f7ff fe6b 	bl	8008cbe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8008fe8:	6878      	ldr	r0, [r7, #4]
 8008fea:	f000 f95b 	bl	80092a4 <SDMMC_GetCmdResp2>
 8008fee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008ff0:	69fb      	ldr	r3, [r7, #28]
}
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	3720      	adds	r7, #32
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	bd80      	pop	{r7, pc}

08008ffa <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008ffa:	b580      	push	{r7, lr}
 8008ffc:	b088      	sub	sp, #32
 8008ffe:	af00      	add	r7, sp, #0
 8009000:	6078      	str	r0, [r7, #4]
 8009002:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8009008:	2309      	movs	r3, #9
 800900a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800900c:	23c0      	movs	r3, #192	; 0xc0
 800900e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009010:	2300      	movs	r3, #0
 8009012:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009014:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009018:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800901a:	f107 0308 	add.w	r3, r7, #8
 800901e:	4619      	mov	r1, r3
 8009020:	6878      	ldr	r0, [r7, #4]
 8009022:	f7ff fe4c 	bl	8008cbe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f000 f93c 	bl	80092a4 <SDMMC_GetCmdResp2>
 800902c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800902e:	69fb      	ldr	r3, [r7, #28]
}
 8009030:	4618      	mov	r0, r3
 8009032:	3720      	adds	r7, #32
 8009034:	46bd      	mov	sp, r7
 8009036:	bd80      	pop	{r7, pc}

08009038 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b088      	sub	sp, #32
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
 8009040:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8009042:	2300      	movs	r3, #0
 8009044:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8009046:	2303      	movs	r3, #3
 8009048:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800904a:	2340      	movs	r3, #64	; 0x40
 800904c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800904e:	2300      	movs	r3, #0
 8009050:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009052:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009056:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009058:	f107 0308 	add.w	r3, r7, #8
 800905c:	4619      	mov	r1, r3
 800905e:	6878      	ldr	r0, [r7, #4]
 8009060:	f7ff fe2d 	bl	8008cbe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8009064:	683a      	ldr	r2, [r7, #0]
 8009066:	2103      	movs	r1, #3
 8009068:	6878      	ldr	r0, [r7, #4]
 800906a:	f000 f99b 	bl	80093a4 <SDMMC_GetCmdResp6>
 800906e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009070:	69fb      	ldr	r3, [r7, #28]
}
 8009072:	4618      	mov	r0, r3
 8009074:	3720      	adds	r7, #32
 8009076:	46bd      	mov	sp, r7
 8009078:	bd80      	pop	{r7, pc}
	...

0800907c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800907c:	b490      	push	{r4, r7}
 800907e:	b082      	sub	sp, #8
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009084:	4b0f      	ldr	r3, [pc, #60]	; (80090c4 <SDMMC_GetCmdError+0x48>)
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	4a0f      	ldr	r2, [pc, #60]	; (80090c8 <SDMMC_GetCmdError+0x4c>)
 800908a:	fba2 2303 	umull	r2, r3, r2, r3
 800908e:	0a5b      	lsrs	r3, r3, #9
 8009090:	f241 3288 	movw	r2, #5000	; 0x1388
 8009094:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009098:	4623      	mov	r3, r4
 800909a:	1e5c      	subs	r4, r3, #1
 800909c:	2b00      	cmp	r3, #0
 800909e:	d102      	bne.n	80090a6 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80090a0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80090a4:	e009      	b.n	80090ba <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d0f2      	beq.n	8009098 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	22c5      	movs	r2, #197	; 0xc5
 80090b6:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 80090b8:	2300      	movs	r3, #0
}
 80090ba:	4618      	mov	r0, r3
 80090bc:	3708      	adds	r7, #8
 80090be:	46bd      	mov	sp, r7
 80090c0:	bc90      	pop	{r4, r7}
 80090c2:	4770      	bx	lr
 80090c4:	20000000 	.word	0x20000000
 80090c8:	10624dd3 	.word	0x10624dd3

080090cc <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80090cc:	b590      	push	{r4, r7, lr}
 80090ce:	b087      	sub	sp, #28
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	60f8      	str	r0, [r7, #12]
 80090d4:	460b      	mov	r3, r1
 80090d6:	607a      	str	r2, [r7, #4]
 80090d8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80090da:	4b6f      	ldr	r3, [pc, #444]	; (8009298 <SDMMC_GetCmdResp1+0x1cc>)
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	4a6f      	ldr	r2, [pc, #444]	; (800929c <SDMMC_GetCmdResp1+0x1d0>)
 80090e0:	fba2 2303 	umull	r2, r3, r2, r3
 80090e4:	0a5b      	lsrs	r3, r3, #9
 80090e6:	687a      	ldr	r2, [r7, #4]
 80090e8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80090ec:	4623      	mov	r3, r4
 80090ee:	1e5c      	subs	r4, r3, #1
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d102      	bne.n	80090fa <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80090f4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80090f8:	e0c9      	b.n	800928e <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090fe:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009100:	697b      	ldr	r3, [r7, #20]
 8009102:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009106:	2b00      	cmp	r3, #0
 8009108:	d0f0      	beq.n	80090ec <SDMMC_GetCmdResp1+0x20>
 800910a:	697b      	ldr	r3, [r7, #20]
 800910c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009110:	2b00      	cmp	r3, #0
 8009112:	d1eb      	bne.n	80090ec <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009118:	f003 0304 	and.w	r3, r3, #4
 800911c:	2b00      	cmp	r3, #0
 800911e:	d004      	beq.n	800912a <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	2204      	movs	r2, #4
 8009124:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009126:	2304      	movs	r3, #4
 8009128:	e0b1      	b.n	800928e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800912e:	f003 0301 	and.w	r3, r3, #1
 8009132:	2b00      	cmp	r3, #0
 8009134:	d004      	beq.n	8009140 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	2201      	movs	r2, #1
 800913a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800913c:	2301      	movs	r3, #1
 800913e:	e0a6      	b.n	800928e <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	22c5      	movs	r2, #197	; 0xc5
 8009144:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8009146:	68f8      	ldr	r0, [r7, #12]
 8009148:	f7ff fde3 	bl	8008d12 <SDIO_GetCommandResponse>
 800914c:	4603      	mov	r3, r0
 800914e:	461a      	mov	r2, r3
 8009150:	7afb      	ldrb	r3, [r7, #11]
 8009152:	4293      	cmp	r3, r2
 8009154:	d001      	beq.n	800915a <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009156:	2301      	movs	r3, #1
 8009158:	e099      	b.n	800928e <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800915a:	2100      	movs	r1, #0
 800915c:	68f8      	ldr	r0, [r7, #12]
 800915e:	f7ff fde5 	bl	8008d2c <SDIO_GetResponse>
 8009162:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8009164:	693a      	ldr	r2, [r7, #16]
 8009166:	4b4e      	ldr	r3, [pc, #312]	; (80092a0 <SDMMC_GetCmdResp1+0x1d4>)
 8009168:	4013      	ands	r3, r2
 800916a:	2b00      	cmp	r3, #0
 800916c:	d101      	bne.n	8009172 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800916e:	2300      	movs	r3, #0
 8009170:	e08d      	b.n	800928e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8009172:	693b      	ldr	r3, [r7, #16]
 8009174:	2b00      	cmp	r3, #0
 8009176:	da02      	bge.n	800917e <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8009178:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800917c:	e087      	b.n	800928e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800917e:	693b      	ldr	r3, [r7, #16]
 8009180:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009184:	2b00      	cmp	r3, #0
 8009186:	d001      	beq.n	800918c <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8009188:	2340      	movs	r3, #64	; 0x40
 800918a:	e080      	b.n	800928e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800918c:	693b      	ldr	r3, [r7, #16]
 800918e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009192:	2b00      	cmp	r3, #0
 8009194:	d001      	beq.n	800919a <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8009196:	2380      	movs	r3, #128	; 0x80
 8009198:	e079      	b.n	800928e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800919a:	693b      	ldr	r3, [r7, #16]
 800919c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d002      	beq.n	80091aa <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80091a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80091a8:	e071      	b.n	800928e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80091aa:	693b      	ldr	r3, [r7, #16]
 80091ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d002      	beq.n	80091ba <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80091b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80091b8:	e069      	b.n	800928e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80091ba:	693b      	ldr	r3, [r7, #16]
 80091bc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d002      	beq.n	80091ca <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80091c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80091c8:	e061      	b.n	800928e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80091ca:	693b      	ldr	r3, [r7, #16]
 80091cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d002      	beq.n	80091da <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80091d4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80091d8:	e059      	b.n	800928e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80091da:	693b      	ldr	r3, [r7, #16]
 80091dc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d002      	beq.n	80091ea <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80091e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80091e8:	e051      	b.n	800928e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80091ea:	693b      	ldr	r3, [r7, #16]
 80091ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d002      	beq.n	80091fa <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80091f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80091f8:	e049      	b.n	800928e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80091fa:	693b      	ldr	r3, [r7, #16]
 80091fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009200:	2b00      	cmp	r3, #0
 8009202:	d002      	beq.n	800920a <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8009204:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009208:	e041      	b.n	800928e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800920a:	693b      	ldr	r3, [r7, #16]
 800920c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009210:	2b00      	cmp	r3, #0
 8009212:	d002      	beq.n	800921a <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8009214:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009218:	e039      	b.n	800928e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800921a:	693b      	ldr	r3, [r7, #16]
 800921c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009220:	2b00      	cmp	r3, #0
 8009222:	d002      	beq.n	800922a <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8009224:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009228:	e031      	b.n	800928e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800922a:	693b      	ldr	r3, [r7, #16]
 800922c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009230:	2b00      	cmp	r3, #0
 8009232:	d002      	beq.n	800923a <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8009234:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009238:	e029      	b.n	800928e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800923a:	693b      	ldr	r3, [r7, #16]
 800923c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009240:	2b00      	cmp	r3, #0
 8009242:	d002      	beq.n	800924a <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8009244:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009248:	e021      	b.n	800928e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800924a:	693b      	ldr	r3, [r7, #16]
 800924c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009250:	2b00      	cmp	r3, #0
 8009252:	d002      	beq.n	800925a <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8009254:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009258:	e019      	b.n	800928e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800925a:	693b      	ldr	r3, [r7, #16]
 800925c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009260:	2b00      	cmp	r3, #0
 8009262:	d002      	beq.n	800926a <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8009264:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009268:	e011      	b.n	800928e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800926a:	693b      	ldr	r3, [r7, #16]
 800926c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009270:	2b00      	cmp	r3, #0
 8009272:	d002      	beq.n	800927a <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8009274:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009278:	e009      	b.n	800928e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800927a:	693b      	ldr	r3, [r7, #16]
 800927c:	f003 0308 	and.w	r3, r3, #8
 8009280:	2b00      	cmp	r3, #0
 8009282:	d002      	beq.n	800928a <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8009284:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009288:	e001      	b.n	800928e <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800928a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800928e:	4618      	mov	r0, r3
 8009290:	371c      	adds	r7, #28
 8009292:	46bd      	mov	sp, r7
 8009294:	bd90      	pop	{r4, r7, pc}
 8009296:	bf00      	nop
 8009298:	20000000 	.word	0x20000000
 800929c:	10624dd3 	.word	0x10624dd3
 80092a0:	fdffe008 	.word	0xfdffe008

080092a4 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 80092a4:	b490      	push	{r4, r7}
 80092a6:	b084      	sub	sp, #16
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80092ac:	4b1e      	ldr	r3, [pc, #120]	; (8009328 <SDMMC_GetCmdResp2+0x84>)
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	4a1e      	ldr	r2, [pc, #120]	; (800932c <SDMMC_GetCmdResp2+0x88>)
 80092b2:	fba2 2303 	umull	r2, r3, r2, r3
 80092b6:	0a5b      	lsrs	r3, r3, #9
 80092b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80092bc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80092c0:	4623      	mov	r3, r4
 80092c2:	1e5c      	subs	r4, r3, #1
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d102      	bne.n	80092ce <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80092c8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80092cc:	e026      	b.n	800931c <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092d2:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d0f0      	beq.n	80092c0 <SDMMC_GetCmdResp2+0x1c>
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d1eb      	bne.n	80092c0 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092ec:	f003 0304 	and.w	r3, r3, #4
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d004      	beq.n	80092fe <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	2204      	movs	r2, #4
 80092f8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80092fa:	2304      	movs	r3, #4
 80092fc:	e00e      	b.n	800931c <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009302:	f003 0301 	and.w	r3, r3, #1
 8009306:	2b00      	cmp	r3, #0
 8009308:	d004      	beq.n	8009314 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	2201      	movs	r2, #1
 800930e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009310:	2301      	movs	r3, #1
 8009312:	e003      	b.n	800931c <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	22c5      	movs	r2, #197	; 0xc5
 8009318:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800931a:	2300      	movs	r3, #0
}
 800931c:	4618      	mov	r0, r3
 800931e:	3710      	adds	r7, #16
 8009320:	46bd      	mov	sp, r7
 8009322:	bc90      	pop	{r4, r7}
 8009324:	4770      	bx	lr
 8009326:	bf00      	nop
 8009328:	20000000 	.word	0x20000000
 800932c:	10624dd3 	.word	0x10624dd3

08009330 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8009330:	b490      	push	{r4, r7}
 8009332:	b084      	sub	sp, #16
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009338:	4b18      	ldr	r3, [pc, #96]	; (800939c <SDMMC_GetCmdResp3+0x6c>)
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	4a18      	ldr	r2, [pc, #96]	; (80093a0 <SDMMC_GetCmdResp3+0x70>)
 800933e:	fba2 2303 	umull	r2, r3, r2, r3
 8009342:	0a5b      	lsrs	r3, r3, #9
 8009344:	f241 3288 	movw	r2, #5000	; 0x1388
 8009348:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800934c:	4623      	mov	r3, r4
 800934e:	1e5c      	subs	r4, r3, #1
 8009350:	2b00      	cmp	r3, #0
 8009352:	d102      	bne.n	800935a <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009354:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009358:	e01b      	b.n	8009392 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800935e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009366:	2b00      	cmp	r3, #0
 8009368:	d0f0      	beq.n	800934c <SDMMC_GetCmdResp3+0x1c>
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009370:	2b00      	cmp	r3, #0
 8009372:	d1eb      	bne.n	800934c <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009378:	f003 0304 	and.w	r3, r3, #4
 800937c:	2b00      	cmp	r3, #0
 800937e:	d004      	beq.n	800938a <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	2204      	movs	r2, #4
 8009384:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009386:	2304      	movs	r3, #4
 8009388:	e003      	b.n	8009392 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	22c5      	movs	r2, #197	; 0xc5
 800938e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009390:	2300      	movs	r3, #0
}
 8009392:	4618      	mov	r0, r3
 8009394:	3710      	adds	r7, #16
 8009396:	46bd      	mov	sp, r7
 8009398:	bc90      	pop	{r4, r7}
 800939a:	4770      	bx	lr
 800939c:	20000000 	.word	0x20000000
 80093a0:	10624dd3 	.word	0x10624dd3

080093a4 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80093a4:	b590      	push	{r4, r7, lr}
 80093a6:	b087      	sub	sp, #28
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	60f8      	str	r0, [r7, #12]
 80093ac:	460b      	mov	r3, r1
 80093ae:	607a      	str	r2, [r7, #4]
 80093b0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80093b2:	4b34      	ldr	r3, [pc, #208]	; (8009484 <SDMMC_GetCmdResp6+0xe0>)
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	4a34      	ldr	r2, [pc, #208]	; (8009488 <SDMMC_GetCmdResp6+0xe4>)
 80093b8:	fba2 2303 	umull	r2, r3, r2, r3
 80093bc:	0a5b      	lsrs	r3, r3, #9
 80093be:	f241 3288 	movw	r2, #5000	; 0x1388
 80093c2:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80093c6:	4623      	mov	r3, r4
 80093c8:	1e5c      	subs	r4, r3, #1
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d102      	bne.n	80093d4 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 80093ce:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80093d2:	e052      	b.n	800947a <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093d8:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80093da:	697b      	ldr	r3, [r7, #20]
 80093dc:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d0f0      	beq.n	80093c6 <SDMMC_GetCmdResp6+0x22>
 80093e4:	697b      	ldr	r3, [r7, #20]
 80093e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d1eb      	bne.n	80093c6 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093f2:	f003 0304 	and.w	r3, r3, #4
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d004      	beq.n	8009404 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	2204      	movs	r2, #4
 80093fe:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009400:	2304      	movs	r3, #4
 8009402:	e03a      	b.n	800947a <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009408:	f003 0301 	and.w	r3, r3, #1
 800940c:	2b00      	cmp	r3, #0
 800940e:	d004      	beq.n	800941a <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	2201      	movs	r2, #1
 8009414:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009416:	2301      	movs	r3, #1
 8009418:	e02f      	b.n	800947a <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800941a:	68f8      	ldr	r0, [r7, #12]
 800941c:	f7ff fc79 	bl	8008d12 <SDIO_GetCommandResponse>
 8009420:	4603      	mov	r3, r0
 8009422:	461a      	mov	r2, r3
 8009424:	7afb      	ldrb	r3, [r7, #11]
 8009426:	4293      	cmp	r3, r2
 8009428:	d001      	beq.n	800942e <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800942a:	2301      	movs	r3, #1
 800942c:	e025      	b.n	800947a <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	22c5      	movs	r2, #197	; 0xc5
 8009432:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8009434:	2100      	movs	r1, #0
 8009436:	68f8      	ldr	r0, [r7, #12]
 8009438:	f7ff fc78 	bl	8008d2c <SDIO_GetResponse>
 800943c:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800943e:	693b      	ldr	r3, [r7, #16]
 8009440:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8009444:	2b00      	cmp	r3, #0
 8009446:	d106      	bne.n	8009456 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8009448:	693b      	ldr	r3, [r7, #16]
 800944a:	0c1b      	lsrs	r3, r3, #16
 800944c:	b29a      	uxth	r2, r3
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8009452:	2300      	movs	r3, #0
 8009454:	e011      	b.n	800947a <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8009456:	693b      	ldr	r3, [r7, #16]
 8009458:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800945c:	2b00      	cmp	r3, #0
 800945e:	d002      	beq.n	8009466 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009460:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009464:	e009      	b.n	800947a <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8009466:	693b      	ldr	r3, [r7, #16]
 8009468:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800946c:	2b00      	cmp	r3, #0
 800946e:	d002      	beq.n	8009476 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009470:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009474:	e001      	b.n	800947a <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009476:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800947a:	4618      	mov	r0, r3
 800947c:	371c      	adds	r7, #28
 800947e:	46bd      	mov	sp, r7
 8009480:	bd90      	pop	{r4, r7, pc}
 8009482:	bf00      	nop
 8009484:	20000000 	.word	0x20000000
 8009488:	10624dd3 	.word	0x10624dd3

0800948c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800948c:	b490      	push	{r4, r7}
 800948e:	b084      	sub	sp, #16
 8009490:	af00      	add	r7, sp, #0
 8009492:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009494:	4b21      	ldr	r3, [pc, #132]	; (800951c <SDMMC_GetCmdResp7+0x90>)
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	4a21      	ldr	r2, [pc, #132]	; (8009520 <SDMMC_GetCmdResp7+0x94>)
 800949a:	fba2 2303 	umull	r2, r3, r2, r3
 800949e:	0a5b      	lsrs	r3, r3, #9
 80094a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80094a4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80094a8:	4623      	mov	r3, r4
 80094aa:	1e5c      	subs	r4, r3, #1
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d102      	bne.n	80094b6 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80094b0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80094b4:	e02c      	b.n	8009510 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80094ba:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d0f0      	beq.n	80094a8 <SDMMC_GetCmdResp7+0x1c>
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d1eb      	bne.n	80094a8 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80094d4:	f003 0304 	and.w	r3, r3, #4
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d004      	beq.n	80094e6 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2204      	movs	r2, #4
 80094e0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80094e2:	2304      	movs	r3, #4
 80094e4:	e014      	b.n	8009510 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80094ea:	f003 0301 	and.w	r3, r3, #1
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d004      	beq.n	80094fc <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	2201      	movs	r2, #1
 80094f6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80094f8:	2301      	movs	r3, #1
 80094fa:	e009      	b.n	8009510 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009500:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009504:	2b00      	cmp	r3, #0
 8009506:	d002      	beq.n	800950e <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	2240      	movs	r2, #64	; 0x40
 800950c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800950e:	2300      	movs	r3, #0
  
}
 8009510:	4618      	mov	r0, r3
 8009512:	3710      	adds	r7, #16
 8009514:	46bd      	mov	sp, r7
 8009516:	bc90      	pop	{r4, r7}
 8009518:	4770      	bx	lr
 800951a:	bf00      	nop
 800951c:	20000000 	.word	0x20000000
 8009520:	10624dd3 	.word	0x10624dd3

08009524 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009524:	b084      	sub	sp, #16
 8009526:	b580      	push	{r7, lr}
 8009528:	b084      	sub	sp, #16
 800952a:	af00      	add	r7, sp, #0
 800952c:	6078      	str	r0, [r7, #4]
 800952e:	f107 001c 	add.w	r0, r7, #28
 8009532:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009538:	2b01      	cmp	r3, #1
 800953a:	d122      	bne.n	8009582 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009540:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	68db      	ldr	r3, [r3, #12]
 800954c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8009550:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009554:	687a      	ldr	r2, [r7, #4]
 8009556:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	68db      	ldr	r3, [r3, #12]
 800955c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009564:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009566:	2b01      	cmp	r3, #1
 8009568:	d105      	bne.n	8009576 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	68db      	ldr	r3, [r3, #12]
 800956e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8009576:	6878      	ldr	r0, [r7, #4]
 8009578:	f000 f94a 	bl	8009810 <USB_CoreReset>
 800957c:	4603      	mov	r3, r0
 800957e:	73fb      	strb	r3, [r7, #15]
 8009580:	e01a      	b.n	80095b8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	68db      	ldr	r3, [r3, #12]
 8009586:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800958e:	6878      	ldr	r0, [r7, #4]
 8009590:	f000 f93e 	bl	8009810 <USB_CoreReset>
 8009594:	4603      	mov	r3, r0
 8009596:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009598:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800959a:	2b00      	cmp	r3, #0
 800959c:	d106      	bne.n	80095ac <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095a2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	639a      	str	r2, [r3, #56]	; 0x38
 80095aa:	e005      	b.n	80095b8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095b0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80095b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095ba:	2b01      	cmp	r3, #1
 80095bc:	d10b      	bne.n	80095d6 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	689b      	ldr	r3, [r3, #8]
 80095c2:	f043 0206 	orr.w	r2, r3, #6
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	689b      	ldr	r3, [r3, #8]
 80095ce:	f043 0220 	orr.w	r2, r3, #32
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80095d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80095d8:	4618      	mov	r0, r3
 80095da:	3710      	adds	r7, #16
 80095dc:	46bd      	mov	sp, r7
 80095de:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80095e2:	b004      	add	sp, #16
 80095e4:	4770      	bx	lr

080095e6 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80095e6:	b480      	push	{r7}
 80095e8:	b083      	sub	sp, #12
 80095ea:	af00      	add	r7, sp, #0
 80095ec:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	689b      	ldr	r3, [r3, #8]
 80095f2:	f043 0201 	orr.w	r2, r3, #1
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80095fa:	2300      	movs	r3, #0
}
 80095fc:	4618      	mov	r0, r3
 80095fe:	370c      	adds	r7, #12
 8009600:	46bd      	mov	sp, r7
 8009602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009606:	4770      	bx	lr

08009608 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009608:	b480      	push	{r7}
 800960a:	b083      	sub	sp, #12
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	689b      	ldr	r3, [r3, #8]
 8009614:	f023 0201 	bic.w	r2, r3, #1
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800961c:	2300      	movs	r3, #0
}
 800961e:	4618      	mov	r0, r3
 8009620:	370c      	adds	r7, #12
 8009622:	46bd      	mov	sp, r7
 8009624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009628:	4770      	bx	lr

0800962a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800962a:	b580      	push	{r7, lr}
 800962c:	b082      	sub	sp, #8
 800962e:	af00      	add	r7, sp, #0
 8009630:	6078      	str	r0, [r7, #4]
 8009632:	460b      	mov	r3, r1
 8009634:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	68db      	ldr	r3, [r3, #12]
 800963a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009642:	78fb      	ldrb	r3, [r7, #3]
 8009644:	2b01      	cmp	r3, #1
 8009646:	d106      	bne.n	8009656 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	68db      	ldr	r3, [r3, #12]
 800964c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	60da      	str	r2, [r3, #12]
 8009654:	e00b      	b.n	800966e <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8009656:	78fb      	ldrb	r3, [r7, #3]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d106      	bne.n	800966a <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	68db      	ldr	r3, [r3, #12]
 8009660:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	60da      	str	r2, [r3, #12]
 8009668:	e001      	b.n	800966e <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800966a:	2301      	movs	r3, #1
 800966c:	e003      	b.n	8009676 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800966e:	2032      	movs	r0, #50	; 0x32
 8009670:	f7f9 fcb8 	bl	8002fe4 <HAL_Delay>

  return HAL_OK;
 8009674:	2300      	movs	r3, #0
}
 8009676:	4618      	mov	r0, r3
 8009678:	3708      	adds	r7, #8
 800967a:	46bd      	mov	sp, r7
 800967c:	bd80      	pop	{r7, pc}
	...

08009680 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009680:	b480      	push	{r7}
 8009682:	b085      	sub	sp, #20
 8009684:	af00      	add	r7, sp, #0
 8009686:	6078      	str	r0, [r7, #4]
 8009688:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800968a:	2300      	movs	r3, #0
 800968c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800968e:	683b      	ldr	r3, [r7, #0]
 8009690:	019b      	lsls	r3, r3, #6
 8009692:	f043 0220 	orr.w	r2, r3, #32
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	3301      	adds	r3, #1
 800969e:	60fb      	str	r3, [r7, #12]
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	4a09      	ldr	r2, [pc, #36]	; (80096c8 <USB_FlushTxFifo+0x48>)
 80096a4:	4293      	cmp	r3, r2
 80096a6:	d901      	bls.n	80096ac <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80096a8:	2303      	movs	r3, #3
 80096aa:	e006      	b.n	80096ba <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	691b      	ldr	r3, [r3, #16]
 80096b0:	f003 0320 	and.w	r3, r3, #32
 80096b4:	2b20      	cmp	r3, #32
 80096b6:	d0f0      	beq.n	800969a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80096b8:	2300      	movs	r3, #0
}
 80096ba:	4618      	mov	r0, r3
 80096bc:	3714      	adds	r7, #20
 80096be:	46bd      	mov	sp, r7
 80096c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c4:	4770      	bx	lr
 80096c6:	bf00      	nop
 80096c8:	00030d40 	.word	0x00030d40

080096cc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80096cc:	b480      	push	{r7}
 80096ce:	b085      	sub	sp, #20
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80096d4:	2300      	movs	r3, #0
 80096d6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	2210      	movs	r2, #16
 80096dc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	3301      	adds	r3, #1
 80096e2:	60fb      	str	r3, [r7, #12]
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	4a09      	ldr	r2, [pc, #36]	; (800970c <USB_FlushRxFifo+0x40>)
 80096e8:	4293      	cmp	r3, r2
 80096ea:	d901      	bls.n	80096f0 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80096ec:	2303      	movs	r3, #3
 80096ee:	e006      	b.n	80096fe <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	691b      	ldr	r3, [r3, #16]
 80096f4:	f003 0310 	and.w	r3, r3, #16
 80096f8:	2b10      	cmp	r3, #16
 80096fa:	d0f0      	beq.n	80096de <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80096fc:	2300      	movs	r3, #0
}
 80096fe:	4618      	mov	r0, r3
 8009700:	3714      	adds	r7, #20
 8009702:	46bd      	mov	sp, r7
 8009704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009708:	4770      	bx	lr
 800970a:	bf00      	nop
 800970c:	00030d40 	.word	0x00030d40

08009710 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009710:	b480      	push	{r7}
 8009712:	b089      	sub	sp, #36	; 0x24
 8009714:	af00      	add	r7, sp, #0
 8009716:	60f8      	str	r0, [r7, #12]
 8009718:	60b9      	str	r1, [r7, #8]
 800971a:	4611      	mov	r1, r2
 800971c:	461a      	mov	r2, r3
 800971e:	460b      	mov	r3, r1
 8009720:	71fb      	strb	r3, [r7, #7]
 8009722:	4613      	mov	r3, r2
 8009724:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800972a:	68bb      	ldr	r3, [r7, #8]
 800972c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800972e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009732:	2b00      	cmp	r3, #0
 8009734:	d11a      	bne.n	800976c <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009736:	88bb      	ldrh	r3, [r7, #4]
 8009738:	3303      	adds	r3, #3
 800973a:	089b      	lsrs	r3, r3, #2
 800973c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800973e:	2300      	movs	r3, #0
 8009740:	61bb      	str	r3, [r7, #24]
 8009742:	e00f      	b.n	8009764 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009744:	79fb      	ldrb	r3, [r7, #7]
 8009746:	031a      	lsls	r2, r3, #12
 8009748:	697b      	ldr	r3, [r7, #20]
 800974a:	4413      	add	r3, r2
 800974c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009750:	461a      	mov	r2, r3
 8009752:	69fb      	ldr	r3, [r7, #28]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009758:	69fb      	ldr	r3, [r7, #28]
 800975a:	3304      	adds	r3, #4
 800975c:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800975e:	69bb      	ldr	r3, [r7, #24]
 8009760:	3301      	adds	r3, #1
 8009762:	61bb      	str	r3, [r7, #24]
 8009764:	69ba      	ldr	r2, [r7, #24]
 8009766:	693b      	ldr	r3, [r7, #16]
 8009768:	429a      	cmp	r2, r3
 800976a:	d3eb      	bcc.n	8009744 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800976c:	2300      	movs	r3, #0
}
 800976e:	4618      	mov	r0, r3
 8009770:	3724      	adds	r7, #36	; 0x24
 8009772:	46bd      	mov	sp, r7
 8009774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009778:	4770      	bx	lr

0800977a <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800977a:	b480      	push	{r7}
 800977c:	b089      	sub	sp, #36	; 0x24
 800977e:	af00      	add	r7, sp, #0
 8009780:	60f8      	str	r0, [r7, #12]
 8009782:	60b9      	str	r1, [r7, #8]
 8009784:	4613      	mov	r3, r2
 8009786:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800978c:	68bb      	ldr	r3, [r7, #8]
 800978e:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8009790:	88fb      	ldrh	r3, [r7, #6]
 8009792:	3303      	adds	r3, #3
 8009794:	089b      	lsrs	r3, r3, #2
 8009796:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8009798:	2300      	movs	r3, #0
 800979a:	61bb      	str	r3, [r7, #24]
 800979c:	e00b      	b.n	80097b6 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800979e:	697b      	ldr	r3, [r7, #20]
 80097a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80097a4:	681a      	ldr	r2, [r3, #0]
 80097a6:	69fb      	ldr	r3, [r7, #28]
 80097a8:	601a      	str	r2, [r3, #0]
    pDest++;
 80097aa:	69fb      	ldr	r3, [r7, #28]
 80097ac:	3304      	adds	r3, #4
 80097ae:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80097b0:	69bb      	ldr	r3, [r7, #24]
 80097b2:	3301      	adds	r3, #1
 80097b4:	61bb      	str	r3, [r7, #24]
 80097b6:	69ba      	ldr	r2, [r7, #24]
 80097b8:	693b      	ldr	r3, [r7, #16]
 80097ba:	429a      	cmp	r2, r3
 80097bc:	d3ef      	bcc.n	800979e <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 80097be:	69fb      	ldr	r3, [r7, #28]
}
 80097c0:	4618      	mov	r0, r3
 80097c2:	3724      	adds	r7, #36	; 0x24
 80097c4:	46bd      	mov	sp, r7
 80097c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ca:	4770      	bx	lr

080097cc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80097cc:	b480      	push	{r7}
 80097ce:	b085      	sub	sp, #20
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	695b      	ldr	r3, [r3, #20]
 80097d8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	699b      	ldr	r3, [r3, #24]
 80097de:	68fa      	ldr	r2, [r7, #12]
 80097e0:	4013      	ands	r3, r2
 80097e2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80097e4:	68fb      	ldr	r3, [r7, #12]
}
 80097e6:	4618      	mov	r0, r3
 80097e8:	3714      	adds	r7, #20
 80097ea:	46bd      	mov	sp, r7
 80097ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f0:	4770      	bx	lr

080097f2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80097f2:	b480      	push	{r7}
 80097f4:	b083      	sub	sp, #12
 80097f6:	af00      	add	r7, sp, #0
 80097f8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	695b      	ldr	r3, [r3, #20]
 80097fe:	f003 0301 	and.w	r3, r3, #1
}
 8009802:	4618      	mov	r0, r3
 8009804:	370c      	adds	r7, #12
 8009806:	46bd      	mov	sp, r7
 8009808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980c:	4770      	bx	lr
	...

08009810 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009810:	b480      	push	{r7}
 8009812:	b085      	sub	sp, #20
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8009818:	2300      	movs	r3, #0
 800981a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	3301      	adds	r3, #1
 8009820:	60fb      	str	r3, [r7, #12]
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	4a13      	ldr	r2, [pc, #76]	; (8009874 <USB_CoreReset+0x64>)
 8009826:	4293      	cmp	r3, r2
 8009828:	d901      	bls.n	800982e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800982a:	2303      	movs	r3, #3
 800982c:	e01b      	b.n	8009866 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	691b      	ldr	r3, [r3, #16]
 8009832:	2b00      	cmp	r3, #0
 8009834:	daf2      	bge.n	800981c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009836:	2300      	movs	r3, #0
 8009838:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	691b      	ldr	r3, [r3, #16]
 800983e:	f043 0201 	orr.w	r2, r3, #1
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	3301      	adds	r3, #1
 800984a:	60fb      	str	r3, [r7, #12]
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	4a09      	ldr	r2, [pc, #36]	; (8009874 <USB_CoreReset+0x64>)
 8009850:	4293      	cmp	r3, r2
 8009852:	d901      	bls.n	8009858 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009854:	2303      	movs	r3, #3
 8009856:	e006      	b.n	8009866 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	691b      	ldr	r3, [r3, #16]
 800985c:	f003 0301 	and.w	r3, r3, #1
 8009860:	2b01      	cmp	r3, #1
 8009862:	d0f0      	beq.n	8009846 <USB_CoreReset+0x36>

  return HAL_OK;
 8009864:	2300      	movs	r3, #0
}
 8009866:	4618      	mov	r0, r3
 8009868:	3714      	adds	r7, #20
 800986a:	46bd      	mov	sp, r7
 800986c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009870:	4770      	bx	lr
 8009872:	bf00      	nop
 8009874:	00030d40 	.word	0x00030d40

08009878 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009878:	b084      	sub	sp, #16
 800987a:	b580      	push	{r7, lr}
 800987c:	b084      	sub	sp, #16
 800987e:	af00      	add	r7, sp, #0
 8009880:	6078      	str	r0, [r7, #4]
 8009882:	f107 001c 	add.w	r0, r7, #28
 8009886:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800988e:	68bb      	ldr	r3, [r7, #8]
 8009890:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009894:	461a      	mov	r2, r3
 8009896:	2300      	movs	r3, #0
 8009898:	6013      	str	r3, [r2, #0]

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable HW VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800989e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098aa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80098b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d018      	beq.n	80098f0 <USB_HostInit+0x78>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80098be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098c0:	2b01      	cmp	r3, #1
 80098c2:	d10a      	bne.n	80098da <USB_HostInit+0x62>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80098c4:	68bb      	ldr	r3, [r7, #8]
 80098c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	68ba      	ldr	r2, [r7, #8]
 80098ce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80098d2:	f043 0304 	orr.w	r3, r3, #4
 80098d6:	6013      	str	r3, [r2, #0]
 80098d8:	e014      	b.n	8009904 <USB_HostInit+0x8c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80098da:	68bb      	ldr	r3, [r7, #8]
 80098dc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	68ba      	ldr	r2, [r7, #8]
 80098e4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80098e8:	f023 0304 	bic.w	r3, r3, #4
 80098ec:	6013      	str	r3, [r2, #0]
 80098ee:	e009      	b.n	8009904 <USB_HostInit+0x8c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80098f0:	68bb      	ldr	r3, [r7, #8]
 80098f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	68ba      	ldr	r2, [r7, #8]
 80098fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80098fe:	f023 0304 	bic.w	r3, r3, #4
 8009902:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8009904:	2110      	movs	r1, #16
 8009906:	6878      	ldr	r0, [r7, #4]
 8009908:	f7ff feba 	bl	8009680 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800990c:	6878      	ldr	r0, [r7, #4]
 800990e:	f7ff fedd 	bl	80096cc <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8009912:	2300      	movs	r3, #0
 8009914:	60fb      	str	r3, [r7, #12]
 8009916:	e015      	b.n	8009944 <USB_HostInit+0xcc>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	015a      	lsls	r2, r3, #5
 800991c:	68bb      	ldr	r3, [r7, #8]
 800991e:	4413      	add	r3, r2
 8009920:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009924:	461a      	mov	r2, r3
 8009926:	f04f 33ff 	mov.w	r3, #4294967295
 800992a:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	015a      	lsls	r2, r3, #5
 8009930:	68bb      	ldr	r3, [r7, #8]
 8009932:	4413      	add	r3, r2
 8009934:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009938:	461a      	mov	r2, r3
 800993a:	2300      	movs	r3, #0
 800993c:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	3301      	adds	r3, #1
 8009942:	60fb      	str	r3, [r7, #12]
 8009944:	6a3b      	ldr	r3, [r7, #32]
 8009946:	68fa      	ldr	r2, [r7, #12]
 8009948:	429a      	cmp	r2, r3
 800994a:	d3e5      	bcc.n	8009918 <USB_HostInit+0xa0>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 800994c:	2101      	movs	r1, #1
 800994e:	6878      	ldr	r0, [r7, #4]
 8009950:	f000 f8ac 	bl	8009aac <USB_DriveVbus>

  HAL_Delay(200U);
 8009954:	20c8      	movs	r0, #200	; 0xc8
 8009956:	f7f9 fb45 	bl	8002fe4 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	2200      	movs	r2, #0
 800995e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	f04f 32ff 	mov.w	r2, #4294967295
 8009966:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800996c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009970:	2b00      	cmp	r3, #0
 8009972:	d00b      	beq.n	800998c <USB_HostInit+0x114>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	f44f 7200 	mov.w	r2, #512	; 0x200
 800997a:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	4a14      	ldr	r2, [pc, #80]	; (80099d0 <USB_HostInit+0x158>)
 8009980:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	4a13      	ldr	r2, [pc, #76]	; (80099d4 <USB_HostInit+0x15c>)
 8009986:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800998a:	e009      	b.n	80099a0 <USB_HostInit+0x128>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	2280      	movs	r2, #128	; 0x80
 8009990:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	4a10      	ldr	r2, [pc, #64]	; (80099d8 <USB_HostInit+0x160>)
 8009996:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	4a10      	ldr	r2, [pc, #64]	; (80099dc <USB_HostInit+0x164>)
 800999c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80099a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d105      	bne.n	80099b2 <USB_HostInit+0x13a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	699b      	ldr	r3, [r3, #24]
 80099aa:	f043 0210 	orr.w	r2, r3, #16
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	699a      	ldr	r2, [r3, #24]
 80099b6:	4b0a      	ldr	r3, [pc, #40]	; (80099e0 <USB_HostInit+0x168>)
 80099b8:	4313      	orrs	r3, r2
 80099ba:	687a      	ldr	r2, [r7, #4]
 80099bc:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 80099be:	2300      	movs	r3, #0
}
 80099c0:	4618      	mov	r0, r3
 80099c2:	3710      	adds	r7, #16
 80099c4:	46bd      	mov	sp, r7
 80099c6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80099ca:	b004      	add	sp, #16
 80099cc:	4770      	bx	lr
 80099ce:	bf00      	nop
 80099d0:	01000200 	.word	0x01000200
 80099d4:	00e00300 	.word	0x00e00300
 80099d8:	00600080 	.word	0x00600080
 80099dc:	004000e0 	.word	0x004000e0
 80099e0:	a3200008 	.word	0xa3200008

080099e4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80099e4:	b480      	push	{r7}
 80099e6:	b085      	sub	sp, #20
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	6078      	str	r0, [r7, #4]
 80099ec:	460b      	mov	r3, r1
 80099ee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	68fa      	ldr	r2, [r7, #12]
 80099fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009a02:	f023 0303 	bic.w	r3, r3, #3
 8009a06:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009a0e:	681a      	ldr	r2, [r3, #0]
 8009a10:	78fb      	ldrb	r3, [r7, #3]
 8009a12:	f003 0303 	and.w	r3, r3, #3
 8009a16:	68f9      	ldr	r1, [r7, #12]
 8009a18:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8009a1c:	4313      	orrs	r3, r2
 8009a1e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8009a20:	78fb      	ldrb	r3, [r7, #3]
 8009a22:	2b01      	cmp	r3, #1
 8009a24:	d107      	bne.n	8009a36 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009a2c:	461a      	mov	r2, r3
 8009a2e:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8009a32:	6053      	str	r3, [r2, #4]
 8009a34:	e009      	b.n	8009a4a <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8009a36:	78fb      	ldrb	r3, [r7, #3]
 8009a38:	2b02      	cmp	r3, #2
 8009a3a:	d106      	bne.n	8009a4a <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009a42:	461a      	mov	r2, r3
 8009a44:	f241 7370 	movw	r3, #6000	; 0x1770
 8009a48:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8009a4a:	2300      	movs	r3, #0
}
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	3714      	adds	r7, #20
 8009a50:	46bd      	mov	sp, r7
 8009a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a56:	4770      	bx	lr

08009a58 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b084      	sub	sp, #16
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8009a64:	2300      	movs	r3, #0
 8009a66:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009a72:	68bb      	ldr	r3, [r7, #8]
 8009a74:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8009a78:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8009a7a:	68bb      	ldr	r3, [r7, #8]
 8009a7c:	68fa      	ldr	r2, [r7, #12]
 8009a7e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009a82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009a86:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8009a88:	2064      	movs	r0, #100	; 0x64
 8009a8a:	f7f9 faab 	bl	8002fe4 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8009a8e:	68bb      	ldr	r3, [r7, #8]
 8009a90:	68fa      	ldr	r2, [r7, #12]
 8009a92:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009a96:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009a9a:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8009a9c:	200a      	movs	r0, #10
 8009a9e:	f7f9 faa1 	bl	8002fe4 <HAL_Delay>

  return HAL_OK;
 8009aa2:	2300      	movs	r3, #0
}
 8009aa4:	4618      	mov	r0, r3
 8009aa6:	3710      	adds	r7, #16
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	bd80      	pop	{r7, pc}

08009aac <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8009aac:	b480      	push	{r7}
 8009aae:	b085      	sub	sp, #20
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	6078      	str	r0, [r7, #4]
 8009ab4:	460b      	mov	r3, r1
 8009ab6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009abc:	2300      	movs	r3, #0
 8009abe:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009aca:	68bb      	ldr	r3, [r7, #8]
 8009acc:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8009ad0:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8009ad2:	68bb      	ldr	r3, [r7, #8]
 8009ad4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d109      	bne.n	8009af0 <USB_DriveVbus+0x44>
 8009adc:	78fb      	ldrb	r3, [r7, #3]
 8009ade:	2b01      	cmp	r3, #1
 8009ae0:	d106      	bne.n	8009af0 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8009ae2:	68bb      	ldr	r3, [r7, #8]
 8009ae4:	68fa      	ldr	r2, [r7, #12]
 8009ae6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009aea:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009aee:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8009af0:	68bb      	ldr	r3, [r7, #8]
 8009af2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009af6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009afa:	d109      	bne.n	8009b10 <USB_DriveVbus+0x64>
 8009afc:	78fb      	ldrb	r3, [r7, #3]
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d106      	bne.n	8009b10 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8009b02:	68bb      	ldr	r3, [r7, #8]
 8009b04:	68fa      	ldr	r2, [r7, #12]
 8009b06:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009b0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009b0e:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8009b10:	2300      	movs	r3, #0
}
 8009b12:	4618      	mov	r0, r3
 8009b14:	3714      	adds	r7, #20
 8009b16:	46bd      	mov	sp, r7
 8009b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1c:	4770      	bx	lr

08009b1e <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8009b1e:	b480      	push	{r7}
 8009b20:	b085      	sub	sp, #20
 8009b22:	af00      	add	r7, sp, #0
 8009b24:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8009b38:	68bb      	ldr	r3, [r7, #8]
 8009b3a:	0c5b      	lsrs	r3, r3, #17
 8009b3c:	f003 0303 	and.w	r3, r3, #3
}
 8009b40:	4618      	mov	r0, r3
 8009b42:	3714      	adds	r7, #20
 8009b44:	46bd      	mov	sp, r7
 8009b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4a:	4770      	bx	lr

08009b4c <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8009b4c:	b480      	push	{r7}
 8009b4e:	b085      	sub	sp, #20
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009b5e:	689b      	ldr	r3, [r3, #8]
 8009b60:	b29b      	uxth	r3, r3
}
 8009b62:	4618      	mov	r0, r3
 8009b64:	3714      	adds	r7, #20
 8009b66:	46bd      	mov	sp, r7
 8009b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b6c:	4770      	bx	lr
	...

08009b70 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8009b70:	b480      	push	{r7}
 8009b72:	b087      	sub	sp, #28
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
 8009b78:	4608      	mov	r0, r1
 8009b7a:	4611      	mov	r1, r2
 8009b7c:	461a      	mov	r2, r3
 8009b7e:	4603      	mov	r3, r0
 8009b80:	70fb      	strb	r3, [r7, #3]
 8009b82:	460b      	mov	r3, r1
 8009b84:	70bb      	strb	r3, [r7, #2]
 8009b86:	4613      	mov	r3, r2
 8009b88:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8009b92:	78fb      	ldrb	r3, [r7, #3]
 8009b94:	015a      	lsls	r2, r3, #5
 8009b96:	68bb      	ldr	r3, [r7, #8]
 8009b98:	4413      	add	r3, r2
 8009b9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009b9e:	461a      	mov	r2, r3
 8009ba0:	f04f 33ff 	mov.w	r3, #4294967295
 8009ba4:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8009ba6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8009baa:	2b03      	cmp	r3, #3
 8009bac:	d87e      	bhi.n	8009cac <USB_HC_Init+0x13c>
 8009bae:	a201      	add	r2, pc, #4	; (adr r2, 8009bb4 <USB_HC_Init+0x44>)
 8009bb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bb4:	08009bc5 	.word	0x08009bc5
 8009bb8:	08009c6f 	.word	0x08009c6f
 8009bbc:	08009bc5 	.word	0x08009bc5
 8009bc0:	08009c31 	.word	0x08009c31
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009bc4:	78fb      	ldrb	r3, [r7, #3]
 8009bc6:	015a      	lsls	r2, r3, #5
 8009bc8:	68bb      	ldr	r3, [r7, #8]
 8009bca:	4413      	add	r3, r2
 8009bcc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009bd0:	461a      	mov	r2, r3
 8009bd2:	f240 439d 	movw	r3, #1181	; 0x49d
 8009bd6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8009bd8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	da10      	bge.n	8009c02 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009be0:	78fb      	ldrb	r3, [r7, #3]
 8009be2:	015a      	lsls	r2, r3, #5
 8009be4:	68bb      	ldr	r3, [r7, #8]
 8009be6:	4413      	add	r3, r2
 8009be8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009bec:	68db      	ldr	r3, [r3, #12]
 8009bee:	78fa      	ldrb	r2, [r7, #3]
 8009bf0:	0151      	lsls	r1, r2, #5
 8009bf2:	68ba      	ldr	r2, [r7, #8]
 8009bf4:	440a      	add	r2, r1
 8009bf6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009bfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009bfe:	60d3      	str	r3, [r2, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 8009c00:	e057      	b.n	8009cb2 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d051      	beq.n	8009cb2 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8009c0e:	78fb      	ldrb	r3, [r7, #3]
 8009c10:	015a      	lsls	r2, r3, #5
 8009c12:	68bb      	ldr	r3, [r7, #8]
 8009c14:	4413      	add	r3, r2
 8009c16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009c1a:	68db      	ldr	r3, [r3, #12]
 8009c1c:	78fa      	ldrb	r2, [r7, #3]
 8009c1e:	0151      	lsls	r1, r2, #5
 8009c20:	68ba      	ldr	r2, [r7, #8]
 8009c22:	440a      	add	r2, r1
 8009c24:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009c28:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8009c2c:	60d3      	str	r3, [r2, #12]
      break;
 8009c2e:	e040      	b.n	8009cb2 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009c30:	78fb      	ldrb	r3, [r7, #3]
 8009c32:	015a      	lsls	r2, r3, #5
 8009c34:	68bb      	ldr	r3, [r7, #8]
 8009c36:	4413      	add	r3, r2
 8009c38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009c3c:	461a      	mov	r2, r3
 8009c3e:	f240 639d 	movw	r3, #1693	; 0x69d
 8009c42:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009c44:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	da34      	bge.n	8009cb6 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009c4c:	78fb      	ldrb	r3, [r7, #3]
 8009c4e:	015a      	lsls	r2, r3, #5
 8009c50:	68bb      	ldr	r3, [r7, #8]
 8009c52:	4413      	add	r3, r2
 8009c54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009c58:	68db      	ldr	r3, [r3, #12]
 8009c5a:	78fa      	ldrb	r2, [r7, #3]
 8009c5c:	0151      	lsls	r1, r2, #5
 8009c5e:	68ba      	ldr	r2, [r7, #8]
 8009c60:	440a      	add	r2, r1
 8009c62:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009c66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009c6a:	60d3      	str	r3, [r2, #12]
      }

      break;
 8009c6c:	e023      	b.n	8009cb6 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009c6e:	78fb      	ldrb	r3, [r7, #3]
 8009c70:	015a      	lsls	r2, r3, #5
 8009c72:	68bb      	ldr	r3, [r7, #8]
 8009c74:	4413      	add	r3, r2
 8009c76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009c7a:	461a      	mov	r2, r3
 8009c7c:	f240 2325 	movw	r3, #549	; 0x225
 8009c80:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009c82:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	da17      	bge.n	8009cba <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8009c8a:	78fb      	ldrb	r3, [r7, #3]
 8009c8c:	015a      	lsls	r2, r3, #5
 8009c8e:	68bb      	ldr	r3, [r7, #8]
 8009c90:	4413      	add	r3, r2
 8009c92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009c96:	68db      	ldr	r3, [r3, #12]
 8009c98:	78fa      	ldrb	r2, [r7, #3]
 8009c9a:	0151      	lsls	r1, r2, #5
 8009c9c:	68ba      	ldr	r2, [r7, #8]
 8009c9e:	440a      	add	r2, r1
 8009ca0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009ca4:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8009ca8:	60d3      	str	r3, [r2, #12]
      }
      break;
 8009caa:	e006      	b.n	8009cba <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8009cac:	2301      	movs	r3, #1
 8009cae:	75fb      	strb	r3, [r7, #23]
      break;
 8009cb0:	e004      	b.n	8009cbc <USB_HC_Init+0x14c>
      break;
 8009cb2:	bf00      	nop
 8009cb4:	e002      	b.n	8009cbc <USB_HC_Init+0x14c>
      break;
 8009cb6:	bf00      	nop
 8009cb8:	e000      	b.n	8009cbc <USB_HC_Init+0x14c>
      break;
 8009cba:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8009cbc:	68bb      	ldr	r3, [r7, #8]
 8009cbe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009cc2:	699a      	ldr	r2, [r3, #24]
 8009cc4:	78fb      	ldrb	r3, [r7, #3]
 8009cc6:	f003 030f 	and.w	r3, r3, #15
 8009cca:	2101      	movs	r1, #1
 8009ccc:	fa01 f303 	lsl.w	r3, r1, r3
 8009cd0:	68b9      	ldr	r1, [r7, #8]
 8009cd2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8009cd6:	4313      	orrs	r3, r2
 8009cd8:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	699b      	ldr	r3, [r3, #24]
 8009cde:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8009ce6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	da03      	bge.n	8009cf6 <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8009cee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009cf2:	613b      	str	r3, [r7, #16]
 8009cf4:	e001      	b.n	8009cfa <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 8009cfa:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009cfe:	2b02      	cmp	r3, #2
 8009d00:	d103      	bne.n	8009d0a <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8009d02:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009d06:	60fb      	str	r3, [r7, #12]
 8009d08:	e001      	b.n	8009d0e <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009d0e:	787b      	ldrb	r3, [r7, #1]
 8009d10:	059b      	lsls	r3, r3, #22
 8009d12:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8009d16:	78bb      	ldrb	r3, [r7, #2]
 8009d18:	02db      	lsls	r3, r3, #11
 8009d1a:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009d1e:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009d20:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8009d24:	049b      	lsls	r3, r3, #18
 8009d26:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8009d2a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8009d2c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009d2e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009d32:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8009d34:	693b      	ldr	r3, [r7, #16]
 8009d36:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009d38:	78fb      	ldrb	r3, [r7, #3]
 8009d3a:	0159      	lsls	r1, r3, #5
 8009d3c:	68bb      	ldr	r3, [r7, #8]
 8009d3e:	440b      	add	r3, r1
 8009d40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009d44:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009d4a:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8009d4c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8009d50:	2b03      	cmp	r3, #3
 8009d52:	d10f      	bne.n	8009d74 <USB_HC_Init+0x204>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8009d54:	78fb      	ldrb	r3, [r7, #3]
 8009d56:	015a      	lsls	r2, r3, #5
 8009d58:	68bb      	ldr	r3, [r7, #8]
 8009d5a:	4413      	add	r3, r2
 8009d5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	78fa      	ldrb	r2, [r7, #3]
 8009d64:	0151      	lsls	r1, r2, #5
 8009d66:	68ba      	ldr	r2, [r7, #8]
 8009d68:	440a      	add	r2, r1
 8009d6a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009d6e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009d72:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8009d74:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d76:	4618      	mov	r0, r3
 8009d78:	371c      	adds	r7, #28
 8009d7a:	46bd      	mov	sp, r7
 8009d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d80:	4770      	bx	lr
 8009d82:	bf00      	nop

08009d84 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8009d84:	b580      	push	{r7, lr}
 8009d86:	b08c      	sub	sp, #48	; 0x30
 8009d88:	af02      	add	r7, sp, #8
 8009d8a:	60f8      	str	r0, [r7, #12]
 8009d8c:	60b9      	str	r1, [r7, #8]
 8009d8e:	4613      	mov	r3, r2
 8009d90:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8009d96:	68bb      	ldr	r3, [r7, #8]
 8009d98:	785b      	ldrb	r3, [r3, #1]
 8009d9a:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8009d9c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009da0:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009da6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d028      	beq.n	8009e00 <USB_HC_StartXfer+0x7c>
 8009dae:	68bb      	ldr	r3, [r7, #8]
 8009db0:	791b      	ldrb	r3, [r3, #4]
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d124      	bne.n	8009e00 <USB_HC_StartXfer+0x7c>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 8009db6:	79fb      	ldrb	r3, [r7, #7]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d10b      	bne.n	8009dd4 <USB_HC_StartXfer+0x50>
 8009dbc:	68bb      	ldr	r3, [r7, #8]
 8009dbe:	795b      	ldrb	r3, [r3, #5]
 8009dc0:	2b01      	cmp	r3, #1
 8009dc2:	d107      	bne.n	8009dd4 <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8009dc4:	68bb      	ldr	r3, [r7, #8]
 8009dc6:	785b      	ldrb	r3, [r3, #1]
 8009dc8:	4619      	mov	r1, r3
 8009dca:	68f8      	ldr	r0, [r7, #12]
 8009dcc:	f000 fa30 	bl	800a230 <USB_DoPing>
      return HAL_OK;
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	e114      	b.n	8009ffe <USB_HC_StartXfer+0x27a>
    }
    else if (dma == 1U)
 8009dd4:	79fb      	ldrb	r3, [r7, #7]
 8009dd6:	2b01      	cmp	r3, #1
 8009dd8:	d112      	bne.n	8009e00 <USB_HC_StartXfer+0x7c>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8009dda:	69fb      	ldr	r3, [r7, #28]
 8009ddc:	015a      	lsls	r2, r3, #5
 8009dde:	6a3b      	ldr	r3, [r7, #32]
 8009de0:	4413      	add	r3, r2
 8009de2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009de6:	68db      	ldr	r3, [r3, #12]
 8009de8:	69fa      	ldr	r2, [r7, #28]
 8009dea:	0151      	lsls	r1, r2, #5
 8009dec:	6a3a      	ldr	r2, [r7, #32]
 8009dee:	440a      	add	r2, r1
 8009df0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009df4:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8009df8:	60d3      	str	r3, [r2, #12]
      hc->do_ping = 0U;
 8009dfa:	68bb      	ldr	r3, [r7, #8]
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8009e00:	68bb      	ldr	r3, [r7, #8]
 8009e02:	691b      	ldr	r3, [r3, #16]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d018      	beq.n	8009e3a <USB_HC_StartXfer+0xb6>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8009e08:	68bb      	ldr	r3, [r7, #8]
 8009e0a:	691b      	ldr	r3, [r3, #16]
 8009e0c:	68ba      	ldr	r2, [r7, #8]
 8009e0e:	8912      	ldrh	r2, [r2, #8]
 8009e10:	4413      	add	r3, r2
 8009e12:	3b01      	subs	r3, #1
 8009e14:	68ba      	ldr	r2, [r7, #8]
 8009e16:	8912      	ldrh	r2, [r2, #8]
 8009e18:	fbb3 f3f2 	udiv	r3, r3, r2
 8009e1c:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8009e1e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8009e20:	8b7b      	ldrh	r3, [r7, #26]
 8009e22:	429a      	cmp	r2, r3
 8009e24:	d90b      	bls.n	8009e3e <USB_HC_StartXfer+0xba>
    {
      num_packets = max_hc_pkt_count;
 8009e26:	8b7b      	ldrh	r3, [r7, #26]
 8009e28:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8009e2a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009e2c:	68ba      	ldr	r2, [r7, #8]
 8009e2e:	8912      	ldrh	r2, [r2, #8]
 8009e30:	fb02 f203 	mul.w	r2, r2, r3
 8009e34:	68bb      	ldr	r3, [r7, #8]
 8009e36:	611a      	str	r2, [r3, #16]
 8009e38:	e001      	b.n	8009e3e <USB_HC_StartXfer+0xba>
    }
  }
  else
  {
    num_packets = 1U;
 8009e3a:	2301      	movs	r3, #1
 8009e3c:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 8009e3e:	68bb      	ldr	r3, [r7, #8]
 8009e40:	78db      	ldrb	r3, [r3, #3]
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d006      	beq.n	8009e54 <USB_HC_StartXfer+0xd0>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8009e46:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009e48:	68ba      	ldr	r2, [r7, #8]
 8009e4a:	8912      	ldrh	r2, [r2, #8]
 8009e4c:	fb02 f203 	mul.w	r2, r2, r3
 8009e50:	68bb      	ldr	r3, [r7, #8]
 8009e52:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8009e54:	68bb      	ldr	r3, [r7, #8]
 8009e56:	691b      	ldr	r3, [r3, #16]
 8009e58:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009e5c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009e5e:	04d9      	lsls	r1, r3, #19
 8009e60:	4b69      	ldr	r3, [pc, #420]	; (800a008 <USB_HC_StartXfer+0x284>)
 8009e62:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8009e64:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8009e66:	68bb      	ldr	r3, [r7, #8]
 8009e68:	7a9b      	ldrb	r3, [r3, #10]
 8009e6a:	075b      	lsls	r3, r3, #29
 8009e6c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8009e70:	69f9      	ldr	r1, [r7, #28]
 8009e72:	0148      	lsls	r0, r1, #5
 8009e74:	6a39      	ldr	r1, [r7, #32]
 8009e76:	4401      	add	r1, r0
 8009e78:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009e7c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8009e7e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8009e80:	79fb      	ldrb	r3, [r7, #7]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d009      	beq.n	8009e9a <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8009e86:	68bb      	ldr	r3, [r7, #8]
 8009e88:	68d9      	ldr	r1, [r3, #12]
 8009e8a:	69fb      	ldr	r3, [r7, #28]
 8009e8c:	015a      	lsls	r2, r3, #5
 8009e8e:	6a3b      	ldr	r3, [r7, #32]
 8009e90:	4413      	add	r3, r2
 8009e92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009e96:	460a      	mov	r2, r1
 8009e98:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8009e9a:	6a3b      	ldr	r3, [r7, #32]
 8009e9c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009ea0:	689b      	ldr	r3, [r3, #8]
 8009ea2:	f003 0301 	and.w	r3, r3, #1
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	bf0c      	ite	eq
 8009eaa:	2301      	moveq	r3, #1
 8009eac:	2300      	movne	r3, #0
 8009eae:	b2db      	uxtb	r3, r3
 8009eb0:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8009eb2:	69fb      	ldr	r3, [r7, #28]
 8009eb4:	015a      	lsls	r2, r3, #5
 8009eb6:	6a3b      	ldr	r3, [r7, #32]
 8009eb8:	4413      	add	r3, r2
 8009eba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	69fa      	ldr	r2, [r7, #28]
 8009ec2:	0151      	lsls	r1, r2, #5
 8009ec4:	6a3a      	ldr	r2, [r7, #32]
 8009ec6:	440a      	add	r2, r1
 8009ec8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009ecc:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009ed0:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8009ed2:	69fb      	ldr	r3, [r7, #28]
 8009ed4:	015a      	lsls	r2, r3, #5
 8009ed6:	6a3b      	ldr	r3, [r7, #32]
 8009ed8:	4413      	add	r3, r2
 8009eda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009ede:	681a      	ldr	r2, [r3, #0]
 8009ee0:	7e7b      	ldrb	r3, [r7, #25]
 8009ee2:	075b      	lsls	r3, r3, #29
 8009ee4:	69f9      	ldr	r1, [r7, #28]
 8009ee6:	0148      	lsls	r0, r1, #5
 8009ee8:	6a39      	ldr	r1, [r7, #32]
 8009eea:	4401      	add	r1, r0
 8009eec:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8009ef0:	4313      	orrs	r3, r2
 8009ef2:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8009ef4:	69fb      	ldr	r3, [r7, #28]
 8009ef6:	015a      	lsls	r2, r3, #5
 8009ef8:	6a3b      	ldr	r3, [r7, #32]
 8009efa:	4413      	add	r3, r2
 8009efc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	4a42      	ldr	r2, [pc, #264]	; (800a00c <USB_HC_StartXfer+0x288>)
 8009f04:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009f06:	4b41      	ldr	r3, [pc, #260]	; (800a00c <USB_HC_StartXfer+0x288>)
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009f0e:	4a3f      	ldr	r2, [pc, #252]	; (800a00c <USB_HC_StartXfer+0x288>)
 8009f10:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8009f12:	68bb      	ldr	r3, [r7, #8]
 8009f14:	78db      	ldrb	r3, [r3, #3]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d006      	beq.n	8009f28 <USB_HC_StartXfer+0x1a4>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8009f1a:	4b3c      	ldr	r3, [pc, #240]	; (800a00c <USB_HC_StartXfer+0x288>)
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009f22:	4a3a      	ldr	r2, [pc, #232]	; (800a00c <USB_HC_StartXfer+0x288>)
 8009f24:	6013      	str	r3, [r2, #0]
 8009f26:	e005      	b.n	8009f34 <USB_HC_StartXfer+0x1b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8009f28:	4b38      	ldr	r3, [pc, #224]	; (800a00c <USB_HC_StartXfer+0x288>)
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009f30:	4a36      	ldr	r2, [pc, #216]	; (800a00c <USB_HC_StartXfer+0x288>)
 8009f32:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009f34:	4b35      	ldr	r3, [pc, #212]	; (800a00c <USB_HC_StartXfer+0x288>)
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009f3c:	4a33      	ldr	r2, [pc, #204]	; (800a00c <USB_HC_StartXfer+0x288>)
 8009f3e:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8009f40:	69fb      	ldr	r3, [r7, #28]
 8009f42:	015a      	lsls	r2, r3, #5
 8009f44:	6a3b      	ldr	r3, [r7, #32]
 8009f46:	4413      	add	r3, r2
 8009f48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009f4c:	461a      	mov	r2, r3
 8009f4e:	4b2f      	ldr	r3, [pc, #188]	; (800a00c <USB_HC_StartXfer+0x288>)
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8009f54:	79fb      	ldrb	r3, [r7, #7]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d001      	beq.n	8009f5e <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	e04f      	b.n	8009ffe <USB_HC_StartXfer+0x27a>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8009f5e:	68bb      	ldr	r3, [r7, #8]
 8009f60:	78db      	ldrb	r3, [r3, #3]
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d14a      	bne.n	8009ffc <USB_HC_StartXfer+0x278>
 8009f66:	68bb      	ldr	r3, [r7, #8]
 8009f68:	691b      	ldr	r3, [r3, #16]
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d046      	beq.n	8009ffc <USB_HC_StartXfer+0x278>
  {
    switch (hc->ep_type)
 8009f6e:	68bb      	ldr	r3, [r7, #8]
 8009f70:	79db      	ldrb	r3, [r3, #7]
 8009f72:	2b03      	cmp	r3, #3
 8009f74:	d830      	bhi.n	8009fd8 <USB_HC_StartXfer+0x254>
 8009f76:	a201      	add	r2, pc, #4	; (adr r2, 8009f7c <USB_HC_StartXfer+0x1f8>)
 8009f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f7c:	08009f8d 	.word	0x08009f8d
 8009f80:	08009fb1 	.word	0x08009fb1
 8009f84:	08009f8d 	.word	0x08009f8d
 8009f88:	08009fb1 	.word	0x08009fb1
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8009f8c:	68bb      	ldr	r3, [r7, #8]
 8009f8e:	691b      	ldr	r3, [r3, #16]
 8009f90:	3303      	adds	r3, #3
 8009f92:	089b      	lsrs	r3, r3, #2
 8009f94:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8009f96:	8afa      	ldrh	r2, [r7, #22]
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f9c:	b29b      	uxth	r3, r3
 8009f9e:	429a      	cmp	r2, r3
 8009fa0:	d91c      	bls.n	8009fdc <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	699b      	ldr	r3, [r3, #24]
 8009fa6:	f043 0220 	orr.w	r2, r3, #32
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	619a      	str	r2, [r3, #24]
        }
        break;
 8009fae:	e015      	b.n	8009fdc <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8009fb0:	68bb      	ldr	r3, [r7, #8]
 8009fb2:	691b      	ldr	r3, [r3, #16]
 8009fb4:	3303      	adds	r3, #3
 8009fb6:	089b      	lsrs	r3, r3, #2
 8009fb8:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8009fba:	8afa      	ldrh	r2, [r7, #22]
 8009fbc:	6a3b      	ldr	r3, [r7, #32]
 8009fbe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009fc2:	691b      	ldr	r3, [r3, #16]
 8009fc4:	b29b      	uxth	r3, r3
 8009fc6:	429a      	cmp	r2, r3
 8009fc8:	d90a      	bls.n	8009fe0 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	699b      	ldr	r3, [r3, #24]
 8009fce:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	619a      	str	r2, [r3, #24]
        }
        break;
 8009fd6:	e003      	b.n	8009fe0 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8009fd8:	bf00      	nop
 8009fda:	e002      	b.n	8009fe2 <USB_HC_StartXfer+0x25e>
        break;
 8009fdc:	bf00      	nop
 8009fde:	e000      	b.n	8009fe2 <USB_HC_StartXfer+0x25e>
        break;
 8009fe0:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8009fe2:	68bb      	ldr	r3, [r7, #8]
 8009fe4:	68d9      	ldr	r1, [r3, #12]
 8009fe6:	68bb      	ldr	r3, [r7, #8]
 8009fe8:	785a      	ldrb	r2, [r3, #1]
 8009fea:	68bb      	ldr	r3, [r7, #8]
 8009fec:	691b      	ldr	r3, [r3, #16]
 8009fee:	b298      	uxth	r0, r3
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	9300      	str	r3, [sp, #0]
 8009ff4:	4603      	mov	r3, r0
 8009ff6:	68f8      	ldr	r0, [r7, #12]
 8009ff8:	f7ff fb8a 	bl	8009710 <USB_WritePacket>
  }

  return HAL_OK;
 8009ffc:	2300      	movs	r3, #0
}
 8009ffe:	4618      	mov	r0, r3
 800a000:	3728      	adds	r7, #40	; 0x28
 800a002:	46bd      	mov	sp, r7
 800a004:	bd80      	pop	{r7, pc}
 800a006:	bf00      	nop
 800a008:	1ff80000 	.word	0x1ff80000
 800a00c:	20000154 	.word	0x20000154

0800a010 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a010:	b480      	push	{r7}
 800a012:	b085      	sub	sp, #20
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a022:	695b      	ldr	r3, [r3, #20]
 800a024:	b29b      	uxth	r3, r3
}
 800a026:	4618      	mov	r0, r3
 800a028:	3714      	adds	r7, #20
 800a02a:	46bd      	mov	sp, r7
 800a02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a030:	4770      	bx	lr

0800a032 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800a032:	b480      	push	{r7}
 800a034:	b087      	sub	sp, #28
 800a036:	af00      	add	r7, sp, #0
 800a038:	6078      	str	r0, [r7, #4]
 800a03a:	460b      	mov	r3, r1
 800a03c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800a042:	78fb      	ldrb	r3, [r7, #3]
 800a044:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800a046:	2300      	movs	r3, #0
 800a048:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	015a      	lsls	r2, r3, #5
 800a04e:	693b      	ldr	r3, [r7, #16]
 800a050:	4413      	add	r3, r2
 800a052:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	0c9b      	lsrs	r3, r3, #18
 800a05a:	f003 0303 	and.w	r3, r3, #3
 800a05e:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800a060:	68bb      	ldr	r3, [r7, #8]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d002      	beq.n	800a06c <USB_HC_Halt+0x3a>
 800a066:	68bb      	ldr	r3, [r7, #8]
 800a068:	2b02      	cmp	r3, #2
 800a06a:	d16c      	bne.n	800a146 <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	015a      	lsls	r2, r3, #5
 800a070:	693b      	ldr	r3, [r7, #16]
 800a072:	4413      	add	r3, r2
 800a074:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	68fa      	ldr	r2, [r7, #12]
 800a07c:	0151      	lsls	r1, r2, #5
 800a07e:	693a      	ldr	r2, [r7, #16]
 800a080:	440a      	add	r2, r1
 800a082:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a086:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a08a:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a090:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a094:	2b00      	cmp	r3, #0
 800a096:	d143      	bne.n	800a120 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	015a      	lsls	r2, r3, #5
 800a09c:	693b      	ldr	r3, [r7, #16]
 800a09e:	4413      	add	r3, r2
 800a0a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	68fa      	ldr	r2, [r7, #12]
 800a0a8:	0151      	lsls	r1, r2, #5
 800a0aa:	693a      	ldr	r2, [r7, #16]
 800a0ac:	440a      	add	r2, r1
 800a0ae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a0b2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a0b6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	015a      	lsls	r2, r3, #5
 800a0bc:	693b      	ldr	r3, [r7, #16]
 800a0be:	4413      	add	r3, r2
 800a0c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	68fa      	ldr	r2, [r7, #12]
 800a0c8:	0151      	lsls	r1, r2, #5
 800a0ca:	693a      	ldr	r2, [r7, #16]
 800a0cc:	440a      	add	r2, r1
 800a0ce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a0d2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a0d6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	015a      	lsls	r2, r3, #5
 800a0dc:	693b      	ldr	r3, [r7, #16]
 800a0de:	4413      	add	r3, r2
 800a0e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	68fa      	ldr	r2, [r7, #12]
 800a0e8:	0151      	lsls	r1, r2, #5
 800a0ea:	693a      	ldr	r2, [r7, #16]
 800a0ec:	440a      	add	r2, r1
 800a0ee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a0f2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a0f6:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800a0f8:	697b      	ldr	r3, [r7, #20]
 800a0fa:	3301      	adds	r3, #1
 800a0fc:	617b      	str	r3, [r7, #20]
 800a0fe:	697b      	ldr	r3, [r7, #20]
 800a100:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a104:	d81d      	bhi.n	800a142 <USB_HC_Halt+0x110>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	015a      	lsls	r2, r3, #5
 800a10a:	693b      	ldr	r3, [r7, #16]
 800a10c:	4413      	add	r3, r2
 800a10e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a118:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a11c:	d0ec      	beq.n	800a0f8 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a11e:	e080      	b.n	800a222 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	015a      	lsls	r2, r3, #5
 800a124:	693b      	ldr	r3, [r7, #16]
 800a126:	4413      	add	r3, r2
 800a128:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	68fa      	ldr	r2, [r7, #12]
 800a130:	0151      	lsls	r1, r2, #5
 800a132:	693a      	ldr	r2, [r7, #16]
 800a134:	440a      	add	r2, r1
 800a136:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a13a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a13e:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a140:	e06f      	b.n	800a222 <USB_HC_Halt+0x1f0>
          break;
 800a142:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a144:	e06d      	b.n	800a222 <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	015a      	lsls	r2, r3, #5
 800a14a:	693b      	ldr	r3, [r7, #16]
 800a14c:	4413      	add	r3, r2
 800a14e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	68fa      	ldr	r2, [r7, #12]
 800a156:	0151      	lsls	r1, r2, #5
 800a158:	693a      	ldr	r2, [r7, #16]
 800a15a:	440a      	add	r2, r1
 800a15c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a160:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a164:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800a166:	693b      	ldr	r3, [r7, #16]
 800a168:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a16c:	691b      	ldr	r3, [r3, #16]
 800a16e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a172:	2b00      	cmp	r3, #0
 800a174:	d143      	bne.n	800a1fe <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	015a      	lsls	r2, r3, #5
 800a17a:	693b      	ldr	r3, [r7, #16]
 800a17c:	4413      	add	r3, r2
 800a17e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	68fa      	ldr	r2, [r7, #12]
 800a186:	0151      	lsls	r1, r2, #5
 800a188:	693a      	ldr	r2, [r7, #16]
 800a18a:	440a      	add	r2, r1
 800a18c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a190:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a194:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	015a      	lsls	r2, r3, #5
 800a19a:	693b      	ldr	r3, [r7, #16]
 800a19c:	4413      	add	r3, r2
 800a19e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	68fa      	ldr	r2, [r7, #12]
 800a1a6:	0151      	lsls	r1, r2, #5
 800a1a8:	693a      	ldr	r2, [r7, #16]
 800a1aa:	440a      	add	r2, r1
 800a1ac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a1b0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a1b4:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	015a      	lsls	r2, r3, #5
 800a1ba:	693b      	ldr	r3, [r7, #16]
 800a1bc:	4413      	add	r3, r2
 800a1be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	68fa      	ldr	r2, [r7, #12]
 800a1c6:	0151      	lsls	r1, r2, #5
 800a1c8:	693a      	ldr	r2, [r7, #16]
 800a1ca:	440a      	add	r2, r1
 800a1cc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a1d0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a1d4:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800a1d6:	697b      	ldr	r3, [r7, #20]
 800a1d8:	3301      	adds	r3, #1
 800a1da:	617b      	str	r3, [r7, #20]
 800a1dc:	697b      	ldr	r3, [r7, #20]
 800a1de:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a1e2:	d81d      	bhi.n	800a220 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	015a      	lsls	r2, r3, #5
 800a1e8:	693b      	ldr	r3, [r7, #16]
 800a1ea:	4413      	add	r3, r2
 800a1ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a1f6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a1fa:	d0ec      	beq.n	800a1d6 <USB_HC_Halt+0x1a4>
 800a1fc:	e011      	b.n	800a222 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	015a      	lsls	r2, r3, #5
 800a202:	693b      	ldr	r3, [r7, #16]
 800a204:	4413      	add	r3, r2
 800a206:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	68fa      	ldr	r2, [r7, #12]
 800a20e:	0151      	lsls	r1, r2, #5
 800a210:	693a      	ldr	r2, [r7, #16]
 800a212:	440a      	add	r2, r1
 800a214:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a218:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a21c:	6013      	str	r3, [r2, #0]
 800a21e:	e000      	b.n	800a222 <USB_HC_Halt+0x1f0>
          break;
 800a220:	bf00      	nop
    }
  }

  return HAL_OK;
 800a222:	2300      	movs	r3, #0
}
 800a224:	4618      	mov	r0, r3
 800a226:	371c      	adds	r7, #28
 800a228:	46bd      	mov	sp, r7
 800a22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22e:	4770      	bx	lr

0800a230 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800a230:	b480      	push	{r7}
 800a232:	b087      	sub	sp, #28
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]
 800a238:	460b      	mov	r3, r1
 800a23a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800a240:	78fb      	ldrb	r3, [r7, #3]
 800a242:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800a244:	2301      	movs	r3, #1
 800a246:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	04da      	lsls	r2, r3, #19
 800a24c:	4b15      	ldr	r3, [pc, #84]	; (800a2a4 <USB_DoPing+0x74>)
 800a24e:	4013      	ands	r3, r2
 800a250:	693a      	ldr	r2, [r7, #16]
 800a252:	0151      	lsls	r1, r2, #5
 800a254:	697a      	ldr	r2, [r7, #20]
 800a256:	440a      	add	r2, r1
 800a258:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a25c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a260:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800a262:	693b      	ldr	r3, [r7, #16]
 800a264:	015a      	lsls	r2, r3, #5
 800a266:	697b      	ldr	r3, [r7, #20]
 800a268:	4413      	add	r3, r2
 800a26a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a272:	68bb      	ldr	r3, [r7, #8]
 800a274:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a278:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a27a:	68bb      	ldr	r3, [r7, #8]
 800a27c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a280:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800a282:	693b      	ldr	r3, [r7, #16]
 800a284:	015a      	lsls	r2, r3, #5
 800a286:	697b      	ldr	r3, [r7, #20]
 800a288:	4413      	add	r3, r2
 800a28a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a28e:	461a      	mov	r2, r3
 800a290:	68bb      	ldr	r3, [r7, #8]
 800a292:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800a294:	2300      	movs	r3, #0
}
 800a296:	4618      	mov	r0, r3
 800a298:	371c      	adds	r7, #28
 800a29a:	46bd      	mov	sp, r7
 800a29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a0:	4770      	bx	lr
 800a2a2:	bf00      	nop
 800a2a4:	1ff80000 	.word	0x1ff80000

0800a2a8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800a2a8:	b580      	push	{r7, lr}
 800a2aa:	b086      	sub	sp, #24
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800a2b8:	6878      	ldr	r0, [r7, #4]
 800a2ba:	f7ff f9a5 	bl	8009608 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800a2be:	2110      	movs	r1, #16
 800a2c0:	6878      	ldr	r0, [r7, #4]
 800a2c2:	f7ff f9dd 	bl	8009680 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800a2c6:	6878      	ldr	r0, [r7, #4]
 800a2c8:	f7ff fa00 	bl	80096cc <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	613b      	str	r3, [r7, #16]
 800a2d0:	e01f      	b.n	800a312 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800a2d2:	693b      	ldr	r3, [r7, #16]
 800a2d4:	015a      	lsls	r2, r3, #5
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	4413      	add	r3, r2
 800a2da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800a2e2:	68bb      	ldr	r3, [r7, #8]
 800a2e4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a2e8:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800a2ea:	68bb      	ldr	r3, [r7, #8]
 800a2ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a2f0:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a2f2:	68bb      	ldr	r3, [r7, #8]
 800a2f4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a2f8:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800a2fa:	693b      	ldr	r3, [r7, #16]
 800a2fc:	015a      	lsls	r2, r3, #5
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	4413      	add	r3, r2
 800a302:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a306:	461a      	mov	r2, r3
 800a308:	68bb      	ldr	r3, [r7, #8]
 800a30a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800a30c:	693b      	ldr	r3, [r7, #16]
 800a30e:	3301      	adds	r3, #1
 800a310:	613b      	str	r3, [r7, #16]
 800a312:	693b      	ldr	r3, [r7, #16]
 800a314:	2b0f      	cmp	r3, #15
 800a316:	d9dc      	bls.n	800a2d2 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800a318:	2300      	movs	r3, #0
 800a31a:	613b      	str	r3, [r7, #16]
 800a31c:	e034      	b.n	800a388 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800a31e:	693b      	ldr	r3, [r7, #16]
 800a320:	015a      	lsls	r2, r3, #5
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	4413      	add	r3, r2
 800a326:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800a32e:	68bb      	ldr	r3, [r7, #8]
 800a330:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a334:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800a336:	68bb      	ldr	r3, [r7, #8]
 800a338:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a33c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a33e:	68bb      	ldr	r3, [r7, #8]
 800a340:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a344:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800a346:	693b      	ldr	r3, [r7, #16]
 800a348:	015a      	lsls	r2, r3, #5
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	4413      	add	r3, r2
 800a34e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a352:	461a      	mov	r2, r3
 800a354:	68bb      	ldr	r3, [r7, #8]
 800a356:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800a358:	697b      	ldr	r3, [r7, #20]
 800a35a:	3301      	adds	r3, #1
 800a35c:	617b      	str	r3, [r7, #20]
 800a35e:	697b      	ldr	r3, [r7, #20]
 800a360:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a364:	d80c      	bhi.n	800a380 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a366:	693b      	ldr	r3, [r7, #16]
 800a368:	015a      	lsls	r2, r3, #5
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	4413      	add	r3, r2
 800a36e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a378:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a37c:	d0ec      	beq.n	800a358 <USB_StopHost+0xb0>
 800a37e:	e000      	b.n	800a382 <USB_StopHost+0xda>
        break;
 800a380:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800a382:	693b      	ldr	r3, [r7, #16]
 800a384:	3301      	adds	r3, #1
 800a386:	613b      	str	r3, [r7, #16]
 800a388:	693b      	ldr	r3, [r7, #16]
 800a38a:	2b0f      	cmp	r3, #15
 800a38c:	d9c7      	bls.n	800a31e <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a394:	461a      	mov	r2, r3
 800a396:	f04f 33ff 	mov.w	r3, #4294967295
 800a39a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	f04f 32ff 	mov.w	r2, #4294967295
 800a3a2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800a3a4:	6878      	ldr	r0, [r7, #4]
 800a3a6:	f7ff f91e 	bl	80095e6 <USB_EnableGlobalInt>

  return HAL_OK;
 800a3aa:	2300      	movs	r3, #0
}
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	3718      	adds	r7, #24
 800a3b0:	46bd      	mov	sp, r7
 800a3b2:	bd80      	pop	{r7, pc}

0800a3b4 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800a3b4:	b590      	push	{r4, r7, lr}
 800a3b6:	b089      	sub	sp, #36	; 0x24
 800a3b8:	af04      	add	r7, sp, #16
 800a3ba:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800a3bc:	2301      	movs	r3, #1
 800a3be:	2202      	movs	r2, #2
 800a3c0:	2102      	movs	r1, #2
 800a3c2:	6878      	ldr	r0, [r7, #4]
 800a3c4:	f000 fc68 	bl	800ac98 <USBH_FindInterface>
 800a3c8:	4603      	mov	r3, r0
 800a3ca:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800a3cc:	7bfb      	ldrb	r3, [r7, #15]
 800a3ce:	2bff      	cmp	r3, #255	; 0xff
 800a3d0:	d002      	beq.n	800a3d8 <USBH_CDC_InterfaceInit+0x24>
 800a3d2:	7bfb      	ldrb	r3, [r7, #15]
 800a3d4:	2b01      	cmp	r3, #1
 800a3d6:	d901      	bls.n	800a3dc <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800a3d8:	2302      	movs	r3, #2
 800a3da:	e13d      	b.n	800a658 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800a3dc:	7bfb      	ldrb	r3, [r7, #15]
 800a3de:	4619      	mov	r1, r3
 800a3e0:	6878      	ldr	r0, [r7, #4]
 800a3e2:	f000 fc3d 	bl	800ac60 <USBH_SelectInterface>
 800a3e6:	4603      	mov	r3, r0
 800a3e8:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800a3ea:	7bbb      	ldrb	r3, [r7, #14]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d001      	beq.n	800a3f4 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800a3f0:	2302      	movs	r3, #2
 800a3f2:	e131      	b.n	800a658 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800a3fa:	2050      	movs	r0, #80	; 0x50
 800a3fc:	f002 fa04 	bl	800c808 <malloc>
 800a400:	4603      	mov	r3, r0
 800a402:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a40a:	69db      	ldr	r3, [r3, #28]
 800a40c:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800a40e:	68bb      	ldr	r3, [r7, #8]
 800a410:	2b00      	cmp	r3, #0
 800a412:	d101      	bne.n	800a418 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800a414:	2302      	movs	r3, #2
 800a416:	e11f      	b.n	800a658 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800a418:	2250      	movs	r2, #80	; 0x50
 800a41a:	2100      	movs	r1, #0
 800a41c:	68b8      	ldr	r0, [r7, #8]
 800a41e:	f002 fa03 	bl	800c828 <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800a422:	7bfb      	ldrb	r3, [r7, #15]
 800a424:	687a      	ldr	r2, [r7, #4]
 800a426:	211a      	movs	r1, #26
 800a428:	fb01 f303 	mul.w	r3, r1, r3
 800a42c:	4413      	add	r3, r2
 800a42e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800a432:	781b      	ldrb	r3, [r3, #0]
 800a434:	b25b      	sxtb	r3, r3
 800a436:	2b00      	cmp	r3, #0
 800a438:	da15      	bge.n	800a466 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a43a:	7bfb      	ldrb	r3, [r7, #15]
 800a43c:	687a      	ldr	r2, [r7, #4]
 800a43e:	211a      	movs	r1, #26
 800a440:	fb01 f303 	mul.w	r3, r1, r3
 800a444:	4413      	add	r3, r2
 800a446:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800a44a:	781a      	ldrb	r2, [r3, #0]
 800a44c:	68bb      	ldr	r3, [r7, #8]
 800a44e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a450:	7bfb      	ldrb	r3, [r7, #15]
 800a452:	687a      	ldr	r2, [r7, #4]
 800a454:	211a      	movs	r1, #26
 800a456:	fb01 f303 	mul.w	r3, r1, r3
 800a45a:	4413      	add	r3, r2
 800a45c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800a460:	881a      	ldrh	r2, [r3, #0]
 800a462:	68bb      	ldr	r3, [r7, #8]
 800a464:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800a466:	68bb      	ldr	r3, [r7, #8]
 800a468:	785b      	ldrb	r3, [r3, #1]
 800a46a:	4619      	mov	r1, r3
 800a46c:	6878      	ldr	r0, [r7, #4]
 800a46e:	f001 fe36 	bl	800c0de <USBH_AllocPipe>
 800a472:	4603      	mov	r3, r0
 800a474:	461a      	mov	r2, r3
 800a476:	68bb      	ldr	r3, [r7, #8]
 800a478:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800a47a:	68bb      	ldr	r3, [r7, #8]
 800a47c:	7819      	ldrb	r1, [r3, #0]
 800a47e:	68bb      	ldr	r3, [r7, #8]
 800a480:	7858      	ldrb	r0, [r3, #1]
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a48e:	68ba      	ldr	r2, [r7, #8]
 800a490:	8952      	ldrh	r2, [r2, #10]
 800a492:	9202      	str	r2, [sp, #8]
 800a494:	2203      	movs	r2, #3
 800a496:	9201      	str	r2, [sp, #4]
 800a498:	9300      	str	r3, [sp, #0]
 800a49a:	4623      	mov	r3, r4
 800a49c:	4602      	mov	r2, r0
 800a49e:	6878      	ldr	r0, [r7, #4]
 800a4a0:	f001 fdee 	bl	800c080 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800a4a4:	68bb      	ldr	r3, [r7, #8]
 800a4a6:	781b      	ldrb	r3, [r3, #0]
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	4619      	mov	r1, r3
 800a4ac:	6878      	ldr	r0, [r7, #4]
 800a4ae:	f002 f8fb 	bl	800c6a8 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	210a      	movs	r1, #10
 800a4b8:	6878      	ldr	r0, [r7, #4]
 800a4ba:	f000 fbed 	bl	800ac98 <USBH_FindInterface>
 800a4be:	4603      	mov	r3, r0
 800a4c0:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800a4c2:	7bfb      	ldrb	r3, [r7, #15]
 800a4c4:	2bff      	cmp	r3, #255	; 0xff
 800a4c6:	d002      	beq.n	800a4ce <USBH_CDC_InterfaceInit+0x11a>
 800a4c8:	7bfb      	ldrb	r3, [r7, #15]
 800a4ca:	2b01      	cmp	r3, #1
 800a4cc:	d901      	bls.n	800a4d2 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800a4ce:	2302      	movs	r3, #2
 800a4d0:	e0c2      	b.n	800a658 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800a4d2:	7bfb      	ldrb	r3, [r7, #15]
 800a4d4:	687a      	ldr	r2, [r7, #4]
 800a4d6:	211a      	movs	r1, #26
 800a4d8:	fb01 f303 	mul.w	r3, r1, r3
 800a4dc:	4413      	add	r3, r2
 800a4de:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800a4e2:	781b      	ldrb	r3, [r3, #0]
 800a4e4:	b25b      	sxtb	r3, r3
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	da16      	bge.n	800a518 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a4ea:	7bfb      	ldrb	r3, [r7, #15]
 800a4ec:	687a      	ldr	r2, [r7, #4]
 800a4ee:	211a      	movs	r1, #26
 800a4f0:	fb01 f303 	mul.w	r3, r1, r3
 800a4f4:	4413      	add	r3, r2
 800a4f6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800a4fa:	781a      	ldrb	r2, [r3, #0]
 800a4fc:	68bb      	ldr	r3, [r7, #8]
 800a4fe:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a500:	7bfb      	ldrb	r3, [r7, #15]
 800a502:	687a      	ldr	r2, [r7, #4]
 800a504:	211a      	movs	r1, #26
 800a506:	fb01 f303 	mul.w	r3, r1, r3
 800a50a:	4413      	add	r3, r2
 800a50c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800a510:	881a      	ldrh	r2, [r3, #0]
 800a512:	68bb      	ldr	r3, [r7, #8]
 800a514:	835a      	strh	r2, [r3, #26]
 800a516:	e015      	b.n	800a544 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a518:	7bfb      	ldrb	r3, [r7, #15]
 800a51a:	687a      	ldr	r2, [r7, #4]
 800a51c:	211a      	movs	r1, #26
 800a51e:	fb01 f303 	mul.w	r3, r1, r3
 800a522:	4413      	add	r3, r2
 800a524:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800a528:	781a      	ldrb	r2, [r3, #0]
 800a52a:	68bb      	ldr	r3, [r7, #8]
 800a52c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a52e:	7bfb      	ldrb	r3, [r7, #15]
 800a530:	687a      	ldr	r2, [r7, #4]
 800a532:	211a      	movs	r1, #26
 800a534:	fb01 f303 	mul.w	r3, r1, r3
 800a538:	4413      	add	r3, r2
 800a53a:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800a53e:	881a      	ldrh	r2, [r3, #0]
 800a540:	68bb      	ldr	r3, [r7, #8]
 800a542:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800a544:	7bfb      	ldrb	r3, [r7, #15]
 800a546:	687a      	ldr	r2, [r7, #4]
 800a548:	211a      	movs	r1, #26
 800a54a:	fb01 f303 	mul.w	r3, r1, r3
 800a54e:	4413      	add	r3, r2
 800a550:	f203 3356 	addw	r3, r3, #854	; 0x356
 800a554:	781b      	ldrb	r3, [r3, #0]
 800a556:	b25b      	sxtb	r3, r3
 800a558:	2b00      	cmp	r3, #0
 800a55a:	da16      	bge.n	800a58a <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800a55c:	7bfb      	ldrb	r3, [r7, #15]
 800a55e:	687a      	ldr	r2, [r7, #4]
 800a560:	211a      	movs	r1, #26
 800a562:	fb01 f303 	mul.w	r3, r1, r3
 800a566:	4413      	add	r3, r2
 800a568:	f203 3356 	addw	r3, r3, #854	; 0x356
 800a56c:	781a      	ldrb	r2, [r3, #0]
 800a56e:	68bb      	ldr	r3, [r7, #8]
 800a570:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800a572:	7bfb      	ldrb	r3, [r7, #15]
 800a574:	687a      	ldr	r2, [r7, #4]
 800a576:	211a      	movs	r1, #26
 800a578:	fb01 f303 	mul.w	r3, r1, r3
 800a57c:	4413      	add	r3, r2
 800a57e:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800a582:	881a      	ldrh	r2, [r3, #0]
 800a584:	68bb      	ldr	r3, [r7, #8]
 800a586:	835a      	strh	r2, [r3, #26]
 800a588:	e015      	b.n	800a5b6 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800a58a:	7bfb      	ldrb	r3, [r7, #15]
 800a58c:	687a      	ldr	r2, [r7, #4]
 800a58e:	211a      	movs	r1, #26
 800a590:	fb01 f303 	mul.w	r3, r1, r3
 800a594:	4413      	add	r3, r2
 800a596:	f203 3356 	addw	r3, r3, #854	; 0x356
 800a59a:	781a      	ldrb	r2, [r3, #0]
 800a59c:	68bb      	ldr	r3, [r7, #8]
 800a59e:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800a5a0:	7bfb      	ldrb	r3, [r7, #15]
 800a5a2:	687a      	ldr	r2, [r7, #4]
 800a5a4:	211a      	movs	r1, #26
 800a5a6:	fb01 f303 	mul.w	r3, r1, r3
 800a5aa:	4413      	add	r3, r2
 800a5ac:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800a5b0:	881a      	ldrh	r2, [r3, #0]
 800a5b2:	68bb      	ldr	r3, [r7, #8]
 800a5b4:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800a5b6:	68bb      	ldr	r3, [r7, #8]
 800a5b8:	7b9b      	ldrb	r3, [r3, #14]
 800a5ba:	4619      	mov	r1, r3
 800a5bc:	6878      	ldr	r0, [r7, #4]
 800a5be:	f001 fd8e 	bl	800c0de <USBH_AllocPipe>
 800a5c2:	4603      	mov	r3, r0
 800a5c4:	461a      	mov	r2, r3
 800a5c6:	68bb      	ldr	r3, [r7, #8]
 800a5c8:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800a5ca:	68bb      	ldr	r3, [r7, #8]
 800a5cc:	7bdb      	ldrb	r3, [r3, #15]
 800a5ce:	4619      	mov	r1, r3
 800a5d0:	6878      	ldr	r0, [r7, #4]
 800a5d2:	f001 fd84 	bl	800c0de <USBH_AllocPipe>
 800a5d6:	4603      	mov	r3, r0
 800a5d8:	461a      	mov	r2, r3
 800a5da:	68bb      	ldr	r3, [r7, #8]
 800a5dc:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800a5de:	68bb      	ldr	r3, [r7, #8]
 800a5e0:	7b59      	ldrb	r1, [r3, #13]
 800a5e2:	68bb      	ldr	r3, [r7, #8]
 800a5e4:	7b98      	ldrb	r0, [r3, #14]
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a5f2:	68ba      	ldr	r2, [r7, #8]
 800a5f4:	8b12      	ldrh	r2, [r2, #24]
 800a5f6:	9202      	str	r2, [sp, #8]
 800a5f8:	2202      	movs	r2, #2
 800a5fa:	9201      	str	r2, [sp, #4]
 800a5fc:	9300      	str	r3, [sp, #0]
 800a5fe:	4623      	mov	r3, r4
 800a600:	4602      	mov	r2, r0
 800a602:	6878      	ldr	r0, [r7, #4]
 800a604:	f001 fd3c 	bl	800c080 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800a608:	68bb      	ldr	r3, [r7, #8]
 800a60a:	7b19      	ldrb	r1, [r3, #12]
 800a60c:	68bb      	ldr	r3, [r7, #8]
 800a60e:	7bd8      	ldrb	r0, [r3, #15]
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a61c:	68ba      	ldr	r2, [r7, #8]
 800a61e:	8b52      	ldrh	r2, [r2, #26]
 800a620:	9202      	str	r2, [sp, #8]
 800a622:	2202      	movs	r2, #2
 800a624:	9201      	str	r2, [sp, #4]
 800a626:	9300      	str	r3, [sp, #0]
 800a628:	4623      	mov	r3, r4
 800a62a:	4602      	mov	r2, r0
 800a62c:	6878      	ldr	r0, [r7, #4]
 800a62e:	f001 fd27 	bl	800c080 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800a632:	68bb      	ldr	r3, [r7, #8]
 800a634:	2200      	movs	r2, #0
 800a636:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800a63a:	68bb      	ldr	r3, [r7, #8]
 800a63c:	7b5b      	ldrb	r3, [r3, #13]
 800a63e:	2200      	movs	r2, #0
 800a640:	4619      	mov	r1, r3
 800a642:	6878      	ldr	r0, [r7, #4]
 800a644:	f002 f830 	bl	800c6a8 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800a648:	68bb      	ldr	r3, [r7, #8]
 800a64a:	7b1b      	ldrb	r3, [r3, #12]
 800a64c:	2200      	movs	r2, #0
 800a64e:	4619      	mov	r1, r3
 800a650:	6878      	ldr	r0, [r7, #4]
 800a652:	f002 f829 	bl	800c6a8 <USBH_LL_SetToggle>

  return USBH_OK;
 800a656:	2300      	movs	r3, #0
}
 800a658:	4618      	mov	r0, r3
 800a65a:	3714      	adds	r7, #20
 800a65c:	46bd      	mov	sp, r7
 800a65e:	bd90      	pop	{r4, r7, pc}

0800a660 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800a660:	b580      	push	{r7, lr}
 800a662:	b084      	sub	sp, #16
 800a664:	af00      	add	r7, sp, #0
 800a666:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a66e:	69db      	ldr	r3, [r3, #28]
 800a670:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	781b      	ldrb	r3, [r3, #0]
 800a676:	2b00      	cmp	r3, #0
 800a678:	d00e      	beq.n	800a698 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	781b      	ldrb	r3, [r3, #0]
 800a67e:	4619      	mov	r1, r3
 800a680:	6878      	ldr	r0, [r7, #4]
 800a682:	f001 fd1c 	bl	800c0be <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	781b      	ldrb	r3, [r3, #0]
 800a68a:	4619      	mov	r1, r3
 800a68c:	6878      	ldr	r0, [r7, #4]
 800a68e:	f001 fd47 	bl	800c120 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	2200      	movs	r2, #0
 800a696:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	7b1b      	ldrb	r3, [r3, #12]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d00e      	beq.n	800a6be <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	7b1b      	ldrb	r3, [r3, #12]
 800a6a4:	4619      	mov	r1, r3
 800a6a6:	6878      	ldr	r0, [r7, #4]
 800a6a8:	f001 fd09 	bl	800c0be <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	7b1b      	ldrb	r3, [r3, #12]
 800a6b0:	4619      	mov	r1, r3
 800a6b2:	6878      	ldr	r0, [r7, #4]
 800a6b4:	f001 fd34 	bl	800c120 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	2200      	movs	r2, #0
 800a6bc:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	7b5b      	ldrb	r3, [r3, #13]
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d00e      	beq.n	800a6e4 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	7b5b      	ldrb	r3, [r3, #13]
 800a6ca:	4619      	mov	r1, r3
 800a6cc:	6878      	ldr	r0, [r7, #4]
 800a6ce:	f001 fcf6 	bl	800c0be <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	7b5b      	ldrb	r3, [r3, #13]
 800a6d6:	4619      	mov	r1, r3
 800a6d8:	6878      	ldr	r0, [r7, #4]
 800a6da:	f001 fd21 	bl	800c120 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a6ea:	69db      	ldr	r3, [r3, #28]
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d00b      	beq.n	800a708 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a6f6:	69db      	ldr	r3, [r3, #28]
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	f002 f88d 	bl	800c818 <free>
    phost->pActiveClass->pData = 0U;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a704:	2200      	movs	r2, #0
 800a706:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800a708:	2300      	movs	r3, #0
}
 800a70a:	4618      	mov	r0, r3
 800a70c:	3710      	adds	r7, #16
 800a70e:	46bd      	mov	sp, r7
 800a710:	bd80      	pop	{r7, pc}

0800a712 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800a712:	b580      	push	{r7, lr}
 800a714:	b084      	sub	sp, #16
 800a716:	af00      	add	r7, sp, #0
 800a718:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a720:	69db      	ldr	r3, [r3, #28]
 800a722:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	3340      	adds	r3, #64	; 0x40
 800a728:	4619      	mov	r1, r3
 800a72a:	6878      	ldr	r0, [r7, #4]
 800a72c:	f000 f8b1 	bl	800a892 <GetLineCoding>
 800a730:	4603      	mov	r3, r0
 800a732:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800a734:	7afb      	ldrb	r3, [r7, #11]
 800a736:	2b00      	cmp	r3, #0
 800a738:	d105      	bne.n	800a746 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a740:	2102      	movs	r1, #2
 800a742:	6878      	ldr	r0, [r7, #4]
 800a744:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800a746:	7afb      	ldrb	r3, [r7, #11]
}
 800a748:	4618      	mov	r0, r3
 800a74a:	3710      	adds	r7, #16
 800a74c:	46bd      	mov	sp, r7
 800a74e:	bd80      	pop	{r7, pc}

0800a750 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b084      	sub	sp, #16
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800a758:	2301      	movs	r3, #1
 800a75a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800a75c:	2300      	movs	r3, #0
 800a75e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a766:	69db      	ldr	r3, [r3, #28]
 800a768:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800a76a:	68bb      	ldr	r3, [r7, #8]
 800a76c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800a770:	2b04      	cmp	r3, #4
 800a772:	d877      	bhi.n	800a864 <USBH_CDC_Process+0x114>
 800a774:	a201      	add	r2, pc, #4	; (adr r2, 800a77c <USBH_CDC_Process+0x2c>)
 800a776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a77a:	bf00      	nop
 800a77c:	0800a791 	.word	0x0800a791
 800a780:	0800a797 	.word	0x0800a797
 800a784:	0800a7c7 	.word	0x0800a7c7
 800a788:	0800a83b 	.word	0x0800a83b
 800a78c:	0800a849 	.word	0x0800a849
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800a790:	2300      	movs	r3, #0
 800a792:	73fb      	strb	r3, [r7, #15]
      break;
 800a794:	e06d      	b.n	800a872 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800a796:	68bb      	ldr	r3, [r7, #8]
 800a798:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a79a:	4619      	mov	r1, r3
 800a79c:	6878      	ldr	r0, [r7, #4]
 800a79e:	f000 f897 	bl	800a8d0 <SetLineCoding>
 800a7a2:	4603      	mov	r3, r0
 800a7a4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800a7a6:	7bbb      	ldrb	r3, [r7, #14]
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d104      	bne.n	800a7b6 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800a7ac:	68bb      	ldr	r3, [r7, #8]
 800a7ae:	2202      	movs	r2, #2
 800a7b0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800a7b4:	e058      	b.n	800a868 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800a7b6:	7bbb      	ldrb	r3, [r7, #14]
 800a7b8:	2b01      	cmp	r3, #1
 800a7ba:	d055      	beq.n	800a868 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800a7bc:	68bb      	ldr	r3, [r7, #8]
 800a7be:	2204      	movs	r2, #4
 800a7c0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800a7c4:	e050      	b.n	800a868 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800a7c6:	68bb      	ldr	r3, [r7, #8]
 800a7c8:	3340      	adds	r3, #64	; 0x40
 800a7ca:	4619      	mov	r1, r3
 800a7cc:	6878      	ldr	r0, [r7, #4]
 800a7ce:	f000 f860 	bl	800a892 <GetLineCoding>
 800a7d2:	4603      	mov	r3, r0
 800a7d4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800a7d6:	7bbb      	ldrb	r3, [r7, #14]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d126      	bne.n	800a82a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800a7dc:	68bb      	ldr	r3, [r7, #8]
 800a7de:	2200      	movs	r2, #0
 800a7e0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800a7e4:	68bb      	ldr	r3, [r7, #8]
 800a7e6:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800a7ea:	68bb      	ldr	r3, [r7, #8]
 800a7ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a7ee:	791b      	ldrb	r3, [r3, #4]
 800a7f0:	429a      	cmp	r2, r3
 800a7f2:	d13b      	bne.n	800a86c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800a7f4:	68bb      	ldr	r3, [r7, #8]
 800a7f6:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800a7fa:	68bb      	ldr	r3, [r7, #8]
 800a7fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a7fe:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800a800:	429a      	cmp	r2, r3
 800a802:	d133      	bne.n	800a86c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800a804:	68bb      	ldr	r3, [r7, #8]
 800a806:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800a80a:	68bb      	ldr	r3, [r7, #8]
 800a80c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a80e:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800a810:	429a      	cmp	r2, r3
 800a812:	d12b      	bne.n	800a86c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800a814:	68bb      	ldr	r3, [r7, #8]
 800a816:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a818:	68bb      	ldr	r3, [r7, #8]
 800a81a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a81c:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800a81e:	429a      	cmp	r2, r3
 800a820:	d124      	bne.n	800a86c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800a822:	6878      	ldr	r0, [r7, #4]
 800a824:	f000 f95a 	bl	800aadc <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800a828:	e020      	b.n	800a86c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800a82a:	7bbb      	ldrb	r3, [r7, #14]
 800a82c:	2b01      	cmp	r3, #1
 800a82e:	d01d      	beq.n	800a86c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800a830:	68bb      	ldr	r3, [r7, #8]
 800a832:	2204      	movs	r2, #4
 800a834:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800a838:	e018      	b.n	800a86c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800a83a:	6878      	ldr	r0, [r7, #4]
 800a83c:	f000 f867 	bl	800a90e <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800a840:	6878      	ldr	r0, [r7, #4]
 800a842:	f000 f8dc 	bl	800a9fe <CDC_ProcessReception>
      break;
 800a846:	e014      	b.n	800a872 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800a848:	2100      	movs	r1, #0
 800a84a:	6878      	ldr	r0, [r7, #4]
 800a84c:	f000 ffe5 	bl	800b81a <USBH_ClrFeature>
 800a850:	4603      	mov	r3, r0
 800a852:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800a854:	7bbb      	ldrb	r3, [r7, #14]
 800a856:	2b00      	cmp	r3, #0
 800a858:	d10a      	bne.n	800a870 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800a85a:	68bb      	ldr	r3, [r7, #8]
 800a85c:	2200      	movs	r2, #0
 800a85e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 800a862:	e005      	b.n	800a870 <USBH_CDC_Process+0x120>

    default:
      break;
 800a864:	bf00      	nop
 800a866:	e004      	b.n	800a872 <USBH_CDC_Process+0x122>
      break;
 800a868:	bf00      	nop
 800a86a:	e002      	b.n	800a872 <USBH_CDC_Process+0x122>
      break;
 800a86c:	bf00      	nop
 800a86e:	e000      	b.n	800a872 <USBH_CDC_Process+0x122>
      break;
 800a870:	bf00      	nop

  }

  return status;
 800a872:	7bfb      	ldrb	r3, [r7, #15]
}
 800a874:	4618      	mov	r0, r3
 800a876:	3710      	adds	r7, #16
 800a878:	46bd      	mov	sp, r7
 800a87a:	bd80      	pop	{r7, pc}

0800a87c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800a87c:	b480      	push	{r7}
 800a87e:	b083      	sub	sp, #12
 800a880:	af00      	add	r7, sp, #0
 800a882:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800a884:	2300      	movs	r3, #0
}
 800a886:	4618      	mov	r0, r3
 800a888:	370c      	adds	r7, #12
 800a88a:	46bd      	mov	sp, r7
 800a88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a890:	4770      	bx	lr

0800a892 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800a892:	b580      	push	{r7, lr}
 800a894:	b082      	sub	sp, #8
 800a896:	af00      	add	r7, sp, #0
 800a898:	6078      	str	r0, [r7, #4]
 800a89a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	22a1      	movs	r2, #161	; 0xa1
 800a8a0:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	2221      	movs	r2, #33	; 0x21
 800a8a6:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	2200      	movs	r2, #0
 800a8ac:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	2207      	movs	r2, #7
 800a8b8:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800a8ba:	683b      	ldr	r3, [r7, #0]
 800a8bc:	2207      	movs	r2, #7
 800a8be:	4619      	mov	r1, r3
 800a8c0:	6878      	ldr	r0, [r7, #4]
 800a8c2:	f001 f98a 	bl	800bbda <USBH_CtlReq>
 800a8c6:	4603      	mov	r3, r0
}
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	3708      	adds	r7, #8
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	bd80      	pop	{r7, pc}

0800a8d0 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800a8d0:	b580      	push	{r7, lr}
 800a8d2:	b082      	sub	sp, #8
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	6078      	str	r0, [r7, #4]
 800a8d8:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	2221      	movs	r2, #33	; 0x21
 800a8de:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	2220      	movs	r2, #32
 800a8e4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	2200      	movs	r2, #0
 800a8ea:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	2200      	movs	r2, #0
 800a8f0:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	2207      	movs	r2, #7
 800a8f6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800a8f8:	683b      	ldr	r3, [r7, #0]
 800a8fa:	2207      	movs	r2, #7
 800a8fc:	4619      	mov	r1, r3
 800a8fe:	6878      	ldr	r0, [r7, #4]
 800a900:	f001 f96b 	bl	800bbda <USBH_CtlReq>
 800a904:	4603      	mov	r3, r0
}
 800a906:	4618      	mov	r0, r3
 800a908:	3708      	adds	r7, #8
 800a90a:	46bd      	mov	sp, r7
 800a90c:	bd80      	pop	{r7, pc}

0800a90e <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800a90e:	b580      	push	{r7, lr}
 800a910:	b086      	sub	sp, #24
 800a912:	af02      	add	r7, sp, #8
 800a914:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a91c:	69db      	ldr	r3, [r3, #28]
 800a91e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a920:	2300      	movs	r3, #0
 800a922:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800a92a:	2b01      	cmp	r3, #1
 800a92c:	d002      	beq.n	800a934 <CDC_ProcessTransmission+0x26>
 800a92e:	2b02      	cmp	r3, #2
 800a930:	d025      	beq.n	800a97e <CDC_ProcessTransmission+0x70>
        }
      }
      break;

    default:
      break;
 800a932:	e060      	b.n	800a9f6 <CDC_ProcessTransmission+0xe8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a938:	68fa      	ldr	r2, [r7, #12]
 800a93a:	8b12      	ldrh	r2, [r2, #24]
 800a93c:	4293      	cmp	r3, r2
 800a93e:	d90c      	bls.n	800a95a <CDC_ProcessTransmission+0x4c>
        USBH_BulkSendData(phost,
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	69d9      	ldr	r1, [r3, #28]
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	8b1a      	ldrh	r2, [r3, #24]
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	7b58      	ldrb	r0, [r3, #13]
 800a94c:	2301      	movs	r3, #1
 800a94e:	9300      	str	r3, [sp, #0]
 800a950:	4603      	mov	r3, r0
 800a952:	6878      	ldr	r0, [r7, #4]
 800a954:	f001 fb51 	bl	800bffa <USBH_BulkSendData>
 800a958:	e00c      	b.n	800a974 <CDC_ProcessTransmission+0x66>
        USBH_BulkSendData(phost,
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 800a962:	b29a      	uxth	r2, r3
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	7b58      	ldrb	r0, [r3, #13]
 800a968:	2301      	movs	r3, #1
 800a96a:	9300      	str	r3, [sp, #0]
 800a96c:	4603      	mov	r3, r0
 800a96e:	6878      	ldr	r0, [r7, #4]
 800a970:	f001 fb43 	bl	800bffa <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	2202      	movs	r2, #2
 800a978:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800a97c:	e03b      	b.n	800a9f6 <CDC_ProcessTransmission+0xe8>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	7b5b      	ldrb	r3, [r3, #13]
 800a982:	4619      	mov	r1, r3
 800a984:	6878      	ldr	r0, [r7, #4]
 800a986:	f001 fe65 	bl	800c654 <USBH_LL_GetURBState>
 800a98a:	4603      	mov	r3, r0
 800a98c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800a98e:	7afb      	ldrb	r3, [r7, #11]
 800a990:	2b01      	cmp	r3, #1
 800a992:	d128      	bne.n	800a9e6 <CDC_ProcessTransmission+0xd8>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a998:	68fa      	ldr	r2, [r7, #12]
 800a99a:	8b12      	ldrh	r2, [r2, #24]
 800a99c:	4293      	cmp	r3, r2
 800a99e:	d90e      	bls.n	800a9be <CDC_ProcessTransmission+0xb0>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9a4:	68fa      	ldr	r2, [r7, #12]
 800a9a6:	8b12      	ldrh	r2, [r2, #24]
 800a9a8:	1a9a      	subs	r2, r3, r2
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	69db      	ldr	r3, [r3, #28]
 800a9b2:	68fa      	ldr	r2, [r7, #12]
 800a9b4:	8b12      	ldrh	r2, [r2, #24]
 800a9b6:	441a      	add	r2, r3
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	61da      	str	r2, [r3, #28]
 800a9bc:	e002      	b.n	800a9c4 <CDC_ProcessTransmission+0xb6>
          CDC_Handle->TxDataLength = 0U;
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d004      	beq.n	800a9d6 <CDC_ProcessTransmission+0xc8>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	2201      	movs	r2, #1
 800a9d0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800a9d4:	e00e      	b.n	800a9f4 <CDC_ProcessTransmission+0xe6>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	2200      	movs	r2, #0
 800a9da:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 800a9de:	6878      	ldr	r0, [r7, #4]
 800a9e0:	f000 f868 	bl	800aab4 <USBH_CDC_TransmitCallback>
      break;
 800a9e4:	e006      	b.n	800a9f4 <CDC_ProcessTransmission+0xe6>
        if (URB_Status == USBH_URB_NOTREADY)
 800a9e6:	7afb      	ldrb	r3, [r7, #11]
 800a9e8:	2b02      	cmp	r3, #2
 800a9ea:	d103      	bne.n	800a9f4 <CDC_ProcessTransmission+0xe6>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	2201      	movs	r2, #1
 800a9f0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800a9f4:	bf00      	nop
  }
}
 800a9f6:	bf00      	nop
 800a9f8:	3710      	adds	r7, #16
 800a9fa:	46bd      	mov	sp, r7
 800a9fc:	bd80      	pop	{r7, pc}

0800a9fe <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800a9fe:	b580      	push	{r7, lr}
 800aa00:	b086      	sub	sp, #24
 800aa02:	af00      	add	r7, sp, #0
 800aa04:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800aa0c:	69db      	ldr	r3, [r3, #28]
 800aa0e:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800aa10:	2300      	movs	r3, #0
 800aa12:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800aa14:	697b      	ldr	r3, [r7, #20]
 800aa16:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800aa1a:	2b03      	cmp	r3, #3
 800aa1c:	d002      	beq.n	800aa24 <CDC_ProcessReception+0x26>
 800aa1e:	2b04      	cmp	r3, #4
 800aa20:	d00e      	beq.n	800aa40 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800aa22:	e043      	b.n	800aaac <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 800aa24:	697b      	ldr	r3, [r7, #20]
 800aa26:	6a19      	ldr	r1, [r3, #32]
 800aa28:	697b      	ldr	r3, [r7, #20]
 800aa2a:	8b5a      	ldrh	r2, [r3, #26]
 800aa2c:	697b      	ldr	r3, [r7, #20]
 800aa2e:	7b1b      	ldrb	r3, [r3, #12]
 800aa30:	6878      	ldr	r0, [r7, #4]
 800aa32:	f001 fb07 	bl	800c044 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800aa36:	697b      	ldr	r3, [r7, #20]
 800aa38:	2204      	movs	r2, #4
 800aa3a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800aa3e:	e035      	b.n	800aaac <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800aa40:	697b      	ldr	r3, [r7, #20]
 800aa42:	7b1b      	ldrb	r3, [r3, #12]
 800aa44:	4619      	mov	r1, r3
 800aa46:	6878      	ldr	r0, [r7, #4]
 800aa48:	f001 fe04 	bl	800c654 <USBH_LL_GetURBState>
 800aa4c:	4603      	mov	r3, r0
 800aa4e:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800aa50:	7cfb      	ldrb	r3, [r7, #19]
 800aa52:	2b01      	cmp	r3, #1
 800aa54:	d129      	bne.n	800aaaa <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800aa56:	697b      	ldr	r3, [r7, #20]
 800aa58:	7b1b      	ldrb	r3, [r3, #12]
 800aa5a:	4619      	mov	r1, r3
 800aa5c:	6878      	ldr	r0, [r7, #4]
 800aa5e:	f001 fd67 	bl	800c530 <USBH_LL_GetLastXferSize>
 800aa62:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800aa64:	697b      	ldr	r3, [r7, #20]
 800aa66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa68:	68fa      	ldr	r2, [r7, #12]
 800aa6a:	429a      	cmp	r2, r3
 800aa6c:	d016      	beq.n	800aa9c <CDC_ProcessReception+0x9e>
 800aa6e:	697b      	ldr	r3, [r7, #20]
 800aa70:	8b5b      	ldrh	r3, [r3, #26]
 800aa72:	461a      	mov	r2, r3
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	4293      	cmp	r3, r2
 800aa78:	d910      	bls.n	800aa9c <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 800aa7a:	697b      	ldr	r3, [r7, #20]
 800aa7c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	1ad2      	subs	r2, r2, r3
 800aa82:	697b      	ldr	r3, [r7, #20]
 800aa84:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 800aa86:	697b      	ldr	r3, [r7, #20]
 800aa88:	6a1a      	ldr	r2, [r3, #32]
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	441a      	add	r2, r3
 800aa8e:	697b      	ldr	r3, [r7, #20]
 800aa90:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800aa92:	697b      	ldr	r3, [r7, #20]
 800aa94:	2203      	movs	r2, #3
 800aa96:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800aa9a:	e006      	b.n	800aaaa <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800aa9c:	697b      	ldr	r3, [r7, #20]
 800aa9e:	2200      	movs	r2, #0
 800aaa0:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800aaa4:	6878      	ldr	r0, [r7, #4]
 800aaa6:	f000 f80f 	bl	800aac8 <USBH_CDC_ReceiveCallback>
      break;
 800aaaa:	bf00      	nop
  }
}
 800aaac:	bf00      	nop
 800aaae:	3718      	adds	r7, #24
 800aab0:	46bd      	mov	sp, r7
 800aab2:	bd80      	pop	{r7, pc}

0800aab4 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800aab4:	b480      	push	{r7}
 800aab6:	b083      	sub	sp, #12
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800aabc:	bf00      	nop
 800aabe:	370c      	adds	r7, #12
 800aac0:	46bd      	mov	sp, r7
 800aac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac6:	4770      	bx	lr

0800aac8 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800aac8:	b480      	push	{r7}
 800aaca:	b083      	sub	sp, #12
 800aacc:	af00      	add	r7, sp, #0
 800aace:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800aad0:	bf00      	nop
 800aad2:	370c      	adds	r7, #12
 800aad4:	46bd      	mov	sp, r7
 800aad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aada:	4770      	bx	lr

0800aadc <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800aadc:	b480      	push	{r7}
 800aade:	b083      	sub	sp, #12
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800aae4:	bf00      	nop
 800aae6:	370c      	adds	r7, #12
 800aae8:	46bd      	mov	sp, r7
 800aaea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaee:	4770      	bx	lr

0800aaf0 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b084      	sub	sp, #16
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	60f8      	str	r0, [r7, #12]
 800aaf8:	60b9      	str	r1, [r7, #8]
 800aafa:	4613      	mov	r3, r2
 800aafc:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d101      	bne.n	800ab08 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800ab04:	2302      	movs	r3, #2
 800ab06:	e029      	b.n	800ab5c <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	79fa      	ldrb	r2, [r7, #7]
 800ab0c:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	2200      	movs	r2, #0
 800ab14:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800ab20:	68f8      	ldr	r0, [r7, #12]
 800ab22:	f000 f81f 	bl	800ab64 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	2200      	movs	r2, #0
 800ab2a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	2200      	movs	r2, #0
 800ab32:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	2200      	movs	r2, #0
 800ab3a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	2200      	movs	r2, #0
 800ab42:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800ab46:	68bb      	ldr	r3, [r7, #8]
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d003      	beq.n	800ab54 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	68ba      	ldr	r2, [r7, #8]
 800ab50:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800ab54:	68f8      	ldr	r0, [r7, #12]
 800ab56:	f001 fc39 	bl	800c3cc <USBH_LL_Init>

  return USBH_OK;
 800ab5a:	2300      	movs	r3, #0
}
 800ab5c:	4618      	mov	r0, r3
 800ab5e:	3710      	adds	r7, #16
 800ab60:	46bd      	mov	sp, r7
 800ab62:	bd80      	pop	{r7, pc}

0800ab64 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800ab64:	b480      	push	{r7}
 800ab66:	b085      	sub	sp, #20
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800ab70:	2300      	movs	r3, #0
 800ab72:	60fb      	str	r3, [r7, #12]
 800ab74:	e009      	b.n	800ab8a <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800ab76:	687a      	ldr	r2, [r7, #4]
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	33e0      	adds	r3, #224	; 0xe0
 800ab7c:	009b      	lsls	r3, r3, #2
 800ab7e:	4413      	add	r3, r2
 800ab80:	2200      	movs	r2, #0
 800ab82:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	3301      	adds	r3, #1
 800ab88:	60fb      	str	r3, [r7, #12]
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	2b0e      	cmp	r3, #14
 800ab8e:	d9f2      	bls.n	800ab76 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800ab90:	2300      	movs	r3, #0
 800ab92:	60fb      	str	r3, [r7, #12]
 800ab94:	e009      	b.n	800abaa <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800ab96:	687a      	ldr	r2, [r7, #4]
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	4413      	add	r3, r2
 800ab9c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800aba0:	2200      	movs	r2, #0
 800aba2:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	3301      	adds	r3, #1
 800aba8:	60fb      	str	r3, [r7, #12]
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800abb0:	d3f1      	bcc.n	800ab96 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	2200      	movs	r2, #0
 800abb6:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	2200      	movs	r2, #0
 800abbc:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	2201      	movs	r2, #1
 800abc2:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	2200      	movs	r2, #0
 800abc8:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	2201      	movs	r2, #1
 800abd0:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	2240      	movs	r2, #64	; 0x40
 800abd6:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	2200      	movs	r2, #0
 800abdc:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	2200      	movs	r2, #0
 800abe2:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	2201      	movs	r2, #1
 800abea:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	2200      	movs	r2, #0
 800abf2:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	2200      	movs	r2, #0
 800abfa:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800abfe:	2300      	movs	r3, #0
}
 800ac00:	4618      	mov	r0, r3
 800ac02:	3714      	adds	r7, #20
 800ac04:	46bd      	mov	sp, r7
 800ac06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac0a:	4770      	bx	lr

0800ac0c <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800ac0c:	b480      	push	{r7}
 800ac0e:	b085      	sub	sp, #20
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	6078      	str	r0, [r7, #4]
 800ac14:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800ac16:	2300      	movs	r3, #0
 800ac18:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d016      	beq.n	800ac4e <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d10e      	bne.n	800ac48 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800ac30:	1c59      	adds	r1, r3, #1
 800ac32:	687a      	ldr	r2, [r7, #4]
 800ac34:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800ac38:	687a      	ldr	r2, [r7, #4]
 800ac3a:	33de      	adds	r3, #222	; 0xde
 800ac3c:	6839      	ldr	r1, [r7, #0]
 800ac3e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800ac42:	2300      	movs	r3, #0
 800ac44:	73fb      	strb	r3, [r7, #15]
 800ac46:	e004      	b.n	800ac52 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800ac48:	2302      	movs	r3, #2
 800ac4a:	73fb      	strb	r3, [r7, #15]
 800ac4c:	e001      	b.n	800ac52 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800ac4e:	2302      	movs	r3, #2
 800ac50:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ac52:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac54:	4618      	mov	r0, r3
 800ac56:	3714      	adds	r7, #20
 800ac58:	46bd      	mov	sp, r7
 800ac5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac5e:	4770      	bx	lr

0800ac60 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800ac60:	b480      	push	{r7}
 800ac62:	b085      	sub	sp, #20
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	6078      	str	r0, [r7, #4]
 800ac68:	460b      	mov	r3, r1
 800ac6a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800ac76:	78fa      	ldrb	r2, [r7, #3]
 800ac78:	429a      	cmp	r2, r3
 800ac7a:	d204      	bcs.n	800ac86 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	78fa      	ldrb	r2, [r7, #3]
 800ac80:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800ac84:	e001      	b.n	800ac8a <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800ac86:	2302      	movs	r3, #2
 800ac88:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ac8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	3714      	adds	r7, #20
 800ac90:	46bd      	mov	sp, r7
 800ac92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac96:	4770      	bx	lr

0800ac98 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800ac98:	b480      	push	{r7}
 800ac9a:	b087      	sub	sp, #28
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	6078      	str	r0, [r7, #4]
 800aca0:	4608      	mov	r0, r1
 800aca2:	4611      	mov	r1, r2
 800aca4:	461a      	mov	r2, r3
 800aca6:	4603      	mov	r3, r0
 800aca8:	70fb      	strb	r3, [r7, #3]
 800acaa:	460b      	mov	r3, r1
 800acac:	70bb      	strb	r3, [r7, #2]
 800acae:	4613      	mov	r3, r2
 800acb0:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800acb2:	2300      	movs	r3, #0
 800acb4:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800acb6:	2300      	movs	r3, #0
 800acb8:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800acc0:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800acc2:	e025      	b.n	800ad10 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800acc4:	7dfb      	ldrb	r3, [r7, #23]
 800acc6:	221a      	movs	r2, #26
 800acc8:	fb02 f303 	mul.w	r3, r2, r3
 800accc:	3308      	adds	r3, #8
 800acce:	68fa      	ldr	r2, [r7, #12]
 800acd0:	4413      	add	r3, r2
 800acd2:	3302      	adds	r3, #2
 800acd4:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800acd6:	693b      	ldr	r3, [r7, #16]
 800acd8:	795b      	ldrb	r3, [r3, #5]
 800acda:	78fa      	ldrb	r2, [r7, #3]
 800acdc:	429a      	cmp	r2, r3
 800acde:	d002      	beq.n	800ace6 <USBH_FindInterface+0x4e>
 800ace0:	78fb      	ldrb	r3, [r7, #3]
 800ace2:	2bff      	cmp	r3, #255	; 0xff
 800ace4:	d111      	bne.n	800ad0a <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800ace6:	693b      	ldr	r3, [r7, #16]
 800ace8:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800acea:	78ba      	ldrb	r2, [r7, #2]
 800acec:	429a      	cmp	r2, r3
 800acee:	d002      	beq.n	800acf6 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800acf0:	78bb      	ldrb	r3, [r7, #2]
 800acf2:	2bff      	cmp	r3, #255	; 0xff
 800acf4:	d109      	bne.n	800ad0a <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800acf6:	693b      	ldr	r3, [r7, #16]
 800acf8:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800acfa:	787a      	ldrb	r2, [r7, #1]
 800acfc:	429a      	cmp	r2, r3
 800acfe:	d002      	beq.n	800ad06 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800ad00:	787b      	ldrb	r3, [r7, #1]
 800ad02:	2bff      	cmp	r3, #255	; 0xff
 800ad04:	d101      	bne.n	800ad0a <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800ad06:	7dfb      	ldrb	r3, [r7, #23]
 800ad08:	e006      	b.n	800ad18 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800ad0a:	7dfb      	ldrb	r3, [r7, #23]
 800ad0c:	3301      	adds	r3, #1
 800ad0e:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800ad10:	7dfb      	ldrb	r3, [r7, #23]
 800ad12:	2b01      	cmp	r3, #1
 800ad14:	d9d6      	bls.n	800acc4 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800ad16:	23ff      	movs	r3, #255	; 0xff
}
 800ad18:	4618      	mov	r0, r3
 800ad1a:	371c      	adds	r7, #28
 800ad1c:	46bd      	mov	sp, r7
 800ad1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad22:	4770      	bx	lr

0800ad24 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800ad24:	b580      	push	{r7, lr}
 800ad26:	b082      	sub	sp, #8
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800ad2c:	6878      	ldr	r0, [r7, #4]
 800ad2e:	f001 fb89 	bl	800c444 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 800ad32:	2101      	movs	r1, #1
 800ad34:	6878      	ldr	r0, [r7, #4]
 800ad36:	f001 fca0 	bl	800c67a <USBH_LL_DriverVBUS>

  return USBH_OK;
 800ad3a:	2300      	movs	r3, #0
}
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	3708      	adds	r7, #8
 800ad40:	46bd      	mov	sp, r7
 800ad42:	bd80      	pop	{r7, pc}

0800ad44 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b088      	sub	sp, #32
 800ad48:	af04      	add	r7, sp, #16
 800ad4a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800ad4c:	2302      	movs	r3, #2
 800ad4e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800ad50:	2300      	movs	r3, #0
 800ad52:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800ad5a:	b2db      	uxtb	r3, r3
 800ad5c:	2b01      	cmp	r3, #1
 800ad5e:	d102      	bne.n	800ad66 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	2203      	movs	r2, #3
 800ad64:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	781b      	ldrb	r3, [r3, #0]
 800ad6a:	b2db      	uxtb	r3, r3
 800ad6c:	2b0b      	cmp	r3, #11
 800ad6e:	f200 81b3 	bhi.w	800b0d8 <USBH_Process+0x394>
 800ad72:	a201      	add	r2, pc, #4	; (adr r2, 800ad78 <USBH_Process+0x34>)
 800ad74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad78:	0800ada9 	.word	0x0800ada9
 800ad7c:	0800addb 	.word	0x0800addb
 800ad80:	0800ae43 	.word	0x0800ae43
 800ad84:	0800b073 	.word	0x0800b073
 800ad88:	0800b0d9 	.word	0x0800b0d9
 800ad8c:	0800aee7 	.word	0x0800aee7
 800ad90:	0800b019 	.word	0x0800b019
 800ad94:	0800af1d 	.word	0x0800af1d
 800ad98:	0800af3d 	.word	0x0800af3d
 800ad9c:	0800af5d 	.word	0x0800af5d
 800ada0:	0800af8b 	.word	0x0800af8b
 800ada4:	0800b05b 	.word	0x0800b05b
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800adae:	b2db      	uxtb	r3, r3
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	f000 8193 	beq.w	800b0dc <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	2201      	movs	r2, #1
 800adba:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800adbc:	20c8      	movs	r0, #200	; 0xc8
 800adbe:	f001 fca6 	bl	800c70e <USBH_Delay>
        USBH_LL_ResetPort(phost);
 800adc2:	6878      	ldr	r0, [r7, #4]
 800adc4:	f001 fb99 	bl	800c4fa <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	2200      	movs	r2, #0
 800adcc:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	2200      	movs	r2, #0
 800add4:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800add8:	e180      	b.n	800b0dc <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800ade0:	2b01      	cmp	r3, #1
 800ade2:	d107      	bne.n	800adf4 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	2200      	movs	r2, #0
 800ade8:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	2202      	movs	r2, #2
 800adf0:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800adf2:	e182      	b.n	800b0fa <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800adfa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800adfe:	d914      	bls.n	800ae2a <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800ae06:	3301      	adds	r3, #1
 800ae08:	b2da      	uxtb	r2, r3
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800ae16:	2b03      	cmp	r3, #3
 800ae18:	d903      	bls.n	800ae22 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	220d      	movs	r2, #13
 800ae1e:	701a      	strb	r2, [r3, #0]
      break;
 800ae20:	e16b      	b.n	800b0fa <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	2200      	movs	r2, #0
 800ae26:	701a      	strb	r2, [r3, #0]
      break;
 800ae28:	e167      	b.n	800b0fa <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800ae30:	f103 020a 	add.w	r2, r3, #10
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800ae3a:	200a      	movs	r0, #10
 800ae3c:	f001 fc67 	bl	800c70e <USBH_Delay>
      break;
 800ae40:	e15b      	b.n	800b0fa <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d005      	beq.n	800ae58 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ae52:	2104      	movs	r1, #4
 800ae54:	6878      	ldr	r0, [r7, #4]
 800ae56:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800ae58:	2064      	movs	r0, #100	; 0x64
 800ae5a:	f001 fc58 	bl	800c70e <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 800ae5e:	6878      	ldr	r0, [r7, #4]
 800ae60:	f001 fb26 	bl	800c4b0 <USBH_LL_GetSpeed>
 800ae64:	4603      	mov	r3, r0
 800ae66:	461a      	mov	r2, r3
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	2205      	movs	r2, #5
 800ae72:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800ae74:	2100      	movs	r1, #0
 800ae76:	6878      	ldr	r0, [r7, #4]
 800ae78:	f001 f931 	bl	800c0de <USBH_AllocPipe>
 800ae7c:	4603      	mov	r3, r0
 800ae7e:	461a      	mov	r2, r3
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800ae84:	2180      	movs	r1, #128	; 0x80
 800ae86:	6878      	ldr	r0, [r7, #4]
 800ae88:	f001 f929 	bl	800c0de <USBH_AllocPipe>
 800ae8c:	4603      	mov	r3, r0
 800ae8e:	461a      	mov	r2, r3
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	7919      	ldrb	r1, [r3, #4]
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800aea4:	687a      	ldr	r2, [r7, #4]
 800aea6:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800aea8:	b292      	uxth	r2, r2
 800aeaa:	9202      	str	r2, [sp, #8]
 800aeac:	2200      	movs	r2, #0
 800aeae:	9201      	str	r2, [sp, #4]
 800aeb0:	9300      	str	r3, [sp, #0]
 800aeb2:	4603      	mov	r3, r0
 800aeb4:	2280      	movs	r2, #128	; 0x80
 800aeb6:	6878      	ldr	r0, [r7, #4]
 800aeb8:	f001 f8e2 	bl	800c080 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	7959      	ldrb	r1, [r3, #5]
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800aecc:	687a      	ldr	r2, [r7, #4]
 800aece:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800aed0:	b292      	uxth	r2, r2
 800aed2:	9202      	str	r2, [sp, #8]
 800aed4:	2200      	movs	r2, #0
 800aed6:	9201      	str	r2, [sp, #4]
 800aed8:	9300      	str	r3, [sp, #0]
 800aeda:	4603      	mov	r3, r0
 800aedc:	2200      	movs	r2, #0
 800aede:	6878      	ldr	r0, [r7, #4]
 800aee0:	f001 f8ce 	bl	800c080 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800aee4:	e109      	b.n	800b0fa <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800aee6:	6878      	ldr	r0, [r7, #4]
 800aee8:	f000 f90c 	bl	800b104 <USBH_HandleEnum>
 800aeec:	4603      	mov	r3, r0
 800aeee:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800aef0:	7bbb      	ldrb	r3, [r7, #14]
 800aef2:	b2db      	uxtb	r3, r3
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	f040 80f3 	bne.w	800b0e0 <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	2200      	movs	r2, #0
 800aefe:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800af08:	2b01      	cmp	r3, #1
 800af0a:	d103      	bne.n	800af14 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	2208      	movs	r2, #8
 800af10:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800af12:	e0e5      	b.n	800b0e0 <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	2207      	movs	r2, #7
 800af18:	701a      	strb	r2, [r3, #0]
      break;
 800af1a:	e0e1      	b.n	800b0e0 <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800af22:	2b00      	cmp	r3, #0
 800af24:	f000 80de 	beq.w	800b0e4 <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800af2e:	2101      	movs	r1, #1
 800af30:	6878      	ldr	r0, [r7, #4]
 800af32:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	2208      	movs	r2, #8
 800af38:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800af3a:	e0d3      	b.n	800b0e4 <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800af42:	b29b      	uxth	r3, r3
 800af44:	4619      	mov	r1, r3
 800af46:	6878      	ldr	r0, [r7, #4]
 800af48:	f000 fc20 	bl	800b78c <USBH_SetCfg>
 800af4c:	4603      	mov	r3, r0
 800af4e:	2b00      	cmp	r3, #0
 800af50:	f040 80ca 	bne.w	800b0e8 <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	2209      	movs	r2, #9
 800af58:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800af5a:	e0c5      	b.n	800b0e8 <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800af62:	f003 0320 	and.w	r3, r3, #32
 800af66:	2b00      	cmp	r3, #0
 800af68:	d00b      	beq.n	800af82 <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800af6a:	2101      	movs	r1, #1
 800af6c:	6878      	ldr	r0, [r7, #4]
 800af6e:	f000 fc30 	bl	800b7d2 <USBH_SetFeature>
 800af72:	4603      	mov	r3, r0
 800af74:	2b00      	cmp	r3, #0
 800af76:	f040 80b9 	bne.w	800b0ec <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	220a      	movs	r2, #10
 800af7e:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800af80:	e0b4      	b.n	800b0ec <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	220a      	movs	r2, #10
 800af86:	701a      	strb	r2, [r3, #0]
      break;
 800af88:	e0b0      	b.n	800b0ec <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800af90:	2b00      	cmp	r3, #0
 800af92:	f000 80ad 	beq.w	800b0f0 <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	2200      	movs	r2, #0
 800af9a:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800af9e:	2300      	movs	r3, #0
 800afa0:	73fb      	strb	r3, [r7, #15]
 800afa2:	e016      	b.n	800afd2 <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800afa4:	7bfa      	ldrb	r2, [r7, #15]
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	32de      	adds	r2, #222	; 0xde
 800afaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800afae:	791a      	ldrb	r2, [r3, #4]
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800afb6:	429a      	cmp	r2, r3
 800afb8:	d108      	bne.n	800afcc <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 800afba:	7bfa      	ldrb	r2, [r7, #15]
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	32de      	adds	r2, #222	; 0xde
 800afc0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800afca:	e005      	b.n	800afd8 <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800afcc:	7bfb      	ldrb	r3, [r7, #15]
 800afce:	3301      	adds	r3, #1
 800afd0:	73fb      	strb	r3, [r7, #15]
 800afd2:	7bfb      	ldrb	r3, [r7, #15]
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d0e5      	beq.n	800afa4 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d016      	beq.n	800b010 <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800afe8:	689b      	ldr	r3, [r3, #8]
 800afea:	6878      	ldr	r0, [r7, #4]
 800afec:	4798      	blx	r3
 800afee:	4603      	mov	r3, r0
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d109      	bne.n	800b008 <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	2206      	movs	r2, #6
 800aff8:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b000:	2103      	movs	r1, #3
 800b002:	6878      	ldr	r0, [r7, #4]
 800b004:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800b006:	e073      	b.n	800b0f0 <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	220d      	movs	r2, #13
 800b00c:	701a      	strb	r2, [r3, #0]
      break;
 800b00e:	e06f      	b.n	800b0f0 <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	220d      	movs	r2, #13
 800b014:	701a      	strb	r2, [r3, #0]
      break;
 800b016:	e06b      	b.n	800b0f0 <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d017      	beq.n	800b052 <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b028:	691b      	ldr	r3, [r3, #16]
 800b02a:	6878      	ldr	r0, [r7, #4]
 800b02c:	4798      	blx	r3
 800b02e:	4603      	mov	r3, r0
 800b030:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800b032:	7bbb      	ldrb	r3, [r7, #14]
 800b034:	b2db      	uxtb	r3, r3
 800b036:	2b00      	cmp	r3, #0
 800b038:	d103      	bne.n	800b042 <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	220b      	movs	r2, #11
 800b03e:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800b040:	e058      	b.n	800b0f4 <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 800b042:	7bbb      	ldrb	r3, [r7, #14]
 800b044:	b2db      	uxtb	r3, r3
 800b046:	2b02      	cmp	r3, #2
 800b048:	d154      	bne.n	800b0f4 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	220d      	movs	r2, #13
 800b04e:	701a      	strb	r2, [r3, #0]
      break;
 800b050:	e050      	b.n	800b0f4 <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	220d      	movs	r2, #13
 800b056:	701a      	strb	r2, [r3, #0]
      break;
 800b058:	e04c      	b.n	800b0f4 <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b060:	2b00      	cmp	r3, #0
 800b062:	d049      	beq.n	800b0f8 <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b06a:	695b      	ldr	r3, [r3, #20]
 800b06c:	6878      	ldr	r0, [r7, #4]
 800b06e:	4798      	blx	r3
      }
      break;
 800b070:	e042      	b.n	800b0f8 <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	2200      	movs	r2, #0
 800b076:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 800b07a:	6878      	ldr	r0, [r7, #4]
 800b07c:	f7ff fd72 	bl	800ab64 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b086:	2b00      	cmp	r3, #0
 800b088:	d009      	beq.n	800b09e <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b090:	68db      	ldr	r3, [r3, #12]
 800b092:	6878      	ldr	r0, [r7, #4]
 800b094:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	2200      	movs	r2, #0
 800b09a:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d005      	beq.n	800b0b4 <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b0ae:	2105      	movs	r1, #5
 800b0b0:	6878      	ldr	r0, [r7, #4]
 800b0b2:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800b0ba:	b2db      	uxtb	r3, r3
 800b0bc:	2b01      	cmp	r3, #1
 800b0be:	d107      	bne.n	800b0d0 <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	2200      	movs	r2, #0
 800b0c4:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 800b0c8:	6878      	ldr	r0, [r7, #4]
 800b0ca:	f7ff fe2b 	bl	800ad24 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800b0ce:	e014      	b.n	800b0fa <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 800b0d0:	6878      	ldr	r0, [r7, #4]
 800b0d2:	f001 f9b7 	bl	800c444 <USBH_LL_Start>
      break;
 800b0d6:	e010      	b.n	800b0fa <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 800b0d8:	bf00      	nop
 800b0da:	e00e      	b.n	800b0fa <USBH_Process+0x3b6>
      break;
 800b0dc:	bf00      	nop
 800b0de:	e00c      	b.n	800b0fa <USBH_Process+0x3b6>
      break;
 800b0e0:	bf00      	nop
 800b0e2:	e00a      	b.n	800b0fa <USBH_Process+0x3b6>
    break;
 800b0e4:	bf00      	nop
 800b0e6:	e008      	b.n	800b0fa <USBH_Process+0x3b6>
      break;
 800b0e8:	bf00      	nop
 800b0ea:	e006      	b.n	800b0fa <USBH_Process+0x3b6>
      break;
 800b0ec:	bf00      	nop
 800b0ee:	e004      	b.n	800b0fa <USBH_Process+0x3b6>
      break;
 800b0f0:	bf00      	nop
 800b0f2:	e002      	b.n	800b0fa <USBH_Process+0x3b6>
      break;
 800b0f4:	bf00      	nop
 800b0f6:	e000      	b.n	800b0fa <USBH_Process+0x3b6>
      break;
 800b0f8:	bf00      	nop
  }
  return USBH_OK;
 800b0fa:	2300      	movs	r3, #0
}
 800b0fc:	4618      	mov	r0, r3
 800b0fe:	3710      	adds	r7, #16
 800b100:	46bd      	mov	sp, r7
 800b102:	bd80      	pop	{r7, pc}

0800b104 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800b104:	b580      	push	{r7, lr}
 800b106:	b088      	sub	sp, #32
 800b108:	af04      	add	r7, sp, #16
 800b10a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b10c:	2301      	movs	r3, #1
 800b10e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800b110:	2301      	movs	r3, #1
 800b112:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	785b      	ldrb	r3, [r3, #1]
 800b118:	2b07      	cmp	r3, #7
 800b11a:	f200 81c1 	bhi.w	800b4a0 <USBH_HandleEnum+0x39c>
 800b11e:	a201      	add	r2, pc, #4	; (adr r2, 800b124 <USBH_HandleEnum+0x20>)
 800b120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b124:	0800b145 	.word	0x0800b145
 800b128:	0800b203 	.word	0x0800b203
 800b12c:	0800b26d 	.word	0x0800b26d
 800b130:	0800b2fb 	.word	0x0800b2fb
 800b134:	0800b365 	.word	0x0800b365
 800b138:	0800b3d5 	.word	0x0800b3d5
 800b13c:	0800b41b 	.word	0x0800b41b
 800b140:	0800b461 	.word	0x0800b461
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800b144:	2108      	movs	r1, #8
 800b146:	6878      	ldr	r0, [r7, #4]
 800b148:	f000 fa50 	bl	800b5ec <USBH_Get_DevDesc>
 800b14c:	4603      	mov	r3, r0
 800b14e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b150:	7bbb      	ldrb	r3, [r7, #14]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d130      	bne.n	800b1b8 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	2201      	movs	r2, #1
 800b164:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	7919      	ldrb	r1, [r3, #4]
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800b176:	687a      	ldr	r2, [r7, #4]
 800b178:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800b17a:	b292      	uxth	r2, r2
 800b17c:	9202      	str	r2, [sp, #8]
 800b17e:	2200      	movs	r2, #0
 800b180:	9201      	str	r2, [sp, #4]
 800b182:	9300      	str	r3, [sp, #0]
 800b184:	4603      	mov	r3, r0
 800b186:	2280      	movs	r2, #128	; 0x80
 800b188:	6878      	ldr	r0, [r7, #4]
 800b18a:	f000 ff79 	bl	800c080 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	7959      	ldrb	r1, [r3, #5]
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800b19e:	687a      	ldr	r2, [r7, #4]
 800b1a0:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b1a2:	b292      	uxth	r2, r2
 800b1a4:	9202      	str	r2, [sp, #8]
 800b1a6:	2200      	movs	r2, #0
 800b1a8:	9201      	str	r2, [sp, #4]
 800b1aa:	9300      	str	r3, [sp, #0]
 800b1ac:	4603      	mov	r3, r0
 800b1ae:	2200      	movs	r2, #0
 800b1b0:	6878      	ldr	r0, [r7, #4]
 800b1b2:	f000 ff65 	bl	800c080 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800b1b6:	e175      	b.n	800b4a4 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b1b8:	7bbb      	ldrb	r3, [r7, #14]
 800b1ba:	2b03      	cmp	r3, #3
 800b1bc:	f040 8172 	bne.w	800b4a4 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b1c6:	3301      	adds	r3, #1
 800b1c8:	b2da      	uxtb	r2, r3
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b1d6:	2b03      	cmp	r3, #3
 800b1d8:	d903      	bls.n	800b1e2 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	220d      	movs	r2, #13
 800b1de:	701a      	strb	r2, [r3, #0]
      break;
 800b1e0:	e160      	b.n	800b4a4 <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	795b      	ldrb	r3, [r3, #5]
 800b1e6:	4619      	mov	r1, r3
 800b1e8:	6878      	ldr	r0, [r7, #4]
 800b1ea:	f000 ff99 	bl	800c120 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	791b      	ldrb	r3, [r3, #4]
 800b1f2:	4619      	mov	r1, r3
 800b1f4:	6878      	ldr	r0, [r7, #4]
 800b1f6:	f000 ff93 	bl	800c120 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	2200      	movs	r2, #0
 800b1fe:	701a      	strb	r2, [r3, #0]
      break;
 800b200:	e150      	b.n	800b4a4 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800b202:	2112      	movs	r1, #18
 800b204:	6878      	ldr	r0, [r7, #4]
 800b206:	f000 f9f1 	bl	800b5ec <USBH_Get_DevDesc>
 800b20a:	4603      	mov	r3, r0
 800b20c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b20e:	7bbb      	ldrb	r3, [r7, #14]
 800b210:	2b00      	cmp	r3, #0
 800b212:	d103      	bne.n	800b21c <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	2202      	movs	r2, #2
 800b218:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b21a:	e145      	b.n	800b4a8 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b21c:	7bbb      	ldrb	r3, [r7, #14]
 800b21e:	2b03      	cmp	r3, #3
 800b220:	f040 8142 	bne.w	800b4a8 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b22a:	3301      	adds	r3, #1
 800b22c:	b2da      	uxtb	r2, r3
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b23a:	2b03      	cmp	r3, #3
 800b23c:	d903      	bls.n	800b246 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	220d      	movs	r2, #13
 800b242:	701a      	strb	r2, [r3, #0]
      break;
 800b244:	e130      	b.n	800b4a8 <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	795b      	ldrb	r3, [r3, #5]
 800b24a:	4619      	mov	r1, r3
 800b24c:	6878      	ldr	r0, [r7, #4]
 800b24e:	f000 ff67 	bl	800c120 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	791b      	ldrb	r3, [r3, #4]
 800b256:	4619      	mov	r1, r3
 800b258:	6878      	ldr	r0, [r7, #4]
 800b25a:	f000 ff61 	bl	800c120 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	2200      	movs	r2, #0
 800b262:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	2200      	movs	r2, #0
 800b268:	701a      	strb	r2, [r3, #0]
      break;
 800b26a:	e11d      	b.n	800b4a8 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800b26c:	2101      	movs	r1, #1
 800b26e:	6878      	ldr	r0, [r7, #4]
 800b270:	f000 fa68 	bl	800b744 <USBH_SetAddress>
 800b274:	4603      	mov	r3, r0
 800b276:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b278:	7bbb      	ldrb	r3, [r7, #14]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d132      	bne.n	800b2e4 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800b27e:	2002      	movs	r0, #2
 800b280:	f001 fa45 	bl	800c70e <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	2201      	movs	r2, #1
 800b288:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	2203      	movs	r2, #3
 800b290:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	7919      	ldrb	r1, [r3, #4]
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800b2a2:	687a      	ldr	r2, [r7, #4]
 800b2a4:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800b2a6:	b292      	uxth	r2, r2
 800b2a8:	9202      	str	r2, [sp, #8]
 800b2aa:	2200      	movs	r2, #0
 800b2ac:	9201      	str	r2, [sp, #4]
 800b2ae:	9300      	str	r3, [sp, #0]
 800b2b0:	4603      	mov	r3, r0
 800b2b2:	2280      	movs	r2, #128	; 0x80
 800b2b4:	6878      	ldr	r0, [r7, #4]
 800b2b6:	f000 fee3 	bl	800c080 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	7959      	ldrb	r1, [r3, #5]
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800b2ca:	687a      	ldr	r2, [r7, #4]
 800b2cc:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b2ce:	b292      	uxth	r2, r2
 800b2d0:	9202      	str	r2, [sp, #8]
 800b2d2:	2200      	movs	r2, #0
 800b2d4:	9201      	str	r2, [sp, #4]
 800b2d6:	9300      	str	r3, [sp, #0]
 800b2d8:	4603      	mov	r3, r0
 800b2da:	2200      	movs	r2, #0
 800b2dc:	6878      	ldr	r0, [r7, #4]
 800b2de:	f000 fecf 	bl	800c080 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800b2e2:	e0e3      	b.n	800b4ac <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b2e4:	7bbb      	ldrb	r3, [r7, #14]
 800b2e6:	2b03      	cmp	r3, #3
 800b2e8:	f040 80e0 	bne.w	800b4ac <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	220d      	movs	r2, #13
 800b2f0:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	2200      	movs	r2, #0
 800b2f6:	705a      	strb	r2, [r3, #1]
      break;
 800b2f8:	e0d8      	b.n	800b4ac <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800b2fa:	2109      	movs	r1, #9
 800b2fc:	6878      	ldr	r0, [r7, #4]
 800b2fe:	f000 f99d 	bl	800b63c <USBH_Get_CfgDesc>
 800b302:	4603      	mov	r3, r0
 800b304:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b306:	7bbb      	ldrb	r3, [r7, #14]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d103      	bne.n	800b314 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	2204      	movs	r2, #4
 800b310:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b312:	e0cd      	b.n	800b4b0 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b314:	7bbb      	ldrb	r3, [r7, #14]
 800b316:	2b03      	cmp	r3, #3
 800b318:	f040 80ca 	bne.w	800b4b0 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b322:	3301      	adds	r3, #1
 800b324:	b2da      	uxtb	r2, r3
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b332:	2b03      	cmp	r3, #3
 800b334:	d903      	bls.n	800b33e <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	220d      	movs	r2, #13
 800b33a:	701a      	strb	r2, [r3, #0]
      break;
 800b33c:	e0b8      	b.n	800b4b0 <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	795b      	ldrb	r3, [r3, #5]
 800b342:	4619      	mov	r1, r3
 800b344:	6878      	ldr	r0, [r7, #4]
 800b346:	f000 feeb 	bl	800c120 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	791b      	ldrb	r3, [r3, #4]
 800b34e:	4619      	mov	r1, r3
 800b350:	6878      	ldr	r0, [r7, #4]
 800b352:	f000 fee5 	bl	800c120 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	2200      	movs	r2, #0
 800b35a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	2200      	movs	r2, #0
 800b360:	701a      	strb	r2, [r3, #0]
      break;
 800b362:	e0a5      	b.n	800b4b0 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800b36a:	4619      	mov	r1, r3
 800b36c:	6878      	ldr	r0, [r7, #4]
 800b36e:	f000 f965 	bl	800b63c <USBH_Get_CfgDesc>
 800b372:	4603      	mov	r3, r0
 800b374:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b376:	7bbb      	ldrb	r3, [r7, #14]
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d103      	bne.n	800b384 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	2205      	movs	r2, #5
 800b380:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b382:	e097      	b.n	800b4b4 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b384:	7bbb      	ldrb	r3, [r7, #14]
 800b386:	2b03      	cmp	r3, #3
 800b388:	f040 8094 	bne.w	800b4b4 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b392:	3301      	adds	r3, #1
 800b394:	b2da      	uxtb	r2, r3
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b3a2:	2b03      	cmp	r3, #3
 800b3a4:	d903      	bls.n	800b3ae <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	220d      	movs	r2, #13
 800b3aa:	701a      	strb	r2, [r3, #0]
      break;
 800b3ac:	e082      	b.n	800b4b4 <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	795b      	ldrb	r3, [r3, #5]
 800b3b2:	4619      	mov	r1, r3
 800b3b4:	6878      	ldr	r0, [r7, #4]
 800b3b6:	f000 feb3 	bl	800c120 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	791b      	ldrb	r3, [r3, #4]
 800b3be:	4619      	mov	r1, r3
 800b3c0:	6878      	ldr	r0, [r7, #4]
 800b3c2:	f000 fead 	bl	800c120 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	701a      	strb	r2, [r3, #0]
      break;
 800b3d2:	e06f      	b.n	800b4b4 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d019      	beq.n	800b412 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800b3ea:	23ff      	movs	r3, #255	; 0xff
 800b3ec:	6878      	ldr	r0, [r7, #4]
 800b3ee:	f000 f949 	bl	800b684 <USBH_Get_StringDesc>
 800b3f2:	4603      	mov	r3, r0
 800b3f4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800b3f6:	7bbb      	ldrb	r3, [r7, #14]
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d103      	bne.n	800b404 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	2206      	movs	r2, #6
 800b400:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800b402:	e059      	b.n	800b4b8 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b404:	7bbb      	ldrb	r3, [r7, #14]
 800b406:	2b03      	cmp	r3, #3
 800b408:	d156      	bne.n	800b4b8 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	2206      	movs	r2, #6
 800b40e:	705a      	strb	r2, [r3, #1]
      break;
 800b410:	e052      	b.n	800b4b8 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	2206      	movs	r2, #6
 800b416:	705a      	strb	r2, [r3, #1]
      break;
 800b418:	e04e      	b.n	800b4b8 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800b420:	2b00      	cmp	r3, #0
 800b422:	d019      	beq.n	800b458 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800b430:	23ff      	movs	r3, #255	; 0xff
 800b432:	6878      	ldr	r0, [r7, #4]
 800b434:	f000 f926 	bl	800b684 <USBH_Get_StringDesc>
 800b438:	4603      	mov	r3, r0
 800b43a:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800b43c:	7bbb      	ldrb	r3, [r7, #14]
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d103      	bne.n	800b44a <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	2207      	movs	r2, #7
 800b446:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800b448:	e038      	b.n	800b4bc <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b44a:	7bbb      	ldrb	r3, [r7, #14]
 800b44c:	2b03      	cmp	r3, #3
 800b44e:	d135      	bne.n	800b4bc <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	2207      	movs	r2, #7
 800b454:	705a      	strb	r2, [r3, #1]
      break;
 800b456:	e031      	b.n	800b4bc <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	2207      	movs	r2, #7
 800b45c:	705a      	strb	r2, [r3, #1]
      break;
 800b45e:	e02d      	b.n	800b4bc <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800b466:	2b00      	cmp	r3, #0
 800b468:	d017      	beq.n	800b49a <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800b476:	23ff      	movs	r3, #255	; 0xff
 800b478:	6878      	ldr	r0, [r7, #4]
 800b47a:	f000 f903 	bl	800b684 <USBH_Get_StringDesc>
 800b47e:	4603      	mov	r3, r0
 800b480:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800b482:	7bbb      	ldrb	r3, [r7, #14]
 800b484:	2b00      	cmp	r3, #0
 800b486:	d102      	bne.n	800b48e <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800b488:	2300      	movs	r3, #0
 800b48a:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800b48c:	e018      	b.n	800b4c0 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b48e:	7bbb      	ldrb	r3, [r7, #14]
 800b490:	2b03      	cmp	r3, #3
 800b492:	d115      	bne.n	800b4c0 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800b494:	2300      	movs	r3, #0
 800b496:	73fb      	strb	r3, [r7, #15]
      break;
 800b498:	e012      	b.n	800b4c0 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800b49a:	2300      	movs	r3, #0
 800b49c:	73fb      	strb	r3, [r7, #15]
      break;
 800b49e:	e00f      	b.n	800b4c0 <USBH_HandleEnum+0x3bc>

    default:
      break;
 800b4a0:	bf00      	nop
 800b4a2:	e00e      	b.n	800b4c2 <USBH_HandleEnum+0x3be>
      break;
 800b4a4:	bf00      	nop
 800b4a6:	e00c      	b.n	800b4c2 <USBH_HandleEnum+0x3be>
      break;
 800b4a8:	bf00      	nop
 800b4aa:	e00a      	b.n	800b4c2 <USBH_HandleEnum+0x3be>
      break;
 800b4ac:	bf00      	nop
 800b4ae:	e008      	b.n	800b4c2 <USBH_HandleEnum+0x3be>
      break;
 800b4b0:	bf00      	nop
 800b4b2:	e006      	b.n	800b4c2 <USBH_HandleEnum+0x3be>
      break;
 800b4b4:	bf00      	nop
 800b4b6:	e004      	b.n	800b4c2 <USBH_HandleEnum+0x3be>
      break;
 800b4b8:	bf00      	nop
 800b4ba:	e002      	b.n	800b4c2 <USBH_HandleEnum+0x3be>
      break;
 800b4bc:	bf00      	nop
 800b4be:	e000      	b.n	800b4c2 <USBH_HandleEnum+0x3be>
      break;
 800b4c0:	bf00      	nop
  }
  return Status;
 800b4c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	3710      	adds	r7, #16
 800b4c8:	46bd      	mov	sp, r7
 800b4ca:	bd80      	pop	{r7, pc}

0800b4cc <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800b4cc:	b480      	push	{r7}
 800b4ce:	b083      	sub	sp, #12
 800b4d0:	af00      	add	r7, sp, #0
 800b4d2:	6078      	str	r0, [r7, #4]
 800b4d4:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	683a      	ldr	r2, [r7, #0]
 800b4da:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800b4de:	bf00      	nop
 800b4e0:	370c      	adds	r7, #12
 800b4e2:	46bd      	mov	sp, r7
 800b4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e8:	4770      	bx	lr

0800b4ea <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800b4ea:	b580      	push	{r7, lr}
 800b4ec:	b082      	sub	sp, #8
 800b4ee:	af00      	add	r7, sp, #0
 800b4f0:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b4f8:	1c5a      	adds	r2, r3, #1
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800b500:	6878      	ldr	r0, [r7, #4]
 800b502:	f000 f804 	bl	800b50e <USBH_HandleSof>
}
 800b506:	bf00      	nop
 800b508:	3708      	adds	r7, #8
 800b50a:	46bd      	mov	sp, r7
 800b50c:	bd80      	pop	{r7, pc}

0800b50e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800b50e:	b580      	push	{r7, lr}
 800b510:	b082      	sub	sp, #8
 800b512:	af00      	add	r7, sp, #0
 800b514:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	781b      	ldrb	r3, [r3, #0]
 800b51a:	b2db      	uxtb	r3, r3
 800b51c:	2b0b      	cmp	r3, #11
 800b51e:	d10a      	bne.n	800b536 <USBH_HandleSof+0x28>
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b526:	2b00      	cmp	r3, #0
 800b528:	d005      	beq.n	800b536 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b530:	699b      	ldr	r3, [r3, #24]
 800b532:	6878      	ldr	r0, [r7, #4]
 800b534:	4798      	blx	r3
  }
}
 800b536:	bf00      	nop
 800b538:	3708      	adds	r7, #8
 800b53a:	46bd      	mov	sp, r7
 800b53c:	bd80      	pop	{r7, pc}

0800b53e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800b53e:	b480      	push	{r7}
 800b540:	b083      	sub	sp, #12
 800b542:	af00      	add	r7, sp, #0
 800b544:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	2201      	movs	r2, #1
 800b54a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 800b54e:	bf00      	nop
}
 800b550:	370c      	adds	r7, #12
 800b552:	46bd      	mov	sp, r7
 800b554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b558:	4770      	bx	lr

0800b55a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800b55a:	b480      	push	{r7}
 800b55c:	b083      	sub	sp, #12
 800b55e:	af00      	add	r7, sp, #0
 800b560:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	2200      	movs	r2, #0
 800b566:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800b56a:	bf00      	nop
}
 800b56c:	370c      	adds	r7, #12
 800b56e:	46bd      	mov	sp, r7
 800b570:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b574:	4770      	bx	lr

0800b576 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800b576:	b480      	push	{r7}
 800b578:	b083      	sub	sp, #12
 800b57a:	af00      	add	r7, sp, #0
 800b57c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	2201      	movs	r2, #1
 800b582:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	2200      	movs	r2, #0
 800b58a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	2200      	movs	r2, #0
 800b592:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800b596:	2300      	movs	r3, #0
}
 800b598:	4618      	mov	r0, r3
 800b59a:	370c      	adds	r7, #12
 800b59c:	46bd      	mov	sp, r7
 800b59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a2:	4770      	bx	lr

0800b5a4 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800b5a4:	b580      	push	{r7, lr}
 800b5a6:	b082      	sub	sp, #8
 800b5a8:	af00      	add	r7, sp, #0
 800b5aa:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	2201      	movs	r2, #1
 800b5b0:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	2200      	movs	r2, #0
 800b5b8:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	2200      	movs	r2, #0
 800b5c0:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800b5c4:	6878      	ldr	r0, [r7, #4]
 800b5c6:	f000 ff58 	bl	800c47a <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	791b      	ldrb	r3, [r3, #4]
 800b5ce:	4619      	mov	r1, r3
 800b5d0:	6878      	ldr	r0, [r7, #4]
 800b5d2:	f000 fda5 	bl	800c120 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	795b      	ldrb	r3, [r3, #5]
 800b5da:	4619      	mov	r1, r3
 800b5dc:	6878      	ldr	r0, [r7, #4]
 800b5de:	f000 fd9f 	bl	800c120 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800b5e2:	2300      	movs	r3, #0
}
 800b5e4:	4618      	mov	r0, r3
 800b5e6:	3708      	adds	r7, #8
 800b5e8:	46bd      	mov	sp, r7
 800b5ea:	bd80      	pop	{r7, pc}

0800b5ec <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800b5ec:	b580      	push	{r7, lr}
 800b5ee:	b086      	sub	sp, #24
 800b5f0:	af02      	add	r7, sp, #8
 800b5f2:	6078      	str	r0, [r7, #4]
 800b5f4:	460b      	mov	r3, r1
 800b5f6:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800b5fe:	78fb      	ldrb	r3, [r7, #3]
 800b600:	b29b      	uxth	r3, r3
 800b602:	9300      	str	r3, [sp, #0]
 800b604:	4613      	mov	r3, r2
 800b606:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b60a:	2100      	movs	r1, #0
 800b60c:	6878      	ldr	r0, [r7, #4]
 800b60e:	f000 f864 	bl	800b6da <USBH_GetDescriptor>
 800b612:	4603      	mov	r3, r0
 800b614:	73fb      	strb	r3, [r7, #15]
 800b616:	7bfb      	ldrb	r3, [r7, #15]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d10a      	bne.n	800b632 <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	f203 3026 	addw	r0, r3, #806	; 0x326
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800b628:	78fa      	ldrb	r2, [r7, #3]
 800b62a:	b292      	uxth	r2, r2
 800b62c:	4619      	mov	r1, r3
 800b62e:	f000 f918 	bl	800b862 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800b632:	7bfb      	ldrb	r3, [r7, #15]
}
 800b634:	4618      	mov	r0, r3
 800b636:	3710      	adds	r7, #16
 800b638:	46bd      	mov	sp, r7
 800b63a:	bd80      	pop	{r7, pc}

0800b63c <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800b63c:	b580      	push	{r7, lr}
 800b63e:	b086      	sub	sp, #24
 800b640:	af02      	add	r7, sp, #8
 800b642:	6078      	str	r0, [r7, #4]
 800b644:	460b      	mov	r3, r1
 800b646:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	331c      	adds	r3, #28
 800b64c:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800b64e:	887b      	ldrh	r3, [r7, #2]
 800b650:	9300      	str	r3, [sp, #0]
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b658:	2100      	movs	r1, #0
 800b65a:	6878      	ldr	r0, [r7, #4]
 800b65c:	f000 f83d 	bl	800b6da <USBH_GetDescriptor>
 800b660:	4603      	mov	r3, r0
 800b662:	72fb      	strb	r3, [r7, #11]
 800b664:	7afb      	ldrb	r3, [r7, #11]
 800b666:	2b00      	cmp	r3, #0
 800b668:	d107      	bne.n	800b67a <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800b670:	887a      	ldrh	r2, [r7, #2]
 800b672:	68f9      	ldr	r1, [r7, #12]
 800b674:	4618      	mov	r0, r3
 800b676:	f000 f964 	bl	800b942 <USBH_ParseCfgDesc>
  }

  return status;
 800b67a:	7afb      	ldrb	r3, [r7, #11]
}
 800b67c:	4618      	mov	r0, r3
 800b67e:	3710      	adds	r7, #16
 800b680:	46bd      	mov	sp, r7
 800b682:	bd80      	pop	{r7, pc}

0800b684 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800b684:	b580      	push	{r7, lr}
 800b686:	b088      	sub	sp, #32
 800b688:	af02      	add	r7, sp, #8
 800b68a:	60f8      	str	r0, [r7, #12]
 800b68c:	607a      	str	r2, [r7, #4]
 800b68e:	461a      	mov	r2, r3
 800b690:	460b      	mov	r3, r1
 800b692:	72fb      	strb	r3, [r7, #11]
 800b694:	4613      	mov	r3, r2
 800b696:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 800b698:	7afb      	ldrb	r3, [r7, #11]
 800b69a:	b29b      	uxth	r3, r3
 800b69c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800b6a0:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800b6a8:	893b      	ldrh	r3, [r7, #8]
 800b6aa:	9300      	str	r3, [sp, #0]
 800b6ac:	460b      	mov	r3, r1
 800b6ae:	2100      	movs	r1, #0
 800b6b0:	68f8      	ldr	r0, [r7, #12]
 800b6b2:	f000 f812 	bl	800b6da <USBH_GetDescriptor>
 800b6b6:	4603      	mov	r3, r0
 800b6b8:	75fb      	strb	r3, [r7, #23]
 800b6ba:	7dfb      	ldrb	r3, [r7, #23]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d107      	bne.n	800b6d0 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800b6c6:	893a      	ldrh	r2, [r7, #8]
 800b6c8:	6879      	ldr	r1, [r7, #4]
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	f000 fa37 	bl	800bb3e <USBH_ParseStringDesc>
  }

  return status;
 800b6d0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b6d2:	4618      	mov	r0, r3
 800b6d4:	3718      	adds	r7, #24
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	bd80      	pop	{r7, pc}

0800b6da <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800b6da:	b580      	push	{r7, lr}
 800b6dc:	b084      	sub	sp, #16
 800b6de:	af00      	add	r7, sp, #0
 800b6e0:	60f8      	str	r0, [r7, #12]
 800b6e2:	607b      	str	r3, [r7, #4]
 800b6e4:	460b      	mov	r3, r1
 800b6e6:	72fb      	strb	r3, [r7, #11]
 800b6e8:	4613      	mov	r3, r2
 800b6ea:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	789b      	ldrb	r3, [r3, #2]
 800b6f0:	2b01      	cmp	r3, #1
 800b6f2:	d11c      	bne.n	800b72e <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800b6f4:	7afb      	ldrb	r3, [r7, #11]
 800b6f6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b6fa:	b2da      	uxtb	r2, r3
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	2206      	movs	r2, #6
 800b704:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	893a      	ldrh	r2, [r7, #8]
 800b70a:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800b70c:	893b      	ldrh	r3, [r7, #8]
 800b70e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800b712:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b716:	d104      	bne.n	800b722 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	f240 4209 	movw	r2, #1033	; 0x409
 800b71e:	829a      	strh	r2, [r3, #20]
 800b720:	e002      	b.n	800b728 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	2200      	movs	r2, #0
 800b726:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	8b3a      	ldrh	r2, [r7, #24]
 800b72c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800b72e:	8b3b      	ldrh	r3, [r7, #24]
 800b730:	461a      	mov	r2, r3
 800b732:	6879      	ldr	r1, [r7, #4]
 800b734:	68f8      	ldr	r0, [r7, #12]
 800b736:	f000 fa50 	bl	800bbda <USBH_CtlReq>
 800b73a:	4603      	mov	r3, r0
}
 800b73c:	4618      	mov	r0, r3
 800b73e:	3710      	adds	r7, #16
 800b740:	46bd      	mov	sp, r7
 800b742:	bd80      	pop	{r7, pc}

0800b744 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800b744:	b580      	push	{r7, lr}
 800b746:	b082      	sub	sp, #8
 800b748:	af00      	add	r7, sp, #0
 800b74a:	6078      	str	r0, [r7, #4]
 800b74c:	460b      	mov	r3, r1
 800b74e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	789b      	ldrb	r3, [r3, #2]
 800b754:	2b01      	cmp	r3, #1
 800b756:	d10f      	bne.n	800b778 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	2200      	movs	r2, #0
 800b75c:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	2205      	movs	r2, #5
 800b762:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800b764:	78fb      	ldrb	r3, [r7, #3]
 800b766:	b29a      	uxth	r2, r3
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	2200      	movs	r2, #0
 800b770:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	2200      	movs	r2, #0
 800b776:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800b778:	2200      	movs	r2, #0
 800b77a:	2100      	movs	r1, #0
 800b77c:	6878      	ldr	r0, [r7, #4]
 800b77e:	f000 fa2c 	bl	800bbda <USBH_CtlReq>
 800b782:	4603      	mov	r3, r0
}
 800b784:	4618      	mov	r0, r3
 800b786:	3708      	adds	r7, #8
 800b788:	46bd      	mov	sp, r7
 800b78a:	bd80      	pop	{r7, pc}

0800b78c <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800b78c:	b580      	push	{r7, lr}
 800b78e:	b082      	sub	sp, #8
 800b790:	af00      	add	r7, sp, #0
 800b792:	6078      	str	r0, [r7, #4]
 800b794:	460b      	mov	r3, r1
 800b796:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	789b      	ldrb	r3, [r3, #2]
 800b79c:	2b01      	cmp	r3, #1
 800b79e:	d10e      	bne.n	800b7be <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	2200      	movs	r2, #0
 800b7a4:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	2209      	movs	r2, #9
 800b7aa:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	887a      	ldrh	r2, [r7, #2]
 800b7b0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	2200      	movs	r2, #0
 800b7b6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	2200      	movs	r2, #0
 800b7bc:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800b7be:	2200      	movs	r2, #0
 800b7c0:	2100      	movs	r1, #0
 800b7c2:	6878      	ldr	r0, [r7, #4]
 800b7c4:	f000 fa09 	bl	800bbda <USBH_CtlReq>
 800b7c8:	4603      	mov	r3, r0
}
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	3708      	adds	r7, #8
 800b7ce:	46bd      	mov	sp, r7
 800b7d0:	bd80      	pop	{r7, pc}

0800b7d2 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800b7d2:	b580      	push	{r7, lr}
 800b7d4:	b082      	sub	sp, #8
 800b7d6:	af00      	add	r7, sp, #0
 800b7d8:	6078      	str	r0, [r7, #4]
 800b7da:	460b      	mov	r3, r1
 800b7dc:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	789b      	ldrb	r3, [r3, #2]
 800b7e2:	2b01      	cmp	r3, #1
 800b7e4:	d10f      	bne.n	800b806 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	2200      	movs	r2, #0
 800b7ea:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	2203      	movs	r2, #3
 800b7f0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800b7f2:	78fb      	ldrb	r3, [r7, #3]
 800b7f4:	b29a      	uxth	r2, r3
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	2200      	movs	r2, #0
 800b7fe:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	2200      	movs	r2, #0
 800b804:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800b806:	2200      	movs	r2, #0
 800b808:	2100      	movs	r1, #0
 800b80a:	6878      	ldr	r0, [r7, #4]
 800b80c:	f000 f9e5 	bl	800bbda <USBH_CtlReq>
 800b810:	4603      	mov	r3, r0
}
 800b812:	4618      	mov	r0, r3
 800b814:	3708      	adds	r7, #8
 800b816:	46bd      	mov	sp, r7
 800b818:	bd80      	pop	{r7, pc}

0800b81a <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800b81a:	b580      	push	{r7, lr}
 800b81c:	b082      	sub	sp, #8
 800b81e:	af00      	add	r7, sp, #0
 800b820:	6078      	str	r0, [r7, #4]
 800b822:	460b      	mov	r3, r1
 800b824:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	789b      	ldrb	r3, [r3, #2]
 800b82a:	2b01      	cmp	r3, #1
 800b82c:	d10f      	bne.n	800b84e <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	2202      	movs	r2, #2
 800b832:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	2201      	movs	r2, #1
 800b838:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	2200      	movs	r2, #0
 800b83e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800b840:	78fb      	ldrb	r3, [r7, #3]
 800b842:	b29a      	uxth	r2, r3
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	2200      	movs	r2, #0
 800b84c:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800b84e:	2200      	movs	r2, #0
 800b850:	2100      	movs	r1, #0
 800b852:	6878      	ldr	r0, [r7, #4]
 800b854:	f000 f9c1 	bl	800bbda <USBH_CtlReq>
 800b858:	4603      	mov	r3, r0
}
 800b85a:	4618      	mov	r0, r3
 800b85c:	3708      	adds	r7, #8
 800b85e:	46bd      	mov	sp, r7
 800b860:	bd80      	pop	{r7, pc}

0800b862 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800b862:	b480      	push	{r7}
 800b864:	b085      	sub	sp, #20
 800b866:	af00      	add	r7, sp, #0
 800b868:	60f8      	str	r0, [r7, #12]
 800b86a:	60b9      	str	r1, [r7, #8]
 800b86c:	4613      	mov	r3, r2
 800b86e:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800b870:	68bb      	ldr	r3, [r7, #8]
 800b872:	781a      	ldrb	r2, [r3, #0]
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800b878:	68bb      	ldr	r3, [r7, #8]
 800b87a:	785a      	ldrb	r2, [r3, #1]
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800b880:	68bb      	ldr	r3, [r7, #8]
 800b882:	3302      	adds	r3, #2
 800b884:	781b      	ldrb	r3, [r3, #0]
 800b886:	b29a      	uxth	r2, r3
 800b888:	68bb      	ldr	r3, [r7, #8]
 800b88a:	3303      	adds	r3, #3
 800b88c:	781b      	ldrb	r3, [r3, #0]
 800b88e:	b29b      	uxth	r3, r3
 800b890:	021b      	lsls	r3, r3, #8
 800b892:	b29b      	uxth	r3, r3
 800b894:	4313      	orrs	r3, r2
 800b896:	b29a      	uxth	r2, r3
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800b89c:	68bb      	ldr	r3, [r7, #8]
 800b89e:	791a      	ldrb	r2, [r3, #4]
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800b8a4:	68bb      	ldr	r3, [r7, #8]
 800b8a6:	795a      	ldrb	r2, [r3, #5]
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800b8ac:	68bb      	ldr	r3, [r7, #8]
 800b8ae:	799a      	ldrb	r2, [r3, #6]
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800b8b4:	68bb      	ldr	r3, [r7, #8]
 800b8b6:	79da      	ldrb	r2, [r3, #7]
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800b8bc:	88fb      	ldrh	r3, [r7, #6]
 800b8be:	2b08      	cmp	r3, #8
 800b8c0:	d939      	bls.n	800b936 <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800b8c2:	68bb      	ldr	r3, [r7, #8]
 800b8c4:	3308      	adds	r3, #8
 800b8c6:	781b      	ldrb	r3, [r3, #0]
 800b8c8:	b29a      	uxth	r2, r3
 800b8ca:	68bb      	ldr	r3, [r7, #8]
 800b8cc:	3309      	adds	r3, #9
 800b8ce:	781b      	ldrb	r3, [r3, #0]
 800b8d0:	b29b      	uxth	r3, r3
 800b8d2:	021b      	lsls	r3, r3, #8
 800b8d4:	b29b      	uxth	r3, r3
 800b8d6:	4313      	orrs	r3, r2
 800b8d8:	b29a      	uxth	r2, r3
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800b8de:	68bb      	ldr	r3, [r7, #8]
 800b8e0:	330a      	adds	r3, #10
 800b8e2:	781b      	ldrb	r3, [r3, #0]
 800b8e4:	b29a      	uxth	r2, r3
 800b8e6:	68bb      	ldr	r3, [r7, #8]
 800b8e8:	330b      	adds	r3, #11
 800b8ea:	781b      	ldrb	r3, [r3, #0]
 800b8ec:	b29b      	uxth	r3, r3
 800b8ee:	021b      	lsls	r3, r3, #8
 800b8f0:	b29b      	uxth	r3, r3
 800b8f2:	4313      	orrs	r3, r2
 800b8f4:	b29a      	uxth	r2, r3
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800b8fa:	68bb      	ldr	r3, [r7, #8]
 800b8fc:	330c      	adds	r3, #12
 800b8fe:	781b      	ldrb	r3, [r3, #0]
 800b900:	b29a      	uxth	r2, r3
 800b902:	68bb      	ldr	r3, [r7, #8]
 800b904:	330d      	adds	r3, #13
 800b906:	781b      	ldrb	r3, [r3, #0]
 800b908:	b29b      	uxth	r3, r3
 800b90a:	021b      	lsls	r3, r3, #8
 800b90c:	b29b      	uxth	r3, r3
 800b90e:	4313      	orrs	r3, r2
 800b910:	b29a      	uxth	r2, r3
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800b916:	68bb      	ldr	r3, [r7, #8]
 800b918:	7b9a      	ldrb	r2, [r3, #14]
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800b91e:	68bb      	ldr	r3, [r7, #8]
 800b920:	7bda      	ldrb	r2, [r3, #15]
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800b926:	68bb      	ldr	r3, [r7, #8]
 800b928:	7c1a      	ldrb	r2, [r3, #16]
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800b92e:	68bb      	ldr	r3, [r7, #8]
 800b930:	7c5a      	ldrb	r2, [r3, #17]
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	745a      	strb	r2, [r3, #17]
  }
}
 800b936:	bf00      	nop
 800b938:	3714      	adds	r7, #20
 800b93a:	46bd      	mov	sp, r7
 800b93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b940:	4770      	bx	lr

0800b942 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 800b942:	b580      	push	{r7, lr}
 800b944:	b08a      	sub	sp, #40	; 0x28
 800b946:	af00      	add	r7, sp, #0
 800b948:	60f8      	str	r0, [r7, #12]
 800b94a:	60b9      	str	r1, [r7, #8]
 800b94c:	4613      	mov	r3, r2
 800b94e:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800b950:	68bb      	ldr	r3, [r7, #8]
 800b952:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800b954:	2300      	movs	r3, #0
 800b956:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800b95a:	2300      	movs	r3, #0
 800b95c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800b960:	68bb      	ldr	r3, [r7, #8]
 800b962:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800b964:	68bb      	ldr	r3, [r7, #8]
 800b966:	781a      	ldrb	r2, [r3, #0]
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800b96c:	68bb      	ldr	r3, [r7, #8]
 800b96e:	785a      	ldrb	r2, [r3, #1]
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800b974:	68bb      	ldr	r3, [r7, #8]
 800b976:	3302      	adds	r3, #2
 800b978:	781b      	ldrb	r3, [r3, #0]
 800b97a:	b29a      	uxth	r2, r3
 800b97c:	68bb      	ldr	r3, [r7, #8]
 800b97e:	3303      	adds	r3, #3
 800b980:	781b      	ldrb	r3, [r3, #0]
 800b982:	b29b      	uxth	r3, r3
 800b984:	021b      	lsls	r3, r3, #8
 800b986:	b29b      	uxth	r3, r3
 800b988:	4313      	orrs	r3, r2
 800b98a:	b29a      	uxth	r2, r3
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800b990:	68bb      	ldr	r3, [r7, #8]
 800b992:	791a      	ldrb	r2, [r3, #4]
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800b998:	68bb      	ldr	r3, [r7, #8]
 800b99a:	795a      	ldrb	r2, [r3, #5]
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800b9a0:	68bb      	ldr	r3, [r7, #8]
 800b9a2:	799a      	ldrb	r2, [r3, #6]
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800b9a8:	68bb      	ldr	r3, [r7, #8]
 800b9aa:	79da      	ldrb	r2, [r3, #7]
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800b9b0:	68bb      	ldr	r3, [r7, #8]
 800b9b2:	7a1a      	ldrb	r2, [r3, #8]
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800b9b8:	88fb      	ldrh	r3, [r7, #6]
 800b9ba:	2b09      	cmp	r3, #9
 800b9bc:	d95f      	bls.n	800ba7e <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800b9be:	2309      	movs	r3, #9
 800b9c0:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800b9c2:	2300      	movs	r3, #0
 800b9c4:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800b9c6:	e051      	b.n	800ba6c <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800b9c8:	f107 0316 	add.w	r3, r7, #22
 800b9cc:	4619      	mov	r1, r3
 800b9ce:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b9d0:	f000 f8e8 	bl	800bba4 <USBH_GetNextDesc>
 800b9d4:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800b9d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9d8:	785b      	ldrb	r3, [r3, #1]
 800b9da:	2b04      	cmp	r3, #4
 800b9dc:	d146      	bne.n	800ba6c <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800b9de:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b9e2:	221a      	movs	r2, #26
 800b9e4:	fb02 f303 	mul.w	r3, r2, r3
 800b9e8:	3308      	adds	r3, #8
 800b9ea:	68fa      	ldr	r2, [r7, #12]
 800b9ec:	4413      	add	r3, r2
 800b9ee:	3302      	adds	r3, #2
 800b9f0:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800b9f2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b9f4:	69f8      	ldr	r0, [r7, #28]
 800b9f6:	f000 f846 	bl	800ba86 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800b9fa:	2300      	movs	r3, #0
 800b9fc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800ba00:	2300      	movs	r3, #0
 800ba02:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800ba04:	e022      	b.n	800ba4c <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800ba06:	f107 0316 	add.w	r3, r7, #22
 800ba0a:	4619      	mov	r1, r3
 800ba0c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ba0e:	f000 f8c9 	bl	800bba4 <USBH_GetNextDesc>
 800ba12:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800ba14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba16:	785b      	ldrb	r3, [r3, #1]
 800ba18:	2b05      	cmp	r3, #5
 800ba1a:	d117      	bne.n	800ba4c <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800ba1c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ba20:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800ba24:	3201      	adds	r2, #1
 800ba26:	00d2      	lsls	r2, r2, #3
 800ba28:	211a      	movs	r1, #26
 800ba2a:	fb01 f303 	mul.w	r3, r1, r3
 800ba2e:	4413      	add	r3, r2
 800ba30:	3308      	adds	r3, #8
 800ba32:	68fa      	ldr	r2, [r7, #12]
 800ba34:	4413      	add	r3, r2
 800ba36:	3304      	adds	r3, #4
 800ba38:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800ba3a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ba3c:	69b8      	ldr	r0, [r7, #24]
 800ba3e:	f000 f851 	bl	800bae4 <USBH_ParseEPDesc>
            ep_ix++;
 800ba42:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800ba46:	3301      	adds	r3, #1
 800ba48:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800ba4c:	69fb      	ldr	r3, [r7, #28]
 800ba4e:	791b      	ldrb	r3, [r3, #4]
 800ba50:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800ba54:	429a      	cmp	r2, r3
 800ba56:	d204      	bcs.n	800ba62 <USBH_ParseCfgDesc+0x120>
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	885a      	ldrh	r2, [r3, #2]
 800ba5c:	8afb      	ldrh	r3, [r7, #22]
 800ba5e:	429a      	cmp	r2, r3
 800ba60:	d8d1      	bhi.n	800ba06 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800ba62:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ba66:	3301      	adds	r3, #1
 800ba68:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800ba6c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ba70:	2b01      	cmp	r3, #1
 800ba72:	d804      	bhi.n	800ba7e <USBH_ParseCfgDesc+0x13c>
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	885a      	ldrh	r2, [r3, #2]
 800ba78:	8afb      	ldrh	r3, [r7, #22]
 800ba7a:	429a      	cmp	r2, r3
 800ba7c:	d8a4      	bhi.n	800b9c8 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800ba7e:	bf00      	nop
 800ba80:	3728      	adds	r7, #40	; 0x28
 800ba82:	46bd      	mov	sp, r7
 800ba84:	bd80      	pop	{r7, pc}

0800ba86 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800ba86:	b480      	push	{r7}
 800ba88:	b083      	sub	sp, #12
 800ba8a:	af00      	add	r7, sp, #0
 800ba8c:	6078      	str	r0, [r7, #4]
 800ba8e:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800ba90:	683b      	ldr	r3, [r7, #0]
 800ba92:	781a      	ldrb	r2, [r3, #0]
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800ba98:	683b      	ldr	r3, [r7, #0]
 800ba9a:	785a      	ldrb	r2, [r3, #1]
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800baa0:	683b      	ldr	r3, [r7, #0]
 800baa2:	789a      	ldrb	r2, [r3, #2]
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800baa8:	683b      	ldr	r3, [r7, #0]
 800baaa:	78da      	ldrb	r2, [r3, #3]
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800bab0:	683b      	ldr	r3, [r7, #0]
 800bab2:	791a      	ldrb	r2, [r3, #4]
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800bab8:	683b      	ldr	r3, [r7, #0]
 800baba:	795a      	ldrb	r2, [r3, #5]
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800bac0:	683b      	ldr	r3, [r7, #0]
 800bac2:	799a      	ldrb	r2, [r3, #6]
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800bac8:	683b      	ldr	r3, [r7, #0]
 800baca:	79da      	ldrb	r2, [r3, #7]
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800bad0:	683b      	ldr	r3, [r7, #0]
 800bad2:	7a1a      	ldrb	r2, [r3, #8]
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	721a      	strb	r2, [r3, #8]
}
 800bad8:	bf00      	nop
 800bada:	370c      	adds	r7, #12
 800badc:	46bd      	mov	sp, r7
 800bade:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bae2:	4770      	bx	lr

0800bae4 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 800bae4:	b480      	push	{r7}
 800bae6:	b083      	sub	sp, #12
 800bae8:	af00      	add	r7, sp, #0
 800baea:	6078      	str	r0, [r7, #4]
 800baec:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800baee:	683b      	ldr	r3, [r7, #0]
 800baf0:	781a      	ldrb	r2, [r3, #0]
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800baf6:	683b      	ldr	r3, [r7, #0]
 800baf8:	785a      	ldrb	r2, [r3, #1]
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800bafe:	683b      	ldr	r3, [r7, #0]
 800bb00:	789a      	ldrb	r2, [r3, #2]
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800bb06:	683b      	ldr	r3, [r7, #0]
 800bb08:	78da      	ldrb	r2, [r3, #3]
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800bb0e:	683b      	ldr	r3, [r7, #0]
 800bb10:	3304      	adds	r3, #4
 800bb12:	781b      	ldrb	r3, [r3, #0]
 800bb14:	b29a      	uxth	r2, r3
 800bb16:	683b      	ldr	r3, [r7, #0]
 800bb18:	3305      	adds	r3, #5
 800bb1a:	781b      	ldrb	r3, [r3, #0]
 800bb1c:	b29b      	uxth	r3, r3
 800bb1e:	021b      	lsls	r3, r3, #8
 800bb20:	b29b      	uxth	r3, r3
 800bb22:	4313      	orrs	r3, r2
 800bb24:	b29a      	uxth	r2, r3
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800bb2a:	683b      	ldr	r3, [r7, #0]
 800bb2c:	799a      	ldrb	r2, [r3, #6]
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	719a      	strb	r2, [r3, #6]
}
 800bb32:	bf00      	nop
 800bb34:	370c      	adds	r7, #12
 800bb36:	46bd      	mov	sp, r7
 800bb38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb3c:	4770      	bx	lr

0800bb3e <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800bb3e:	b480      	push	{r7}
 800bb40:	b087      	sub	sp, #28
 800bb42:	af00      	add	r7, sp, #0
 800bb44:	60f8      	str	r0, [r7, #12]
 800bb46:	60b9      	str	r1, [r7, #8]
 800bb48:	4613      	mov	r3, r2
 800bb4a:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	3301      	adds	r3, #1
 800bb50:	781b      	ldrb	r3, [r3, #0]
 800bb52:	2b03      	cmp	r3, #3
 800bb54:	d120      	bne.n	800bb98 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	781b      	ldrb	r3, [r3, #0]
 800bb5a:	1e9a      	subs	r2, r3, #2
 800bb5c:	88fb      	ldrh	r3, [r7, #6]
 800bb5e:	4293      	cmp	r3, r2
 800bb60:	bf28      	it	cs
 800bb62:	4613      	movcs	r3, r2
 800bb64:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	3302      	adds	r3, #2
 800bb6a:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800bb6c:	2300      	movs	r3, #0
 800bb6e:	82fb      	strh	r3, [r7, #22]
 800bb70:	e00b      	b.n	800bb8a <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800bb72:	8afb      	ldrh	r3, [r7, #22]
 800bb74:	68fa      	ldr	r2, [r7, #12]
 800bb76:	4413      	add	r3, r2
 800bb78:	781a      	ldrb	r2, [r3, #0]
 800bb7a:	68bb      	ldr	r3, [r7, #8]
 800bb7c:	701a      	strb	r2, [r3, #0]
      pdest++;
 800bb7e:	68bb      	ldr	r3, [r7, #8]
 800bb80:	3301      	adds	r3, #1
 800bb82:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800bb84:	8afb      	ldrh	r3, [r7, #22]
 800bb86:	3302      	adds	r3, #2
 800bb88:	82fb      	strh	r3, [r7, #22]
 800bb8a:	8afa      	ldrh	r2, [r7, #22]
 800bb8c:	8abb      	ldrh	r3, [r7, #20]
 800bb8e:	429a      	cmp	r2, r3
 800bb90:	d3ef      	bcc.n	800bb72 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800bb92:	68bb      	ldr	r3, [r7, #8]
 800bb94:	2200      	movs	r2, #0
 800bb96:	701a      	strb	r2, [r3, #0]
  }
}
 800bb98:	bf00      	nop
 800bb9a:	371c      	adds	r7, #28
 800bb9c:	46bd      	mov	sp, r7
 800bb9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba2:	4770      	bx	lr

0800bba4 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800bba4:	b480      	push	{r7}
 800bba6:	b085      	sub	sp, #20
 800bba8:	af00      	add	r7, sp, #0
 800bbaa:	6078      	str	r0, [r7, #4]
 800bbac:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800bbae:	683b      	ldr	r3, [r7, #0]
 800bbb0:	881a      	ldrh	r2, [r3, #0]
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	781b      	ldrb	r3, [r3, #0]
 800bbb6:	b29b      	uxth	r3, r3
 800bbb8:	4413      	add	r3, r2
 800bbba:	b29a      	uxth	r2, r3
 800bbbc:	683b      	ldr	r3, [r7, #0]
 800bbbe:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	781b      	ldrb	r3, [r3, #0]
 800bbc4:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	4413      	add	r3, r2
 800bbca:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800bbcc:	68fb      	ldr	r3, [r7, #12]
}
 800bbce:	4618      	mov	r0, r3
 800bbd0:	3714      	adds	r7, #20
 800bbd2:	46bd      	mov	sp, r7
 800bbd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd8:	4770      	bx	lr

0800bbda <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800bbda:	b580      	push	{r7, lr}
 800bbdc:	b086      	sub	sp, #24
 800bbde:	af00      	add	r7, sp, #0
 800bbe0:	60f8      	str	r0, [r7, #12]
 800bbe2:	60b9      	str	r1, [r7, #8]
 800bbe4:	4613      	mov	r3, r2
 800bbe6:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800bbe8:	2301      	movs	r3, #1
 800bbea:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	789b      	ldrb	r3, [r3, #2]
 800bbf0:	2b01      	cmp	r3, #1
 800bbf2:	d002      	beq.n	800bbfa <USBH_CtlReq+0x20>
 800bbf4:	2b02      	cmp	r3, #2
 800bbf6:	d00f      	beq.n	800bc18 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800bbf8:	e027      	b.n	800bc4a <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	68ba      	ldr	r2, [r7, #8]
 800bbfe:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	88fa      	ldrh	r2, [r7, #6]
 800bc04:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	2201      	movs	r2, #1
 800bc0a:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	2202      	movs	r2, #2
 800bc10:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800bc12:	2301      	movs	r3, #1
 800bc14:	75fb      	strb	r3, [r7, #23]
      break;
 800bc16:	e018      	b.n	800bc4a <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800bc18:	68f8      	ldr	r0, [r7, #12]
 800bc1a:	f000 f81b 	bl	800bc54 <USBH_HandleControl>
 800bc1e:	4603      	mov	r3, r0
 800bc20:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800bc22:	7dfb      	ldrb	r3, [r7, #23]
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d002      	beq.n	800bc2e <USBH_CtlReq+0x54>
 800bc28:	7dfb      	ldrb	r3, [r7, #23]
 800bc2a:	2b03      	cmp	r3, #3
 800bc2c:	d106      	bne.n	800bc3c <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	2201      	movs	r2, #1
 800bc32:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	2200      	movs	r2, #0
 800bc38:	761a      	strb	r2, [r3, #24]
      break;
 800bc3a:	e005      	b.n	800bc48 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800bc3c:	7dfb      	ldrb	r3, [r7, #23]
 800bc3e:	2b02      	cmp	r3, #2
 800bc40:	d102      	bne.n	800bc48 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	2201      	movs	r2, #1
 800bc46:	709a      	strb	r2, [r3, #2]
      break;
 800bc48:	bf00      	nop
  }
  return status;
 800bc4a:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc4c:	4618      	mov	r0, r3
 800bc4e:	3718      	adds	r7, #24
 800bc50:	46bd      	mov	sp, r7
 800bc52:	bd80      	pop	{r7, pc}

0800bc54 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800bc54:	b580      	push	{r7, lr}
 800bc56:	b086      	sub	sp, #24
 800bc58:	af02      	add	r7, sp, #8
 800bc5a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800bc5c:	2301      	movs	r3, #1
 800bc5e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800bc60:	2300      	movs	r3, #0
 800bc62:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	7e1b      	ldrb	r3, [r3, #24]
 800bc68:	3b01      	subs	r3, #1
 800bc6a:	2b0a      	cmp	r3, #10
 800bc6c:	f200 8158 	bhi.w	800bf20 <USBH_HandleControl+0x2cc>
 800bc70:	a201      	add	r2, pc, #4	; (adr r2, 800bc78 <USBH_HandleControl+0x24>)
 800bc72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc76:	bf00      	nop
 800bc78:	0800bca5 	.word	0x0800bca5
 800bc7c:	0800bcbf 	.word	0x0800bcbf
 800bc80:	0800bd29 	.word	0x0800bd29
 800bc84:	0800bd4f 	.word	0x0800bd4f
 800bc88:	0800bd87 	.word	0x0800bd87
 800bc8c:	0800bdb3 	.word	0x0800bdb3
 800bc90:	0800be05 	.word	0x0800be05
 800bc94:	0800be27 	.word	0x0800be27
 800bc98:	0800be63 	.word	0x0800be63
 800bc9c:	0800be8b 	.word	0x0800be8b
 800bca0:	0800bec9 	.word	0x0800bec9
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	f103 0110 	add.w	r1, r3, #16
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	795b      	ldrb	r3, [r3, #5]
 800bcae:	461a      	mov	r2, r3
 800bcb0:	6878      	ldr	r0, [r7, #4]
 800bcb2:	f000 f945 	bl	800bf40 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	2202      	movs	r2, #2
 800bcba:	761a      	strb	r2, [r3, #24]
      break;
 800bcbc:	e13b      	b.n	800bf36 <USBH_HandleControl+0x2e2>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	795b      	ldrb	r3, [r3, #5]
 800bcc2:	4619      	mov	r1, r3
 800bcc4:	6878      	ldr	r0, [r7, #4]
 800bcc6:	f000 fcc5 	bl	800c654 <USBH_LL_GetURBState>
 800bcca:	4603      	mov	r3, r0
 800bccc:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800bcce:	7bbb      	ldrb	r3, [r7, #14]
 800bcd0:	2b01      	cmp	r3, #1
 800bcd2:	d11e      	bne.n	800bd12 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	7c1b      	ldrb	r3, [r3, #16]
 800bcd8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800bcdc:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	8adb      	ldrh	r3, [r3, #22]
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d00a      	beq.n	800bcfc <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800bce6:	7b7b      	ldrb	r3, [r7, #13]
 800bce8:	2b80      	cmp	r3, #128	; 0x80
 800bcea:	d103      	bne.n	800bcf4 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	2203      	movs	r2, #3
 800bcf0:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800bcf2:	e117      	b.n	800bf24 <USBH_HandleControl+0x2d0>
            phost->Control.state = CTRL_DATA_OUT;
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	2205      	movs	r2, #5
 800bcf8:	761a      	strb	r2, [r3, #24]
      break;
 800bcfa:	e113      	b.n	800bf24 <USBH_HandleControl+0x2d0>
          if (direction == USB_D2H)
 800bcfc:	7b7b      	ldrb	r3, [r7, #13]
 800bcfe:	2b80      	cmp	r3, #128	; 0x80
 800bd00:	d103      	bne.n	800bd0a <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	2209      	movs	r2, #9
 800bd06:	761a      	strb	r2, [r3, #24]
      break;
 800bd08:	e10c      	b.n	800bf24 <USBH_HandleControl+0x2d0>
            phost->Control.state = CTRL_STATUS_IN;
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	2207      	movs	r2, #7
 800bd0e:	761a      	strb	r2, [r3, #24]
      break;
 800bd10:	e108      	b.n	800bf24 <USBH_HandleControl+0x2d0>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800bd12:	7bbb      	ldrb	r3, [r7, #14]
 800bd14:	2b04      	cmp	r3, #4
 800bd16:	d003      	beq.n	800bd20 <USBH_HandleControl+0xcc>
 800bd18:	7bbb      	ldrb	r3, [r7, #14]
 800bd1a:	2b02      	cmp	r3, #2
 800bd1c:	f040 8102 	bne.w	800bf24 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	220b      	movs	r2, #11
 800bd24:	761a      	strb	r2, [r3, #24]
      break;
 800bd26:	e0fd      	b.n	800bf24 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800bd2e:	b29a      	uxth	r2, r3
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	6899      	ldr	r1, [r3, #8]
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	899a      	ldrh	r2, [r3, #12]
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	791b      	ldrb	r3, [r3, #4]
 800bd40:	6878      	ldr	r0, [r7, #4]
 800bd42:	f000 f93c 	bl	800bfbe <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	2204      	movs	r2, #4
 800bd4a:	761a      	strb	r2, [r3, #24]
      break;
 800bd4c:	e0f3      	b.n	800bf36 <USBH_HandleControl+0x2e2>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	791b      	ldrb	r3, [r3, #4]
 800bd52:	4619      	mov	r1, r3
 800bd54:	6878      	ldr	r0, [r7, #4]
 800bd56:	f000 fc7d 	bl	800c654 <USBH_LL_GetURBState>
 800bd5a:	4603      	mov	r3, r0
 800bd5c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800bd5e:	7bbb      	ldrb	r3, [r7, #14]
 800bd60:	2b01      	cmp	r3, #1
 800bd62:	d102      	bne.n	800bd6a <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	2209      	movs	r2, #9
 800bd68:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800bd6a:	7bbb      	ldrb	r3, [r7, #14]
 800bd6c:	2b05      	cmp	r3, #5
 800bd6e:	d102      	bne.n	800bd76 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800bd70:	2303      	movs	r3, #3
 800bd72:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800bd74:	e0d8      	b.n	800bf28 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800bd76:	7bbb      	ldrb	r3, [r7, #14]
 800bd78:	2b04      	cmp	r3, #4
 800bd7a:	f040 80d5 	bne.w	800bf28 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	220b      	movs	r2, #11
 800bd82:	761a      	strb	r2, [r3, #24]
      break;
 800bd84:	e0d0      	b.n	800bf28 <USBH_HandleControl+0x2d4>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	6899      	ldr	r1, [r3, #8]
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	899a      	ldrh	r2, [r3, #12]
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	7958      	ldrb	r0, [r3, #5]
 800bd92:	2301      	movs	r3, #1
 800bd94:	9300      	str	r3, [sp, #0]
 800bd96:	4603      	mov	r3, r0
 800bd98:	6878      	ldr	r0, [r7, #4]
 800bd9a:	f000 f8eb 	bl	800bf74 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800bda4:	b29a      	uxth	r2, r3
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	2206      	movs	r2, #6
 800bdae:	761a      	strb	r2, [r3, #24]
      break;
 800bdb0:	e0c1      	b.n	800bf36 <USBH_HandleControl+0x2e2>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	795b      	ldrb	r3, [r3, #5]
 800bdb6:	4619      	mov	r1, r3
 800bdb8:	6878      	ldr	r0, [r7, #4]
 800bdba:	f000 fc4b 	bl	800c654 <USBH_LL_GetURBState>
 800bdbe:	4603      	mov	r3, r0
 800bdc0:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800bdc2:	7bbb      	ldrb	r3, [r7, #14]
 800bdc4:	2b01      	cmp	r3, #1
 800bdc6:	d103      	bne.n	800bdd0 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	2207      	movs	r2, #7
 800bdcc:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800bdce:	e0ad      	b.n	800bf2c <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_STALL)
 800bdd0:	7bbb      	ldrb	r3, [r7, #14]
 800bdd2:	2b05      	cmp	r3, #5
 800bdd4:	d105      	bne.n	800bde2 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	220c      	movs	r2, #12
 800bdda:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800bddc:	2303      	movs	r3, #3
 800bdde:	73fb      	strb	r3, [r7, #15]
      break;
 800bde0:	e0a4      	b.n	800bf2c <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_NOTREADY)
 800bde2:	7bbb      	ldrb	r3, [r7, #14]
 800bde4:	2b02      	cmp	r3, #2
 800bde6:	d103      	bne.n	800bdf0 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	2205      	movs	r2, #5
 800bdec:	761a      	strb	r2, [r3, #24]
      break;
 800bdee:	e09d      	b.n	800bf2c <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_ERROR)
 800bdf0:	7bbb      	ldrb	r3, [r7, #14]
 800bdf2:	2b04      	cmp	r3, #4
 800bdf4:	f040 809a 	bne.w	800bf2c <USBH_HandleControl+0x2d8>
          phost->Control.state = CTRL_ERROR;
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	220b      	movs	r2, #11
 800bdfc:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800bdfe:	2302      	movs	r3, #2
 800be00:	73fb      	strb	r3, [r7, #15]
      break;
 800be02:	e093      	b.n	800bf2c <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	791b      	ldrb	r3, [r3, #4]
 800be08:	2200      	movs	r2, #0
 800be0a:	2100      	movs	r1, #0
 800be0c:	6878      	ldr	r0, [r7, #4]
 800be0e:	f000 f8d6 	bl	800bfbe <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800be18:	b29a      	uxth	r2, r3
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	2208      	movs	r2, #8
 800be22:	761a      	strb	r2, [r3, #24]

      break;
 800be24:	e087      	b.n	800bf36 <USBH_HandleControl+0x2e2>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	791b      	ldrb	r3, [r3, #4]
 800be2a:	4619      	mov	r1, r3
 800be2c:	6878      	ldr	r0, [r7, #4]
 800be2e:	f000 fc11 	bl	800c654 <USBH_LL_GetURBState>
 800be32:	4603      	mov	r3, r0
 800be34:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800be36:	7bbb      	ldrb	r3, [r7, #14]
 800be38:	2b01      	cmp	r3, #1
 800be3a:	d105      	bne.n	800be48 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	220d      	movs	r2, #13
 800be40:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800be42:	2300      	movs	r3, #0
 800be44:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800be46:	e073      	b.n	800bf30 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_ERROR)
 800be48:	7bbb      	ldrb	r3, [r7, #14]
 800be4a:	2b04      	cmp	r3, #4
 800be4c:	d103      	bne.n	800be56 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	220b      	movs	r2, #11
 800be52:	761a      	strb	r2, [r3, #24]
      break;
 800be54:	e06c      	b.n	800bf30 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_STALL)
 800be56:	7bbb      	ldrb	r3, [r7, #14]
 800be58:	2b05      	cmp	r3, #5
 800be5a:	d169      	bne.n	800bf30 <USBH_HandleControl+0x2dc>
          status = USBH_NOT_SUPPORTED;
 800be5c:	2303      	movs	r3, #3
 800be5e:	73fb      	strb	r3, [r7, #15]
      break;
 800be60:	e066      	b.n	800bf30 <USBH_HandleControl+0x2dc>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	795a      	ldrb	r2, [r3, #5]
 800be66:	2301      	movs	r3, #1
 800be68:	9300      	str	r3, [sp, #0]
 800be6a:	4613      	mov	r3, r2
 800be6c:	2200      	movs	r2, #0
 800be6e:	2100      	movs	r1, #0
 800be70:	6878      	ldr	r0, [r7, #4]
 800be72:	f000 f87f 	bl	800bf74 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800be7c:	b29a      	uxth	r2, r3
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	220a      	movs	r2, #10
 800be86:	761a      	strb	r2, [r3, #24]
      break;
 800be88:	e055      	b.n	800bf36 <USBH_HandleControl+0x2e2>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	795b      	ldrb	r3, [r3, #5]
 800be8e:	4619      	mov	r1, r3
 800be90:	6878      	ldr	r0, [r7, #4]
 800be92:	f000 fbdf 	bl	800c654 <USBH_LL_GetURBState>
 800be96:	4603      	mov	r3, r0
 800be98:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800be9a:	7bbb      	ldrb	r3, [r7, #14]
 800be9c:	2b01      	cmp	r3, #1
 800be9e:	d105      	bne.n	800beac <USBH_HandleControl+0x258>
      {
        status = USBH_OK;
 800bea0:	2300      	movs	r3, #0
 800bea2:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	220d      	movs	r2, #13
 800bea8:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800beaa:	e043      	b.n	800bf34 <USBH_HandleControl+0x2e0>
      else if (URB_Status == USBH_URB_NOTREADY)
 800beac:	7bbb      	ldrb	r3, [r7, #14]
 800beae:	2b02      	cmp	r3, #2
 800beb0:	d103      	bne.n	800beba <USBH_HandleControl+0x266>
        phost->Control.state = CTRL_STATUS_OUT;
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	2209      	movs	r2, #9
 800beb6:	761a      	strb	r2, [r3, #24]
      break;
 800beb8:	e03c      	b.n	800bf34 <USBH_HandleControl+0x2e0>
        if (URB_Status == USBH_URB_ERROR)
 800beba:	7bbb      	ldrb	r3, [r7, #14]
 800bebc:	2b04      	cmp	r3, #4
 800bebe:	d139      	bne.n	800bf34 <USBH_HandleControl+0x2e0>
          phost->Control.state = CTRL_ERROR;
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	220b      	movs	r2, #11
 800bec4:	761a      	strb	r2, [r3, #24]
      break;
 800bec6:	e035      	b.n	800bf34 <USBH_HandleControl+0x2e0>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	7e5b      	ldrb	r3, [r3, #25]
 800becc:	3301      	adds	r3, #1
 800bece:	b2da      	uxtb	r2, r3
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	765a      	strb	r2, [r3, #25]
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	7e5b      	ldrb	r3, [r3, #25]
 800bed8:	2b02      	cmp	r3, #2
 800beda:	d806      	bhi.n	800beea <USBH_HandleControl+0x296>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	2201      	movs	r2, #1
 800bee0:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	2201      	movs	r2, #1
 800bee6:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800bee8:	e025      	b.n	800bf36 <USBH_HandleControl+0x2e2>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800bef0:	2106      	movs	r1, #6
 800bef2:	6878      	ldr	r0, [r7, #4]
 800bef4:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	2200      	movs	r2, #0
 800befa:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	795b      	ldrb	r3, [r3, #5]
 800bf00:	4619      	mov	r1, r3
 800bf02:	6878      	ldr	r0, [r7, #4]
 800bf04:	f000 f90c 	bl	800c120 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	791b      	ldrb	r3, [r3, #4]
 800bf0c:	4619      	mov	r1, r3
 800bf0e:	6878      	ldr	r0, [r7, #4]
 800bf10:	f000 f906 	bl	800c120 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	2200      	movs	r2, #0
 800bf18:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800bf1a:	2302      	movs	r3, #2
 800bf1c:	73fb      	strb	r3, [r7, #15]
      break;
 800bf1e:	e00a      	b.n	800bf36 <USBH_HandleControl+0x2e2>

    default:
      break;
 800bf20:	bf00      	nop
 800bf22:	e008      	b.n	800bf36 <USBH_HandleControl+0x2e2>
      break;
 800bf24:	bf00      	nop
 800bf26:	e006      	b.n	800bf36 <USBH_HandleControl+0x2e2>
      break;
 800bf28:	bf00      	nop
 800bf2a:	e004      	b.n	800bf36 <USBH_HandleControl+0x2e2>
      break;
 800bf2c:	bf00      	nop
 800bf2e:	e002      	b.n	800bf36 <USBH_HandleControl+0x2e2>
      break;
 800bf30:	bf00      	nop
 800bf32:	e000      	b.n	800bf36 <USBH_HandleControl+0x2e2>
      break;
 800bf34:	bf00      	nop
  }

  return status;
 800bf36:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf38:	4618      	mov	r0, r3
 800bf3a:	3710      	adds	r7, #16
 800bf3c:	46bd      	mov	sp, r7
 800bf3e:	bd80      	pop	{r7, pc}

0800bf40 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800bf40:	b580      	push	{r7, lr}
 800bf42:	b088      	sub	sp, #32
 800bf44:	af04      	add	r7, sp, #16
 800bf46:	60f8      	str	r0, [r7, #12]
 800bf48:	60b9      	str	r1, [r7, #8]
 800bf4a:	4613      	mov	r3, r2
 800bf4c:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800bf4e:	79f9      	ldrb	r1, [r7, #7]
 800bf50:	2300      	movs	r3, #0
 800bf52:	9303      	str	r3, [sp, #12]
 800bf54:	2308      	movs	r3, #8
 800bf56:	9302      	str	r3, [sp, #8]
 800bf58:	68bb      	ldr	r3, [r7, #8]
 800bf5a:	9301      	str	r3, [sp, #4]
 800bf5c:	2300      	movs	r3, #0
 800bf5e:	9300      	str	r3, [sp, #0]
 800bf60:	2300      	movs	r3, #0
 800bf62:	2200      	movs	r2, #0
 800bf64:	68f8      	ldr	r0, [r7, #12]
 800bf66:	f000 fb44 	bl	800c5f2 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 800bf6a:	2300      	movs	r3, #0
}
 800bf6c:	4618      	mov	r0, r3
 800bf6e:	3710      	adds	r7, #16
 800bf70:	46bd      	mov	sp, r7
 800bf72:	bd80      	pop	{r7, pc}

0800bf74 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800bf74:	b580      	push	{r7, lr}
 800bf76:	b088      	sub	sp, #32
 800bf78:	af04      	add	r7, sp, #16
 800bf7a:	60f8      	str	r0, [r7, #12]
 800bf7c:	60b9      	str	r1, [r7, #8]
 800bf7e:	4611      	mov	r1, r2
 800bf80:	461a      	mov	r2, r3
 800bf82:	460b      	mov	r3, r1
 800bf84:	80fb      	strh	r3, [r7, #6]
 800bf86:	4613      	mov	r3, r2
 800bf88:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d001      	beq.n	800bf98 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800bf94:	2300      	movs	r3, #0
 800bf96:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800bf98:	7979      	ldrb	r1, [r7, #5]
 800bf9a:	7e3b      	ldrb	r3, [r7, #24]
 800bf9c:	9303      	str	r3, [sp, #12]
 800bf9e:	88fb      	ldrh	r3, [r7, #6]
 800bfa0:	9302      	str	r3, [sp, #8]
 800bfa2:	68bb      	ldr	r3, [r7, #8]
 800bfa4:	9301      	str	r3, [sp, #4]
 800bfa6:	2301      	movs	r3, #1
 800bfa8:	9300      	str	r3, [sp, #0]
 800bfaa:	2300      	movs	r3, #0
 800bfac:	2200      	movs	r2, #0
 800bfae:	68f8      	ldr	r0, [r7, #12]
 800bfb0:	f000 fb1f 	bl	800c5f2 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800bfb4:	2300      	movs	r3, #0
}
 800bfb6:	4618      	mov	r0, r3
 800bfb8:	3710      	adds	r7, #16
 800bfba:	46bd      	mov	sp, r7
 800bfbc:	bd80      	pop	{r7, pc}

0800bfbe <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800bfbe:	b580      	push	{r7, lr}
 800bfc0:	b088      	sub	sp, #32
 800bfc2:	af04      	add	r7, sp, #16
 800bfc4:	60f8      	str	r0, [r7, #12]
 800bfc6:	60b9      	str	r1, [r7, #8]
 800bfc8:	4611      	mov	r1, r2
 800bfca:	461a      	mov	r2, r3
 800bfcc:	460b      	mov	r3, r1
 800bfce:	80fb      	strh	r3, [r7, #6]
 800bfd0:	4613      	mov	r3, r2
 800bfd2:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800bfd4:	7979      	ldrb	r1, [r7, #5]
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	9303      	str	r3, [sp, #12]
 800bfda:	88fb      	ldrh	r3, [r7, #6]
 800bfdc:	9302      	str	r3, [sp, #8]
 800bfde:	68bb      	ldr	r3, [r7, #8]
 800bfe0:	9301      	str	r3, [sp, #4]
 800bfe2:	2301      	movs	r3, #1
 800bfe4:	9300      	str	r3, [sp, #0]
 800bfe6:	2300      	movs	r3, #0
 800bfe8:	2201      	movs	r2, #1
 800bfea:	68f8      	ldr	r0, [r7, #12]
 800bfec:	f000 fb01 	bl	800c5f2 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800bff0:	2300      	movs	r3, #0

}
 800bff2:	4618      	mov	r0, r3
 800bff4:	3710      	adds	r7, #16
 800bff6:	46bd      	mov	sp, r7
 800bff8:	bd80      	pop	{r7, pc}

0800bffa <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800bffa:	b580      	push	{r7, lr}
 800bffc:	b088      	sub	sp, #32
 800bffe:	af04      	add	r7, sp, #16
 800c000:	60f8      	str	r0, [r7, #12]
 800c002:	60b9      	str	r1, [r7, #8]
 800c004:	4611      	mov	r1, r2
 800c006:	461a      	mov	r2, r3
 800c008:	460b      	mov	r3, r1
 800c00a:	80fb      	strh	r3, [r7, #6]
 800c00c:	4613      	mov	r3, r2
 800c00e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c016:	2b00      	cmp	r3, #0
 800c018:	d001      	beq.n	800c01e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800c01a:	2300      	movs	r3, #0
 800c01c:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800c01e:	7979      	ldrb	r1, [r7, #5]
 800c020:	7e3b      	ldrb	r3, [r7, #24]
 800c022:	9303      	str	r3, [sp, #12]
 800c024:	88fb      	ldrh	r3, [r7, #6]
 800c026:	9302      	str	r3, [sp, #8]
 800c028:	68bb      	ldr	r3, [r7, #8]
 800c02a:	9301      	str	r3, [sp, #4]
 800c02c:	2301      	movs	r3, #1
 800c02e:	9300      	str	r3, [sp, #0]
 800c030:	2302      	movs	r3, #2
 800c032:	2200      	movs	r2, #0
 800c034:	68f8      	ldr	r0, [r7, #12]
 800c036:	f000 fadc 	bl	800c5f2 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800c03a:	2300      	movs	r3, #0
}
 800c03c:	4618      	mov	r0, r3
 800c03e:	3710      	adds	r7, #16
 800c040:	46bd      	mov	sp, r7
 800c042:	bd80      	pop	{r7, pc}

0800c044 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800c044:	b580      	push	{r7, lr}
 800c046:	b088      	sub	sp, #32
 800c048:	af04      	add	r7, sp, #16
 800c04a:	60f8      	str	r0, [r7, #12]
 800c04c:	60b9      	str	r1, [r7, #8]
 800c04e:	4611      	mov	r1, r2
 800c050:	461a      	mov	r2, r3
 800c052:	460b      	mov	r3, r1
 800c054:	80fb      	strh	r3, [r7, #6]
 800c056:	4613      	mov	r3, r2
 800c058:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800c05a:	7979      	ldrb	r1, [r7, #5]
 800c05c:	2300      	movs	r3, #0
 800c05e:	9303      	str	r3, [sp, #12]
 800c060:	88fb      	ldrh	r3, [r7, #6]
 800c062:	9302      	str	r3, [sp, #8]
 800c064:	68bb      	ldr	r3, [r7, #8]
 800c066:	9301      	str	r3, [sp, #4]
 800c068:	2301      	movs	r3, #1
 800c06a:	9300      	str	r3, [sp, #0]
 800c06c:	2302      	movs	r3, #2
 800c06e:	2201      	movs	r2, #1
 800c070:	68f8      	ldr	r0, [r7, #12]
 800c072:	f000 fabe 	bl	800c5f2 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800c076:	2300      	movs	r3, #0
}
 800c078:	4618      	mov	r0, r3
 800c07a:	3710      	adds	r7, #16
 800c07c:	46bd      	mov	sp, r7
 800c07e:	bd80      	pop	{r7, pc}

0800c080 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800c080:	b580      	push	{r7, lr}
 800c082:	b086      	sub	sp, #24
 800c084:	af04      	add	r7, sp, #16
 800c086:	6078      	str	r0, [r7, #4]
 800c088:	4608      	mov	r0, r1
 800c08a:	4611      	mov	r1, r2
 800c08c:	461a      	mov	r2, r3
 800c08e:	4603      	mov	r3, r0
 800c090:	70fb      	strb	r3, [r7, #3]
 800c092:	460b      	mov	r3, r1
 800c094:	70bb      	strb	r3, [r7, #2]
 800c096:	4613      	mov	r3, r2
 800c098:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800c09a:	7878      	ldrb	r0, [r7, #1]
 800c09c:	78ba      	ldrb	r2, [r7, #2]
 800c09e:	78f9      	ldrb	r1, [r7, #3]
 800c0a0:	8b3b      	ldrh	r3, [r7, #24]
 800c0a2:	9302      	str	r3, [sp, #8]
 800c0a4:	7d3b      	ldrb	r3, [r7, #20]
 800c0a6:	9301      	str	r3, [sp, #4]
 800c0a8:	7c3b      	ldrb	r3, [r7, #16]
 800c0aa:	9300      	str	r3, [sp, #0]
 800c0ac:	4603      	mov	r3, r0
 800c0ae:	6878      	ldr	r0, [r7, #4]
 800c0b0:	f000 fa51 	bl	800c556 <USBH_LL_OpenPipe>

  return USBH_OK;
 800c0b4:	2300      	movs	r3, #0
}
 800c0b6:	4618      	mov	r0, r3
 800c0b8:	3708      	adds	r7, #8
 800c0ba:	46bd      	mov	sp, r7
 800c0bc:	bd80      	pop	{r7, pc}

0800c0be <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800c0be:	b580      	push	{r7, lr}
 800c0c0:	b082      	sub	sp, #8
 800c0c2:	af00      	add	r7, sp, #0
 800c0c4:	6078      	str	r0, [r7, #4]
 800c0c6:	460b      	mov	r3, r1
 800c0c8:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800c0ca:	78fb      	ldrb	r3, [r7, #3]
 800c0cc:	4619      	mov	r1, r3
 800c0ce:	6878      	ldr	r0, [r7, #4]
 800c0d0:	f000 fa70 	bl	800c5b4 <USBH_LL_ClosePipe>

  return USBH_OK;
 800c0d4:	2300      	movs	r3, #0
}
 800c0d6:	4618      	mov	r0, r3
 800c0d8:	3708      	adds	r7, #8
 800c0da:	46bd      	mov	sp, r7
 800c0dc:	bd80      	pop	{r7, pc}

0800c0de <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800c0de:	b580      	push	{r7, lr}
 800c0e0:	b084      	sub	sp, #16
 800c0e2:	af00      	add	r7, sp, #0
 800c0e4:	6078      	str	r0, [r7, #4]
 800c0e6:	460b      	mov	r3, r1
 800c0e8:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800c0ea:	6878      	ldr	r0, [r7, #4]
 800c0ec:	f000 f836 	bl	800c15c <USBH_GetFreePipe>
 800c0f0:	4603      	mov	r3, r0
 800c0f2:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800c0f4:	89fb      	ldrh	r3, [r7, #14]
 800c0f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c0fa:	4293      	cmp	r3, r2
 800c0fc:	d00a      	beq.n	800c114 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800c0fe:	78fa      	ldrb	r2, [r7, #3]
 800c100:	89fb      	ldrh	r3, [r7, #14]
 800c102:	f003 030f 	and.w	r3, r3, #15
 800c106:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c10a:	6879      	ldr	r1, [r7, #4]
 800c10c:	33e0      	adds	r3, #224	; 0xe0
 800c10e:	009b      	lsls	r3, r3, #2
 800c110:	440b      	add	r3, r1
 800c112:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800c114:	89fb      	ldrh	r3, [r7, #14]
 800c116:	b2db      	uxtb	r3, r3
}
 800c118:	4618      	mov	r0, r3
 800c11a:	3710      	adds	r7, #16
 800c11c:	46bd      	mov	sp, r7
 800c11e:	bd80      	pop	{r7, pc}

0800c120 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800c120:	b480      	push	{r7}
 800c122:	b083      	sub	sp, #12
 800c124:	af00      	add	r7, sp, #0
 800c126:	6078      	str	r0, [r7, #4]
 800c128:	460b      	mov	r3, r1
 800c12a:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800c12c:	78fb      	ldrb	r3, [r7, #3]
 800c12e:	2b0a      	cmp	r3, #10
 800c130:	d80d      	bhi.n	800c14e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800c132:	78fb      	ldrb	r3, [r7, #3]
 800c134:	687a      	ldr	r2, [r7, #4]
 800c136:	33e0      	adds	r3, #224	; 0xe0
 800c138:	009b      	lsls	r3, r3, #2
 800c13a:	4413      	add	r3, r2
 800c13c:	685a      	ldr	r2, [r3, #4]
 800c13e:	78fb      	ldrb	r3, [r7, #3]
 800c140:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800c144:	6879      	ldr	r1, [r7, #4]
 800c146:	33e0      	adds	r3, #224	; 0xe0
 800c148:	009b      	lsls	r3, r3, #2
 800c14a:	440b      	add	r3, r1
 800c14c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800c14e:	2300      	movs	r3, #0
}
 800c150:	4618      	mov	r0, r3
 800c152:	370c      	adds	r7, #12
 800c154:	46bd      	mov	sp, r7
 800c156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c15a:	4770      	bx	lr

0800c15c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800c15c:	b480      	push	{r7}
 800c15e:	b085      	sub	sp, #20
 800c160:	af00      	add	r7, sp, #0
 800c162:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800c164:	2300      	movs	r3, #0
 800c166:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800c168:	2300      	movs	r3, #0
 800c16a:	73fb      	strb	r3, [r7, #15]
 800c16c:	e00f      	b.n	800c18e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800c16e:	7bfb      	ldrb	r3, [r7, #15]
 800c170:	687a      	ldr	r2, [r7, #4]
 800c172:	33e0      	adds	r3, #224	; 0xe0
 800c174:	009b      	lsls	r3, r3, #2
 800c176:	4413      	add	r3, r2
 800c178:	685b      	ldr	r3, [r3, #4]
 800c17a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d102      	bne.n	800c188 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800c182:	7bfb      	ldrb	r3, [r7, #15]
 800c184:	b29b      	uxth	r3, r3
 800c186:	e007      	b.n	800c198 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 800c188:	7bfb      	ldrb	r3, [r7, #15]
 800c18a:	3301      	adds	r3, #1
 800c18c:	73fb      	strb	r3, [r7, #15]
 800c18e:	7bfb      	ldrb	r3, [r7, #15]
 800c190:	2b0a      	cmp	r3, #10
 800c192:	d9ec      	bls.n	800c16e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800c194:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800c198:	4618      	mov	r0, r3
 800c19a:	3714      	adds	r7, #20
 800c19c:	46bd      	mov	sp, r7
 800c19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a2:	4770      	bx	lr

0800c1a4 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800c1a4:	b580      	push	{r7, lr}
 800c1a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800c1a8:	2201      	movs	r2, #1
 800c1aa:	490e      	ldr	r1, [pc, #56]	; (800c1e4 <MX_USB_HOST_Init+0x40>)
 800c1ac:	480e      	ldr	r0, [pc, #56]	; (800c1e8 <MX_USB_HOST_Init+0x44>)
 800c1ae:	f7fe fc9f 	bl	800aaf0 <USBH_Init>
 800c1b2:	4603      	mov	r3, r0
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d001      	beq.n	800c1bc <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800c1b8:	f7f4 ffac 	bl	8001114 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800c1bc:	490b      	ldr	r1, [pc, #44]	; (800c1ec <MX_USB_HOST_Init+0x48>)
 800c1be:	480a      	ldr	r0, [pc, #40]	; (800c1e8 <MX_USB_HOST_Init+0x44>)
 800c1c0:	f7fe fd24 	bl	800ac0c <USBH_RegisterClass>
 800c1c4:	4603      	mov	r3, r0
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d001      	beq.n	800c1ce <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800c1ca:	f7f4 ffa3 	bl	8001114 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800c1ce:	4806      	ldr	r0, [pc, #24]	; (800c1e8 <MX_USB_HOST_Init+0x44>)
 800c1d0:	f7fe fda8 	bl	800ad24 <USBH_Start>
 800c1d4:	4603      	mov	r3, r0
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d001      	beq.n	800c1de <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800c1da:	f7f4 ff9b 	bl	8001114 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800c1de:	bf00      	nop
 800c1e0:	bd80      	pop	{r7, pc}
 800c1e2:	bf00      	nop
 800c1e4:	0800c205 	.word	0x0800c205
 800c1e8:	20000550 	.word	0x20000550
 800c1ec:	20000064 	.word	0x20000064

0800c1f0 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800c1f4:	4802      	ldr	r0, [pc, #8]	; (800c200 <MX_USB_HOST_Process+0x10>)
 800c1f6:	f7fe fda5 	bl	800ad44 <USBH_Process>
}
 800c1fa:	bf00      	nop
 800c1fc:	bd80      	pop	{r7, pc}
 800c1fe:	bf00      	nop
 800c200:	20000550 	.word	0x20000550

0800c204 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800c204:	b480      	push	{r7}
 800c206:	b083      	sub	sp, #12
 800c208:	af00      	add	r7, sp, #0
 800c20a:	6078      	str	r0, [r7, #4]
 800c20c:	460b      	mov	r3, r1
 800c20e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800c210:	78fb      	ldrb	r3, [r7, #3]
 800c212:	3b01      	subs	r3, #1
 800c214:	2b04      	cmp	r3, #4
 800c216:	d819      	bhi.n	800c24c <USBH_UserProcess+0x48>
 800c218:	a201      	add	r2, pc, #4	; (adr r2, 800c220 <USBH_UserProcess+0x1c>)
 800c21a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c21e:	bf00      	nop
 800c220:	0800c24d 	.word	0x0800c24d
 800c224:	0800c23d 	.word	0x0800c23d
 800c228:	0800c24d 	.word	0x0800c24d
 800c22c:	0800c245 	.word	0x0800c245
 800c230:	0800c235 	.word	0x0800c235
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800c234:	4b09      	ldr	r3, [pc, #36]	; (800c25c <USBH_UserProcess+0x58>)
 800c236:	2203      	movs	r2, #3
 800c238:	701a      	strb	r2, [r3, #0]
  break;
 800c23a:	e008      	b.n	800c24e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800c23c:	4b07      	ldr	r3, [pc, #28]	; (800c25c <USBH_UserProcess+0x58>)
 800c23e:	2202      	movs	r2, #2
 800c240:	701a      	strb	r2, [r3, #0]
  break;
 800c242:	e004      	b.n	800c24e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800c244:	4b05      	ldr	r3, [pc, #20]	; (800c25c <USBH_UserProcess+0x58>)
 800c246:	2201      	movs	r2, #1
 800c248:	701a      	strb	r2, [r3, #0]
  break;
 800c24a:	e000      	b.n	800c24e <USBH_UserProcess+0x4a>

  default:
  break;
 800c24c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800c24e:	bf00      	nop
 800c250:	370c      	adds	r7, #12
 800c252:	46bd      	mov	sp, r7
 800c254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c258:	4770      	bx	lr
 800c25a:	bf00      	nop
 800c25c:	20000158 	.word	0x20000158

0800c260 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800c260:	b580      	push	{r7, lr}
 800c262:	b08a      	sub	sp, #40	; 0x28
 800c264:	af00      	add	r7, sp, #0
 800c266:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c268:	f107 0314 	add.w	r3, r7, #20
 800c26c:	2200      	movs	r2, #0
 800c26e:	601a      	str	r2, [r3, #0]
 800c270:	605a      	str	r2, [r3, #4]
 800c272:	609a      	str	r2, [r3, #8]
 800c274:	60da      	str	r2, [r3, #12]
 800c276:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c280:	d147      	bne.n	800c312 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c282:	2300      	movs	r3, #0
 800c284:	613b      	str	r3, [r7, #16]
 800c286:	4b25      	ldr	r3, [pc, #148]	; (800c31c <HAL_HCD_MspInit+0xbc>)
 800c288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c28a:	4a24      	ldr	r2, [pc, #144]	; (800c31c <HAL_HCD_MspInit+0xbc>)
 800c28c:	f043 0301 	orr.w	r3, r3, #1
 800c290:	6313      	str	r3, [r2, #48]	; 0x30
 800c292:	4b22      	ldr	r3, [pc, #136]	; (800c31c <HAL_HCD_MspInit+0xbc>)
 800c294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c296:	f003 0301 	and.w	r3, r3, #1
 800c29a:	613b      	str	r3, [r7, #16]
 800c29c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 800c29e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c2a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800c2a4:	2300      	movs	r3, #0
 800c2a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c2a8:	2300      	movs	r3, #0
 800c2aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 800c2ac:	f107 0314 	add.w	r3, r7, #20
 800c2b0:	4619      	mov	r1, r3
 800c2b2:	481b      	ldr	r0, [pc, #108]	; (800c320 <HAL_HCD_MspInit+0xc0>)
 800c2b4:	f7f7 fcd8 	bl	8003c68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 800c2b8:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800c2bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c2be:	2302      	movs	r3, #2
 800c2c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c2c2:	2300      	movs	r3, #0
 800c2c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c2c6:	2303      	movs	r3, #3
 800c2c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c2ca:	230a      	movs	r3, #10
 800c2cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c2ce:	f107 0314 	add.w	r3, r7, #20
 800c2d2:	4619      	mov	r1, r3
 800c2d4:	4812      	ldr	r0, [pc, #72]	; (800c320 <HAL_HCD_MspInit+0xc0>)
 800c2d6:	f7f7 fcc7 	bl	8003c68 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c2da:	4b10      	ldr	r3, [pc, #64]	; (800c31c <HAL_HCD_MspInit+0xbc>)
 800c2dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c2de:	4a0f      	ldr	r2, [pc, #60]	; (800c31c <HAL_HCD_MspInit+0xbc>)
 800c2e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c2e4:	6353      	str	r3, [r2, #52]	; 0x34
 800c2e6:	2300      	movs	r3, #0
 800c2e8:	60fb      	str	r3, [r7, #12]
 800c2ea:	4b0c      	ldr	r3, [pc, #48]	; (800c31c <HAL_HCD_MspInit+0xbc>)
 800c2ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c2ee:	4a0b      	ldr	r2, [pc, #44]	; (800c31c <HAL_HCD_MspInit+0xbc>)
 800c2f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c2f4:	6453      	str	r3, [r2, #68]	; 0x44
 800c2f6:	4b09      	ldr	r3, [pc, #36]	; (800c31c <HAL_HCD_MspInit+0xbc>)
 800c2f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c2fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c2fe:	60fb      	str	r3, [r7, #12]
 800c300:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c302:	2200      	movs	r2, #0
 800c304:	2100      	movs	r1, #0
 800c306:	2043      	movs	r0, #67	; 0x43
 800c308:	f7f7 f9db 	bl	80036c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c30c:	2043      	movs	r0, #67	; 0x43
 800c30e:	f7f7 f9f4 	bl	80036fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c312:	bf00      	nop
 800c314:	3728      	adds	r7, #40	; 0x28
 800c316:	46bd      	mov	sp, r7
 800c318:	bd80      	pop	{r7, pc}
 800c31a:	bf00      	nop
 800c31c:	40023800 	.word	0x40023800
 800c320:	40020000 	.word	0x40020000

0800c324 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800c324:	b580      	push	{r7, lr}
 800c326:	b082      	sub	sp, #8
 800c328:	af00      	add	r7, sp, #0
 800c32a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c332:	4618      	mov	r0, r3
 800c334:	f7ff f8d9 	bl	800b4ea <USBH_LL_IncTimer>
}
 800c338:	bf00      	nop
 800c33a:	3708      	adds	r7, #8
 800c33c:	46bd      	mov	sp, r7
 800c33e:	bd80      	pop	{r7, pc}

0800c340 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c340:	b580      	push	{r7, lr}
 800c342:	b082      	sub	sp, #8
 800c344:	af00      	add	r7, sp, #0
 800c346:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c34e:	4618      	mov	r0, r3
 800c350:	f7ff f911 	bl	800b576 <USBH_LL_Connect>
}
 800c354:	bf00      	nop
 800c356:	3708      	adds	r7, #8
 800c358:	46bd      	mov	sp, r7
 800c35a:	bd80      	pop	{r7, pc}

0800c35c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c35c:	b580      	push	{r7, lr}
 800c35e:	b082      	sub	sp, #8
 800c360:	af00      	add	r7, sp, #0
 800c362:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c36a:	4618      	mov	r0, r3
 800c36c:	f7ff f91a 	bl	800b5a4 <USBH_LL_Disconnect>
}
 800c370:	bf00      	nop
 800c372:	3708      	adds	r7, #8
 800c374:	46bd      	mov	sp, r7
 800c376:	bd80      	pop	{r7, pc}

0800c378 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800c378:	b480      	push	{r7}
 800c37a:	b083      	sub	sp, #12
 800c37c:	af00      	add	r7, sp, #0
 800c37e:	6078      	str	r0, [r7, #4]
 800c380:	460b      	mov	r3, r1
 800c382:	70fb      	strb	r3, [r7, #3]
 800c384:	4613      	mov	r3, r2
 800c386:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800c388:	bf00      	nop
 800c38a:	370c      	adds	r7, #12
 800c38c:	46bd      	mov	sp, r7
 800c38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c392:	4770      	bx	lr

0800c394 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c394:	b580      	push	{r7, lr}
 800c396:	b082      	sub	sp, #8
 800c398:	af00      	add	r7, sp, #0
 800c39a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c3a2:	4618      	mov	r0, r3
 800c3a4:	f7ff f8cb 	bl	800b53e <USBH_LL_PortEnabled>
}
 800c3a8:	bf00      	nop
 800c3aa:	3708      	adds	r7, #8
 800c3ac:	46bd      	mov	sp, r7
 800c3ae:	bd80      	pop	{r7, pc}

0800c3b0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c3b0:	b580      	push	{r7, lr}
 800c3b2:	b082      	sub	sp, #8
 800c3b4:	af00      	add	r7, sp, #0
 800c3b6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c3be:	4618      	mov	r0, r3
 800c3c0:	f7ff f8cb 	bl	800b55a <USBH_LL_PortDisabled>
}
 800c3c4:	bf00      	nop
 800c3c6:	3708      	adds	r7, #8
 800c3c8:	46bd      	mov	sp, r7
 800c3ca:	bd80      	pop	{r7, pc}

0800c3cc <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800c3cc:	b580      	push	{r7, lr}
 800c3ce:	b082      	sub	sp, #8
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800c3da:	2b01      	cmp	r3, #1
 800c3dc:	d12a      	bne.n	800c434 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800c3de:	4a18      	ldr	r2, [pc, #96]	; (800c440 <USBH_LL_Init+0x74>)
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	4a15      	ldr	r2, [pc, #84]	; (800c440 <USBH_LL_Init+0x74>)
 800c3ea:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c3ee:	4b14      	ldr	r3, [pc, #80]	; (800c440 <USBH_LL_Init+0x74>)
 800c3f0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800c3f4:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 12;
 800c3f6:	4b12      	ldr	r3, [pc, #72]	; (800c440 <USBH_LL_Init+0x74>)
 800c3f8:	220c      	movs	r2, #12
 800c3fa:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800c3fc:	4b10      	ldr	r3, [pc, #64]	; (800c440 <USBH_LL_Init+0x74>)
 800c3fe:	2201      	movs	r2, #1
 800c400:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c402:	4b0f      	ldr	r3, [pc, #60]	; (800c440 <USBH_LL_Init+0x74>)
 800c404:	2200      	movs	r2, #0
 800c406:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800c408:	4b0d      	ldr	r3, [pc, #52]	; (800c440 <USBH_LL_Init+0x74>)
 800c40a:	2202      	movs	r2, #2
 800c40c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c40e:	4b0c      	ldr	r3, [pc, #48]	; (800c440 <USBH_LL_Init+0x74>)
 800c410:	2200      	movs	r2, #0
 800c412:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800c414:	480a      	ldr	r0, [pc, #40]	; (800c440 <USBH_LL_Init+0x74>)
 800c416:	f7f7 fdea 	bl	8003fee <HAL_HCD_Init>
 800c41a:	4603      	mov	r3, r0
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d001      	beq.n	800c424 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800c420:	f7f4 fe78 	bl	8001114 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800c424:	4806      	ldr	r0, [pc, #24]	; (800c440 <USBH_LL_Init+0x74>)
 800c426:	f7f8 f9ed 	bl	8004804 <HAL_HCD_GetCurrentFrame>
 800c42a:	4603      	mov	r3, r0
 800c42c:	4619      	mov	r1, r3
 800c42e:	6878      	ldr	r0, [r7, #4]
 800c430:	f7ff f84c 	bl	800b4cc <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800c434:	2300      	movs	r3, #0
}
 800c436:	4618      	mov	r0, r3
 800c438:	3708      	adds	r7, #8
 800c43a:	46bd      	mov	sp, r7
 800c43c:	bd80      	pop	{r7, pc}
 800c43e:	bf00      	nop
 800c440:	20000928 	.word	0x20000928

0800c444 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800c444:	b580      	push	{r7, lr}
 800c446:	b084      	sub	sp, #16
 800c448:	af00      	add	r7, sp, #0
 800c44a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c44c:	2300      	movs	r3, #0
 800c44e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c450:	2300      	movs	r3, #0
 800c452:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c45a:	4618      	mov	r0, r3
 800c45c:	f7f8 f95a 	bl	8004714 <HAL_HCD_Start>
 800c460:	4603      	mov	r3, r0
 800c462:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c464:	7bfb      	ldrb	r3, [r7, #15]
 800c466:	4618      	mov	r0, r3
 800c468:	f000 f95c 	bl	800c724 <USBH_Get_USB_Status>
 800c46c:	4603      	mov	r3, r0
 800c46e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c470:	7bbb      	ldrb	r3, [r7, #14]
}
 800c472:	4618      	mov	r0, r3
 800c474:	3710      	adds	r7, #16
 800c476:	46bd      	mov	sp, r7
 800c478:	bd80      	pop	{r7, pc}

0800c47a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800c47a:	b580      	push	{r7, lr}
 800c47c:	b084      	sub	sp, #16
 800c47e:	af00      	add	r7, sp, #0
 800c480:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c482:	2300      	movs	r3, #0
 800c484:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c486:	2300      	movs	r3, #0
 800c488:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c490:	4618      	mov	r0, r3
 800c492:	f7f8 f962 	bl	800475a <HAL_HCD_Stop>
 800c496:	4603      	mov	r3, r0
 800c498:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c49a:	7bfb      	ldrb	r3, [r7, #15]
 800c49c:	4618      	mov	r0, r3
 800c49e:	f000 f941 	bl	800c724 <USBH_Get_USB_Status>
 800c4a2:	4603      	mov	r3, r0
 800c4a4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c4a6:	7bbb      	ldrb	r3, [r7, #14]
}
 800c4a8:	4618      	mov	r0, r3
 800c4aa:	3710      	adds	r7, #16
 800c4ac:	46bd      	mov	sp, r7
 800c4ae:	bd80      	pop	{r7, pc}

0800c4b0 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800c4b0:	b580      	push	{r7, lr}
 800c4b2:	b084      	sub	sp, #16
 800c4b4:	af00      	add	r7, sp, #0
 800c4b6:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800c4b8:	2301      	movs	r3, #1
 800c4ba:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c4c2:	4618      	mov	r0, r3
 800c4c4:	f7f8 f9ac 	bl	8004820 <HAL_HCD_GetCurrentSpeed>
 800c4c8:	4603      	mov	r3, r0
 800c4ca:	2b01      	cmp	r3, #1
 800c4cc:	d007      	beq.n	800c4de <USBH_LL_GetSpeed+0x2e>
 800c4ce:	2b01      	cmp	r3, #1
 800c4d0:	d302      	bcc.n	800c4d8 <USBH_LL_GetSpeed+0x28>
 800c4d2:	2b02      	cmp	r3, #2
 800c4d4:	d006      	beq.n	800c4e4 <USBH_LL_GetSpeed+0x34>
 800c4d6:	e008      	b.n	800c4ea <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800c4d8:	2300      	movs	r3, #0
 800c4da:	73fb      	strb	r3, [r7, #15]
    break;
 800c4dc:	e008      	b.n	800c4f0 <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 800c4de:	2301      	movs	r3, #1
 800c4e0:	73fb      	strb	r3, [r7, #15]
    break;
 800c4e2:	e005      	b.n	800c4f0 <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 800c4e4:	2302      	movs	r3, #2
 800c4e6:	73fb      	strb	r3, [r7, #15]
    break;
 800c4e8:	e002      	b.n	800c4f0 <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 800c4ea:	2301      	movs	r3, #1
 800c4ec:	73fb      	strb	r3, [r7, #15]
    break;
 800c4ee:	bf00      	nop
  }
  return  speed;
 800c4f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4f2:	4618      	mov	r0, r3
 800c4f4:	3710      	adds	r7, #16
 800c4f6:	46bd      	mov	sp, r7
 800c4f8:	bd80      	pop	{r7, pc}

0800c4fa <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800c4fa:	b580      	push	{r7, lr}
 800c4fc:	b084      	sub	sp, #16
 800c4fe:	af00      	add	r7, sp, #0
 800c500:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c502:	2300      	movs	r3, #0
 800c504:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c506:	2300      	movs	r3, #0
 800c508:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c510:	4618      	mov	r0, r3
 800c512:	f7f8 f93f 	bl	8004794 <HAL_HCD_ResetPort>
 800c516:	4603      	mov	r3, r0
 800c518:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c51a:	7bfb      	ldrb	r3, [r7, #15]
 800c51c:	4618      	mov	r0, r3
 800c51e:	f000 f901 	bl	800c724 <USBH_Get_USB_Status>
 800c522:	4603      	mov	r3, r0
 800c524:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c526:	7bbb      	ldrb	r3, [r7, #14]
}
 800c528:	4618      	mov	r0, r3
 800c52a:	3710      	adds	r7, #16
 800c52c:	46bd      	mov	sp, r7
 800c52e:	bd80      	pop	{r7, pc}

0800c530 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c530:	b580      	push	{r7, lr}
 800c532:	b082      	sub	sp, #8
 800c534:	af00      	add	r7, sp, #0
 800c536:	6078      	str	r0, [r7, #4]
 800c538:	460b      	mov	r3, r1
 800c53a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c542:	78fa      	ldrb	r2, [r7, #3]
 800c544:	4611      	mov	r1, r2
 800c546:	4618      	mov	r0, r3
 800c548:	f7f8 f947 	bl	80047da <HAL_HCD_HC_GetXferCount>
 800c54c:	4603      	mov	r3, r0
}
 800c54e:	4618      	mov	r0, r3
 800c550:	3708      	adds	r7, #8
 800c552:	46bd      	mov	sp, r7
 800c554:	bd80      	pop	{r7, pc}

0800c556 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800c556:	b590      	push	{r4, r7, lr}
 800c558:	b089      	sub	sp, #36	; 0x24
 800c55a:	af04      	add	r7, sp, #16
 800c55c:	6078      	str	r0, [r7, #4]
 800c55e:	4608      	mov	r0, r1
 800c560:	4611      	mov	r1, r2
 800c562:	461a      	mov	r2, r3
 800c564:	4603      	mov	r3, r0
 800c566:	70fb      	strb	r3, [r7, #3]
 800c568:	460b      	mov	r3, r1
 800c56a:	70bb      	strb	r3, [r7, #2]
 800c56c:	4613      	mov	r3, r2
 800c56e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c570:	2300      	movs	r3, #0
 800c572:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c574:	2300      	movs	r3, #0
 800c576:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800c57e:	787c      	ldrb	r4, [r7, #1]
 800c580:	78ba      	ldrb	r2, [r7, #2]
 800c582:	78f9      	ldrb	r1, [r7, #3]
 800c584:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c586:	9302      	str	r3, [sp, #8]
 800c588:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800c58c:	9301      	str	r3, [sp, #4]
 800c58e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c592:	9300      	str	r3, [sp, #0]
 800c594:	4623      	mov	r3, r4
 800c596:	f7f7 fd8c 	bl	80040b2 <HAL_HCD_HC_Init>
 800c59a:	4603      	mov	r3, r0
 800c59c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800c59e:	7bfb      	ldrb	r3, [r7, #15]
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	f000 f8bf 	bl	800c724 <USBH_Get_USB_Status>
 800c5a6:	4603      	mov	r3, r0
 800c5a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c5aa:	7bbb      	ldrb	r3, [r7, #14]
}
 800c5ac:	4618      	mov	r0, r3
 800c5ae:	3714      	adds	r7, #20
 800c5b0:	46bd      	mov	sp, r7
 800c5b2:	bd90      	pop	{r4, r7, pc}

0800c5b4 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c5b4:	b580      	push	{r7, lr}
 800c5b6:	b084      	sub	sp, #16
 800c5b8:	af00      	add	r7, sp, #0
 800c5ba:	6078      	str	r0, [r7, #4]
 800c5bc:	460b      	mov	r3, r1
 800c5be:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c5c0:	2300      	movs	r3, #0
 800c5c2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c5c4:	2300      	movs	r3, #0
 800c5c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c5ce:	78fa      	ldrb	r2, [r7, #3]
 800c5d0:	4611      	mov	r1, r2
 800c5d2:	4618      	mov	r0, r3
 800c5d4:	f7f7 fe05 	bl	80041e2 <HAL_HCD_HC_Halt>
 800c5d8:	4603      	mov	r3, r0
 800c5da:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c5dc:	7bfb      	ldrb	r3, [r7, #15]
 800c5de:	4618      	mov	r0, r3
 800c5e0:	f000 f8a0 	bl	800c724 <USBH_Get_USB_Status>
 800c5e4:	4603      	mov	r3, r0
 800c5e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c5e8:	7bbb      	ldrb	r3, [r7, #14]
}
 800c5ea:	4618      	mov	r0, r3
 800c5ec:	3710      	adds	r7, #16
 800c5ee:	46bd      	mov	sp, r7
 800c5f0:	bd80      	pop	{r7, pc}

0800c5f2 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800c5f2:	b590      	push	{r4, r7, lr}
 800c5f4:	b089      	sub	sp, #36	; 0x24
 800c5f6:	af04      	add	r7, sp, #16
 800c5f8:	6078      	str	r0, [r7, #4]
 800c5fa:	4608      	mov	r0, r1
 800c5fc:	4611      	mov	r1, r2
 800c5fe:	461a      	mov	r2, r3
 800c600:	4603      	mov	r3, r0
 800c602:	70fb      	strb	r3, [r7, #3]
 800c604:	460b      	mov	r3, r1
 800c606:	70bb      	strb	r3, [r7, #2]
 800c608:	4613      	mov	r3, r2
 800c60a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c60c:	2300      	movs	r3, #0
 800c60e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c610:	2300      	movs	r3, #0
 800c612:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800c61a:	787c      	ldrb	r4, [r7, #1]
 800c61c:	78ba      	ldrb	r2, [r7, #2]
 800c61e:	78f9      	ldrb	r1, [r7, #3]
 800c620:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800c624:	9303      	str	r3, [sp, #12]
 800c626:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c628:	9302      	str	r3, [sp, #8]
 800c62a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c62c:	9301      	str	r3, [sp, #4]
 800c62e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c632:	9300      	str	r3, [sp, #0]
 800c634:	4623      	mov	r3, r4
 800c636:	f7f7 fdf7 	bl	8004228 <HAL_HCD_HC_SubmitRequest>
 800c63a:	4603      	mov	r3, r0
 800c63c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800c63e:	7bfb      	ldrb	r3, [r7, #15]
 800c640:	4618      	mov	r0, r3
 800c642:	f000 f86f 	bl	800c724 <USBH_Get_USB_Status>
 800c646:	4603      	mov	r3, r0
 800c648:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c64a:	7bbb      	ldrb	r3, [r7, #14]
}
 800c64c:	4618      	mov	r0, r3
 800c64e:	3714      	adds	r7, #20
 800c650:	46bd      	mov	sp, r7
 800c652:	bd90      	pop	{r4, r7, pc}

0800c654 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c654:	b580      	push	{r7, lr}
 800c656:	b082      	sub	sp, #8
 800c658:	af00      	add	r7, sp, #0
 800c65a:	6078      	str	r0, [r7, #4]
 800c65c:	460b      	mov	r3, r1
 800c65e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c666:	78fa      	ldrb	r2, [r7, #3]
 800c668:	4611      	mov	r1, r2
 800c66a:	4618      	mov	r0, r3
 800c66c:	f7f8 f8a0 	bl	80047b0 <HAL_HCD_HC_GetURBState>
 800c670:	4603      	mov	r3, r0
}
 800c672:	4618      	mov	r0, r3
 800c674:	3708      	adds	r7, #8
 800c676:	46bd      	mov	sp, r7
 800c678:	bd80      	pop	{r7, pc}

0800c67a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800c67a:	b580      	push	{r7, lr}
 800c67c:	b082      	sub	sp, #8
 800c67e:	af00      	add	r7, sp, #0
 800c680:	6078      	str	r0, [r7, #4]
 800c682:	460b      	mov	r3, r1
 800c684:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800c68c:	2b01      	cmp	r3, #1
 800c68e:	d103      	bne.n	800c698 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800c690:	78fb      	ldrb	r3, [r7, #3]
 800c692:	4618      	mov	r0, r3
 800c694:	f000 f872 	bl	800c77c <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800c698:	20c8      	movs	r0, #200	; 0xc8
 800c69a:	f7f6 fca3 	bl	8002fe4 <HAL_Delay>
  return USBH_OK;
 800c69e:	2300      	movs	r3, #0
}
 800c6a0:	4618      	mov	r0, r3
 800c6a2:	3708      	adds	r7, #8
 800c6a4:	46bd      	mov	sp, r7
 800c6a6:	bd80      	pop	{r7, pc}

0800c6a8 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800c6a8:	b480      	push	{r7}
 800c6aa:	b085      	sub	sp, #20
 800c6ac:	af00      	add	r7, sp, #0
 800c6ae:	6078      	str	r0, [r7, #4]
 800c6b0:	460b      	mov	r3, r1
 800c6b2:	70fb      	strb	r3, [r7, #3]
 800c6b4:	4613      	mov	r3, r2
 800c6b6:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c6be:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800c6c0:	78fa      	ldrb	r2, [r7, #3]
 800c6c2:	68f9      	ldr	r1, [r7, #12]
 800c6c4:	4613      	mov	r3, r2
 800c6c6:	009b      	lsls	r3, r3, #2
 800c6c8:	4413      	add	r3, r2
 800c6ca:	00db      	lsls	r3, r3, #3
 800c6cc:	440b      	add	r3, r1
 800c6ce:	333b      	adds	r3, #59	; 0x3b
 800c6d0:	781b      	ldrb	r3, [r3, #0]
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d00a      	beq.n	800c6ec <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800c6d6:	78fa      	ldrb	r2, [r7, #3]
 800c6d8:	68f9      	ldr	r1, [r7, #12]
 800c6da:	4613      	mov	r3, r2
 800c6dc:	009b      	lsls	r3, r3, #2
 800c6de:	4413      	add	r3, r2
 800c6e0:	00db      	lsls	r3, r3, #3
 800c6e2:	440b      	add	r3, r1
 800c6e4:	3350      	adds	r3, #80	; 0x50
 800c6e6:	78ba      	ldrb	r2, [r7, #2]
 800c6e8:	701a      	strb	r2, [r3, #0]
 800c6ea:	e009      	b.n	800c700 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800c6ec:	78fa      	ldrb	r2, [r7, #3]
 800c6ee:	68f9      	ldr	r1, [r7, #12]
 800c6f0:	4613      	mov	r3, r2
 800c6f2:	009b      	lsls	r3, r3, #2
 800c6f4:	4413      	add	r3, r2
 800c6f6:	00db      	lsls	r3, r3, #3
 800c6f8:	440b      	add	r3, r1
 800c6fa:	3351      	adds	r3, #81	; 0x51
 800c6fc:	78ba      	ldrb	r2, [r7, #2]
 800c6fe:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800c700:	2300      	movs	r3, #0
}
 800c702:	4618      	mov	r0, r3
 800c704:	3714      	adds	r7, #20
 800c706:	46bd      	mov	sp, r7
 800c708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c70c:	4770      	bx	lr

0800c70e <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800c70e:	b580      	push	{r7, lr}
 800c710:	b082      	sub	sp, #8
 800c712:	af00      	add	r7, sp, #0
 800c714:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800c716:	6878      	ldr	r0, [r7, #4]
 800c718:	f7f6 fc64 	bl	8002fe4 <HAL_Delay>
}
 800c71c:	bf00      	nop
 800c71e:	3708      	adds	r7, #8
 800c720:	46bd      	mov	sp, r7
 800c722:	bd80      	pop	{r7, pc}

0800c724 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c724:	b480      	push	{r7}
 800c726:	b085      	sub	sp, #20
 800c728:	af00      	add	r7, sp, #0
 800c72a:	4603      	mov	r3, r0
 800c72c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c72e:	2300      	movs	r3, #0
 800c730:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c732:	79fb      	ldrb	r3, [r7, #7]
 800c734:	2b03      	cmp	r3, #3
 800c736:	d817      	bhi.n	800c768 <USBH_Get_USB_Status+0x44>
 800c738:	a201      	add	r2, pc, #4	; (adr r2, 800c740 <USBH_Get_USB_Status+0x1c>)
 800c73a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c73e:	bf00      	nop
 800c740:	0800c751 	.word	0x0800c751
 800c744:	0800c757 	.word	0x0800c757
 800c748:	0800c75d 	.word	0x0800c75d
 800c74c:	0800c763 	.word	0x0800c763
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800c750:	2300      	movs	r3, #0
 800c752:	73fb      	strb	r3, [r7, #15]
    break;
 800c754:	e00b      	b.n	800c76e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800c756:	2302      	movs	r3, #2
 800c758:	73fb      	strb	r3, [r7, #15]
    break;
 800c75a:	e008      	b.n	800c76e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800c75c:	2301      	movs	r3, #1
 800c75e:	73fb      	strb	r3, [r7, #15]
    break;
 800c760:	e005      	b.n	800c76e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800c762:	2302      	movs	r3, #2
 800c764:	73fb      	strb	r3, [r7, #15]
    break;
 800c766:	e002      	b.n	800c76e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800c768:	2302      	movs	r3, #2
 800c76a:	73fb      	strb	r3, [r7, #15]
    break;
 800c76c:	bf00      	nop
  }
  return usb_status;
 800c76e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c770:	4618      	mov	r0, r3
 800c772:	3714      	adds	r7, #20
 800c774:	46bd      	mov	sp, r7
 800c776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c77a:	4770      	bx	lr

0800c77c <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800c77c:	b580      	push	{r7, lr}
 800c77e:	b084      	sub	sp, #16
 800c780:	af00      	add	r7, sp, #0
 800c782:	4603      	mov	r3, r0
 800c784:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800c786:	79fb      	ldrb	r3, [r7, #7]
 800c788:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800c78a:	79fb      	ldrb	r3, [r7, #7]
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d102      	bne.n	800c796 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800c790:	2301      	movs	r3, #1
 800c792:	73fb      	strb	r3, [r7, #15]
 800c794:	e001      	b.n	800c79a <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800c796:	2300      	movs	r3, #0
 800c798:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOG,GPIO_PIN_8,(GPIO_PinState)data);
 800c79a:	7bfb      	ldrb	r3, [r7, #15]
 800c79c:	461a      	mov	r2, r3
 800c79e:	f44f 7180 	mov.w	r1, #256	; 0x100
 800c7a2:	4803      	ldr	r0, [pc, #12]	; (800c7b0 <MX_DriverVbusFS+0x34>)
 800c7a4:	f7f7 fc0a 	bl	8003fbc <HAL_GPIO_WritePin>
}
 800c7a8:	bf00      	nop
 800c7aa:	3710      	adds	r7, #16
 800c7ac:	46bd      	mov	sp, r7
 800c7ae:	bd80      	pop	{r7, pc}
 800c7b0:	40021800 	.word	0x40021800

0800c7b4 <__errno>:
 800c7b4:	4b01      	ldr	r3, [pc, #4]	; (800c7bc <__errno+0x8>)
 800c7b6:	6818      	ldr	r0, [r3, #0]
 800c7b8:	4770      	bx	lr
 800c7ba:	bf00      	nop
 800c7bc:	20000084 	.word	0x20000084

0800c7c0 <__libc_init_array>:
 800c7c0:	b570      	push	{r4, r5, r6, lr}
 800c7c2:	4e0d      	ldr	r6, [pc, #52]	; (800c7f8 <__libc_init_array+0x38>)
 800c7c4:	4c0d      	ldr	r4, [pc, #52]	; (800c7fc <__libc_init_array+0x3c>)
 800c7c6:	1ba4      	subs	r4, r4, r6
 800c7c8:	10a4      	asrs	r4, r4, #2
 800c7ca:	2500      	movs	r5, #0
 800c7cc:	42a5      	cmp	r5, r4
 800c7ce:	d109      	bne.n	800c7e4 <__libc_init_array+0x24>
 800c7d0:	4e0b      	ldr	r6, [pc, #44]	; (800c800 <__libc_init_array+0x40>)
 800c7d2:	4c0c      	ldr	r4, [pc, #48]	; (800c804 <__libc_init_array+0x44>)
 800c7d4:	f000 f8ea 	bl	800c9ac <_init>
 800c7d8:	1ba4      	subs	r4, r4, r6
 800c7da:	10a4      	asrs	r4, r4, #2
 800c7dc:	2500      	movs	r5, #0
 800c7de:	42a5      	cmp	r5, r4
 800c7e0:	d105      	bne.n	800c7ee <__libc_init_array+0x2e>
 800c7e2:	bd70      	pop	{r4, r5, r6, pc}
 800c7e4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c7e8:	4798      	blx	r3
 800c7ea:	3501      	adds	r5, #1
 800c7ec:	e7ee      	b.n	800c7cc <__libc_init_array+0xc>
 800c7ee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c7f2:	4798      	blx	r3
 800c7f4:	3501      	adds	r5, #1
 800c7f6:	e7f2      	b.n	800c7de <__libc_init_array+0x1e>
 800c7f8:	0800f570 	.word	0x0800f570
 800c7fc:	0800f570 	.word	0x0800f570
 800c800:	0800f570 	.word	0x0800f570
 800c804:	0800f574 	.word	0x0800f574

0800c808 <malloc>:
 800c808:	4b02      	ldr	r3, [pc, #8]	; (800c814 <malloc+0xc>)
 800c80a:	4601      	mov	r1, r0
 800c80c:	6818      	ldr	r0, [r3, #0]
 800c80e:	f000 b861 	b.w	800c8d4 <_malloc_r>
 800c812:	bf00      	nop
 800c814:	20000084 	.word	0x20000084

0800c818 <free>:
 800c818:	4b02      	ldr	r3, [pc, #8]	; (800c824 <free+0xc>)
 800c81a:	4601      	mov	r1, r0
 800c81c:	6818      	ldr	r0, [r3, #0]
 800c81e:	f000 b80b 	b.w	800c838 <_free_r>
 800c822:	bf00      	nop
 800c824:	20000084 	.word	0x20000084

0800c828 <memset>:
 800c828:	4402      	add	r2, r0
 800c82a:	4603      	mov	r3, r0
 800c82c:	4293      	cmp	r3, r2
 800c82e:	d100      	bne.n	800c832 <memset+0xa>
 800c830:	4770      	bx	lr
 800c832:	f803 1b01 	strb.w	r1, [r3], #1
 800c836:	e7f9      	b.n	800c82c <memset+0x4>

0800c838 <_free_r>:
 800c838:	b538      	push	{r3, r4, r5, lr}
 800c83a:	4605      	mov	r5, r0
 800c83c:	2900      	cmp	r1, #0
 800c83e:	d045      	beq.n	800c8cc <_free_r+0x94>
 800c840:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c844:	1f0c      	subs	r4, r1, #4
 800c846:	2b00      	cmp	r3, #0
 800c848:	bfb8      	it	lt
 800c84a:	18e4      	addlt	r4, r4, r3
 800c84c:	f000 f8ac 	bl	800c9a8 <__malloc_lock>
 800c850:	4a1f      	ldr	r2, [pc, #124]	; (800c8d0 <_free_r+0x98>)
 800c852:	6813      	ldr	r3, [r2, #0]
 800c854:	4610      	mov	r0, r2
 800c856:	b933      	cbnz	r3, 800c866 <_free_r+0x2e>
 800c858:	6063      	str	r3, [r4, #4]
 800c85a:	6014      	str	r4, [r2, #0]
 800c85c:	4628      	mov	r0, r5
 800c85e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c862:	f000 b8a2 	b.w	800c9aa <__malloc_unlock>
 800c866:	42a3      	cmp	r3, r4
 800c868:	d90c      	bls.n	800c884 <_free_r+0x4c>
 800c86a:	6821      	ldr	r1, [r4, #0]
 800c86c:	1862      	adds	r2, r4, r1
 800c86e:	4293      	cmp	r3, r2
 800c870:	bf04      	itt	eq
 800c872:	681a      	ldreq	r2, [r3, #0]
 800c874:	685b      	ldreq	r3, [r3, #4]
 800c876:	6063      	str	r3, [r4, #4]
 800c878:	bf04      	itt	eq
 800c87a:	1852      	addeq	r2, r2, r1
 800c87c:	6022      	streq	r2, [r4, #0]
 800c87e:	6004      	str	r4, [r0, #0]
 800c880:	e7ec      	b.n	800c85c <_free_r+0x24>
 800c882:	4613      	mov	r3, r2
 800c884:	685a      	ldr	r2, [r3, #4]
 800c886:	b10a      	cbz	r2, 800c88c <_free_r+0x54>
 800c888:	42a2      	cmp	r2, r4
 800c88a:	d9fa      	bls.n	800c882 <_free_r+0x4a>
 800c88c:	6819      	ldr	r1, [r3, #0]
 800c88e:	1858      	adds	r0, r3, r1
 800c890:	42a0      	cmp	r0, r4
 800c892:	d10b      	bne.n	800c8ac <_free_r+0x74>
 800c894:	6820      	ldr	r0, [r4, #0]
 800c896:	4401      	add	r1, r0
 800c898:	1858      	adds	r0, r3, r1
 800c89a:	4282      	cmp	r2, r0
 800c89c:	6019      	str	r1, [r3, #0]
 800c89e:	d1dd      	bne.n	800c85c <_free_r+0x24>
 800c8a0:	6810      	ldr	r0, [r2, #0]
 800c8a2:	6852      	ldr	r2, [r2, #4]
 800c8a4:	605a      	str	r2, [r3, #4]
 800c8a6:	4401      	add	r1, r0
 800c8a8:	6019      	str	r1, [r3, #0]
 800c8aa:	e7d7      	b.n	800c85c <_free_r+0x24>
 800c8ac:	d902      	bls.n	800c8b4 <_free_r+0x7c>
 800c8ae:	230c      	movs	r3, #12
 800c8b0:	602b      	str	r3, [r5, #0]
 800c8b2:	e7d3      	b.n	800c85c <_free_r+0x24>
 800c8b4:	6820      	ldr	r0, [r4, #0]
 800c8b6:	1821      	adds	r1, r4, r0
 800c8b8:	428a      	cmp	r2, r1
 800c8ba:	bf04      	itt	eq
 800c8bc:	6811      	ldreq	r1, [r2, #0]
 800c8be:	6852      	ldreq	r2, [r2, #4]
 800c8c0:	6062      	str	r2, [r4, #4]
 800c8c2:	bf04      	itt	eq
 800c8c4:	1809      	addeq	r1, r1, r0
 800c8c6:	6021      	streq	r1, [r4, #0]
 800c8c8:	605c      	str	r4, [r3, #4]
 800c8ca:	e7c7      	b.n	800c85c <_free_r+0x24>
 800c8cc:	bd38      	pop	{r3, r4, r5, pc}
 800c8ce:	bf00      	nop
 800c8d0:	2000015c 	.word	0x2000015c

0800c8d4 <_malloc_r>:
 800c8d4:	b570      	push	{r4, r5, r6, lr}
 800c8d6:	1ccd      	adds	r5, r1, #3
 800c8d8:	f025 0503 	bic.w	r5, r5, #3
 800c8dc:	3508      	adds	r5, #8
 800c8de:	2d0c      	cmp	r5, #12
 800c8e0:	bf38      	it	cc
 800c8e2:	250c      	movcc	r5, #12
 800c8e4:	2d00      	cmp	r5, #0
 800c8e6:	4606      	mov	r6, r0
 800c8e8:	db01      	blt.n	800c8ee <_malloc_r+0x1a>
 800c8ea:	42a9      	cmp	r1, r5
 800c8ec:	d903      	bls.n	800c8f6 <_malloc_r+0x22>
 800c8ee:	230c      	movs	r3, #12
 800c8f0:	6033      	str	r3, [r6, #0]
 800c8f2:	2000      	movs	r0, #0
 800c8f4:	bd70      	pop	{r4, r5, r6, pc}
 800c8f6:	f000 f857 	bl	800c9a8 <__malloc_lock>
 800c8fa:	4a21      	ldr	r2, [pc, #132]	; (800c980 <_malloc_r+0xac>)
 800c8fc:	6814      	ldr	r4, [r2, #0]
 800c8fe:	4621      	mov	r1, r4
 800c900:	b991      	cbnz	r1, 800c928 <_malloc_r+0x54>
 800c902:	4c20      	ldr	r4, [pc, #128]	; (800c984 <_malloc_r+0xb0>)
 800c904:	6823      	ldr	r3, [r4, #0]
 800c906:	b91b      	cbnz	r3, 800c910 <_malloc_r+0x3c>
 800c908:	4630      	mov	r0, r6
 800c90a:	f000 f83d 	bl	800c988 <_sbrk_r>
 800c90e:	6020      	str	r0, [r4, #0]
 800c910:	4629      	mov	r1, r5
 800c912:	4630      	mov	r0, r6
 800c914:	f000 f838 	bl	800c988 <_sbrk_r>
 800c918:	1c43      	adds	r3, r0, #1
 800c91a:	d124      	bne.n	800c966 <_malloc_r+0x92>
 800c91c:	230c      	movs	r3, #12
 800c91e:	6033      	str	r3, [r6, #0]
 800c920:	4630      	mov	r0, r6
 800c922:	f000 f842 	bl	800c9aa <__malloc_unlock>
 800c926:	e7e4      	b.n	800c8f2 <_malloc_r+0x1e>
 800c928:	680b      	ldr	r3, [r1, #0]
 800c92a:	1b5b      	subs	r3, r3, r5
 800c92c:	d418      	bmi.n	800c960 <_malloc_r+0x8c>
 800c92e:	2b0b      	cmp	r3, #11
 800c930:	d90f      	bls.n	800c952 <_malloc_r+0x7e>
 800c932:	600b      	str	r3, [r1, #0]
 800c934:	50cd      	str	r5, [r1, r3]
 800c936:	18cc      	adds	r4, r1, r3
 800c938:	4630      	mov	r0, r6
 800c93a:	f000 f836 	bl	800c9aa <__malloc_unlock>
 800c93e:	f104 000b 	add.w	r0, r4, #11
 800c942:	1d23      	adds	r3, r4, #4
 800c944:	f020 0007 	bic.w	r0, r0, #7
 800c948:	1ac3      	subs	r3, r0, r3
 800c94a:	d0d3      	beq.n	800c8f4 <_malloc_r+0x20>
 800c94c:	425a      	negs	r2, r3
 800c94e:	50e2      	str	r2, [r4, r3]
 800c950:	e7d0      	b.n	800c8f4 <_malloc_r+0x20>
 800c952:	428c      	cmp	r4, r1
 800c954:	684b      	ldr	r3, [r1, #4]
 800c956:	bf16      	itet	ne
 800c958:	6063      	strne	r3, [r4, #4]
 800c95a:	6013      	streq	r3, [r2, #0]
 800c95c:	460c      	movne	r4, r1
 800c95e:	e7eb      	b.n	800c938 <_malloc_r+0x64>
 800c960:	460c      	mov	r4, r1
 800c962:	6849      	ldr	r1, [r1, #4]
 800c964:	e7cc      	b.n	800c900 <_malloc_r+0x2c>
 800c966:	1cc4      	adds	r4, r0, #3
 800c968:	f024 0403 	bic.w	r4, r4, #3
 800c96c:	42a0      	cmp	r0, r4
 800c96e:	d005      	beq.n	800c97c <_malloc_r+0xa8>
 800c970:	1a21      	subs	r1, r4, r0
 800c972:	4630      	mov	r0, r6
 800c974:	f000 f808 	bl	800c988 <_sbrk_r>
 800c978:	3001      	adds	r0, #1
 800c97a:	d0cf      	beq.n	800c91c <_malloc_r+0x48>
 800c97c:	6025      	str	r5, [r4, #0]
 800c97e:	e7db      	b.n	800c938 <_malloc_r+0x64>
 800c980:	2000015c 	.word	0x2000015c
 800c984:	20000160 	.word	0x20000160

0800c988 <_sbrk_r>:
 800c988:	b538      	push	{r3, r4, r5, lr}
 800c98a:	4c06      	ldr	r4, [pc, #24]	; (800c9a4 <_sbrk_r+0x1c>)
 800c98c:	2300      	movs	r3, #0
 800c98e:	4605      	mov	r5, r0
 800c990:	4608      	mov	r0, r1
 800c992:	6023      	str	r3, [r4, #0]
 800c994:	f7f5 f96c 	bl	8001c70 <_sbrk>
 800c998:	1c43      	adds	r3, r0, #1
 800c99a:	d102      	bne.n	800c9a2 <_sbrk_r+0x1a>
 800c99c:	6823      	ldr	r3, [r4, #0]
 800c99e:	b103      	cbz	r3, 800c9a2 <_sbrk_r+0x1a>
 800c9a0:	602b      	str	r3, [r5, #0]
 800c9a2:	bd38      	pop	{r3, r4, r5, pc}
 800c9a4:	20000bec 	.word	0x20000bec

0800c9a8 <__malloc_lock>:
 800c9a8:	4770      	bx	lr

0800c9aa <__malloc_unlock>:
 800c9aa:	4770      	bx	lr

0800c9ac <_init>:
 800c9ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9ae:	bf00      	nop
 800c9b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9b2:	bc08      	pop	{r3}
 800c9b4:	469e      	mov	lr, r3
 800c9b6:	4770      	bx	lr

0800c9b8 <_fini>:
 800c9b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9ba:	bf00      	nop
 800c9bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9be:	bc08      	pop	{r3}
 800c9c0:	469e      	mov	lr, r3
 800c9c2:	4770      	bx	lr
