;redcode
;assert 1
	SPL 0, <332
	SUB #10, <462
	SLT 300, 90
	SPL 771, @-725
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD <-0, 0
	SPL 771, @-725
	JMP 93, #120
	ADD -7, <-20
	SUB 21, 809
	SPL 771, @-955
	SUB -931, 204
	JMP 93, #120
	SPL @2, -201
	SUB #10, <462
	SPL 201, @0
	SUB 93, @120
	MOV 109, -12
	JMZ @201, 100
	JMZ @201, 100
	CMP -1, <-20
	SPL 201, @0
	SPL 771, @-725
	SUB #77, @72
	JMP 771, @-955
	SUB @127, 106
	SLT 102, 610
	SLT 102, 610
	SUB 21, 809
	JMN 102, 610
	SLT 102, 610
	JMN @217, <90
	SPL 201, @0
	SPL 0, <332
	SUB 21, 809
	SPL 201, @0
	SPL 201, @0
	SPL 201, @0
	SUB #10, <462
	SLT 102, 620
	SUB #10, <462
	SUB @127, 106
	JMP 93, #120
	ADD @20, @10
	JMP @10, @262
	MOV -7, <-20
	MOV -7, <-20
	SLT 300, 90
	SLT 300, 90
	SLT 300, 90
	SLT 300, 90
