// Seed: 2413479680
module module_0;
  wand id_1, id_2;
  assign id_2 = 1;
  always @(!id_1 or negedge ~id_1) begin
    assign id_1.id_2 = 1;
  end
  assign id_1 = 1 - {1{!id_2 - id_1}};
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7, id_8;
  module_0();
endmodule
