RTL:
`timescale 1ns / 1ps
//Date : 30/03/2025
//Name : Shankhalika Mallick

// DAY-25 TRISTATE BUFFER

module TRI_BUFF(en,in,op);
input en, in;
output reg op;
always @(*)
begin
    if(en==1)
    op=in;
    else
    op=1'bZ;
end
endmodule

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

TESTBENCH:
`include "TRI_BUFF.v"
`timescale 1ns/1ps

module TRI_BUFF_TB();
reg en,in;
wire op;
TRI_BUFF ob(en,in,op);
initial
begin
    $dumpfile ("BUFF.vcd");
    $dumpvars(0,TRI_BUFF_TB);
    #5 $display("EN\tIP\tOUT");
    #2 $monitor("%b\t%b\t%b",en,in,op);
end
initial
begin
    #5 en=0; in=1;
    #5 en=1; in=1;
    #5 en=1; in=0;
end
endmodule

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

OUTPUT
