# compile verilog/system verilog design source files
verilog axis_infrastructure_v1_1_0  "../../../project_noc.ip_user_files/ipstatic/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v" --include "../../../project_noc.srcs/sources_1/ip/myFifo/axis_infrastructure_v1_1_0/hdl/verilog"
verilog axis_infrastructure_v1_1_0  "../../../project_noc.ip_user_files/ipstatic/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter.v" --include "../../../project_noc.srcs/sources_1/ip/myFifo/axis_infrastructure_v1_1_0/hdl/verilog"
verilog axis_infrastructure_v1_1_0  "../../../project_noc.ip_user_files/ipstatic/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter_wrapper.v" --include "../../../project_noc.srcs/sources_1/ip/myFifo/axis_infrastructure_v1_1_0/hdl/verilog"
verilog axis_infrastructure_v1_1_0  "../../../project_noc.ip_user_files/ipstatic/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v" --include "../../../project_noc.srcs/sources_1/ip/myFifo/axis_infrastructure_v1_1_0/hdl/verilog"
verilog axis_infrastructure_v1_1_0  "../../../project_noc.ip_user_files/ipstatic/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v" --include "../../../project_noc.srcs/sources_1/ip/myFifo/axis_infrastructure_v1_1_0/hdl/verilog"
verilog axis_infrastructure_v1_1_0  "../../../project_noc.ip_user_files/ipstatic/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_clock_synchronizer.v" --include "../../../project_noc.srcs/sources_1/ip/myFifo/axis_infrastructure_v1_1_0/hdl/verilog"
verilog axis_infrastructure_v1_1_0  "../../../project_noc.ip_user_files/ipstatic/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_cdc_handshake.v" --include "../../../project_noc.srcs/sources_1/ip/myFifo/axis_infrastructure_v1_1_0/hdl/verilog"
verilog axis_data_fifo_v1_1_8  "../../../project_noc.ip_user_files/ipstatic/axis_data_fifo_v1_1_8/hdl/verilog/axis_data_fifo_v1_1_axis_data_fifo.v" --include "../../../project_noc.srcs/sources_1/ip/myFifo/axis_infrastructure_v1_1_0/hdl/verilog"
verilog xil_defaultlib  "../../../project_noc.srcs/sources_1/ip/myFifo/sim/myFifo.v" --include "../../../project_noc.srcs/sources_1/ip/myFifo/axis_infrastructure_v1_1_0/hdl/verilog"
verilog xil_defaultlib  "../../../project_noc.srcs/sources_1/imports/NOC project/nbyn_scheduler.v" --include "../../../project_noc.srcs/sources_1/ip/myFifo/axis_infrastructure_v1_1_0/hdl/verilog"
verilog xil_defaultlib  "../../../project_noc.srcs/sources_1/imports/NOC project/nbyn_pe.v" --include "../../../project_noc.srcs/sources_1/ip/myFifo/axis_infrastructure_v1_1_0/hdl/verilog"
verilog xil_defaultlib  "../../../project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v" --include "../../../project_noc.srcs/sources_1/ip/myFifo/axis_infrastructure_v1_1_0/hdl/verilog"
verilog xil_defaultlib  "../../../project_noc.srcs/sources_1/imports/NOC project/nbyn_pe_2.v" --include "../../../project_noc.srcs/sources_1/ip/myFifo/axis_infrastructure_v1_1_0/hdl/verilog"
verilog xil_defaultlib  "../../../project_noc.srcs/sources_1/imports/NOC project/nbyn_block.v" --include "../../../project_noc.srcs/sources_1/ip/myFifo/axis_infrastructure_v1_1_0/hdl/verilog"
verilog xil_defaultlib  "../../../project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v" --include "../../../project_noc.srcs/sources_1/ip/myFifo/axis_infrastructure_v1_1_0/hdl/verilog"
verilog xil_defaultlib  "../../../project_noc.srcs/sources_1/imports/NOC project/nbyn_full.v" --include "../../../project_noc.srcs/sources_1/ip/myFifo/axis_infrastructure_v1_1_0/hdl/verilog"
verilog xil_defaultlib  "../../../project_noc.srcs/sources_1/imports/NOC project/nbyn_first.v" --include "../../../project_noc.srcs/sources_1/ip/myFifo/axis_infrastructure_v1_1_0/hdl/verilog"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
