"C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/core.v=work,Verilog,Verilog_2001"
"C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/pll_core/rtl/pll_core.v=work,Verilog,Verilog_2001"
"C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/spi.v=work,Verilog,Verilog_2001"
"C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/raw_meas_ram/rtl/raw_meas_ram.v=work,Verilog,Verilog_2001"
