/*
 *  @(#) $Id: serial.cfg 4 2008-05-09 18:17:43Z ertl-honda $
 */

/*
 *  シリアルインタフェースドライバのコンフィギュレーションファイル
 */

#include "target_syssvc.h"
INCLUDE("target_serial.cfg");

#include "syssvc/serial.h"

CLASS(TCL_1){
	ATT_INI({ TA_NULL, 0, serial_initialize });
	CRE_SEM(SERIAL_RCV_SEM1, { TA_TPRI, 0, 1 });
	CRE_SEM(SERIAL_SND_SEM1, { TA_TPRI, 1, 1 });
}
#if TNUM_PORT >= 2
CLASS(TCL_2){
	ATT_INI({ TA_NULL, 1, serial_initialize });
	CRE_SEM(SERIAL_RCV_SEM2, { TA_TPRI, 0, 1 });
	CRE_SEM(SERIAL_SND_SEM2, { TA_TPRI, 1, 1 });
}
#endif /* TNUM_PORT >= 2 */

#if TNUM_PORT >= 3
CLASS(TCL_3){
	ATT_INI({ TA_NULL, 2, serial_initialize });
	CRE_SEM(SERIAL_RCV_SEM3, { TA_TPRI, 0, 1 });
	CRE_SEM(SERIAL_SND_SEM3, { TA_TPRI, 1, 1 });
}
#endif /* TNUM_PORT >= 3 */

#if TNUM_PORT >= 4
CLASS(TCL_4){
	ATT_INI({ TA_NULL, 3, serial_initialize });
	CRE_SEM(SERIAL_RCV_SEM4, { TA_TPRI, 0, 1 });
	CRE_SEM(SERIAL_SND_SEM4, { TA_TPRI, 1, 1 });
}
#endif /* TNUM_PORT >= 4 */

/* TODO: Generated from following Python script.
for i in range(1, 37):
    print("""
#if TNUM_PORT >= %(prc)s
CLASS(TCL_%(prc)s){
    ATT_INI({ TA_NULL, %(prc)s - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM%(prc)s, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM%(prc)s, { TA_TPRI, 1, 1 });
}
#endif""" % {'prc':i})
*/

#if TNUM_PORT >= 5
CLASS(TCL_5){
    ATT_INI({ TA_NULL, 5 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM5, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM5, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 6
CLASS(TCL_6){
    ATT_INI({ TA_NULL, 6 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM6, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM6, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 7
CLASS(TCL_7){
    ATT_INI({ TA_NULL, 7 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM7, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM7, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 8
CLASS(TCL_8){
    ATT_INI({ TA_NULL, 8 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM8, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM8, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 9
CLASS(TCL_9){
    ATT_INI({ TA_NULL, 9 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM9, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM9, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 10
CLASS(TCL_10){
    ATT_INI({ TA_NULL, 10 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM10, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM10, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 11
CLASS(TCL_11){
    ATT_INI({ TA_NULL, 11 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM11, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM11, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 12
CLASS(TCL_12){
    ATT_INI({ TA_NULL, 12 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM12, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM12, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 13
CLASS(TCL_13){
    ATT_INI({ TA_NULL, 13 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM13, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM13, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 14
CLASS(TCL_14){
    ATT_INI({ TA_NULL, 14 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM14, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM14, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 15
CLASS(TCL_15){
    ATT_INI({ TA_NULL, 15 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM15, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM15, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 16
CLASS(TCL_16){
    ATT_INI({ TA_NULL, 16 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM16, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM16, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 17
CLASS(TCL_17){
    ATT_INI({ TA_NULL, 17 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM17, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM17, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 18
CLASS(TCL_18){
    ATT_INI({ TA_NULL, 18 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM18, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM18, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 19
CLASS(TCL_19){
    ATT_INI({ TA_NULL, 19 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM19, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM19, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 20
CLASS(TCL_20){
    ATT_INI({ TA_NULL, 20 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM20, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM20, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 21
CLASS(TCL_21){
    ATT_INI({ TA_NULL, 21 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM21, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM21, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 22
CLASS(TCL_22){
    ATT_INI({ TA_NULL, 22 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM22, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM22, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 23
CLASS(TCL_23){
    ATT_INI({ TA_NULL, 23 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM23, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM23, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 24
CLASS(TCL_24){
    ATT_INI({ TA_NULL, 24 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM24, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM24, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 25
CLASS(TCL_25){
    ATT_INI({ TA_NULL, 25 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM25, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM25, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 26
CLASS(TCL_26){
    ATT_INI({ TA_NULL, 26 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM26, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM26, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 27
CLASS(TCL_27){
    ATT_INI({ TA_NULL, 27 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM27, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM27, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 28
CLASS(TCL_28){
    ATT_INI({ TA_NULL, 28 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM28, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM28, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 29
CLASS(TCL_29){
    ATT_INI({ TA_NULL, 29 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM29, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM29, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 30
CLASS(TCL_30){
    ATT_INI({ TA_NULL, 30 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM30, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM30, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 31
CLASS(TCL_31){
    ATT_INI({ TA_NULL, 31 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM31, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM31, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 32
CLASS(TCL_32){
    ATT_INI({ TA_NULL, 32 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM32, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM32, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 33
CLASS(TCL_33){
    ATT_INI({ TA_NULL, 33 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM33, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM33, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 34
CLASS(TCL_34){
    ATT_INI({ TA_NULL, 34 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM34, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM34, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 35
CLASS(TCL_35){
    ATT_INI({ TA_NULL, 35 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM35, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM35, { TA_TPRI, 1, 1 });
}
#endif

#if TNUM_PORT >= 36
CLASS(TCL_36){
    ATT_INI({ TA_NULL, 36 - 1, serial_initialize });
    CRE_SEM(SERIAL_RCV_SEM36, { TA_TPRI, 0, 1 });
    CRE_SEM(SERIAL_SND_SEM36, { TA_TPRI, 1, 1 });
}
#endif
