Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.40 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.40 secs
 
--> Reading design: CORDIC_tanh.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CORDIC_tanh.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CORDIC_tanh"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : CORDIC_tanh
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\my_files\course\term8\FPGA\hws\hw4\CORDIC Files\CORDIC_tanh\tanh_i_ROM.v" into library work
Parsing module <tanh_i_ROM>.
Analyzing Verilog file "E:\my_files\course\term8\FPGA\hws\hw4\CORDIC Files\CORDIC_tanh\CORDIC_tanh.v" into library work
Parsing module <CORDIC_tanh>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <CORDIC_tanh>.

Elaborating module <tanh_i_ROM>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CORDIC_tanh>.
    Related source file is "E:\my_files\course\term8\FPGA\hws\hw4\CORDIC Files\CORDIC_tanh\CORDIC_tanh.v".
        CORDIC_1 = 1'b0
        CORDIC_2 = 1'b1
    Found 54-bit register for signal <cosh_Angle>.
    Found 17-bit register for signal <zed>.
    Found 5-bit register for signal <counter>.
    Found 5-bit register for signal <i>.
    Found 1-bit register for signal <current_State>.
    Found 1-bit register for signal <negative_Iteration>.
    Found 1-bit register for signal <ready>.
    Found 54-bit register for signal <sinh_Angle>.
    Found 5-bit subtractor for signal <counter[4]_GND_1_o_sub_5_OUT> created at line 44.
    Found 54-bit subtractor for signal <n0163> created at line 70.
    Found 54-bit subtractor for signal <n0166> created at line 71.
    Found 54-bit subtractor for signal <cosh_Angle[3]_sinh_Angle[3]_sub_24_OUT> created at line 75.
    Found 54-bit subtractor for signal <cosh_Angle[3]_sinh_Angle[3]_sub_33_OUT> created at line 82.
    Found 54-bit subtractor for signal <sinh_Angle[3]_cosh_Angle[3]_sub_36_OUT> created at line 83.
    Found 17-bit subtractor for signal <zed[3]_tanh_i[3]_sub_42_OUT> created at line 89.
    Found 17-bit subtractor for signal <GND_1_o_unary_minus_54_OUT> created at line 98.
    Found 17-bit subtractor for signal <zed[3]_GND_1_o_sub_56_OUT> created at line 101.
    Found 54-bit subtractor for signal <sinh_Angle[3]_cosh_Angle[3]_sub_59_OUT> created at line 105.
    Found 5-bit adder for signal <i[4]_GND_1_o_add_1_OUT> created at line 36.
    Found 5-bit adder for signal <counter[4]_GND_1_o_add_11_OUT> created at line 63.
    Found 54-bit adder for signal <cosh_Angle[3]_sinh_Angle[3]_add_17_OUT> created at line 70.
    Found 54-bit adder for signal <sinh_Angle[3]_cosh_Angle[3]_add_20_OUT> created at line 71.
    Found 17-bit adder for signal <zed[3]_tanh_i[3]_add_26_OUT> created at line 77.
    Found 54-bit adder for signal <cosh_Angle[3]_sinh_Angle[3]_add_30_OUT> created at line 82.
    Found 54-bit adder for signal <cosh_Angle[3]_sinh_Angle[3]_add_38_OUT> created at line 87.
    Found 54-bit adder for signal <sinh_Angle[3]_cosh_Angle[3]_add_50_OUT> created at line 96.
    Found 17-bit adder for signal <zed[3]_GND_1_o_add_62_OUT> created at line 110.
    Found 54-bit shifter arithmetic right for signal <n0164> created at line 87
    Found 54-bit shifter arithmetic right for signal <n0167> created at line 105
    Found 17-bit shifter logical right for signal <n0185> created at line 110
    Found 1-bit tristate buffer for signal <Tanh<3>> created at line 118
    Found 1-bit tristate buffer for signal <Tanh<2>> created at line 118
    Found 1-bit tristate buffer for signal <Tanh<1>> created at line 118
    Found 1-bit tristate buffer for signal <Tanh<0>> created at line 118
    Found 1-bit tristate buffer for signal <Tanh<-1>> created at line 118
    Found 1-bit tristate buffer for signal <Tanh<-2>> created at line 118
    Found 1-bit tristate buffer for signal <Tanh<-3>> created at line 118
    Found 1-bit tristate buffer for signal <Tanh<-4>> created at line 118
    Found 1-bit tristate buffer for signal <Tanh<-5>> created at line 118
    Found 1-bit tristate buffer for signal <Tanh<-6>> created at line 118
    Found 1-bit tristate buffer for signal <Tanh<-7>> created at line 118
    Found 1-bit tristate buffer for signal <Tanh<-8>> created at line 118
    Found 1-bit tristate buffer for signal <Tanh<-9>> created at line 118
    Found 1-bit tristate buffer for signal <Tanh<-10>> created at line 118
    Found 1-bit tristate buffer for signal <Tanh<-11>> created at line 118
    Found 1-bit tristate buffer for signal <Tanh<-12>> created at line 118
    Found 1-bit tristate buffer for signal <Tanh<-13>> created at line 118
    Found 32-bit comparator greater for signal <GND_1_o_zed[3]_LessThan_15_o> created at line 68
    Found 54-bit comparator greater for signal <GND_1_o_sinh_Angle[3]_LessThan_49_o> created at line 95
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred 138 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  22 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
	inferred  17 Tristate(s).
Unit <CORDIC_tanh> synthesized.

Synthesizing Unit <tanh_i_ROM>.
    Related source file is "E:\my_files\course\term8\FPGA\hws\hw4\CORDIC Files\CORDIC_tanh\tanh_i_ROM.v".
    Found 32x17-bit Read Only RAM for signal <tanh_i>
    Summary:
	inferred   1 RAM(s).
Unit <tanh_i_ROM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x17-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 12
 17-bit addsub                                         : 1
 5-bit adder                                           : 2
 5-bit subtractor                                      : 1
 54-bit adder                                          : 3
 54-bit addsub                                         : 1
 54-bit subtractor                                     : 4
# Registers                                            : 8
 1-bit register                                        : 3
 17-bit register                                       : 1
 5-bit register                                        : 2
 54-bit register                                       : 2
# Comparators                                          : 2
 32-bit comparator greater                             : 1
 54-bit comparator greater                             : 1
# Multiplexers                                         : 22
 1-bit 2-to-1 multiplexer                              : 3
 17-bit 2-to-1 multiplexer                             : 6
 5-bit 2-to-1 multiplexer                              : 4
 54-bit 2-to-1 multiplexer                             : 9
# Logic shifters                                       : 3
 17-bit shifter logical right                          : 1
 54-bit shifter arithmetic right                       : 2
# Tristates                                            : 17
 1-bit tristate buffer                                 : 17

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CORDIC_tanh>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <CORDIC_tanh> synthesized (advanced).

Synthesizing (advanced) Unit <tanh_i_ROM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tanh_i> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 17-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <i>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <tanh_i>        |          |
    -----------------------------------------------------------------------
Unit <tanh_i_ROM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x17-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 11
 17-bit addsub                                         : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 54-bit adder                                          : 3
 54-bit addsub                                         : 1
 54-bit subtractor                                     : 4
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 133
 Flip-Flops                                            : 133
# Comparators                                          : 2
 32-bit comparator greater                             : 1
 54-bit comparator greater                             : 1
# Multiplexers                                         : 22
 1-bit 2-to-1 multiplexer                              : 3
 17-bit 2-to-1 multiplexer                             : 6
 5-bit 2-to-1 multiplexer                              : 4
 54-bit 2-to-1 multiplexer                             : 9
# Logic shifters                                       : 3
 17-bit shifter logical right                          : 1
 54-bit shifter arithmetic right                       : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CORDIC_tanh> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CORDIC_tanh, actual ratio is 4.
FlipFlop cosh_Angle_3 has been replicated 1 time(s)
FlipFlop counter_0 has been replicated 6 time(s)
FlipFlop counter_1 has been replicated 5 time(s)
FlipFlop counter_2 has been replicated 2 time(s)
FlipFlop counter_3 has been replicated 3 time(s)
FlipFlop counter_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 156
 Flip-Flops                                            : 156

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CORDIC_tanh.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1901
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 105
#      LUT3                        : 209
#      LUT4                        : 260
#      LUT5                        : 114
#      LUT6                        : 413
#      MUXCY                       : 334
#      MUXF7                       : 120
#      VCC                         : 1
#      XORCY                       : 341
# FlipFlops/Latches                : 156
#      FD                          : 17
#      FDR                         : 61
#      FDRE                        : 69
#      FDS                         : 1
#      FDSE                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 17
#      OBUFT                       : 17

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             156  out of  54576     0%  
 Number of Slice LUTs:                 1104  out of  27288     4%  
    Number used as Logic:              1104  out of  27288     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1120
   Number with an unused Flip Flop:     964  out of   1120    86%  
   Number with an unused LUT:            16  out of   1120     1%  
   Number of fully used LUT-FF pairs:   140  out of   1120    12%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of    218    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 156   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.213ns (Maximum Frequency: 121.760MHz)
   Minimum input arrival time before clock: 5.011ns
   Maximum output required time after clock: 5.343ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 8.213ns (frequency: 121.760MHz)
  Total number of paths / destination ports: 1271019 / 372
-------------------------------------------------------------------------
Delay:               8.213ns (Levels of Logic = 59)
  Source:            cosh_Angle_-29 (FF)
  Destination:       sinh_Angle_3 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: cosh_Angle_-29 to sinh_Angle_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.447   1.194  cosh_Angle_-29 (cosh_Angle_-29)
     LUT6:I0->O            8   0.203   1.031  Sh1831 (Sh183)
     LUT6:I3->O            7   0.205   0.774  Sh2331 (Sh233)
     LUT5:I4->O            2   0.205   0.617  Sh271 (Sh271)
     LUT3:I2->O            1   0.205   0.580  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT1 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT1)
     LUT4:I3->O            1   0.205   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_lut<0>2 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_lut<0>2)
     MUXCY:S->O            1   0.172   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_1 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>2)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_2 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>3)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_3 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>4)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_4 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>5)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_5 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>6)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_6 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>7)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_7 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>8)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_8 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>9)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_9 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>10)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_10 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>11)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_11 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>12)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_12 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>13)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_13 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>14)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_14 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>15)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_15 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>16)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_16 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>17)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_17 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>18)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_18 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>19)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_19 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>20)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_20 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>21)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_21 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>22)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_22 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>23)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_23 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>24)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_24 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>25)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_25 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>26)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_26 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>27)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_27 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>28)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_28 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>29)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_29 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>30)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_30 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>31)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_31 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>32)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_32 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>33)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_33 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>34)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_34 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>35)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_35 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>36)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_36 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>37)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_37 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>38)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_38 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>39)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_39 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>40)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_40 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>41)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_41 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>42)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_42 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>43)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_43 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>44)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_44 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>45)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_45 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>46)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_46 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>47)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_47 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>48)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_48 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>49)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_49 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>50)
     MUXCY:CI->O           1   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_50 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>51)
     MUXCY:CI->O           0   0.019   0.000  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>_51 (Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_cy<0>52)
     XORCY:CI->O           1   0.180   0.808  Madd_sinh_Angle[3]_cosh_Angle[3]_add_20_OUT_xor<0>_52 (sinh_Angle[3]_cosh_Angle[3]_add_20_OUT<53>)
     LUT6:I3->O            1   0.205   0.000  Mmux_current_State_sinh_Angle[3]_wide_mux_66_OUT492_F (N228)
     MUXF7:I0->O           1   0.131   0.000  Mmux_current_State_sinh_Angle[3]_wide_mux_66_OUT492 (current_State_sinh_Angle[3]_wide_mux_66_OUT<53>)
     FDR:D                     0.102          sinh_Angle_3
    ----------------------------------------
    Total                      8.213ns (3.210ns logic, 5.003ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 173 / 157
-------------------------------------------------------------------------
Offset:              5.011ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       negative_Iteration (FF)
  Destination Clock: Clk rising

  Data Path: Reset to negative_Iteration
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.050  Reset_IBUF (Reset_IBUF)
     LUT2:I1->O          140   0.205   2.230  Reset_ready_OR_1_o1 (Reset_ready_OR_1_o)
     LUT6:I2->O            1   0.203   0.000  negative_Iteration_glue_rst (negative_Iteration_glue_rst)
     FDS:D                     0.102          negative_Iteration
    ----------------------------------------
    Total                      5.011ns (1.732ns logic, 3.279ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 34 / 17
-------------------------------------------------------------------------
Offset:              5.343ns (Levels of Logic = 2)
  Source:            ready (FF)
  Destination:       Tanh<3> (PAD)
  Source Clock:      Clk rising

  Data Path: ready to Tanh<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             20   0.447   1.092  ready (ready)
     INV:I->O             17   0.206   1.027  ready_inv1_INV_0 (ready_inv)
     OBUFT:T->O                2.571          Tanh_3_OBUFT (Tanh<3>)
    ----------------------------------------
    Total                      5.343ns (3.224ns logic, 2.119ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    8.213|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 47.00 secs
Total CPU time to Xst completion: 47.09 secs
 
--> 

Total memory usage is 295844 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

