|SPI_tb
SCLK => SCLK~0.IN1
SI => SI~0.IN1
SO <= SPI_REGS:SPI_REGS.SO
CS => CS~0.IN1


|SPI_tb|SPI_REGS:SPI_REGS
SI => DataShifterIn[0].DATAIN
SI => InstRegister[0].DATAIN
SI => AddrRegister[0].DATAIN
SI => WriteBuffer[0].DATAIN
SO <= comb~64.DB_MAX_OUTPUT_PORT_TYPE
SCK => DataShifterIn[6].CLK
SCK => DataShifterIn[5].CLK
SCK => DataShifterIn[4].CLK
SCK => DataShifterIn[3].CLK
SCK => DataShifterIn[2].CLK
SCK => DataShifterIn[1].CLK
SCK => DataShifterIn[0].CLK
SCK => BitCounter[4].CLK
SCK => BitCounter[3].CLK
SCK => BitCounter[2].CLK
SCK => BitCounter[1].CLK
SCK => BitCounter[0].CLK
SCK => InstRegister[7].CLK
SCK => InstRegister[6].CLK
SCK => InstRegister[5].CLK
SCK => InstRegister[4].CLK
SCK => InstRegister[2].CLK
SCK => InstRegister[1].CLK
SCK => InstRegister[0].CLK
SCK => AddrRegister[2].CLK
SCK => AddrRegister[1].CLK
SCK => AddrRegister[0].CLK
SCK => WriteBuffer[7].CLK
SCK => WriteBuffer[6].CLK
SCK => WriteBuffer[5].CLK
SCK => WriteBuffer[4].CLK
SCK => WriteBuffer[3].CLK
SCK => WriteBuffer[2].CLK
SCK => WriteBuffer[1].CLK
SCK => WriteBuffer[0].CLK
SCK => MemoryBlock[0][7].CLK
SCK => MemoryBlock[0][6].CLK
SCK => MemoryBlock[0][5].CLK
SCK => MemoryBlock[0][4].CLK
SCK => MemoryBlock[0][3].CLK
SCK => MemoryBlock[0][2].CLK
SCK => MemoryBlock[0][1].CLK
SCK => MemoryBlock[0][0].CLK
SCK => MemoryBlock[1][7].CLK
SCK => MemoryBlock[1][6].CLK
SCK => MemoryBlock[1][5].CLK
SCK => MemoryBlock[1][4].CLK
SCK => MemoryBlock[1][3].CLK
SCK => MemoryBlock[1][2].CLK
SCK => MemoryBlock[1][1].CLK
SCK => MemoryBlock[1][0].CLK
SCK => MemoryBlock[2][7].CLK
SCK => MemoryBlock[2][6].CLK
SCK => MemoryBlock[2][5].CLK
SCK => MemoryBlock[2][4].CLK
SCK => MemoryBlock[2][3].CLK
SCK => MemoryBlock[2][2].CLK
SCK => MemoryBlock[2][1].CLK
SCK => MemoryBlock[2][0].CLK
SCK => MemoryBlock[3][7].CLK
SCK => MemoryBlock[3][6].CLK
SCK => MemoryBlock[3][5].CLK
SCK => MemoryBlock[3][4].CLK
SCK => MemoryBlock[3][3].CLK
SCK => MemoryBlock[3][2].CLK
SCK => MemoryBlock[3][1].CLK
SCK => MemoryBlock[3][0].CLK
SCK => MemoryBlock[4][7].CLK
SCK => MemoryBlock[4][6].CLK
SCK => MemoryBlock[4][5].CLK
SCK => MemoryBlock[4][4].CLK
SCK => MemoryBlock[4][3].CLK
SCK => MemoryBlock[4][2].CLK
SCK => MemoryBlock[4][1].CLK
SCK => MemoryBlock[4][0].CLK
SCK => MemoryBlock[5][7].CLK
SCK => MemoryBlock[5][6].CLK
SCK => MemoryBlock[5][5].CLK
SCK => MemoryBlock[5][4].CLK
SCK => MemoryBlock[5][3].CLK
SCK => MemoryBlock[5][2].CLK
SCK => MemoryBlock[5][1].CLK
SCK => MemoryBlock[5][0].CLK
SCK => MemoryBlock[6][7].CLK
SCK => MemoryBlock[6][6].CLK
SCK => MemoryBlock[6][5].CLK
SCK => MemoryBlock[6][4].CLK
SCK => MemoryBlock[6][3].CLK
SCK => MemoryBlock[6][2].CLK
SCK => MemoryBlock[6][1].CLK
SCK => MemoryBlock[6][0].CLK
SCK => MemoryBlock[7][7].CLK
SCK => MemoryBlock[7][6].CLK
SCK => MemoryBlock[7][5].CLK
SCK => MemoryBlock[7][4].CLK
SCK => MemoryBlock[7][3].CLK
SCK => MemoryBlock[7][2].CLK
SCK => MemoryBlock[7][1].CLK
SCK => MemoryBlock[7][0].CLK
SCK => DataShifterOut[7].CLK
SCK => DataShifterOut[6].CLK
SCK => DataShifterOut[5].CLK
SCK => DataShifterOut[4].CLK
SCK => DataShifterOut[3].CLK
SCK => DataShifterOut[2].CLK
SCK => DataShifterOut[1].CLK
SCK => DataShifterOut[0].CLK
SCK => SO_Enable.CLK
CS => BitCounter~0.OUTPUTSELECT
CS => BitCounter~1.OUTPUTSELECT
CS => BitCounter~2.OUTPUTSELECT
CS => BitCounter~3.OUTPUTSELECT
CS => BitCounter~4.OUTPUTSELECT
CS => SO_OE.IN1
CS => DataShifterIn[6].ENA
CS => DataShifterIn[5].ENA
CS => DataShifterIn[4].ENA
CS => DataShifterIn[3].ENA
CS => DataShifterIn[2].ENA
CS => DataShifterIn[1].ENA
CS => DataShifterIn[0].ENA
GPReg0[0] <= comb~7
GPReg0[1] <= comb~6
GPReg0[2] <= comb~5
GPReg0[3] <= comb~4
GPReg0[4] <= comb~3
GPReg0[5] <= comb~2
GPReg0[6] <= comb~1
GPReg0[7] <= comb~0
GPReg1[0] <= comb~15
GPReg1[1] <= comb~14
GPReg1[2] <= comb~13
GPReg1[3] <= comb~12
GPReg1[4] <= comb~11
GPReg1[5] <= comb~10
GPReg1[6] <= comb~9
GPReg1[7] <= comb~8
GPReg2[0] <= comb~23
GPReg2[1] <= comb~22
GPReg2[2] <= comb~21
GPReg2[3] <= comb~20
GPReg2[4] <= comb~19
GPReg2[5] <= comb~18
GPReg2[6] <= comb~17
GPReg2[7] <= comb~16
GPReg3[0] <= comb~31
GPReg3[1] <= comb~30
GPReg3[2] <= comb~29
GPReg3[3] <= comb~28
GPReg3[4] <= comb~27
GPReg3[5] <= comb~26
GPReg3[6] <= comb~25
GPReg3[7] <= comb~24
GPReg4[0] <= comb~39
GPReg4[1] <= comb~38
GPReg4[2] <= comb~37
GPReg4[3] <= comb~36
GPReg4[4] <= comb~35
GPReg4[5] <= comb~34
GPReg4[6] <= comb~33
GPReg4[7] <= comb~32
GPReg5[0] <= comb~47
GPReg5[1] <= comb~46
GPReg5[2] <= comb~45
GPReg5[3] <= comb~44
GPReg5[4] <= comb~43
GPReg5[5] <= comb~42
GPReg5[6] <= comb~41
GPReg5[7] <= comb~40
GPReg6[0] <= comb~55
GPReg6[1] <= comb~54
GPReg6[2] <= comb~53
GPReg6[3] <= comb~52
GPReg6[4] <= comb~51
GPReg6[5] <= comb~50
GPReg6[6] <= comb~49
GPReg6[7] <= comb~48
GPReg7[0] <= comb~63
GPReg7[1] <= comb~62
GPReg7[2] <= comb~61
GPReg7[3] <= comb~60
GPReg7[4] <= comb~59
GPReg7[5] <= comb~58
GPReg7[6] <= comb~57
GPReg7[7] <= comb~56
MPM[0] => Mux0.IN7
MPM[1] => Mux0.IN6
MPM[2] => Mux0.IN5
MPM[3] => Mux0.IN4
MPM[4] => Mux0.IN3
MPM[5] => Mux0.IN2
MPM[6] => Mux0.IN1
MPM[7] => Mux0.IN0


