

================================================================
== Vitis HLS Report for 'xfgray2rgb_720_1280_s'
================================================================
* Date:           Tue Jan 24 22:05:22 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        edge_canny_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.802 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   921602|   921602|  9.216 ms|  9.216 ms|  921602|  921602|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_95_1_VITIS_LOOP_97_2  |   921600|   921600|         2|          1|          1|  921600|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     35|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     75|    -|
|Register         |        -|    -|      28|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      28|    110|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln95_fu_62_p2                 |         +|   0|  0|  20|          20|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   1|           1|           1|
    |icmp_ln95_fu_68_p2                |      icmp|   0|  0|   8|          20|          18|
    |ap_block_state1                   |        or|   0|  0|   1|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  35|          46|          25|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  17|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  13|          3|    1|          3|
    |indvar_flatten_reg_51    |   9|          2|   20|         40|
    |nms_mat_4218_blk_n       |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |rgb_img_dst_4208_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  75|         17|   26|         55|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln95_reg_90         |   1|   0|    1|          0|
    |indvar_flatten_reg_51    |  20|   0|   20|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  28|   0|   28|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  xfgray2rgb<720, 1280>|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  xfgray2rgb<720, 1280>|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  xfgray2rgb<720, 1280>|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|  xfgray2rgb<720, 1280>|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  xfgray2rgb<720, 1280>|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  xfgray2rgb<720, 1280>|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  xfgray2rgb<720, 1280>|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  xfgray2rgb<720, 1280>|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|  xfgray2rgb<720, 1280>|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|  xfgray2rgb<720, 1280>|  return value|
|nms_mat_4218_dout        |   in|    8|     ap_fifo|           nms_mat_4218|       pointer|
|nms_mat_4218_empty_n     |   in|    1|     ap_fifo|           nms_mat_4218|       pointer|
|nms_mat_4218_read        |  out|    1|     ap_fifo|           nms_mat_4218|       pointer|
|rgb_img_dst_4208_din     |  out|   24|     ap_fifo|       rgb_img_dst_4208|       pointer|
|rgb_img_dst_4208_full_n  |   in|    1|     ap_fifo|       rgb_img_dst_4208|       pointer|
|rgb_img_dst_4208_write   |  out|    1|     ap_fifo|       rgb_img_dst_4208|       pointer|
+-------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %nms_mat_4218, void @empty_17, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %rgb_img_dst_4208, void @empty_17, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.29ns)   --->   "%br_ln95 = br void" [source/edge_canny_detector.cpp:95]   --->   Operation 7 'br' 'br_ln95' <Predicate = true> <Delay = 1.29>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i20 0, void, i20 %add_ln95, void %.split4" [source/edge_canny_detector.cpp:95]   --->   Operation 8 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.58ns)   --->   "%add_ln95 = add i20 %indvar_flatten, i20 1" [source/edge_canny_detector.cpp:95]   --->   Operation 9 'add' 'add_ln95' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (2.02ns)   --->   "%icmp_ln95 = icmp_eq  i20 %indvar_flatten, i20 921600" [source/edge_canny_detector.cpp:95]   --->   Operation 10 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 2.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %.split4, void" [source/edge_canny_detector.cpp:95]   --->   Operation 11 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.80>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_95_1_VITIS_LOOP_97_2_str"   --->   Operation 12 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 921600, i64 921600, i64 921600"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln90 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [source/edge_canny_detector.cpp:90]   --->   Operation 14 'specpipeline' 'specpipeline_ln90' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [source/edge_canny_detector.cpp:90]   --->   Operation 15 'specloopname' 'specloopname_ln90' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (3.40ns)   --->   "%tmp_V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %nms_mat_4218" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 16 'read' 'tmp_V' <Predicate = (!icmp_ln95)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%rgb_packed_V = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %tmp_V, i8 %tmp_V, i8 %tmp_V"   --->   Operation 17 'bitconcatenate' 'rgb_packed_V' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %rgb_img_dst_4208, i24 %rgb_packed_V" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 18 'write' 'write_ln174' <Predicate = (!icmp_ln95)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 19 'br' 'br_ln0' <Predicate = (!icmp_ln95)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln108 = ret" [source/edge_canny_detector.cpp:108]   --->   Operation 20 'ret' 'ret_ln108' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ nms_mat_4218]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rgb_img_dst_4208]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
br_ln95               (br               ) [ 01110]
indvar_flatten        (phi              ) [ 00100]
add_ln95              (add              ) [ 01110]
icmp_ln95             (icmp             ) [ 00110]
br_ln95               (br               ) [ 00000]
specloopname_ln0      (specloopname     ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
specpipeline_ln90     (specpipeline     ) [ 00000]
specloopname_ln90     (specloopname     ) [ 00000]
tmp_V                 (read             ) [ 00000]
rgb_packed_V          (bitconcatenate   ) [ 00000]
write_ln174           (write            ) [ 00000]
br_ln0                (br               ) [ 01110]
ret_ln108             (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="nms_mat_4218">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nms_mat_4218"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rgb_img_dst_4208">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb_img_dst_4208"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_95_1_VITIS_LOOP_97_2_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="tmp_V_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="0" index="1" bw="8" slack="0"/>
<pin id="41" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="44" class="1004" name="write_ln174_write_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="24" slack="0"/>
<pin id="47" dir="0" index="2" bw="24" slack="0"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="51" class="1005" name="indvar_flatten_reg_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="20" slack="1"/>
<pin id="53" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="55" class="1004" name="indvar_flatten_phi_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="1" slack="1"/>
<pin id="57" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="20" slack="0"/>
<pin id="59" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="add_ln95_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="20" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="icmp_ln95_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="20" slack="0"/>
<pin id="70" dir="0" index="1" bw="20" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="rgb_packed_V_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="24" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="0" index="2" bw="8" slack="0"/>
<pin id="78" dir="0" index="3" bw="8" slack="0"/>
<pin id="79" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rgb_packed_V/3 "/>
</bind>
</comp>

<comp id="85" class="1005" name="add_ln95_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="20" slack="0"/>
<pin id="87" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="add_ln95 "/>
</bind>
</comp>

<comp id="90" class="1005" name="icmp_ln95_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln95 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="32" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="36" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="61"><net_src comp="51" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="55" pin="4"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="55" pin="4"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="34" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="38" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="82"><net_src comp="38" pin="2"/><net_sink comp="74" pin=2"/></net>

<net id="83"><net_src comp="38" pin="2"/><net_sink comp="74" pin=3"/></net>

<net id="84"><net_src comp="74" pin="4"/><net_sink comp="44" pin=2"/></net>

<net id="88"><net_src comp="62" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="93"><net_src comp="68" pin="2"/><net_sink comp="90" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rgb_img_dst_4208 | {3 }
 - Input state : 
	Port: xfgray2rgb<720, 1280> : nms_mat_4218 | {3 }
  - Chain level:
	State 1
	State 2
		add_ln95 : 1
		icmp_ln95 : 1
		br_ln95 : 2
	State 3
		write_ln174 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |      add_ln95_fu_62     |    0    |    20   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln95_fu_68     |    0    |    8    |
|----------|-------------------------|---------|---------|
|   read   |     tmp_V_read_fu_38    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_44 |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|    rgb_packed_V_fu_74   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    28   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add_ln95_reg_85   |   20   |
|   icmp_ln95_reg_90  |    1   |
|indvar_flatten_reg_51|   20   |
+---------------------+--------+
|        Total        |   41   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   28   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   41   |    -   |
+-----------+--------+--------+
|   Total   |   41   |   28   |
+-----------+--------+--------+
