Anant Agarwal , Stephen D. Pudar, Column-associative caches: a technique for reducing the miss rate of direct-mapped caches, Proceedings of the 20th annual international symposium on computer architecture, p.179-190, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165153]
Agawa, K., Hara, H., Takayanagi, T., and Kuroda, T. 2001. A bitline leakage compensation scheme for low-voltage SRAMs. IEEE J. Solid-State Circuits 36, 5, 726--734.
Amrutur, B. and Horowitz, M. 1998. A replica technique for wordline and sense control in low-power SRAMs. IEEE J. Solid-State Circuits 32, 8, 1208--1219.
Amrutur, B. and Horowitz, M. 2000. Speed and power scaling of SRAMs. IEEE J. Solid State Circuits 34, 2, 175--185.
R. Iris Bahar , Gianluca Albera , Srilatha Manne, Power and performance tradeoffs using various caching strategies, Proceedings of the 1998 international symposium on Low power electronics and design, p.64-69, August 10-12, 1998, Monterey, California, USA[doi>10.1145/280756.295115]
Raminder S. Bajwa , Mitsuru Hiraki , Hirotsugu Kojima , Douglas J. Gorny , Kenichi Nitta , Avadhani Shridhar , Koichi Seki , Katsuro Sasaki, Instruction buffering to reduce power in processors for signal processing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.417-424, Dec. 1997[doi>10.1109/92.645068]
Luca Benini , Alberto Macii , Enrico Macii , Massimo Poncino, Selective instruction compression for memory energy reduction in embedded systems, Proceedings of the 1999 international symposium on Low power electronics and design, p.206-211, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313927]
Benini, L., Macii, A., and Poncino, M. 2002. Memory Design Techniques for Low-Energy Embedded Systems, Kluwer, Dordrecht.
Borgatti, M., et al. 2001. A 64-Min single-chip voice recorder/player using embedded 4-b/cell FLASH memory. IEEE J. Solid-State Circuits 36, 3, 516--521.
Douglas Christopher Burger , James Richard Goodman, Hardware techniques to improve the performance of the processor/memory interface, The University of Wisconsin - Madison, 1998
Doug Burger , James R. Goodman , Alain Kägi, Limited Bandwidth to Affect Processor Design, IEEE Micro, v.17 n.6, p.55-62, November 1997[doi>10.1109/40.641597]
Paulo Cappelletti , Carla Golla, Flash Memories, Kluwer Academic Publishers, Norwell, MA, 1999
Anantha P. Chandrakasan , William J. Bowhill , Frank Fox, Design of High-Performance Microprocessor Circuits, Wiley-IEEE Press, 2000
Clerc, S., Dufourt, D., and Zangara, L. 1999. High flexibility CMOS SRAM generator using multiplan architecture. In IEEE ASIC/SOC Conference, 414--417.
Coumeri, S. L. 1999. Modeling memory organizations for the synthesis of low power systems, Ph.D. dissertation, EE and CS Dept., Carnegie Mellon Univ.
Sari L. Coumeri , Donald E. Thomas, Memory modeling for system synthesis, Proceedings of the 1998 international symposium on Low power electronics and design, p.179-184, August 10-12, 1998, Monterey, California, USA[doi>10.1145/280756.280885]
Dipert, B. 2001a. Exotic memories. EDN Mag. (Apr.).
Dipert, B. 2001b. Banish bad memories. EDN Mag. (Nov.).
Amir H. Farrahi , Gustavo E. Téllez , Majid Sarrafzadeh, Memory segmentation to exploit sleep mode operation, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.36-41, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217503]
Brian R. Fisk, The Non-Critical Buffer: Using Load Latency Tolerance to Improve Data Cache Efficiency, Proceedings of the 1999 IEEE International Conference on Computer Design, p.538, October 10-13, 1999
Frank, D., Dennard, R., Novak, E., Solomon, P., Taur, Y., and Wong, H. S. 2001. Device scaling limits of Si MOSFETs and their application dependencies. Proc. IEEE 89, 3, 259--288.
Glaskowsky, P. 1999. MoSys explains 1T-SRAM technology, Microprocess. Rep. 13, 12.
Antonio González , Carlos Aliagas , Mateo Valero, A data cache with multiple caching strategies tuned to different types of locality, Proceedings of the 9th international conference on Supercomputing, p.338-347, July 03-07, 1995, Barcelona, Spain[doi>10.1145/224538.224622]
P. Grun , N. Dutt , A. Nicolau, Access pattern based local memory customization for low power embedded systems, Proceedings of the conference on Design, automation and test in Europe, p.778-784, March 2001, Munich, Germany
Hall, E. and Costakis, G. 2001. Developing a design methodology for embedded memories. ISD Mag. (Jan.)
Horiguchi, M., et al. 1991. Dual-regulator dual-decoding-trimmer DRAM voltage limiter for burn-in tests. IEEE J. Solid-State Circuits 26, 11, 1544--1549.
Tohru Ishihara , Hiroto Yasuura, A power reduction technique with object code merging for application specific embedded processors, Proceedings of the conference on Design, automation and test in Europe, p.617-623, March 27-30, 2000, Paris, France[doi>10.1145/343647.343871]
Itoh, K. 1990. Trends in megabit DRAM circuit design. IEEE J. Solid-State Circuits 25, 778--789.
Itoh, K., Sasaki, K., and Nakagome, Y. 1995. Trends in low-power RAM circuit technologies. Proc. IEEE 83, 4, 524--543.
Design and performance evaluation of a cache assist to implement selective caching, Proceedings of the 1997 International Conference on Computer Design (ICCD '97), p.510, October 12-15, 1997
Norman P. Jouppi, Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers, Proceedings of the 17th annual international symposium on Computer Architecture, p.364-373, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325162]
Toni Juan , Tomas Lang , Juan J. Navarro, Reducing TLB power requirements, Proceedings of the 1997 international symposium on Low power electronics and design, p.196-201, August 18-20, 1997, Monterey, California, USA[doi>10.1145/263272.263332]
Milind B. Kamble , Kanad Ghose, Analytical energy dissipation models for low-power caches, Proceedings of the 1997 international symposium on Low power electronics and design, p.143-148, August 18-20, 1997, Monterey, California, USA[doi>10.1145/263272.263310]
Doris Keitel-Schulz , Norbert Wehn, Embedded DRAM Development: Technology, Physical Design, and Application Issues, IEEE Design & Test, v.18 n.3, p.7-15, May 2001[doi>10.1109/54.922799]
Kimura, K., et al. 1986. Power reduction technique in megabit DRAM's. IEEE J. Solid-State Circuits 21, 381--389.
Johnson Kin , Munish Gupta , William H. Mangione-Smith, The filter cache: an energy efficient memory structure, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.184-193, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Uming Ko , Poras T. Balsara , Ashwini K. Nanda, Energy optimization of multilevel cache architectures for RISC and CISC processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.2, p.299-308, June 1998[doi>10.1109/92.678891]
Atsushi Kunimatsu , Nobuhiro Ide , Toshinori Sato , Yukio Endo , Hiroaki Murakami , Takayuki Kamei , Masashi Hirano , Fujio Ishihara , Haruyuki Tago , Masaaki Oka , Akio Ohba , Teiji Yutaka , Toyoshi Okada , Masakazu Suzuoki, Vector Unit Architecture for Emotion Synthesis, IEEE Micro, v.20 n.2, p.40-47, March 2000[doi>10.1109/40.848471]
Parag K. Lala, Self-checking and fault-tolerant digital design, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2000
Hsien-Hsin S. Lee , Gary S. Tyson, Region-based caching: an energy-delay efficient memory architecture for embedded processors, Proceedings of the 2000 international conference on Compilers, architecture, and synthesis for embedded systems, p.120-127, November 17-19, 2000, San Jose, California, USA[doi>10.1145/354880.354898]
Haris Lekatsas , Jörg Henkel , Wayne Wolf, Code compression for low power embedded system design, Proceedings of the 37th Annual Design Automation Conference, p.294-299, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337423]
S. Y. Liao , S. Devadas , K. Keutzer, Code density optimization for embedded DSP processors using data compression techniques, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.7, p.601-608, November 2006[doi>10.1109/43.709398]
Lu, N. C. C. and Chao, H. 1984. Half-VDD bit line sensing scheme in CMOS DRAM. IEEE J. Solid-State Circuits 19, 451--454.
Mai, K., Mori, T., Amrutur, B., Ho, R., Wilburn, B., and Horowitz, M. 1998. Low-power SRAM design usig half-swing pulse-mode techniques. IEEE J. Solid-State Circuits 33, 1659--1671.
Milutinovic, V., Markovic, B., Tomasevic, M., and Tremblay, M. 1996. The split temporal/spatial cache: A complexity analysis. In SCIzzL-6 Workshop (Santa Clara, CA, Sept.), 89--96.
Minato, O., et al. 1984. A 20ns 64K CMOS RAM. ISSCC Dig. Tech. Papers (Feb.), 222--223.
Lode Nachtergaele , Francky Catthoor , Chidamber Kulkarni, Random-Access Data Storage Components in Customized Architectures, IEEE Design & Test, v.18 n.3, p.40-54, May 2001[doi>10.1109/54.922802]
Nemati, F. and Plummer, J. 1998. A novel, high density, low voltage SRAM cell with a vertical NDR device. In IEEE Symposium on VLSI Technology, 66--67.
P. R. Panda , F. Catthoor , N. D. Dutt , K. Danckaert , E. Brockmeyer , C. Kulkarni , A. Vandercappelle , P. G. Kjeldsberg, Data and memory optimization techniques for embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.2, p.149-206, April 2001[doi>10.1145/375977.375978]
Preeti Ranjan Panda , Alexandru Nicolau , Nikil Dutt, Memory Issues in Embedded Systems-on-Chip: Optimizations and Exploration, Kluwer Academic Publishers, Norwell, MA, 1998
Preeti Ranjan Panda , Nikil D. Dutt , Alexandru Nicolau, On-chip vs. off-chip memory: the data partitioning problem in embedded processor-based systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.3, p.682-704, July 2000[doi>10.1145/348019.348570]
Massoud Pedram , Jan M. Rabaey, Power Aware Design Methodologies, Kluwer Academic Publishers, Norwell, MA, 2002
Michael Powell , Se-Hyun Yang , Babak Falsafi , Kaushik Roy , T. N. Vijaykumar, Reducing leakage in a high-performance deep-submicron instruction cache, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.1, p.77-90, Feb. 2001[doi>10.1109/92.920821]
Prince, B. 1997. Semiconductor Memories, 2d ed., Wiley, New York.
Rochit Rajsuman, Design and Test of Large Embedded Memories: An Overview, IEEE Design & Test, v.18 n.3, p.16-27, May 2001[doi>10.1109/54.922800]
Sarrazin, D. and Malek, M. 1984. Fault-tolerant semiconductor memories. IEEE Comput. 17, 8, 49--56.
Sasaki, K., et al. 1989. A 9-ns 1-Mbit CMOS RAM. IEEE J. Solid-State Circuits 24, 1219--1225.
Volker Schöber , Steffen Paul , Olivier Picot, Memory built-in self-repair using redundant words, Proceedings of the IEEE International Test Conference 2001, p.995-1001, October 30-November 01, 2001
André Seznec, A case for two-way skewed-associative caches, Proceedings of the 20th annual international symposium on computer architecture, p.169-178, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165152]
Wen-Tsong Shiue , Chaitali Chakrabarti, Memory exploration for low power, embedded systems, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.140-145, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309902]
Strauss, K. and Daud, T. 2000. Overview of radiation tolerant unlimited write cycle non-volatile memory. In IEEE Aereospace Conference (Mar), 399-408.
Ching-Long Su , Alvin M. Despain, Cache design trade-offs for power and performance optimization: a case study, Proceedings of the 1995 international symposium on Low power design, p.63-68, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224093]
Suzuoki, M., et al. 1999. A microprocessor with a 128-bit CPU, ten floating-point MACs, four floating-point dividers and an MPEG-2 decoder. IEEE J. Solid-State Circuits 34, 11, 1608--1618.
Takahashi, M., et al. 2000. A 60-MHz 240-mW MPEG-4 videophone LSI with 16-Mb embedded DRAM. IEEE J. Solid-State Circuits 35, 11, 1713--1721.
Takasu, H. 2001. Ferroelectric memories and their applications. Microelectron. Eng. 59, 237--246.
Tanaka, H., et al. 1992. Stabilization of voltage limiter circuit for high-density DRAM's using pole-zero compensation. IEICE Trans. Electron. E75-C, 1 (Nov.), 1333--1343.
Wei Tang , R. Gupta , A. Nicolau, Power Savings in Embedded Processors through Decode Filer Cache, Proceedings of the conference on Design, automation and test in Europe, p.443, March 04-08, 2002
Usami, K. and Kawabe, N. 2000. Low-power technique for on-chip memory using biased partitioning and access concentration. In IEEE Custom Integrated Circuits Conference (May), 214--220.
Virage Logic The STAR Memory System, www.viragelogic.com.
Stephen J. Walsh , John A. Board, Pollution control caching, Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors, p.300, October 02-04, 1995
Watanabe, T., Fujita, R., and Yanagisawa, K. 1997. Low-power and high-speed advantages of DRAM-logic integration for multimedia systems. IECE Trans. Electron. E80-C, 12, 1523--1531.
White, M., Adams, D., and Bu, J. 2000. On the go with SONOS. IEEE Circuits Devices 16, 4, 22--31.
Jun Yang , Youtao Zhang , Rajiv Gupta, Frequent value compression in data caches, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.258-265, December 2000, Monterey, California, USA[doi>10.1145/360128.360154]
Yukihiro Yoshida , Bao-Yu Song , Hiroyuki Okuhata , Takao Onoye , Isao Shirakawa, An object code compression approach to embedded processors, Proceedings of the 1997 international symposium on Low power electronics and design, p.265-268, August 18-20, 1997, Monterey, California, USA[doi>10.1145/263272.263349]
Yervant Zorian, Yield improvement and repair trade-off for large embedded memories, Proceedings of the conference on Design, automation and test in Europe, p.69-70, March 27-30, 2000, Paris, France[doi>10.1145/343647.343704]
