

================================================================
== Vitis HLS Report for 'funcDataflow_double_16_1_16_8'
================================================================
* Date:           Sun May  5 21:30:45 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.541 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      612|      612|  2.040 us|  2.040 us|  612|  612|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_883_2_VITIS_LOOP_887_3  |       49|       49|         3|          1|          1|    48|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:887]   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883]   --->   Operation 10 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Order, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataU_out, i64 666, i64 31, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataA, i64 666, i64 31, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lda_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lda"   --->   Operation 15 'read' 'lda_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%m_s_right_7_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_s_right_7_val"   --->   Operation 16 'read' 'm_s_right_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%m_s_right_6_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_s_right_6_val"   --->   Operation 17 'read' 'm_s_right_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%m_s_right_5_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_s_right_5_val"   --->   Operation 18 'read' 'm_s_right_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%m_s_right_4_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_s_right_4_val"   --->   Operation 19 'read' 'm_s_right_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%m_s_right_3_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_s_right_3_val"   --->   Operation 20 'read' 'm_s_right_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%m_s_right_2_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_s_right_2_val"   --->   Operation 21 'read' 'm_s_right_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%m_s_right_1_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_s_right_1_val"   --->   Operation 22 'read' 'm_s_right_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%m_s_right_0_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_s_right_0_val"   --->   Operation 23 'read' 'm_s_right_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%m_c_right_7_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_c_right_7_val"   --->   Operation 24 'read' 'm_c_right_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%m_c_right_6_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_c_right_6_val"   --->   Operation 25 'read' 'm_c_right_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%m_c_right_5_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_c_right_5_val"   --->   Operation 26 'read' 'm_c_right_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%m_c_right_4_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_c_right_4_val"   --->   Operation 27 'read' 'm_c_right_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%m_c_right_3_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_c_right_3_val"   --->   Operation 28 'read' 'm_c_right_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%m_c_right_2_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_c_right_2_val"   --->   Operation 29 'read' 'm_c_right_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%m_c_right_1_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_c_right_1_val"   --->   Operation 30 'read' 'm_c_right_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%m_c_right_0_val_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_c_right_0_val"   --->   Operation 31 'read' 'm_c_right_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i"   --->   Operation 32 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%Order1 = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:867]   --->   Operation 33 'alloca' 'Order1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%Order1_1 = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:867]   --->   Operation 34 'alloca' 'Order1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%Order1_2 = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:867]   --->   Operation 35 'alloca' 'Order1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%m_c_right1 = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:868]   --->   Operation 36 'alloca' 'm_c_right1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%m_c_right1_1 = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:868]   --->   Operation 37 'alloca' 'm_c_right1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%m_c_right1_2 = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:868]   --->   Operation 38 'alloca' 'm_c_right1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%m_s_right1 = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:869]   --->   Operation 39 'alloca' 'm_s_right1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%m_s_right1_1 = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:869]   --->   Operation 40 'alloca' 'm_s_right1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%m_s_right1_2 = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:869]   --->   Operation 41 'alloca' 'm_s_right1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i_read, i4 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 42 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln883 = store i2 0, i2 %k" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883]   --->   Operation 44 'store' 'store_ln883' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln887 = store i5 0, i5 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:887]   --->   Operation 45 'store' 'store_ln887' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln883 = br void %for.inc33" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883]   --->   Operation 46 'br' 'br_ln883' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.36>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883]   --->   Operation 47 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.70ns)   --->   "%icmp_ln883 = icmp_eq  i6 %indvar_flatten_load, i6 48" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883]   --->   Operation 48 'icmp' 'icmp_ln883' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln883_1 = add i6 %indvar_flatten_load, i6 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883]   --->   Operation 49 'add' 'add_ln883_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln883 = br i1 %icmp_ln883, void %for.inc36, void %for.inc180" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883]   --->   Operation 50 'br' 'br_ln883' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:887]   --->   Operation 51 'load' 'j_load' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%k_load = load i2 %k" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883]   --->   Operation 52 'load' 'k_load' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.43ns)   --->   "%add_ln883 = add i2 %k_load, i2 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883]   --->   Operation 53 'add' 'add_ln883' <Predicate = (!icmp_ln883)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.70ns)   --->   "%icmp_ln887 = icmp_eq  i5 %j_load, i5 16" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:887]   --->   Operation 54 'icmp' 'icmp_ln887' <Predicate = (!icmp_ln883)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.27ns)   --->   "%select_ln883 = select i1 %icmp_ln887, i5 0, i5 %j_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883]   --->   Operation 55 'select' 'select_ln883' <Predicate = (!icmp_ln883)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.27ns)   --->   "%select_ln883_1 = select i1 %icmp_ln887, i2 %add_ln883, i2 %k_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883]   --->   Operation 56 'select' 'select_ln883_1' <Predicate = (!icmp_ln883)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln887 = zext i5 %select_ln883" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:887]   --->   Operation 57 'zext' 'zext_ln887' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln887 = trunc i5 %select_ln883" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:887]   --->   Operation 58 'trunc' 'trunc_ln887' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%Order1_addr = getelementptr i32 %Order1, i64 0, i64 %zext_ln887" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 59 'getelementptr' 'Order1_addr' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%Order1_1_addr = getelementptr i32 %Order1_1, i64 0, i64 %zext_ln887" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 60 'getelementptr' 'Order1_1_addr' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%Order1_2_addr = getelementptr i32 %Order1_2, i64 0, i64 %zext_ln887" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 61 'getelementptr' 'Order1_2_addr' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.58ns)   --->   "%tmp = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %m_c_right_0_val_read, i3 1, i64 %m_c_right_1_val_read, i3 2, i64 %m_c_right_2_val_read, i3 3, i64 %m_c_right_3_val_read, i3 4, i64 %m_c_right_4_val_read, i3 5, i64 %m_c_right_5_val_read, i3 6, i64 %m_c_right_6_val_read, i3 7, i64 %m_c_right_7_val_read, i64 <undef>, i3 %trunc_ln887" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:891]   --->   Operation 62 'sparsemux' 'tmp' <Predicate = (!icmp_ln883)> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%m_c_right1_addr = getelementptr i64 %m_c_right1, i64 0, i64 %zext_ln887" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:891]   --->   Operation 63 'getelementptr' 'm_c_right1_addr' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%m_c_right1_1_addr = getelementptr i64 %m_c_right1_1, i64 0, i64 %zext_ln887" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:891]   --->   Operation 64 'getelementptr' 'm_c_right1_1_addr' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%m_c_right1_2_addr = getelementptr i64 %m_c_right1_2, i64 0, i64 %zext_ln887" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:891]   --->   Operation 65 'getelementptr' 'm_c_right1_2_addr' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.58ns)   --->   "%tmp_s = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %m_s_right_0_val_read, i3 1, i64 %m_s_right_1_val_read, i3 2, i64 %m_s_right_2_val_read, i3 3, i64 %m_s_right_3_val_read, i3 4, i64 %m_s_right_4_val_read, i3 5, i64 %m_s_right_5_val_read, i3 6, i64 %m_s_right_6_val_read, i3 7, i64 %m_s_right_7_val_read, i64 <undef>, i3 %trunc_ln887" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:892]   --->   Operation 66 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln883)> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%m_s_right1_addr = getelementptr i64 %m_s_right1, i64 0, i64 %zext_ln887" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:892]   --->   Operation 67 'getelementptr' 'm_s_right1_addr' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%m_s_right1_1_addr = getelementptr i64 %m_s_right1_1, i64 0, i64 %zext_ln887" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:892]   --->   Operation 68 'getelementptr' 'm_s_right1_1_addr' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%m_s_right1_2_addr = getelementptr i64 %m_s_right1_2, i64 0, i64 %zext_ln887" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:892]   --->   Operation 69 'getelementptr' 'm_s_right1_2_addr' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.66ns)   --->   "%switch_ln890 = switch i2 %select_ln883_1, void %arrayidx32109.case.2, i2 0, void %arrayidx32109.case.0, i2 1, void %arrayidx32109.case.1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 70 'switch' 'switch_ln890' <Predicate = (!icmp_ln883)> <Delay = 0.66>
ST_2 : Operation 71 [1/1] (0.71ns)   --->   "%store_ln891 = store i64 %tmp, i4 %m_c_right1_1_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:891]   --->   Operation 71 'store' 'store_ln891' <Predicate = (!icmp_ln883 & select_ln883_1 == 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 72 [1/1] (0.71ns)   --->   "%store_ln892 = store i64 %tmp_s, i4 %m_s_right1_1_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:892]   --->   Operation 72 'store' 'store_ln892' <Predicate = (!icmp_ln883 & select_ln883_1 == 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 73 [1/1] (0.71ns)   --->   "%store_ln891 = store i64 %tmp, i4 %m_c_right1_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:891]   --->   Operation 73 'store' 'store_ln891' <Predicate = (!icmp_ln883 & select_ln883_1 == 0)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 74 [1/1] (0.71ns)   --->   "%store_ln892 = store i64 %tmp_s, i4 %m_s_right1_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:892]   --->   Operation 74 'store' 'store_ln892' <Predicate = (!icmp_ln883 & select_ln883_1 == 0)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 75 [1/1] (0.71ns)   --->   "%store_ln891 = store i64 %tmp, i4 %m_c_right1_2_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:891]   --->   Operation 75 'store' 'store_ln891' <Predicate = (!icmp_ln883 & select_ln883_1 != 0 & select_ln883_1 != 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 76 [1/1] (0.71ns)   --->   "%store_ln892 = store i64 %tmp_s, i4 %m_s_right1_2_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:892]   --->   Operation 76 'store' 'store_ln892' <Predicate = (!icmp_ln883 & select_ln883_1 != 0 & select_ln883_1 != 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 77 [1/1] (0.70ns)   --->   "%add_ln887 = add i5 %select_ln883, i5 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:887]   --->   Operation 77 'add' 'add_ln887' <Predicate = (!icmp_ln883)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.38ns)   --->   "%store_ln883 = store i6 %add_ln883_1, i6 %indvar_flatten" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883]   --->   Operation 78 'store' 'store_ln883' <Predicate = (!icmp_ln883)> <Delay = 0.38>
ST_2 : Operation 79 [1/1] (0.38ns)   --->   "%store_ln883 = store i2 %select_ln883_1, i2 %k" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883]   --->   Operation 79 'store' 'store_ln883' <Predicate = (!icmp_ln883)> <Delay = 0.38>
ST_2 : Operation 80 [1/1] (0.38ns)   --->   "%store_ln887 = store i5 %add_ln887, i5 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:887]   --->   Operation 80 'store' 'store_ln887' <Predicate = (!icmp_ln883)> <Delay = 0.38>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln887 = br void %for.inc33" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:887]   --->   Operation 81 'br' 'br_ln887' <Predicate = (!icmp_ln883)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.90>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i5 %select_ln883" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 82 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.70ns)   --->   "%add_ln890 = add i8 %tmp_14, i8 %zext_ln890" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 83 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln890_1 = zext i8 %add_ln890" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 84 'zext' 'zext_ln890_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%Order_addr = getelementptr i32 %Order, i64 0, i64 %zext_ln890_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 85 'getelementptr' 'Order_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (1.19ns)   --->   "%Order_load = load i8 %Order_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 86 'load' 'Order_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_883_2_VITIS_LOOP_887_3_str"   --->   Operation 87 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48"   --->   Operation 88 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln889 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:889]   --->   Operation 89 'specpipeline' 'specpipeline_ln889' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/2] (1.19ns)   --->   "%Order_load = load i8 %Order_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 90 'load' 'Order_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 91 [1/1] (0.69ns)   --->   "%store_ln890 = store i32 %Order_load, i4 %Order1_1_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 91 'store' 'store_ln890' <Predicate = (select_ln883_1 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln892 = br void %arrayidx32109.exit" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:892]   --->   Operation 92 'br' 'br_ln892' <Predicate = (select_ln883_1 == 1)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.69ns)   --->   "%store_ln890 = store i32 %Order_load, i4 %Order1_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 93 'store' 'store_ln890' <Predicate = (select_ln883_1 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln892 = br void %arrayidx32109.exit" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:892]   --->   Operation 94 'br' 'br_ln892' <Predicate = (select_ln883_1 == 0)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.69ns)   --->   "%store_ln890 = store i32 %Order_load, i4 %Order1_2_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890]   --->   Operation 95 'store' 'store_ln890' <Predicate = (select_ln883_1 != 0 & select_ln883_1 != 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln892 = br void %arrayidx32109.exit" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:892]   --->   Operation 96 'br' 'br_ln892' <Predicate = (select_ln883_1 != 0 & select_ln883_1 != 1)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 97 [2/2] (0.00ns)   --->   "%call_ln898 = call void @unrollRow<double, 16, 1, 16>9, i32 %lda_read, i32 %Order1, i64 %m_c_right1, i64 %m_s_right1, i64 %dataA" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:898]   --->   Operation 97 'call' 'call_ln898' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 98 [1/2] (0.00ns)   --->   "%call_ln898 = call void @unrollRow<double, 16, 1, 16>9, i32 %lda_read, i32 %Order1, i64 %m_c_right1, i64 %m_s_right1, i64 %dataA" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:898]   --->   Operation 98 'call' 'call_ln898' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 99 [2/2] (0.00ns)   --->   "%call_ln908 = call void @unrollRow<double, 16, 1, 16>9, i32 %lda_read, i32 %Order1_1, i64 %m_c_right1_1, i64 %m_s_right1_1, i64 %dataU_out" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:908]   --->   Operation 99 'call' 'call_ln908' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 100 [2/2] (0.00ns)   --->   "%call_ln919 = call void @unrollCol<double, 16, 1, 16>10, i32 %lda_read, i32 %Order1_2, i64 %m_c_right1_2, i64 %m_s_right1_2, i64 %dataA" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:919]   --->   Operation 100 'call' 'call_ln919' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln908 = call void @unrollRow<double, 16, 1, 16>9, i32 %lda_read, i32 %Order1_1, i64 %m_c_right1_1, i64 %m_s_right1_1, i64 %dataU_out" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:908]   --->   Operation 101 'call' 'call_ln908' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln919 = call void @unrollCol<double, 16, 1, 16>10, i32 %lda_read, i32 %Order1_2, i64 %m_c_right1_2, i64 %m_s_right1_2, i64 %dataA" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:919]   --->   Operation 102 'call' 'call_ln919' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln926 = ret" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:926]   --->   Operation 103 'ret' 'ret_ln926' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 6 bit ('indvar_flatten') [24]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [56]  (0.387 ns)

 <State 2>: 2.366ns
The critical path consists of the following:
	'load' operation 5 bit ('j_load', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:887) on local variable 'j', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:887 [66]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln887', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:887) [71]  (0.707 ns)
	'select' operation 2 bit ('select_ln883_1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:883) [73]  (0.278 ns)
	'store' operation 0 bit ('store_ln891', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:891) of variable 'tmp', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:891 on array 'm_c_right1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:868 [101]  (0.714 ns)
	blocking operation 0.666906 ns on control path)

 <State 3>: 1.901ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln890', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890) [76]  (0.705 ns)
	'getelementptr' operation 8 bit ('Order_addr', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890) [78]  (0.000 ns)
	'load' operation 32 bit ('Order_load', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890) on array 'Order' [81]  (1.196 ns)

 <State 4>: 1.895ns
The critical path consists of the following:
	'load' operation 32 bit ('Order_load', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890) on array 'Order' [81]  (1.196 ns)
	'store' operation 0 bit ('store_ln890', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890) of variable 'Order_load', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:890 on array 'Order1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:867 [100]  (0.699 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
