--------------------------------------------------------------------------------
-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: M.63c
--  \   \         Application: netgen
--  /   /         Filename: div_gen_v3_0.vhd
-- /___/   /\     Timestamp: Tue May 28 20:04:17 2013
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -w -sim -ofmt vhdl ./tmp/_cg\div_gen_v3_0.ngc ./tmp/_cg\div_gen_v3_0.vhd 
-- Device	: 3s5000fg676-4
-- Input file	: ./tmp/_cg/div_gen_v3_0.ngc
-- Output file	: ./tmp/_cg/div_gen_v3_0.vhd
-- # of Entities	: 1
-- Design Name	: div_gen_v3_0
-- Xilinx	: C:\Xilinx\12.2\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------


-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity div_gen_v3_0 is
  port (
    rfd : out STD_LOGIC; 
    clk : in STD_LOGIC := 'X'; 
    dividend : in STD_LOGIC_VECTOR ( 18 downto 0 ); 
    quotient : out STD_LOGIC_VECTOR ( 18 downto 0 ); 
    divisor : in STD_LOGIC_VECTOR ( 9 downto 0 ); 
    fractional : out STD_LOGIC_VECTOR ( 9 downto 0 ) 
  );
end div_gen_v3_0;

architecture STRUCTURE of div_gen_v3_0 is
  signal NlwRenamedSig_OI_rfd : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_1_1786 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_2_1785 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_0_1784 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_3_1783 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_4_1782 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_5_1781 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_6_1780 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_7_1779 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_8_1778 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_9_1777 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_0_1776 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_1_1775 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_2_1774 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_3_1773 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_4_1772 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_5_1771 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_6_1770 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_7_1769 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_8_1768 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_9_1767 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_10_1766 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_11_1765 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_12_1764 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_13_1763 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_14_1762 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_15_1761 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_16_1760 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_17_1759 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_18_1758 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_19_1_1_1757 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_19_1_0_1756 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_20_0_1_1755 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_20_0_0_1754 : STD_LOGIC;
 
  signal BU2_N10 : STD_LOGIC; 
  signal BU2_N8 : STD_LOGIC; 
  signal BU2_N6 : STD_LOGIC; 
  signal BU2_N4 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20_1_2_1749 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_N4 : STD_LOGIC;
 
  signal BU2_N12 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_N7 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20_1_1_1744 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_quot_det : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt_1732 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_inv_o : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt_146 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt_118 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_sync_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_sync_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_start_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_start_opt_has_pipe_first_q : STD_LOGIC;
 
  signal BU2_divide_by_zero : STD_LOGIC; 
  signal NLW_VCC_P_UNCONNECTED : STD_LOGIC; 
  signal NLW_GND_G_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_19_1_0_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_20_0_0_Q_UNCONNECTED : STD_LOGIC;
 
  signal dividend_2 : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal divisor_3 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal quotient_4 : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal fractional_5 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a : STD_LOGIC_VECTOR ( 18 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q : STD_LOGIC_VECTOR ( 10 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_di : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi : STD_LOGIC_VECTOR ( 18 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_19 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a : STD_LOGIC_VECTOR ( 8 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a : STD_LOGIC_VECTOR ( 17 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy : STD_LOGIC_VECTOR ( 17 downto 0 ); 
begin
  dividend_2(18) <= dividend(18);
  dividend_2(17) <= dividend(17);
  dividend_2(16) <= dividend(16);
  dividend_2(15) <= dividend(15);
  dividend_2(14) <= dividend(14);
  dividend_2(13) <= dividend(13);
  dividend_2(12) <= dividend(12);
  dividend_2(11) <= dividend(11);
  dividend_2(10) <= dividend(10);
  dividend_2(9) <= dividend(9);
  dividend_2(8) <= dividend(8);
  dividend_2(7) <= dividend(7);
  dividend_2(6) <= dividend(6);
  dividend_2(5) <= dividend(5);
  dividend_2(4) <= dividend(4);
  dividend_2(3) <= dividend(3);
  dividend_2(2) <= dividend(2);
  dividend_2(1) <= dividend(1);
  dividend_2(0) <= dividend(0);
  quotient(18) <= quotient_4(18);
  quotient(17) <= quotient_4(17);
  quotient(16) <= quotient_4(16);
  quotient(15) <= quotient_4(15);
  quotient(14) <= quotient_4(14);
  quotient(13) <= quotient_4(13);
  quotient(12) <= quotient_4(12);
  quotient(11) <= quotient_4(11);
  quotient(10) <= quotient_4(10);
  quotient(9) <= quotient_4(9);
  quotient(8) <= quotient_4(8);
  quotient(7) <= quotient_4(7);
  quotient(6) <= quotient_4(6);
  quotient(5) <= quotient_4(5);
  quotient(4) <= quotient_4(4);
  quotient(3) <= quotient_4(3);
  quotient(2) <= quotient_4(2);
  quotient(1) <= quotient_4(1);
  quotient(0) <= quotient_4(0);
  divisor_3(9) <= divisor(9);
  divisor_3(8) <= divisor(8);
  divisor_3(7) <= divisor(7);
  divisor_3(6) <= divisor(6);
  divisor_3(5) <= divisor(5);
  divisor_3(4) <= divisor(4);
  divisor_3(3) <= divisor(3);
  divisor_3(2) <= divisor(2);
  divisor_3(1) <= divisor(1);
  divisor_3(0) <= divisor(0);
  rfd <= NlwRenamedSig_OI_rfd;
  fractional(9) <= fractional_5(9);
  fractional(8) <= fractional_5(8);
  fractional(7) <= fractional_5(7);
  fractional(6) <= fractional_5(6);
  fractional(5) <= fractional_5(5);
  fractional(4) <= fractional_5(4);
  fractional(3) <= fractional_5(3);
  fractional(2) <= fractional_5(2);
  fractional(1) <= fractional_5(1);
  fractional(0) <= fractional_5(0);
  VCC_0 : VCC
    port map (
      P => NLW_VCC_P_UNCONNECTED
    );
  GND_1 : GND
    port map (
      G => NLW_GND_G_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_1_1786
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_1 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(1),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_1_1786

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_2_1785
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_2 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(2),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_2_1785

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_0_1784
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_0 : 
SRL16
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(0),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_0_1784

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_3_1783
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_3 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(3),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_3_1783

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_4_1782
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_4 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(4),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_4_1782

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_5_1781
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_5 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(5),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_5_1781

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_6_1780
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_6 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(6),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_6_1780

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_7_1779
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_7 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(7),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_7_1779

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_8_1778
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_8 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(8),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_8_1778

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_9_1777
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_9 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(9),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_Mshreg_opt_has_pipe_first_q_9_1777

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_0_1776
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_0 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(0),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_0_1776

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_1_1775
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_1 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(1),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_1_1775

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_2_1774
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_2 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(2),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_2_1774

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_3_1773
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_3 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(3),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_3_1773

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_4_1772
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_4 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(4),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_4_1772

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_5_1771
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_5 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(5),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_5_1771

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_6_1770
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_6 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(6),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_6_1770

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_7_1769
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_7 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(7),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_7_1769

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_8_1768
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_8 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(8),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_8_1768

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_9_1767
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_9 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(9),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_9_1767

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_10_1766
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_10 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(10),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_10_1766

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_11_1765
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_11 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(11),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_11_1765

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_12_1764
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_12 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(12),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_12_1764

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_13_1763
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_13 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(13),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_13_1763

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_14_1762
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_14 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(14),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_14_1762

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_15_1761
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_15 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(15),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_15_1761

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_16_1760
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_16 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(16),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_16_1760

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_17_1759
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_17_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_17 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(17),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_17_1759

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_18 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_18_1758
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_18_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_18 : 
SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(18),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_Mshreg_opt_has_pipe_first_q_18_1758

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_19_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_19_1_1_1757,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_19(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_19_1_1 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_divide_by_zero,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_19_1_0_1756,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_19_1_1_1757
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_19_1_0 : SRLC16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rfd,
      A1 => NlwRenamedSig_OI_rfd,
      A2 => NlwRenamedSig_OI_rfd,
      A3 => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q(1),
      Q => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_19_1_0_Q_UNCONNECTED
,
      Q15 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_19_1_0_1756
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_20_0_1_1755,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_20_0_1 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rfd,
      A1 => BU2_divide_by_zero,
      A2 => BU2_divide_by_zero,
      A3 => BU2_divide_by_zero,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_20_0_0_1754,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_20_0_1_1755
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_20_0_0 : SRLC16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rfd,
      A1 => NlwRenamedSig_OI_rfd,
      A2 => NlwRenamedSig_OI_rfd,
      A3 => NlwRenamedSig_OI_rfd,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q(0),
      Q => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_20_0_0_Q_UNCONNECTED
,
      Q15 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_20_0_0_1754
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_4_1_SW1 : 
LUT3_L
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_lut(0),
      LO => BU2_N10
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_8_111_SW1 : 
LUT3_L
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(5)
,
      LO => BU2_N8
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_8_111_SW0 : 
LUT4_L
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(5)
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(8)
,
      LO => BU2_N6
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_6_111_SW0 : 
LUT2_L
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(5)
,
      LO => BU2_N4
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_2_111 : 
LUT2_D
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_lut(0),
      LO => BU2_N12,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_N7
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_18_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_17_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_16_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_15_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_14_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_13_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_12_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_11_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_10_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_9_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_8_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_7_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_6_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_5_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_4_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_3_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_2_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_1_1_INV_0 : INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_inv_o1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20_1_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_19(1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20_1_2_1749
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20_1_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_19(1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20_1_1_1744
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(0)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt_1732
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => divisor_3(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt_146
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => dividend_2(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt_118
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_4_1 : 
LUT4
    generic map(
      INIT => X"666A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(4)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(1),
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(1)
,
      I3 => BU2_N10,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_2_12 : 
LUT4
    generic map(
      INIT => X"666A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(2)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(1),
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(1)
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_lut(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a101 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(18),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a91 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(17),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a81 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(16),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_8_12 : 
LUT4
    generic map(
      INIT => X"66A6"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(8)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(1),
      I2 => BU2_N8,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_N4,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_9_11 : 
LUT4
    generic map(
      INIT => X"66A6"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(9)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(1),
      I2 => BU2_N6,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_N4,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_7_11 : 
LUT4
    generic map(
      INIT => X"66A6"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(7)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(1),
      I2 => BU2_N4,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_N4,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a71 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a61 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(14),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a51 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(13),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a41 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(12),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a31 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(11),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a22 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(10),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a211 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(9)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a201 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(8)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a191 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(7)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a181 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(6)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_6_12 : 
LUT4
    generic map(
      INIT => X"666A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(6)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(1),
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(5)
,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_N4,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a171 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(5)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20_1_2_1749,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a161 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(4)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20_1_2_1749,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a151 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(3)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20_1_2_1749,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a141 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(2)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20_1_2_1749,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a121 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(1)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20_1_2_1749,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_1_11 : 
LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_lut(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_5_11 : 
LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(5)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(1),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_N4,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_5_111 : 
LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(2)
,
      I3 => BU2_N12,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_N4
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_3_11 : 
LUT4
    generic map(
      INIT => X"666A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(3)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(1),
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(2)
,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_N7,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mmux_i_simple_model_halfsum111 : 
LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(9),
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mmux_i_simple_model_halfsum101 : 
LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(8),
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mmux_i_simple_model_halfsum91 : 
LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(7),
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mmux_i_simple_model_halfsum81 : 
LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(6),
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mmux_i_simple_model_halfsum71 : 
LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(5),
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mmux_i_simple_model_halfsum61 : 
LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(4),
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mmux_i_simple_model_halfsum51 : 
LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(3),
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mmux_i_simple_model_halfsum41 : 
LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(2),
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mmux_i_simple_model_halfsum31 : 
LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(1),
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mmux_i_simple_model_halfsum12 : 
LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(0),
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_16_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_17_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_18_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_inv_o1 : LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_inv_o
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a101 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(8),
      I1 => divisor_3(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a91 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(7),
      I1 => divisor_3(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a81 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(6),
      I1 => divisor_3(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a71 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(5),
      I1 => divisor_3(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a61 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(4),
      I1 => divisor_3(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a51 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(3),
      I1 => divisor_3(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a41 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(2),
      I1 => divisor_3(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a31 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(1),
      I1 => divisor_3(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a201 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(9),
      I1 => dividend_2(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a191 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(8),
      I1 => dividend_2(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a181 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(7),
      I1 => dividend_2(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a171 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(6),
      I1 => dividend_2(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a161 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(5),
      I1 => dividend_2(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a151 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(4),
      I1 => dividend_2(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a141 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(3),
      I1 => dividend_2(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a131 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(2),
      I1 => dividend_2(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a121 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(1),
      I1 => dividend_2(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a91 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(17),
      I1 => dividend_2(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a81 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(16),
      I1 => dividend_2(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a71 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(15),
      I1 => dividend_2(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a61 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(14),
      I1 => dividend_2(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a51 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(13),
      I1 => dividend_2(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a41 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(12),
      I1 => dividend_2(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a31 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(11),
      I1 => dividend_2(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a21 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(10),
      I1 => dividend_2(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_Mxor_quot_det_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20_1_1_1744,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_quot_det
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_lut(0),
      Q => fractional_5(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(1),
      Q => fractional_5(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(2),
      Q => fractional_5(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(3),
      Q => fractional_5(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(4),
      Q => fractional_5(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(5),
      Q => fractional_5(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(6),
      Q => fractional_5(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(7),
      Q => fractional_5(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(8),
      Q => fractional_5(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(9),
      Q => fractional_5(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(0),
      Q => quotient_4(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(1),
      Q => quotient_4(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(2),
      Q => quotient_4(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(3),
      Q => quotient_4(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(4),
      Q => quotient_4(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(5),
      Q => quotient_4(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(6),
      Q => quotient_4(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(7),
      Q => quotient_4(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(8),
      Q => quotient_4(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(9),
      Q => quotient_4(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_10 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(10),
      Q => quotient_4(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_11 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(11),
      Q => quotient_4(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_12 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(12),
      Q => quotient_4(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_13 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(13),
      Q => quotient_4(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_14 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(14),
      Q => quotient_4(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_15 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(15),
      Q => quotient_4(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(16),
      Q => quotient_4(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_17 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(17),
      Q => quotient_4(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_18 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(18),
      Q => quotient_4(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_Q : MUXCY
    port map (
      CI => BU2_divide_by_zero,
      DI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_quot_det,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt_1732,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_0_Q : XORCY
    port map (
      CI => BU2_divide_by_zero,
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt_1732,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(0),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_1_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(0),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(1),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_2_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(1),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(2),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(2),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(3),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(3),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(4),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(4),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(5),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(5),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(6),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(6),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(7),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_8_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(7),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_9_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(8),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_9_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(8),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_10_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(9),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_10_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(9),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_11_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(10),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_11_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(10),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_12_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(11),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_12_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(11),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_13_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(12),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_13_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(12),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_14_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(13),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(14),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_14_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(13),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(14),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_15_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(14),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_15_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(14),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_16_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(15),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(16),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_16_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(15),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(16),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_17_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(16),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(17),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_17_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(16),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(17),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_18_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(17),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_lut(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_0_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(0),
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_di(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_1_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(1),
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_di(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_2_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(2),
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_di(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_3_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(3),
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_di(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_4_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(4),
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_di(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_5_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(5),
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_di(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_6_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(6),
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_di(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_7_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(7),
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_di(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_8_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(8),
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_di(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_9_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(9),
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_di(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_multandtop_carrymultand : 
MULT_AND
    port map (
      I0 => BU2_divide_by_zero,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_di(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_divide_by_zero,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_di(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_divide_by_zero,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_di(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_di(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_di(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_di(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_di(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_di(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_di(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_di(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_di(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_di(10)
,
      S => BU2_divide_by_zero,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => BU2_divide_by_zero,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_16_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_16_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_17_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_17_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(17),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(17),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(16),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(16),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(15),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(15),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(14),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(14),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(13),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(13),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(12),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(12),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(11),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(11),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(10),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(10),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(9),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(9),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(8),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(8),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(7),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(7),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(6),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(6),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(5),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(5),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(4),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(4),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(3),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(3),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(2),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(2),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(1),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_16_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(1),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(0),
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_17_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_inv_o(0),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_9_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_0_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_1_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_2_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_3_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_4_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_5_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_6_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_7_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_8_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => NlwRenamedSig_OI_rfd,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_18_Q
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => NlwRenamedSig_OI_rfd,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => BU2_divide_by_zero,
      S => NlwRenamedSig_OI_rfd,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => BU2_divide_by_zero,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => NlwRenamedSig_OI_rfd,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q_0 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_7_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_8_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_divisor_gen_divisor_dc1_del_divisor_msbs_opt_has_pipe_first_q_9_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_final_div_del_end_divisor_opt_has_pipe_first_q(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_adder_gen_reg_req_adsu_mod_inv_o,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_10 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_11 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_12 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_13 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_14 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_15 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(16),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_17 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(17),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_18 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(18),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_adder_gen_reg_req_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_opt_has_pipe_first_q_10_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_sync_opt_has_pipe_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_sync_opt_has_pipe_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_19(1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_20(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_Q : MUXCY
    port map (
      CI => BU2_divide_by_zero,
      DI => divisor_3(9),
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt_146,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_0_Q : XORCY
    port map (
      CI => BU2_divide_by_zero,
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt_146,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(0),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_1_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(0),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(1),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_2_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(1),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(2),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(2),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(3),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(3),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(4),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(4),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(5),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(5),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(6),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(6),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(7),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_8_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(7),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_9_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(8),
      LI => BU2_divide_by_zero,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_Q : MUXCY
    port map (
      CI => BU2_divide_by_zero,
      DI => dividend_2(18),
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt_118,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_0_Q : XORCY
    port map (
      CI => BU2_divide_by_zero,
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt_118,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_1_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(0),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_1_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(0),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_2_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(1),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_2_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(1),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_3_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(2),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_3_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(2),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_4_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(3),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_4_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(3),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_5_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(4),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_5_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(4),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_6_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(5),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_6_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(5),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_7_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(6),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_7_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(6),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_8_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(7),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_8_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(7),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_9_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(8),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_9_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(8),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_10_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(9),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_10_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(9),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_11_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(10),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_11_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(10),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_12_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(11),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_12_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(11),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_13_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(12),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_13_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(12),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_14_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(13),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(14),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_14_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(13),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(14),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_15_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(14),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_15_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(14),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_16_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(15),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(16),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_16_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(15),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(16),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_17_Q : MUXCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(16),
      DI => BU2_divide_by_zero,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(17),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_17_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(16),
      LI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(17),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_18_Q : XORCY
    port map (
      CI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(17),
      LI => BU2_divide_by_zero,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_sync_opt_has_pipe_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_start_opt_has_pipe_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_sync_opt_has_pipe_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_sync_opt_has_pipe_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_start_opt_has_pipe_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_sync_opt_has_pipe_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_start_opt_has_pipe_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => divisor_3(9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_start_opt_has_pipe_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_start_opt_has_pipe_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => dividend_2(18),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_start_opt_has_pipe_first_q
    );
  BU2_XST_VCC : VCC
    port map (
      P => NlwRenamedSig_OI_rfd
    );
  BU2_XST_GND : GND
    port map (
      G => BU2_divide_by_zero
    );

end STRUCTURE;

-- synthesis translate_on
