[2025-09-17 07:18:27] START suite=qualcomm_srv trace=srv684_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv684_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2607244 heartbeat IPC: 3.835 cumulative IPC: 3.835 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5053004 cumulative IPC: 3.958 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5053004 cumulative IPC: 3.958 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5053005 heartbeat IPC: 4.089 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 14038965 heartbeat IPC: 1.113 cumulative IPC: 1.113 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 23069192 heartbeat IPC: 1.107 cumulative IPC: 1.11 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 32044800 heartbeat IPC: 1.114 cumulative IPC: 1.111 (Simulation time: 00 hr 04 min 36 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 41077446 heartbeat IPC: 1.107 cumulative IPC: 1.11 (Simulation time: 00 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 50080846 heartbeat IPC: 1.111 cumulative IPC: 1.11 (Simulation time: 00 hr 06 min 50 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 59043370 heartbeat IPC: 1.116 cumulative IPC: 1.111 (Simulation time: 00 hr 08 min 00 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 68110118 heartbeat IPC: 1.103 cumulative IPC: 1.11 (Simulation time: 00 hr 09 min 09 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 77103844 heartbeat IPC: 1.112 cumulative IPC: 1.11 (Simulation time: 00 hr 10 min 18 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv684_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000022 cycles: 86118038 heartbeat IPC: 1.109 cumulative IPC: 1.11 (Simulation time: 00 hr 11 min 27 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 90099091 cumulative IPC: 1.11 (Simulation time: 00 hr 12 min 36 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 90099091 cumulative IPC: 1.11 (Simulation time: 00 hr 12 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv684_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.11 instructions: 100000000 cycles: 90099091
CPU 0 Branch Prediction Accuracy: 90.89% MPKI: 16.01 Average ROB Occupancy at Mispredict: 26.23
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3791
BRANCH_INDIRECT: 0.4179
BRANCH_CONDITIONAL: 13.08
BRANCH_DIRECT_CALL: 0.92
BRANCH_INDIRECT_CALL: 0.6027
BRANCH_RETURN: 0.6146


====Backend Stall Breakdown====
ROB_STALL: 88095
LQ_STALL: 0
SQ_STALL: 523566


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 102.36
REPLAY_LOAD: 90.169014
NON_REPLAY_LOAD: 21.03131

== Total ==
ADDR_TRANS: 5118
REPLAY_LOAD: 6402
NON_REPLAY_LOAD: 76575

== Counts ==
ADDR_TRANS: 50
REPLAY_LOAD: 71
NON_REPLAY_LOAD: 3641

cpu0->cpu0_STLB TOTAL        ACCESS:    1864955 HIT:    1860758 MISS:       4197 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1864955 HIT:    1860758 MISS:       4197 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 211.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8315147 HIT:    7315713 MISS:     999434 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6761950 HIT:    5934071 MISS:     827879 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     557502 HIT:     406280 MISS:     151222 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     988115 HIT:     974913 MISS:      13202 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7580 HIT:        449 MISS:       7131 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.44 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15029369 HIT:    8057914 MISS:    6971455 MSHR_MERGE:    1644723
cpu0->cpu0_L1I LOAD         ACCESS:   15029369 HIT:    8057914 MISS:    6971455 MSHR_MERGE:    1644723
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.63 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30457421 HIT:   26953671 MISS:    3503750 MSHR_MERGE:    1503431
cpu0->cpu0_L1D LOAD         ACCESS:   17100567 HIT:   15282071 MISS:    1818496 MSHR_MERGE:     383279
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13348298 HIT:   11670721 MISS:    1677577 MSHR_MERGE:    1120055
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8556 HIT:        879 MISS:       7677 MSHR_MERGE:         97
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.89 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12465663 HIT:   10555459 MISS:    1910204 MSHR_MERGE:     957326
cpu0->cpu0_ITLB LOAD         ACCESS:   12465663 HIT:   10555459 MISS:    1910204 MSHR_MERGE:     957326
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.069 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28873104 HIT:   27646013 MISS:    1227091 MSHR_MERGE:     315014
cpu0->cpu0_DTLB LOAD         ACCESS:   28873104 HIT:   27646013 MISS:    1227091 MSHR_MERGE:     315014
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.907 cycles
cpu0->LLC TOTAL        ACCESS:    1217221 HIT:    1167709 MISS:      49512 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     827879 HIT:     810204 MISS:      17675 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     151222 HIT:     123337 MISS:      27885 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     230989 HIT:     230828 MISS:        161 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7131 HIT:       3340 MISS:       3791 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 119.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3143
  ROW_BUFFER_MISS:      46207
  AVG DBUS CONGESTED CYCLE: 3.379
Channel 0 WQ ROW_BUFFER_HIT:        802
  ROW_BUFFER_MISS:      19723
  FULL:          0
Channel 0 REFRESHES ISSUED:       7508

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       514510       439351        78799         2246
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          210          357          216
  STLB miss resolved @ L2C                0           39           90          191           63
  STLB miss resolved @ LLC                0          197          393         1599          602
  STLB miss resolved @ MEM                0            2          271         2234         1999

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             162693        48374      1281159       121273          321
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           71          118           17
  STLB miss resolved @ L2C                0           44           91           32            8
  STLB miss resolved @ LLC                0           72          222          494           44
  STLB miss resolved @ MEM                0            0           74          202           55
[2025-09-17 07:31:03] END   suite=qualcomm_srv trace=srv684_ap (rc=0)
