
*** Running vivado
    with args -log myip_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source myip_v1_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source myip_v1_0.tcl -notrace
Command: synth_design -top myip_v1_0 -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7406 
ERROR: [Synth 8-1031] axi_vip_pkg is not declared [/auto/fse/ddowlin2/J-Drive/ECEn427Shared/vivado/ip_repo/edit_myip_v1_0.srcs/sources_1/new/tb.sv:3]
ERROR: [Synth 8-1031] design_1_axi_vip_0_0_pkg is not declared [/auto/fse/ddowlin2/J-Drive/ECEn427Shared/vivado/ip_repo/edit_myip_v1_0.srcs/sources_1/new/tb.sv:4]
INFO: [Synth 8-2350] module tb ignored due to previous errors [/auto/fse/ddowlin2/J-Drive/ECEn427Shared/vivado/ip_repo/edit_myip_v1_0.srcs/sources_1/new/tb.sv:6]
Failed to read verilog '/auto/fse/ddowlin2/J-Drive/ECEn427Shared/vivado/ip_repo/edit_myip_v1_0.srcs/sources_1/new/tb.sv'
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Sat Nov 23 21:27:46 2019...
