WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000000 cycles: 250064 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 03 sec)
Warmup complete CPU 0 instructions: 1000000 cycles: 250064 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 03 sec)
Simulation finished CPU 0 instructions: 1000003 cycles: 4249212 cumulative IPC: 0.2353 (Simulation time: 00 hr 00 min 28 sec)
Simulation complete CPU 0 instructions: 1000003 cycles: 4249212 cumulative IPC: 0.2353 (Simulation time: 00 hr 00 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/soplex_205B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2353 instructions: 1000003 cycles: 4249212
CPU 0 Branch Prediction Accuracy: 89.87% MPKI: 16.27 Average ROB Occupancy at Mispredict: 30.69
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.364
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 15.9
BRANCH_DIRECT_CALL: 0.014
BRANCH_INDIRECT_CALL: 0.002
BRANCH_RETURN: 0.015

LLC TOTAL        ACCESS:      70095 HIT:      16934 MISS:      53161
LLC LOAD         ACCESS:      47546 HIT:       4614 MISS:      42932
LLC RFO          ACCESS:      10443 HIT:        650 MISS:       9793
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      11434 HIT:      11434 MISS:          0
LLC TRANSLATION  ACCESS:        672 HIT:        236 MISS:        436
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 439.1 cycles
cpu0_DTLB TOTAL        ACCESS:     197183 HIT:     186081 MISS:      11102
cpu0_DTLB LOAD         ACCESS:     197183 HIT:     186081 MISS:      11102
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 60.03 cycles
cpu0_ITLB TOTAL        ACCESS:        148 HIT:        128 MISS:         20
cpu0_ITLB LOAD         ACCESS:        148 HIT:        128 MISS:         20
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 195.4 cycles
cpu0_L1D TOTAL        ACCESS:     235065 HIT:     123258 MISS:     111807
cpu0_L1D LOAD         ACCESS:     172844 HIT:     102295 MISS:      70549
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      59928 HIT:      20138 MISS:      39790
cpu0_L1D TRANSLATION  ACCESS:       2293 HIT:        825 MISS:       1468
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 222.3 cycles
cpu0_L1I TOTAL        ACCESS:        176 HIT:         49 MISS:        127
cpu0_L1I LOAD         ACCESS:        176 HIT:         49 MISS:        127
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 200 cycles
cpu0_L2C TOTAL        ACCESS:      82357 HIT:      23696 MISS:      58661
cpu0_L2C LOAD         ACCESS:      54896 HIT:       7350 MISS:      47546
cpu0_L2C RFO          ACCESS:      10538 HIT:         95 MISS:      10443
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      15483 HIT:      15483 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       1440 HIT:        768 MISS:        672
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 418.9 cycles
cpu0_STLB TOTAL        ACCESS:       4985 HIT:       2710 MISS:       2275
cpu0_STLB LOAD         ACCESS:       4985 HIT:       2710 MISS:       2275
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 321.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      35257
  ROW_BUFFER_MISS:      17891
 AVG DBUS CONGESTED CYCLE: 3.927
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        156
  FULL:        186
