Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /x/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto d6bd9f2d678743fd9b60b8d99f7bf270 --incr --debug typical --relax --mt 8 -d TESTBENCH=1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot edptb_behav xil_defaultlib.edptb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mc10181
Compiling module xil_defaultlib.mc10179
Compiling module xil_defaultlib.fm_mem
Compiling module xil_defaultlib.edp_default
Compiling module xil_defaultlib.edptb
Compiling module xil_defaultlib.glbl
Built simulation snapshot edptb_behav
