{:input (genetic.crossover/dumb-crossover 1282149357 (genetic.mutation/change-constant-value 35081917 (genetic.mutation/change-constant-value 81537226 (genetic.representation/genetic-representation "examples/58018.25F9EDF0.blif"))) (genetic.mutation/change-constant-value 2009301068 (genetic.mutation/change-constant-value 35081917 (genetic.mutation/change-constant-value 81537226 (genetic.representation/genetic-representation "examples/58018.25F9EDF0.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire:missing_edge , wire2_10, wire7_9);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  output wire2_10;\n  wire wire2_10;\n  wire wire4;\n  output wire7_9;\n  wire wire7_9;\n  wire wire8;\n  wire wire8_6;\n  wire wire8_9;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire8_6 = 2'h1 >> wire8;\n  assign \\wire:missing_edge  = 1'h1;\n  assign wire4 = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire2_10 = \\wire:missing_edge ;\n  assign wire7_9 = wire8_9;\n  assign \\wire:missing_edge  = wire8_6;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/7D301FA3.v:3.1-25.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire:missing_edge , wire2_10, wire7_9);\n  (* src = \"/tmp/fuzzmount6020635C/7D301FA3.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/7D301FA3.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/7D301FA3.v:7.10-7.18\" *)\n  output wire2_10;\n  wire wire2_10;\n  (* src = \"/tmp/fuzzmount6020635C/7D301FA3.v:9.8-9.13\" *)\n  wire wire4;\n  (* src = \"/tmp/fuzzmount6020635C/7D301FA3.v:10.10-10.17\" *)\n  output wire7_9;\n  wire wire7_9;\n  (* src = \"/tmp/fuzzmount6020635C/7D301FA3.v:13.8-13.15\" *)\n  wire wire8_6;\n  (* src = \"/tmp/fuzzmount6020635C/7D301FA3.v:14.8-14.15\" *)\n  wire wire8_9;\n  (* src = \"/tmp/fuzzmount6020635C/7D301FA3.v:15.10-15.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire2_10 = 1'h1;\n  assign wire4 = 1'h0;\n  assign wire7_9 = 1'hx;\n  assign wire8_6 = 1'h1;\n  assign wire8_9 = 1'hx;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 13:00:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o/src/top.v'.\nSBY 13:00:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o] Copy '/tmp/fuzzmount6020635C/7D301FA3.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o/src/7D301FA3.v'.\nSBY 13:00:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o] Copy '/tmp/fuzzmount6020635C/7D301FA3.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o/src/7D301FA3.post.v'.\nSBY 13:00:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o] engine_0: abc pdr\nSBY 13:00:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 13:00:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o] base: /tmp/fuzzmount6020635C/top.v:11: Warning: Identifier `\\clk' is implicitly declared.\nSBY 13:00:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount6020635C/7D301FA3.v:17$23_Y [0] between cell $shr$/tmp/fuzzmount6020635C/7D301FA3.v:17$23.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 13:00:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o] base: Warning: Wire presynth.\\wire7_9 is used but has no driver.\nSBY 13:00:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 13:00:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o] base: finished (returncode=0)\nSBY 13:00:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 13:00:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o] aig: Warning: Wire presynth.\\wire7_9 is used but has no driver.\nSBY 13:00:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 13:00:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o] aig: finished (returncode=0)\nSBY 13:00:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 13:00:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 13:00:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o] engine_0: Warning: The network has no constraints.\nSBY 13:00:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o] engine_0: Output 2 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 13:00:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o] engine_0: finished (returncode=0)\nSBY 13:00:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o] engine_0: Status returned by engine: FAIL\nSBY 13:00:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY 13:00:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 13:00:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o] summary: engine_0 (abc pdr) returned FAIL\nSBY 13:00:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o'.\nSBY 13:00:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp386qms0o] DONE (FAIL, rc=2)\n", :err ""}}}