<module name="SERDES_10G0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="WIZ16B2M4CT_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL" acronym="WIZ16B2M4CT_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL" offset="0x40" width="32" description="Startup state machine control register">
		<bitfield id="CMN_SSM_BANDGAP_TMR_4_0" width="5" begin="20" end="16" resetval="0x1" description="Bandgap enable state timer value : Value used for the timer when the startup state machine is in the bandgap enable state.  This timer delay is specified as the number of reference clocks to count.   This value creates a delay of 40 nSec. Note, when exiting common suspend mode, a total of 1000 nSec is required for the bandgap to be enabled.  This total delay is what is ultimately used to determine what the delay needs to be in the bandgap enable state.  Of this total time, 960 nSec of this time is accounted for in the suspend recovery state.  The remainder is accounted for here." range="20 - 16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_SSM_BIAS_TMR" acronym="WIZ16B2M4CT_CMN_SSM_BIAS_TMR" offset="0x44" width="32" description="Bias enable timer register">
		<bitfield id="CMN_SSM_BIAS_TMR_6_0" width="7" begin="6" end="0" resetval="0x25" description="Bias enable state timer value : Value used for the timer when the startup state machine is in the bias  enable state.  This timer delay is specified as the number of reference clocks to count. This value creates a delay of 1 uSec." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL" acronym="WIZ16B2M4CT_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL" offset="0x50" width="32" description="PLL 0 control state machine control register">
		<bitfield id="CMN_PLLSM0_PLLEN_TMR_3_0" width="4" begin="19" end="16" resetval="0x4" description="PLL enable state timer value : Value used for the timer when the startup state machine is in the PLL enable state.  This timer delay is specified as the number of reference clocks to count." range="19 - 16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLLSM0_PLLVREF_TMR__CMN_PLLSM0_PLLPRE_TMR" acronym="WIZ16B2M4CT_CMN_PLLSM0_PLLVREF_TMR__CMN_PLLSM0_PLLPRE_TMR" offset="0x54" width="32" description="PLL 0 pre-charge timer register">
		<bitfield id="CMN_PLLSM0_PLLPRE_TMR_7_0" width="8" begin="7" end="0" resetval="0x50" description="PLL pre-charge state timer value : Value used for the timer when the startup state machine is in the PLL pre-charge state.  This timer delay is specified as the number of reference clocks to count. This value creates a delay of 2 uSec." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLLSM0_PLLCLKDIS_TMR__CMN_PLLSM0_PLLLOCK_TMR" acronym="WIZ16B2M4CT_CMN_PLLSM0_PLLCLKDIS_TMR__CMN_PLLSM0_PLLLOCK_TMR" offset="0x58" width="32" description="PLL 0 lock delay timer register">
		<bitfield id="CMN_PLLSM0_PLLLOCK_TMR_9_0" width="10" begin="9" end="0" resetval="0x209" description="PLL lock delay state timer value : Value used for the timer when the startup state machine is in the PLL lock delay state.  This timer delay is specified as the number of reference clocks to count." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL" acronym="WIZ16B2M4CT_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL" offset="0x60" width="32" description="PLL 1 control state machine control register">
		<bitfield id="CMN_PLLSM1_PLLEN_TMR_3_0" width="4" begin="19" end="16" resetval="0x4" description="PLL enable state timer value : Value used for the timer when the startup state machine is in the PLL enable state.  This timer delay is specified as the number of reference clocks to count." range="19 - 16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLLSM1_PLLVREF_TMR__CMN_PLLSM1_PLLPRE_TMR" acronym="WIZ16B2M4CT_CMN_PLLSM1_PLLVREF_TMR__CMN_PLLSM1_PLLPRE_TMR" offset="0x64" width="32" description="PLL 1 pre-charge timer register">
		<bitfield id="CMN_PLLSM1_PLLPRE_TMR_7_0" width="8" begin="7" end="0" resetval="0x50" description="PLL pre-charge state timer value : Value used for the timer when the startup state machine is in the PLL pre-charge state.  This timer delay is specified as the number of reference clocks to count." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLLSM1_PLLCLKDIS_TMR__CMN_PLLSM1_PLLLOCK_TMR" acronym="WIZ16B2M4CT_CMN_PLLSM1_PLLCLKDIS_TMR__CMN_PLLSM1_PLLLOCK_TMR" offset="0x68" width="32" description="PLL 1 lock delay timer register">
		<bitfield id="CMN_PLLSM1_PLLLOCK_TMR_9_0" width="10" begin="9" end="0" resetval="0x209" description="PLL lock delay state timer value : Value used for the timer when the startup state machine is in the PLL lock delay state.  This timer delay is specified as the number of reference clocks to count." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR" acronym="WIZ16B2M4CT_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR" offset="0x80" width="32" description="Common power island control timer register">
		<bitfield id="CMN_CDIAG_CDB_PWRI_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Power island controller input override enable: When enabled, the power island control state machine input override bits in this register will drive the power island control state machine directly, and override any control from other state machines in the macro.  Note that this bit must never change state in the same register write that any of the override bits it controls in this register are changed. 1'b0: Override disabled 1'b1: Override enabled" range="31" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_CDB_PWRI_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Power island controller output override enable: When enabled, the power island control state machine output override bits in this register will drive the power island control state machine outputs, and override any control from power island control state machine.  Note that this bit must never change state in the same register write that any of the override bits it controls in this register are changed. 1'b0: Override disabled 1'b1: Override enabled" range="30" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_CDB_PWRI_OVRD_11" width="1" begin="27" end="27" resetval="0x0" description="Power suspend request override: When enabled, this bit will override the power_suspend_req input of the power island control state machine. Note that, whenever changing the state of this bit, no other CDB register access should be initiated for 1 uSec, to keep the CDB clock off while the power island state change transition is in progress." range="27" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_CDB_PWRI_OVRD_10" width="1" begin="26" end="26" resetval="0x0" description="Power suspend acknowledge: This is the current state of the power_suspend_ack output from the power island control state machine.  Note that this bit will always be set to 1'b1 after the power island is enabled, as a function of the power island controller input override enable bit in this register." range="26" rwaccess="R"/> 
		<bitfield id="CMN_CDIAG_CDB_PWRI_OVRD_9" width="1" begin="25" end="25" resetval="0x0" description="Power recover request override: When enabled, this bit will override the power_recover_req input of the power island control state machine. Note that, whenever changing the state of this bit, no other CDB register access should be initiated for 1 uSec, to keep the CDB clock off while the power island state change transition is in progress." range="25" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_CDB_PWRI_OVRD_8" width="1" begin="24" end="24" resetval="0x1" description="Power recover acknowledge: This is the current state of the power_recover_ack output from the power island control state machine.  Note that this bit will always be set to 1'b1 after the power island is enabled, as a function of the power island controller input override enable bit in this register." range="24" rwaccess="R"/> 
		<bitfield id="CMN_CDIAG_CDB_PWRI_OVRD_7_0" width="8" begin="23" end="16" resetval="0x36" description="Power island controller output override: When enabled, the bits in this field will override the output signals from the power island control state machine.  The following are the power island control state machine output signals, and the bits in this field that they are associated with. Bit 7: state_sandh Bit 6: state_ret_save Bit 5: state_ret_restore (active low) Bit 4: power_en_ph_1 Bit 3: power_en_ph_2 Bit 2: power_isolation Bit 1: power_por_reset_n Bit 0: power_rstr_reset_n The default value of the bits in this register are such that the power island is not forced to be switched on when the power island controller output override enable bit in this register is enabled. When using this register to switch this power island on and off, the bits in this field are required to change in a specific order with individual register writes. The writes must happen in the order specified below.  8'b00100100 : Power island is not being forced on 8'b10100100 8'b10110100 8'b10111100 8'b10111111 8'b10111011 8'b00111011 : Power island is being forced on 8'b10111011 8'b10111111 8'b11111111 8'b10111111 8'b10111110 8'b10100110 : Power island is being forced off, and in state retention 8'b10110110 8'b10111110 8'b10111111 8'b10011111 8'b10111111 8'b10111011 8'b00111011 : Power island is being forced on, with state restored Note: When using this output override option in conditions when the reference clock is off, the CDB registers on the power island will only be readable, and latency will be much longer.  The reason for this is the reference clock is normally used to synchronize control functions associated with this power island.  Therefore these control functions will not proceed as they would in normal operation.  This results in writes not being capable, and reads completing under the control of the watchdog timer." range="23 - 16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT" acronym="WIZ16B2M4CT_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT" offset="0x8C" width="32" description="Common common calibration power island control status register">
		<bitfield id="CMN_CDIAG_XCVRC_PWRI_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Power island controller input override enable: When enabled, the power island control state machine input override bits in this register will drive the power island control state machine directly, and override any control from other state machines in the macro.  Note that this bit must never change state in the same register write that any of the override bits it controls in this register are changed. 1'b0: Override disabled 1'b1: Override enabled" range="31" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_XCVRC_PWRI_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Power island controller output override enable: When enabled, the power island control state machine output override bits in this register will drive the power island control state machine outputs, and override any control from power island control state machine.  Note that this bit must never change state in the same register write that any of the override bits it controls in this register are changed. 1'b0: Override disabled 1'b1: Override enabled" range="30" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_XCVRC_PWRI_OVRD_11" width="1" begin="27" end="27" resetval="0x0" description="Power suspend request override: When enabled, this bit will override the power_suspend_req input of the power island control state machine." range="27" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_XCVRC_PWRI_OVRD_10" width="1" begin="26" end="26" resetval="0x1" description="Power suspend acknowledge: This is the current state of the power_suspend_ack output from the power island control state machine.  Note that this bit will always be set to 1'b1 after the power island is enabled, as a function of the power island controller input override enable bit in this register." range="26" rwaccess="R"/> 
		<bitfield id="CMN_CDIAG_XCVRC_PWRI_OVRD_9" width="1" begin="25" end="25" resetval="0x0" description="Power recover request override: When enabled, this bit will override the power_recover_req input of the power island control state machine." range="25" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_XCVRC_PWRI_OVRD_8" width="1" begin="24" end="24" resetval="0x0" description="Power recover acknowledge: This is the current state of the power_recover_ack output from the power island control state machine.  Note that this bit will always be set to 1'b1 after the power island is enabled, as a function of the power island controller input override enable bit in this register." range="24" rwaccess="R"/> 
		<bitfield id="CMN_CDIAG_XCVRC_PWRI_OVRD_7_0" width="8" begin="23" end="16" resetval="0x36" description="Power island controller output override: When enabled, the bits in this field will override the output signals from the power island control state machine.  The following are the power island control state machine output signals, and the bits in this field that they are associated with. Bit 7: state_sandh Bit 6: state_ret_save Bit 5: state_ret_restore (active low) Bit 4: power_en_ph_1 Bit 3: power_en_ph_2 Bit 2: power_isolation Bit 1: power_por_reset_n Bit 0: power_rstr_reset_n The default value of the bits in this register are such that the power island is not forced to be switched on when the power island controller output override enable bit in this register is enabled. When using this register to switch this power island on and off, the bits in this field are required to change in a specific order with individual register writes. The writes must happen in the order specified below.  8'b00100100 : Power island is not being forced on 8'b10100100 8'b10110100 8'b10111100 8'b10111111 8'b10111011 8'b00111011 : Power island is being forced on 8'b10111011 8'b10111111 8'b11111111 8'b10111111 8'b10111110 8'b10100110 : Power island is being forced off, and in state retention 8'b10110110 8'b10111110 8'b10111111 8'b10011111 8'b10111111 8'b10111011 8'b00111011 : Power island is being forced on, with state restored" range="23 - 16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_BGCAL_ITER_TMR__CMN_BGCAL_INIT_TMR" acronym="WIZ16B2M4CT_CMN_BGCAL_ITER_TMR__CMN_BGCAL_INIT_TMR" offset="0xC8" width="32" description="Bandgap calibration initialization timer register">
		<bitfield id="CMN_BGCAL_ITER_TMR_8_0" width="9" begin="24" end="16" resetval="0x125" description="Iteration wait timer value: This is the number of cmn_ref_clk clocks to wait between when a value is placed on the bandgap calibration signals going to the analog, and when the comparator value coming from the analog circuits can be checked. Note that this results in the minimum number of cmn_ref_clk clocks required to wait 5 uSec. Note that this should never be set to a value of less than 3." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_BGCAL_INIT_TMR_8_0" width="9" begin="8" end="0" resetval="0x125" description="Initialization wait timer value: This is the number of cmn_ref_clk clocks to wait between when the analog bandgap calibration circuits are enabled, and when the first values are placed on the bandgap calibration signals going to the analog. Note that this results in the minimum number of cmn_ref_clk clocks required to wait 5 uSec. Note that this should never be set to a value of less than 1." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_IBCAL_ITER_TMR__CMN_IBCAL_INIT_TMR" acronym="WIZ16B2M4CT_CMN_IBCAL_ITER_TMR__CMN_IBCAL_INIT_TMR" offset="0xE8" width="32" description="External bias current calibration initialization timer register">
		<bitfield id="CMN_IBCAL_ITER_TMR_6_0" width="7" begin="22" end="16" resetval="0x7" description="Iteration wait timer value: This is the number of cmn_ref_clk clocks to wait between when a value is placed on the calibration selection bus going to the analog, and when the comparator value coming from the analog circuits can be checked. Note that this should never be set to a value of less than 3." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_IBCAL_INIT_TMR_6_0" width="7" begin="6" end="0" resetval="0x25" description="Initialization wait timer value: This is the number of cmn_ref_clk clocks to wait between when the analog calibration circuits are enabled, and when the first calibration selection value is placed on the calibration code bus, going to the analog. Note that this results in the minimum number of cmn_ref_clk clocks required to wait 1 uSec. Note that this should never be set to a value of less than 1." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL" acronym="WIZ16B2M4CT_CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL" offset="0x104" width="32" description="PLL 0 VCO calibration timer control register">
		<bitfield id="CMN_PLL0_VCOCAL_TCTRL_2_0" width="3" begin="2" end="0" resetval="0x4" description="VCO calibration initial time scale control: This field specifies the calibration start time scaling factor applied to the VCO calibration when running the initial step size for the calibration code if not set to 1.  Setting this value to a value other than 1 will reduce the calibration measurement time by the amount specified below.  Then when the final calibration steps are made the full calibration time will be used to get the appropriate amount of resolution. 3'b000 : Div 1 3'b001 : Div 2 3'b010 : Div 4 3'b011 : Div 8 3'b100 : Div 16 3'b101 : Div 32 3'b110 : Div 64 3'b111 : Div 128" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLL0_VCOCAL_ITER_TMR__CMN_PLL0_VCOCAL_INIT_TMR" acronym="WIZ16B2M4CT_CMN_PLL0_VCOCAL_ITER_TMR__CMN_PLL0_VCOCAL_INIT_TMR" offset="0x108" width="32" description="PLL 0 VCO calibration initialization timer register">
		<bitfield id="CMN_PLL0_VCOCAL_ITER_TMR_13_0" width="14" begin="29" end="16" resetval="0x16" description="Iteration wait timer value: This is the number of clocks to wait between when a calibration code is driven to the analog, and when the clock rates are measured." range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_VCOCAL_INIT_TMR_13_0" width="14" begin="13" end="0" resetval="0x1000" description="Initialization wait timer value: This is the number of clocks to wait between when the analog VCO calibration circuits are enabled, and when the first calibration code is driven to the analog. Note that this results in the minimum number of cmn_ref_clk clocks required to wait 10 uSec." range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLL0_VCOCAL_REFTIM_START" acronym="WIZ16B2M4CT_CMN_PLL0_VCOCAL_REFTIM_START" offset="0x10C" width="32" description="PLL 0 VCO calibration reference clock timer start value register">
		<bitfield id="CMN_PLL0_VCOCAL_REFTIM_START_13_0" width="14" begin="13" end="0" resetval="0x3167" description="PLL VCO calibration reference clock timer start value : This is the value that is loaded into the reference clock timer as the starting point for that timer, when running VCO calibration.   The value in this field must correspond to a time that is approximately one full spread spectrum cycle long (31.67 uSec) Note that the actual number of clocks counted is one larger than what is specified by this field." range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLL0_VCOCAL_PLLCNT_START" acronym="WIZ16B2M4CT_CMN_PLL0_VCOCAL_PLLCNT_START" offset="0x110" width="32" description="PLL 0 VCO calibration PLL clock counter start value register">
		<bitfield id="CMN_PLL0_VCOCAL_PLLCNT_START_13_0" width="14" begin="13" end="0" resetval="0x3167" description="PLL VCO calibration PLL clock counter start value : This is the value that is loaded into the PLL clock counter as the starting point for that counter, when running VCO calibration.  When programming this register, it is important to understand how the frequency of the cmnda_pll0_fb_divider_clk is calculated relative to the reference clock.  This is described in section 10.4 Dual VCO PLL on page 420. Note that the actual number of clocks counted is one larger than what is specified by this field." range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLL0_FRACDIVL_M0__CMN_PLL0_INTDIV_M0" acronym="WIZ16B2M4CT_CMN_PLL0_FRACDIVL_M0__CMN_PLL0_INTDIV_M0" offset="0x120" width="32" description="PLL 0 feedback divider integer register mode 0">
		<bitfield id="CMN_PLL0_FRACDIVL_M0_15_0" width="16" begin="31" end="16" resetval="0x0" description="pll_fb_div_fractional: Value of the pll_fb_div_fractional[15:0] signal." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_INTDIV_M0_8_0" width="9" begin="8" end="0" resetval="0x0" description="pll_fb_div_integer value: Value of the pll_fb_div_integer signal." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLL0_HIGH_THR_M0__CMN_PLL0_FRACDIVH_M0" acronym="WIZ16B2M4CT_CMN_PLL0_HIGH_THR_M0__CMN_PLL0_FRACDIVH_M0" offset="0x124" width="32" description="PLL 0 feedback divider fractional high register mode 0">
		<bitfield id="CMN_PLL0_HIGH_THR_M0_8_0" width="9" begin="24" end="16" resetval="0x0" description="pll_fb_div_high_theshold: Value of the pll_fb_div_high_threshold signal.  The value of this register should be 2/3 the value of the combined integer and fractional divider values, and rounded up to the next even number." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_FRACDIVH_M0_2_0" width="3" begin="2" end="0" resetval="0x0" description="pll_fb_div_fractional: Value of the pll_fb_div_fractional[18:16] signal." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0" acronym="WIZ16B2M4CT_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0" offset="0x128" width="32" description="PLL 0 delta sigma modulator diagnostics register mode 0">
		<bitfield id="CMN_PLL0_DSM_DIAG_M0_15" width="1" begin="15" end="15" resetval="0x0" description="Delta sigma bypass enable: When set to 1'b1, the delta sigma modulator will be bypassed, and the output will be the value specified for the internal pll_fb_div_integer signal." range="15" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_DSM_DIAG_M0_14" width="1" begin="14" end="14" resetval="0x1" description="PLL feedback divider override enable : When active (1'b1), the feedback divider low and high override values in the PLL 0 delta sigma modulator feedback divider value high override register mode 0 on page 112 and PLL 0 delta sigma modulator feedback divider value low override register mode 0 on page 112 registers will be used to override the feedback divider values driven to the analog." range="14" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_DSM_DIAG_M0_3_0" width="4" begin="3" end="0" resetval="0x4" description="PLL feedback divider latency adjustment: This signal specifies a value to be subtracted from the feedback divider settings before they are output on the cmnda_pll0_fb_div_high and cmnda_pll0_fb_div_low signals." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0" acronym="WIZ16B2M4CT_CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0" offset="0x130" width="32" description="PLL 0 spread spectrum control register 1 mode 0">
		<bitfield id="CMN_PLL0_SS_CTRL2_M0_14_0" width="15" begin="30" end="16" resetval="0x0" description="Amplitude step size: Value of the amplitude_step_size pin on the spread spectrum waveform generator. Note that this field should not be set to 0 when spread spectrum is enabled." range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_SS_CTRL1_M0_1" width="1" begin="1" end="1" resetval="0x1" description="Spread spectrum waveform generator disable: Setting this bit to a 1'b1 will disable the spread spectrum waveform generator." range="1" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_SS_CTRL1_M0_0" width="1" begin="0" end="0" resetval="0x0" description="Spread spectrum enable during VCO calibration : Setting this bit to a 1'b1 will enable the spread spectrum function while VCO calibration is taking place." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLL0_SS_CTRL4_M0__CMN_PLL0_SS_CTRL3_M0" acronym="WIZ16B2M4CT_CMN_PLL0_SS_CTRL4_M0__CMN_PLL0_SS_CTRL3_M0" offset="0x134" width="32" description="PLL 0 spread spectrum control register 3 mode 0">
		<bitfield id="CMN_PLL0_SS_CTRL4_M0_6_0" width="7" begin="22" end="16" resetval="0x0" description="Time step size: Value for the time_step_size pin on the spread spectrum waveform generator. Note that this field should not be set to 0 when spread spectrum is enabled." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_SS_CTRL3_M0_6_0" width="7" begin="6" end="0" resetval="0x0" description="Number of steps: Value of the num_steps pin on the spread spectrum waveform generator. Note that this field should not be set to 0 when spread spectrum is enabled." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLL0_LOCK_REFCNT_IDLE__CMN_PLL0_LOCK_REFCNT_START" acronym="WIZ16B2M4CT_CMN_PLL0_LOCK_REFCNT_IDLE__CMN_PLL0_LOCK_REFCNT_START" offset="0x138" width="32" description="PLL 0 lock reference counter start value register">
		<bitfield id="CMN_PLL0_LOCK_REFCNT_START_11_0" width="12" begin="11" end="0" resetval="0x200" description="PLL lock reference counter start value : This is the value that is loaded into the PLL lock detect reference counter as the starting point for that counter, when checking for PLL lock.   Note that the value required here is a function of the PLL feedback divider clock mode and the reference clock frequency.  Overview information in regards to this can be found in section 4.2 Reference Clock Related Clocking and Reset on page 296 and section 4.9 Reference Clock Related Clock Rate Summary on page 324.  The following bullet points specify the required time the value in this register is required to generate.  By default, the value in this register is set for FBR mode with a 100 MHz reference clock. FBR mode and reference clock frequency greater than or equal to 100 MHz: 2 uSec FBR mode and reference clock frequency less than 100 MHz: 8 uSec DR mode: 800 nSec" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLL0_LOCK_PLLCNT_THR__CMN_PLL0_LOCK_PLLCNT_START" acronym="WIZ16B2M4CT_CMN_PLL0_LOCK_PLLCNT_THR__CMN_PLL0_LOCK_PLLCNT_START" offset="0x13C" width="32" description="PLL 0 lock PLL counter start value register">
		<bitfield id="CMN_PLL0_LOCK_PLLCNT_THR_11_0" width="12" begin="27" end="16" resetval="0x3" description="PLL lock counter threshold value : This is the value used by the PLL lock detection logic to determine if the PLL has locked.  If the two counters in the PLL lock detection logic differ by less than this value, the PLL is considered locked." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_LOCK_PLLCNT_START_11_0" width="12" begin="11" end="0" resetval="0x200" description="PLL lock PLL counter start value : This is the value that is loaded into the PLL lock detect PLL counter as the starting point for that counter, when checking for PLL lock.  The value is the number of PLL feedback divider clock edges that are expected during the time specified by the PLL 0 lock reference counter start value register on page 110.  When programming this register, it is important to understand how the frequency of the cmnda_pll0_fb_divider_clk is calculated relative to the reference clock.  This is described in section 10.4 Dual VCO PLL on page 420." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLL0_FRACDIVL_M1__CMN_PLL0_INTDIV_M1" acronym="WIZ16B2M4CT_CMN_PLL0_FRACDIVL_M1__CMN_PLL0_INTDIV_M1" offset="0x140" width="32" description="PLL 0 feedback divider integer register mode 1">
		<bitfield id="CMN_PLL0_FRACDIVL_M1_15_0" width="16" begin="31" end="16" resetval="0x0" description="pll_fb_div_fractional: Value of the pll_fb_div_fractional[15:0] signal." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_INTDIV_M1_8_0" width="9" begin="8" end="0" resetval="0x0" description="pll_fb_div_integer value: Value of the pll_fb_div_integer signal." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLL0_HIGH_THR_M1__CMN_PLL0_FRACDIVH_M1" acronym="WIZ16B2M4CT_CMN_PLL0_HIGH_THR_M1__CMN_PLL0_FRACDIVH_M1" offset="0x144" width="32" description="PLL 0 feedback divider fractional high register mode 1">
		<bitfield id="CMN_PLL0_HIGH_THR_M1_8_0" width="9" begin="24" end="16" resetval="0x0" description="pll_fb_div_high_theshold: Value of the pll_fb_div_high_threshold signal.  The value of this register should be 2/3 the value of the combined integer and fractional divider values, and rounded up to the next even number." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_FRACDIVH_M1_2_0" width="3" begin="2" end="0" resetval="0x0" description="pll_fb_div_fractional: Value of the pll_fb_div_fractional[18:16] signal." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1" acronym="WIZ16B2M4CT_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1" offset="0x148" width="32" description="PLL 0 delta sigma modulator diagnostics register mode 1">
		<bitfield id="CMN_PLL0_DSM_DIAG_M1_15" width="1" begin="15" end="15" resetval="0x0" description="Delta sigma bypass enable: When set to 1'b1, the delta sigma modulator will be bypassed, and the output will be the value specified for the internal pll_fb_div_integer signal." range="15" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_DSM_DIAG_M1_14" width="1" begin="14" end="14" resetval="0x1" description="PLL feedback divider override enable : When active (1'b1), the feedback divider low and high override values in the PLL 0 delta sigma modulator feedback divider value high override register mode 0 on page 112 and PLL 0 delta sigma modulator feedback divider value low override register mode 0 on page 112 registers will be used to override the feedback divider values driven to the analog." range="14" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_DSM_DIAG_M1_3_0" width="4" begin="3" end="0" resetval="0x4" description="PLL feedback divider latency adjustment: This signal specifies a value to be subtracted from the feedback divider settings before they are output on the cmnda_pll0_fb_div_high and cmnda_pll0_fb_div_low signals." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1" acronym="WIZ16B2M4CT_CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1" offset="0x150" width="32" description="PLL 0 spread spectrum control register 1 mode 1">
		<bitfield id="CMN_PLL0_SS_CTRL2_M1_14_0" width="15" begin="30" end="16" resetval="0x0" description="Amplitude step size: Value of the amplitude_step_size pin on the spread spectrum waveform generator. Note that this field should not be set to 0 when spread spectrum is enabled." range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_SS_CTRL1_M1_1" width="1" begin="1" end="1" resetval="0x1" description="Spread spectrum waveform generator disable: Setting this bit to a 1'b1 will disable the spread spectrum waveform generator." range="1" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_SS_CTRL1_M1_0" width="1" begin="0" end="0" resetval="0x0" description="Spread spectrum enable during VCO calibration : Setting this bit to a 1'b1 will enable the spread spectrum function while VCO calibration is taking place." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLL0_SS_CTRL4_M1__CMN_PLL0_SS_CTRL3_M1" acronym="WIZ16B2M4CT_CMN_PLL0_SS_CTRL4_M1__CMN_PLL0_SS_CTRL3_M1" offset="0x154" width="32" description="PLL 0 spread spectrum control register 3 mode 1">
		<bitfield id="CMN_PLL0_SS_CTRL4_M1_6_0" width="7" begin="22" end="16" resetval="0x0" description="Time step size: Value for the time_step_size pin on the spread spectrum waveform generator. Note that this field should not be set to 0 when spread spectrum is enabled." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_SS_CTRL3_M1_6_0" width="7" begin="6" end="0" resetval="0x0" description="Number of steps: Value of the num_steps pin on the spread spectrum waveform generator. Note that this field should not be set to 0 when spread spectrum is enabled." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL" acronym="WIZ16B2M4CT_CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL" offset="0x184" width="32" description="PLL 1 VCO calibration timer control register">
		<bitfield id="CMN_PLL1_VCOCAL_TCTRL_2_0" width="3" begin="2" end="0" resetval="0x4" description="VCO calibration initial time scale control: This field specifies the calibration start time scaling factor applied to the VCO calibration when running the initial step size for the calibration code if not set to 1.  Setting this value to a value other than 1 will reduce the calibration measurement time by the amount specified below.  Then when the final calibration steps are made the full calibration time will be used to get the appropriate amount of resolution. 3'b000 : Div 1 3'b001 : Div 2 3'b010 : Div 4 3'b011 : Div 8 3'b100 : Div 16 3'b101 : Div 32 3'b110 : Div 64 3'b111 : Div 128" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLL1_VCOCAL_ITER_TMR__CMN_PLL1_VCOCAL_INIT_TMR" acronym="WIZ16B2M4CT_CMN_PLL1_VCOCAL_ITER_TMR__CMN_PLL1_VCOCAL_INIT_TMR" offset="0x188" width="32" description="PLL 1 VCO calibration initialization timer register">
		<bitfield id="CMN_PLL1_VCOCAL_ITER_TMR_13_0" width="14" begin="29" end="16" resetval="0x16" description="Iteration wait timer value: This is the number of clocks to wait between when a calibration code is driven to the analog, and when the clock rates are measured." range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL1_VCOCAL_INIT_TMR_13_0" width="14" begin="13" end="0" resetval="0x1000" description="Initialization wait timer value: This is the number of clocks to wait between when the analog VCO calibration circuits are enabled, and when the first calibration code is driven to the analog. Note that the reset value for this field corresponds to a time of 10 uSec." range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLL1_VCOCAL_REFTIM_START" acronym="WIZ16B2M4CT_CMN_PLL1_VCOCAL_REFTIM_START" offset="0x18C" width="32" description="PLL 1 VCO calibration reference clock timer start value register">
		<bitfield id="CMN_PLL1_VCOCAL_REFTIM_START_13_0" width="14" begin="13" end="0" resetval="0x3167" description="PLL VCO calibration reference clock timer start value : This is the value that is loaded into the reference clock timer as the starting point for that timer, when running VCO calibration.   The value in this field must correspond to a time that is approximately one full spread spectrum cycle long (31.67 uSec) Note that the actual number of clocks counted is one larger than what is specified by this field." range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLL1_VCOCAL_PLLCNT_START" acronym="WIZ16B2M4CT_CMN_PLL1_VCOCAL_PLLCNT_START" offset="0x190" width="32" description="PLL 1 VCO calibration PLL clock counter start value register">
		<bitfield id="CMN_PLL1_VCOCAL_PLLCNT_START_13_0" width="14" begin="13" end="0" resetval="0x3167" description="PLL VCO calibration PLL clock counter start value : This is the value that is loaded into the PLL clock counter as the starting point for that counter, when running VCO calibration.  When programming this register, it is important to understand how the frequency of the cmnda_pll0_fb_divider_clk is calculated relative to the reference clock.  This is described in section 10.4 Dual VCO PLL on page 420. Note that the actual number of clocks counted is one larger than what is specified by this field." range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLL1_FRACDIVL_M0__CMN_PLL1_INTDIV_M0" acronym="WIZ16B2M4CT_CMN_PLL1_FRACDIVL_M0__CMN_PLL1_INTDIV_M0" offset="0x1A0" width="32" description="PLL 1 feedback divider integer register mode 0">
		<bitfield id="CMN_PLL1_FRACDIVL_M0_15_0" width="16" begin="31" end="16" resetval="0x0" description="pll_fb_div_fractional: Value of the pll_fb_div_fractional[15:0] signal." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL1_INTDIV_M0_8_0" width="9" begin="8" end="0" resetval="0x0" description="pll_fb_div_integer value: Value of the pll_fb_div_integer signal." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLL1_HIGH_THR_M0__CMN_PLL1_FRACDIVH_M0" acronym="WIZ16B2M4CT_CMN_PLL1_HIGH_THR_M0__CMN_PLL1_FRACDIVH_M0" offset="0x1A4" width="32" description="PLL 1 feedback divider fractional high register mode 0">
		<bitfield id="CMN_PLL1_HIGH_THR_M0_8_0" width="9" begin="24" end="16" resetval="0x0" description="pll_fb_div_high_theshold: Value of the pll_fb_div_high_threshold signal.   The value of this register should be 2/3 the value of the combined integer and fractional divider values, and rounded up to the next even number." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL1_FRACDIVH_M0_2_0" width="3" begin="2" end="0" resetval="0x0" description="pll_fb_div_fractional: Value of the pll_fb_div_fractional[18:16] signal." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0" acronym="WIZ16B2M4CT_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0" offset="0x1A8" width="32" description="PLL 1 delta sigma modulator diagnostics register mode 0">
		<bitfield id="CMN_PLL1_DSM_DIAG_M0_15" width="1" begin="15" end="15" resetval="0x0" description="Delta sigma bypass enable: When set to 1'b1, the delta sigma modulator will be bypassed, and the output will be the value specified for the internal pll_fb_div_integer signal." range="15" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL1_DSM_DIAG_M0_14" width="1" begin="14" end="14" resetval="0x1" description="PLL feedback divider override enable : When active (1'b1), the feedback divider low and high override values in the PLL 1 delta sigma modulator feedback divider value high override register mode 0 on page 121 and PLL 1 delta sigma modulator feedback divider value low override register mode 0 on page 121 registers will be used to override the feedback divider values driven to the analog." range="14" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL1_DSM_DIAG_M0_3_0" width="4" begin="3" end="0" resetval="0x4" description="PLL feedback divider latency adjustment: This signal specifies a value to be subtracted from the feedback divider settings before they are output on the cmnda_pll1_fb_div_high and cmnda_pll1_fb_div_low signals." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0" acronym="WIZ16B2M4CT_CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0" offset="0x1B0" width="32" description="PLL 1 spread spectrum control register 1 mode 0">
		<bitfield id="CMN_PLL1_SS_CTRL2_M0_14_0" width="15" begin="30" end="16" resetval="0x0" description="Amplitude step size: Value of the amplitude_step_size pin on the spread spectrum waveform generator. Note that this field should not be set to 0 when spread spectrum is enabled." range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL1_SS_CTRL1_M0_1" width="1" begin="1" end="1" resetval="0x1" description="Spread spectrum waveform generator disable: Setting this bit to a 1'b1 will disable the spread spectrum waveform generator." range="1" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL1_SS_CTRL1_M0_0" width="1" begin="0" end="0" resetval="0x0" description="Spread spectrum enable during VCO calibration : Setting this bit to a 1'b1 will enable the spread spectrum function while VCO calibration is taking place." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLL1_SS_CTRL4_M0__CMN_PLL1_SS_CTRL3_M0" acronym="WIZ16B2M4CT_CMN_PLL1_SS_CTRL4_M0__CMN_PLL1_SS_CTRL3_M0" offset="0x1B4" width="32" description="PLL 1 spread spectrum control register 3 mode 0">
		<bitfield id="CMN_PLL1_SS_CTRL4_M0_6_0" width="7" begin="22" end="16" resetval="0x0" description="Time step size: Value for the time_step_size pin on the spread spectrum waveform generator. Note that this field should not be set to 0 when spread spectrum is enabled." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL1_SS_CTRL3_M0_6_0" width="7" begin="6" end="0" resetval="0x0" description="Number of steps: Value of the num_steps pin on the spread spectrum waveform generator. Note that this field should not be set to 0 when spread spectrum is enabled." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLL1_LOCK_REFCNT_IDLE__CMN_PLL1_LOCK_REFCNT_START" acronym="WIZ16B2M4CT_CMN_PLL1_LOCK_REFCNT_IDLE__CMN_PLL1_LOCK_REFCNT_START" offset="0x1B8" width="32" description="PLL 1 lock reference counter start value register">
		<bitfield id="CMN_PLL1_LOCK_REFCNT_START_11_0" width="12" begin="11" end="0" resetval="0x200" description="PLL lock reference counter start value : This is the value that is loaded into the PLL lock detect reference counter as the starting point for that counter, when checking for PLL lock.   Note that the value required here is a function of the PLL feedback divider clock mode and the reference clock frequency.  Overview information in regards to this can be found in section 4.2 Reference Clock Related Clocking and Reset on page 296 and section 4.9 Reference Clock Related Clock Rate Summary on page 324.  The following bullet points specify the required time the value in this register is required to generate.  By default, the value in this register is set for FBR mode with a 100 MHz reference clock. FBR mode and reference clock frequency greater than or equal to 100 MHz: 2 uSec FBR mode and reference clock frequency less than 100 MHz: 8 uSec DR mode: 800 nSec" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PLL1_LOCK_PLLCNT_THR__CMN_PLL1_LOCK_PLLCNT_START" acronym="WIZ16B2M4CT_CMN_PLL1_LOCK_PLLCNT_THR__CMN_PLL1_LOCK_PLLCNT_START" offset="0x1BC" width="32" description="PLL 1 lock PLL counter start value register">
		<bitfield id="CMN_PLL1_LOCK_PLLCNT_THR_11_0" width="12" begin="27" end="16" resetval="0x3" description="PLL lock counter threshold value : This is the value used by the PLL lock detection logic to determine if the PLL has locked.  If the two counters in the PLL lock detection logic differ by less than this value, the PLL is considered locked." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL1_LOCK_PLLCNT_START_11_0" width="12" begin="11" end="0" resetval="0x200" description="PLL lock PLL counter start value : This is the value that is loaded into the PLL lock detect PLL counter as the starting point for that counter, when checking for PLL lock.  The value is the number of PLL feedback divider clock edges that are expected during the time specified by the PLL 0 lock reference counter start value register on page 110.  When programming this register, it is important to understand how the frequency of the cmnda_pll0_fb_divider_clk is calculated relative to the reference clock.  This is described in section 10.4 Dual VCO PLL on page 420." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START" acronym="WIZ16B2M4CT_CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START" offset="0x204" width="32" description="TX pull-up resistor calibration start register">
		<bitfield id="CMN_TXPUCAL_TUNE_6_0" width="7" begin="22" end="16" resetval="0x0" description="Resistor calibration tune value: The value of this field is added to the automatically calibrated code, or the override code if override is enabled.  Note that this value is a twos complement value, so the calibrated code can be increased or decreased." range="22 - 16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_TXPUCAL_ITER_TMR__CMN_TXPUCAL_INIT_TMR" acronym="WIZ16B2M4CT_CMN_TXPUCAL_ITER_TMR__CMN_TXPUCAL_INIT_TMR" offset="0x208" width="32" description="TX pull-up resistor calibration initialization timer register">
		<bitfield id="CMN_TXPUCAL_ITER_TMR_6_0" width="7" begin="22" end="16" resetval="0x6" description="Iteration wait timer value: This is the number of cmn_ref_clk clocks to wait between when a value is placed on the resistor selection bus going to the analog, and when the comparator value coming from the analog circuits can be checked. Note that this results in the minimum number of cmn_ref_clk clocks required to wait 240 nSec. Note that this should never be set to a value of less than 3." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_TXPUCAL_INIT_TMR_6_0" width="7" begin="6" end="0" resetval="0x30" description="Initialization wait timer value: This is the number of cmn_ref_clk clocks to wait between when the analog resistor calibration circuits are enabled, and when the first resistor selection values are placed on the resistor selection bus, going to the analog. Note that this results in the minimum number of cmn_ref_clk clocks required to wait 1.2 uSec. Note that this should never be set to a value of less than 1." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START" acronym="WIZ16B2M4CT_CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START" offset="0x214" width="32" description="TX pull-down resistor calibration start register">
		<bitfield id="CMN_TXPDCAL_TUNE_6_0" width="7" begin="22" end="16" resetval="0x0" description="Resistor calibration tune value: The value of this field is added to the automatically calibrated code, or the override code if override is enabled.  Note that this value is a twos complement value, so the calibrated code can be increased or decreased." range="22 - 16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_TXPDCAL_ITER_TMR__CMN_TXPDCAL_INIT_TMR" acronym="WIZ16B2M4CT_CMN_TXPDCAL_ITER_TMR__CMN_TXPDCAL_INIT_TMR" offset="0x218" width="32" description="TX pull-down resistor calibration initialization timer register">
		<bitfield id="CMN_TXPDCAL_ITER_TMR_6_0" width="7" begin="22" end="16" resetval="0x6" description="Iteration wait timer value: This is the number of cmn_ref_clk clocks to wait between when a value is placed on the resistor selection bus going to the analog, and when the comparator value coming from the analog circuits can be checked. Note that this results in the minimum number of cmn_ref_clk clocks required to wait 240 nSec. Note that this should never be set to a value of less than 3." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_TXPDCAL_INIT_TMR_6_0" width="7" begin="6" end="0" resetval="0x30" description="Initialization wait timer value: This is the number of cmn_ref_clk clocks to wait between when the analog resistor calibration circuits are enabled, and when the first resistor selection values are placed on the resistor selection bus, going to the analog. Note that this results in the minimum number of cmn_ref_clk clocks required to wait 1.2 uSec. Note that this should never be set to a value of less than 1." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_RXCAL_ITER_TMR__CMN_RXCAL_INIT_TMR" acronym="WIZ16B2M4CT_CMN_RXCAL_ITER_TMR__CMN_RXCAL_INIT_TMR" offset="0x228" width="32" description="RX resistor calibration initialization timer register">
		<bitfield id="CMN_RXCAL_ITER_TMR_11_0" width="12" begin="27" end="16" resetval="0x6" description="Iteration wait timer value: This is the number of cmn_ref_clk clocks to wait between when a value is placed on the resistor selection bus going to the analog, and when the comparator value coming from the analog circuits can be checked. Note that this results in the minimum number of cmn_ref_clk clocks required to wait 240 nSec. Note that this should never be set to a value of less than 3." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_RXCAL_INIT_TMR_11_0" width="12" begin="11" end="0" resetval="0x750" description="Initialization wait timer value: This is the number of cmn_ref_clk clocks to wait between when the analog resistor calibration circuits are enabled, and when the first resistor selection values are placed on the resistor selection bus, going to the analog. Note that this results in the minimum number of cmn_ref_clk clocks required to wait 30 uSec. Note that this should never be set to a value of less than 1." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_SD_CAL_ITER_TMR__CMN_SD_CAL_INIT_TMR" acronym="WIZ16B2M4CT_CMN_SD_CAL_ITER_TMR__CMN_SD_CAL_INIT_TMR" offset="0x248" width="32" description="Signal detect clock calibration initialization timer register">
		<bitfield id="CMN_SD_CAL_ITER_TMR_7_0" width="8" begin="23" end="16" resetval="0x2" description="Iteration wait timer value: This is the number of clocks to wait between when a calibration code is driven to the analog, and when the clock rates are measured. Note that this results in the minimum number of cmn_ref_clk clocks required to wait 80 nSec." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_SD_CAL_INIT_TMR_7_0" width="8" begin="7" end="0" resetval="0x6" description="Initialization wait timer value: This is the number of clocks to wait between when the analog calibration circuits are enabled, and when the first calibration code is driven to the analog. Note that this results in the minimum number of cmn_ref_clk clocks required to wait 80 nSec for the analog plus four reference clocks for the digital clock gating to be enabled." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_SD_CAL_REFTIM_START" acronym="WIZ16B2M4CT_CMN_SD_CAL_REFTIM_START" offset="0x24C" width="32" description="Signal detect clock calibration reference clock timer start value register">
		<bitfield id="CMN_SD_CAL_REFTIM_START_7_0" width="8" begin="7" end="0" resetval="0x14" description="Calibration reference clock timer start value : This is the value that is loaded into the reference clock timer as the starting point for that timer, when running calibration. Note that the actual number of clocks counted is one larger than what is specified by this field." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_SD_CAL_PLLCNT_START" acronym="WIZ16B2M4CT_CMN_SD_CAL_PLLCNT_START" offset="0x250" width="32" description="Signal detect clock calibration PLL clock counter start value register">
		<bitfield id="CMN_SD_CAL_PLLCNT_START_9_0" width="10" begin="9" end="0" resetval="0x299" description="Calibration feedback clock counter start value : This is the value that is loaded into the PLL clock counter as the starting point for that counter, when running calibration.   Note that the actual number of clocks counted is one larger than what is specified by this field." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0" acronym="WIZ16B2M4CT_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0" offset="0x340" width="32" description="PLL 0 control register mode 0">
		<bitfield id="CMN_PDIAG_PLL0_CLK_SEL_M0_15" width="1" begin="31" end="31" resetval="0x0" description="PLL 0 clock 1 divider enable: This bit enables the divider used to generate the cmnda_pll0_clk_1, from the PLL high speed clock." range="31" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CLK_SEL_M0_14_12" width="3" begin="30" end="28" resetval="0x0" description="PLL 0 clock 1 divider select: This field selects the divider value used to generate the cmnda_pll0_clk_1, from the PLL high speed clock, by driving the cmnda_pll0_clk_1_div_sel signal to the analog.  The encoding of this signal is as follows. All codes currently result in divide by 16." range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CLK_SEL_M0_11_8" width="4" begin="27" end="24" resetval="0x6" description="PLL 0 clock 0 and derived reference clock divider select: This field selects the divider value used to generate the cmnda_pll0_clk_0 and derived reference clock, from the PLL high speed clock, by driving the cmnda_pll0_clk_0_div_sel signal to the analog.  The encoding of this signal is as follows.  Note that there are different divider values per bit for associated with each clock." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CLK_SEL_M0_1_0" width="2" begin="17" end="16" resetval="0x1" description="PLL 0 clock select: This field selects one of 3 possible high speed output clocks from PLL 0, to drive on the high speed analog clock 0, by driving the cmnda_pll0_clk_sel signal to the analog.  The encoding for this is as follows. 2'b00: Divide by 1 2'b01: Divide by 2 2'b10: Divide by 4 2'b11: Reserved" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CTRL_M0_15_12" width="4" begin="15" end="12" resetval="0x1" description="This field controls the Ring VCO Frequency drift with temperature. It controls the mix of vtref bias and external bias to keep the temperature drift for the ring low, by driving the cmnda_pll0_vco_ring_cmos_sel signal going into the common analog." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CTRL_M0_8" width="1" begin="8" end="8" resetval="0x0" description="PLL VCO select: Selects the VCO mode of operation, by driving the cmnda_pll0_vco_sel signal going into the common analog. 1'b0: LC tank mode 1'b1: Ring oscillator mode" range="8" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CTRL_M0_5" width="1" begin="5" end="5" resetval="0x0" description="PLL feedback divider clock select: This signal selects which internal PLL clock will be used to drive the cmnda_pll0_fb_divider_clk, by driving the cmnda_pll0_fb_divider_clk_sel signal going into the common analog. 1'b0: Feedback divider clock 1'b1: PLL digital rate clock" range="5" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CTRL_M0_4" width="1" begin="4" end="4" resetval="0x1" description="PLL feedback divider pre-scale: controls the feedback divider pre-scale, by driving the cmnda_pll0_div24_sel signal going into the common analog.  One should read the description of the PLL in section 10.4 Dual VCO PLL on page 420 for detailed information about the function of this divider control. 1'b0: Divide by 2 - When using the delta sigma modulator, this setting results in lower noise on the PLL output clock, but higher power. 1'b1: Divide by 4 - When using the delta sigma modulator, this setting results in higher noise on the PLL output clock, but lower power.  This setting is ideal for cases when the delta sigma modulator is not used, because is results in both lower noise and lower power." range="4" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CTRL_M0_1_0" width="2" begin="1" end="0" resetval="0x2" description="PLL PFD reset delay: Controls the minimum reset pulse width for the PFD.  This drives the cmnda_pll0_pfd_rst_dly signal going into the common analog.  The following lists the reset pulse width values for typical conditions for each of the possible values for this field. 2'b00 : Delay = 257.5 pSec (minimum) 2'b01 : Delay = 337.4 pSec 2'b10 : Delay = 415.2 pSec 2'b11 : Delay = 493.2 pSec (maximum)" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PDIAG_PLL0_CP_IADJ_M0__CMN_PDIAG_PLL0_CP_PADJ_M0" acronym="WIZ16B2M4CT_CMN_PDIAG_PLL0_CP_IADJ_M0__CMN_PDIAG_PLL0_CP_PADJ_M0" offset="0x348" width="32" description="PLL 0 charge pump proportional path adjust register mode 0">
		<bitfield id="CMN_PDIAG_PLL0_CP_IADJ_M0_15_8" width="8" begin="31" end="24" resetval="0x8" description="PLL charge pump integral path capacitance adjust: Adjusts the charge pump integral path capacitance, by driving the cmnda_pll0_cp_int_cap_adj signal going to the analog." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CP_IADJ_M0_7_0" width="8" begin="23" end="16" resetval="0x8" description="PLL charge pump integral path current adjust: Adjusts the charge pump integral path current, by driving the cmnda_pll0_cp_int_cur_adj signal going to the analog." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CP_PADJ_M0_15_8" width="8" begin="15" end="8" resetval="0x0" description="PLL charge pump proportional path capacitance adjust: Adjusts the charge pump proportional path capacitance, by driving the cmnda_pll0_cp_prop_cap_adj signal going to the analog." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CP_PADJ_M0_7_0" width="8" begin="7" end="0" resetval="0x40" description="PLL charge pump proportional path current adjust: Adjusts the charge pump proportional path current, by driving the cmnda_pll0_cp_prop_cur_adj signal going to the analog." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0" acronym="WIZ16B2M4CT_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0" offset="0x34C" width="32" description="PLL 0 proportional path filter adjust register mode 0">
		<bitfield id="CMN_PDIAG_PLL0_FILT_PADJ_M0_11_8" width="4" begin="11" end="8" resetval="0x0" description="PLL proportional path filter capacitance adjust: Adjusts the proportional path filter capacitance, by driving the cmnda_pll0_filt_c_adj signal going to the analog." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_FILT_PADJ_M0_3_0" width="4" begin="3" end="0" resetval="0x0" description="PLL proportional path filter resistance adjust: Adjusts the proportional path filter resistance, by driving the cmnda_pll0_filt_r_adj signal going to the analog." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1" acronym="WIZ16B2M4CT_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1" offset="0x360" width="32" description="PLL 0 control register mode 1">
		<bitfield id="CMN_PDIAG_PLL0_CTRL_M1_15_12" width="4" begin="15" end="12" resetval="0x1" description="This field controls the Ring VCO Frequency drift with temperature. It controls the mix of vtref bias and external bias to keep the temperature drift for the ring low, by driving the cmnda_pll0_vco_ring_cmos_sel signal going into the common analog." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CTRL_M1_8" width="1" begin="8" end="8" resetval="0x0" description="PLL VCO select: Selects the VCO mode of operation, by driving the cmnda_pll0_vco_sel signal going into the common analog. 1'b0: LC tank mode 1'b1: Ring oscillator mode" range="8" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CTRL_M1_5" width="1" begin="5" end="5" resetval="0x0" description="PLL feedback divider clock select: This signal selects which internal PLL clock will be used to drive the cmnda_pll0_fb_divider_clk,driving the cmnda_pll0_fb_divider_clk_sel signal going into the common analog. 1'b0: Feedback divider clock 1'b1: PLL digital rate clock" range="5" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CTRL_M1_4" width="1" begin="4" end="4" resetval="0x1" description="PLL feedback divider pre-scale: controls the feedback divider pre-scale, by driving the cmnda_pll0_div24_sel signal going into the common analog.  One should read the description of the PLL in section 10.4 Dual VCO PLL on page 420 for detailed information about the function of this divider control. 1'b0: Divide by 2 - When using the delta sigma modulator, this setting results in lower noise on the PLL output clock, but higher power. 1'b1: Divide by 4 - When using the delta sigma modulator, this setting results in higher noise on the PLL output clock, but lower power.  This setting is ideal for cases when the delta sigma modulator is not used, because is results in both lower noise and lower power." range="4" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CTRL_M1_1_0" width="2" begin="1" end="0" resetval="0x2" description="PLL PFD reset delay: Controls the minimum reset pulse width for the PFD.  This drives the cmnda_pll0_pfd_rst_dly signal going into the common analog.  The following lists the reset pulse width values for typical conditions for each of the possible values for this field. 2'b00 : Delay = 257.5 pSec (minimum) 2'b01 : Delay = 337.4 pSec 2'b10 : Delay = 415.2 pSec 2'b11 : Delay = 493.2 pSec (maximum)" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PDIAG_PLL0_CP_IADJ_M1__CMN_PDIAG_PLL0_CP_PADJ_M1" acronym="WIZ16B2M4CT_CMN_PDIAG_PLL0_CP_IADJ_M1__CMN_PDIAG_PLL0_CP_PADJ_M1" offset="0x368" width="32" description="PLL 0 charge pump proportional path adjust register mode 1">
		<bitfield id="CMN_PDIAG_PLL0_CP_IADJ_M1_15_8" width="8" begin="31" end="24" resetval="0x8" description="PLL charge pump integral path capacitance adjust: Adjusts the charge pump integral path capacitance, by driving the cmnda_pll0_cp_int_cap_adj signal going to the analog." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CP_IADJ_M1_7_0" width="8" begin="23" end="16" resetval="0x8" description="PLL charge pump integral path current adjust: Adjusts the charge pump integral path current, by driving the cmnda_pll0_cp_int_cur_adj signal going to the analog." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CP_PADJ_M1_15_8" width="8" begin="15" end="8" resetval="0x1" description="PLL charge pump proportional path capacitance adjust: Adjusts the charge pump proportional path capacitance, by driving the cmnda_pll0_cp_prop_cap_adj signal going to the analog." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CP_PADJ_M1_7_0" width="8" begin="7" end="0" resetval="0x40" description="PLL charge pump proportional path current adjust: Adjusts the charge pump proportional path current, by driving the cmnda_pll0_cp_prop_cur_adj signal going to the analog." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1" acronym="WIZ16B2M4CT_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1" offset="0x36C" width="32" description="PLL 0 proportional path filter adjust register mode 1">
		<bitfield id="CMN_PDIAG_PLL0_FILT_PADJ_M1_11_8" width="4" begin="11" end="8" resetval="0x0" description="PLL proportional path filter capacitance adjust: Adjusts the proportional path filter capacitance, by driving the cmnda_pll0_filt_c_adj signal going to the analog." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_FILT_PADJ_M1_3_0" width="4" begin="3" end="0" resetval="0x0" description="PLL proportional path filter resistance adjust: Adjusts the proportional path filter resistance, by driving the cmnda_pll0_filt_r_adj signal going to the analog." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0" acronym="WIZ16B2M4CT_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0" offset="0x380" width="32" description="PLL 1 control register mode 0">
		<bitfield id="CMN_PDIAG_PLL1_CTRL_M0_15_12" width="4" begin="15" end="12" resetval="0x1" description=" This field controls the Ring VCO Frequency drift with temperature. It controls the mix of vtref bias and external bias to keep the temperature drift for the ring low, by driving the cmnda_pll1_vco_ring_cmos_sel signal going into the common analog." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL1_CTRL_M0_8" width="1" begin="8" end="8" resetval="0x0" description="PLL VCO select: Selects the VCO mode of operation, by driving the cmnda_pll1_vco_sel signal going into the common analog. 1'b0: LC tank mode 1'b1: Ring oscillator mode" range="8" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL1_CTRL_M0_5" width="1" begin="5" end="5" resetval="0x0" description="PLL feedback divider clock select: This signal selects which internal PLL clock will be used to drive the cmnda_pll1_fb_divider_clk,driving the cmnda_pll1_fb_divider_clk_sel signal going into the common analog. 1'b0: Feedback divider clock 1'b1: PLL digital rate clock" range="5" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL1_CTRL_M0_4" width="1" begin="4" end="4" resetval="0x1" description="PLL feedback divider pre-scale: controls the feedback divider pre-scale, by driving the cmnda_pll1_div24_sel signal going into the common analog.  One should read the description of the PLL in section 10.4 Dual VCO PLL on page 420 for detailed information about the function of this divider control. 1'b0: Divide by 2 - When using the delta sigma modulator, this setting results in lower noise on the PLL output clock, but higher power. 1'b1: Divide by 4 - When using the delta sigma modulator, this setting results in higher noise on the PLL output clock, but lower power.  This setting is ideal for cases when the delta sigma modulator is not used, because is results in both lower noise and lower power." range="4" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL1_CTRL_M0_1_0" width="2" begin="1" end="0" resetval="0x2" description="PLL PFD reset delay: Controls the minimum reset pulse width for the PFD.  This drives the cmnda_pll1_pfd_rst_dly signal going into the common analog.  The following lists the reset pulse width values for typical conditions for each of the possible values for this field. 2'b00 : Delay = 257.5 pSec (minimum) 2'b01 : Delay = 337.4 pSec 2'b10 : Delay = 415.2 pSec 2'b11 : Delay = 493.2 pSec (maximum)" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PDIAG_PLL1_CP_IADJ_M0__CMN_PDIAG_PLL1_CP_PADJ_M0" acronym="WIZ16B2M4CT_CMN_PDIAG_PLL1_CP_IADJ_M0__CMN_PDIAG_PLL1_CP_PADJ_M0" offset="0x388" width="32" description="PLL 1 charge pump proportional path adjust register mode 0">
		<bitfield id="CMN_PDIAG_PLL1_CP_IADJ_M0_15_8" width="8" begin="31" end="24" resetval="0x8" description="PLL charge pump integral path capacitance adjust: Adjusts the charge pump integral path capacitance, by driving the cmnda_pll1_cp_int_cap_adj signal going to the analog." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL1_CP_IADJ_M0_7_0" width="8" begin="23" end="16" resetval="0x8" description="PLL charge pump integral path current adjust: Adjusts the charge pump integral path current, by driving the cmnda_pll1_cp_int_cur_adj signal going to the analog." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL1_CP_PADJ_M0_15_8" width="8" begin="15" end="8" resetval="0x1" description="PLL charge pump proportional path capacitance adjust: Adjusts the charge pump proportional path capacitance, by driving the cmnda_pll1_cp_prop_cap_adj signal going to the analog." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL1_CP_PADJ_M0_7_0" width="8" begin="7" end="0" resetval="0x40" description="PLL charge pump proportional path current adjust: Adjusts the charge pump proportional path current, by driving the cmnda_pll0_cp_prop_cur_adj signal going to the analog." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0" acronym="WIZ16B2M4CT_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0" offset="0x38C" width="32" description="PLL 1 proportional path filter adjust register mode 0">
		<bitfield id="CMN_PDIAG_PLL1_FILT_PADJ_M0_11_8" width="4" begin="11" end="8" resetval="0x0" description="PLL proportional path filter capacitance adjust: Adjusts the proportional path filter capacitance, by driving the cmnda_pll1_filt_c_adj signal going to the analog." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL1_FILT_PADJ_M0_3_0" width="4" begin="3" end="0" resetval="0x0" description="PLL proportional path filter resistance adjust: Adjusts the proportional path filter resistance, by driving the cmnda_pll1_filt_r_adj signal going to the analog." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD" acronym="WIZ16B2M4CT_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD" offset="0x3C0" width="32" description="Bandgap override register">
		<bitfield id="CMN_DIAG_BIAS_OVRD1_14_12" width="3" begin="30" end="28" resetval="0x3" description="Receiver resistor calibration current adjust: This field is used to adjust the receiver resistor calibration bias current.  It drives the cmnda_bias_rx_rescal_adj signal going to the analog.  The following list shows the encoding of this field. 3'b000 : 110.72 uA 3'b001 : 112.50 uA 3'b010 : 114.29 uA 3'b011 : 116.07 uA 3'b100 : 117.86 uA 3'b101 : 119.64 uA 3'b110 : 121.43 uA 3'b111 : 123.22  uA" range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="CMN_DIAG_BIAS_OVRD1_10_8" width="3" begin="26" end="24" resetval="0x6" description="Transmitter resistor calibration current adjust: This field is used to adjust the transmitter resistor calibration bias current.  It drives the cmnda_bias_tx_rescal_adj signal going to the analog.  The following list shows the encoding of this field. 3'b000 : 110.72 uA 3'b001 : 112.50 uA 3'b010 : 114.29 uA 3'b011 : 116.07 uA 3'b100 : 117.86 uA 3'b101 : 119.64 uA 3'b110 : 121.43 uA 3'b111 : 123.22  uA" range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="CMN_DIAG_BIAS_OVRD1_7_4" width="4" begin="23" end="20" resetval="0x0" description="Reserved - spare" range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="CMN_DIAG_BIAS_OVRD1_0" width="1" begin="16" end="16" resetval="0x0" description="Reserved - spare" range="16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_MOD_VER" acronym="WIZ16B2M4CT_MOD_VER" offset="0x400" width="32" description="The Module and Version Register identifies the module identifier and revision of the WIZ16B2M4CT module.">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Module Scheme" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Module Business Unit" range="29 - 28" rwaccess="R"/> 
		<bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x2442" description="WIZ16B2M4CT module ID." range="27 - 16" rwaccess="R"/> 
		<bitfield id="RTL_VERSION" width="5" begin="15" end="11" resetval="0x3" description="RTL Version." range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJOR_REVISION" width="3" begin="10" end="8" resetval="0x0" description="Major Revision." range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM_REVISION" width="2" begin="7" end="6" resetval="0x0" description="Custom Revision." range="7 - 6" rwaccess="R"/> 
		<bitfield id="MINOR_REVISION" width="6" begin="5" end="0" resetval="0x1" description="Minor Revision." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B2M4CT_SERDES_CTRL" acronym="WIZ16B2M4CT_SERDES_CTRL" offset="0x404" width="32" description="Sets the SERDES control state.">
		<bitfield id="POR_EN" width="1" begin="31" end="31" resetval="0x0" description="The por_en allows the system to place the SERDES in a reset state, Access to the SERDES registers are ignored." range="31" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_SERDES_TOP_CTRL" acronym="WIZ16B2M4CT_SERDES_TOP_CTRL" offset="0x408" width="32" description="The SERDES Top Level Control">
		<bitfield id="PMA_CMN_REFCLK_MODE" width="2" begin="31" end="30" resetval="0x0" description="The PMA common differential reference clock mode - Sets the mode of operation for differential reference clock input. Must be set before the de-assertion of apb_preset_n/phy_reset_n.   2'b00 - 100 MHz and greater differential reference clock.   2'b01 - 100 MHz and greater singled ended DC coupled test reference clock.   2'b10 - Less than 100 MHz differential reference clock.   2'b11 - Less than 100 MHz single ended DC coupled test reference clock. " range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="PMA_CMN_REFCLK_INT_MODE" width="2" begin="29" end="28" resetval="0x0" description="The PMA common internal reference clock mode - Sets the mode of operation for internal reference clock input. Must be set before the de-assertion of apb_preset_n/phy_reset_n.   2'b00 - Reserved   2'b01 - 100 MHz and greater reference clock   2'b10 - Reserved   2'b11 - Less than 100 MHz reference clock" range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="PMA_CMN_REFCLK_DIG_DIV" width="2" begin="27" end="26" resetval="0x2" description="The PMA common reference clock digital divide ratio select - Must be set before the de-assertion of apb_preset_n/phy_reset_n.   2'b00 - Divide by 1 (set for reference clock in the 19.2 to 27MHz range)   2'b01 - Divide by 2 (Reserved)   2'b10 - Divide by 4 (set for 100 MHz reference clock)   2'b11 - Divide by 8 (Reserved)" range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_SUSPEND_OVERRIDE" width="1" begin="23" end="23" resetval="0x0" description="The PHY PMA common suspend override enable: 1 = disables suspending the PMA common when all links are in low power state (L1 SS, PCIe P2, USB P3, power down disabled, etc.). 0 = PMA common will be suspended when all links are in low power state. Driving this pin high has no effect if the PMA common is already suspended or is in the process of being suspended (i.e. it will not force the PMA common to resume). It only prevents the start of suspending the PMA common. However, if this pin is de-asserted when all links are in low power state, the PMA common will then be suspended." range="23" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_SERDES_RST" acronym="WIZ16B2M4CT_SERDES_RST" offset="0x40C" width="32" description="The SERDES Reset Register controls the Phy reset and REFCLK selection for the SERDES.">
		<bitfield id="PHY_RESET_N" width="1" begin="31" end="31" resetval="0x0" description="The PHY reset : Asserting this signal low will reset all PHY logic for the entire PHY with the exception of the APB registers and TAP controller. Note: Upon de-assertion, all PHY inputs must be driven as described in the PIPE specification for a PIPE reset." range="31" rwaccess="R/W"/> 
		<bitfield id="PHY_EN_REFCLK" width="1" begin="30" end="30" resetval="0x0" description="The PHY reference clock enable: When cmn_refclk_&#38;#38;#60;p/m> is configured as a reference clock output, 1 = glitch-less enable of the reference clock output. 0 = glitch-less turn off reference clock output. Used in L1.x entry/exit protocol. Note: When outputting a derived reference clock from the PLL, it is recommended to drive phy_en_refclk low until the PHY has completed start-up and de-asserted pipe_l*_reset_ n for PIPE operation or asserted cmn_ready for Raw SERDES operation.. The clock will not be 'good' until the PHY has completed initial start-up." range="30" rwaccess="R/W"/> 
		<bitfield id="PLL1_REFCLK_SEL" width="1" begin="29" end="29" resetval="0x0" description="The PMA common PLL1 reference clock source select -  0 - Selects cmn_refclk_&#38;#38;#60;m/p> as reference clock source  1 - Selects pma_cmn_refclk_int as reference clock source.  Note: This field is write protected when register field ~iphy_reset_n is a '1'." range="29" rwaccess="R/W"/> 
		<bitfield id="PLL0_REFCLK_SEL" width="1" begin="28" end="28" resetval="0x0" description="The PMA common PLL0 reference clock source select -  0 - Selects cmn_refclk_&#38;#38;#60;m/p> as reference clock source  1 - Selects pma_cmn_refclk_int as reference clock source. Note: This field is write protected when register field ~iphy_reset_n is a '1'." range="28" rwaccess="R/W"/> 
		<bitfield id="REFCLK_TERM_DIS" width="1" begin="27" end="27" resetval="0x0" description="The PMA common differential reference clock termination disable - enables/disables termination for difference reference clock input (cmn_refclk_&#38;#38;#60;p/m>). Must be set before the de-assertion of apb_preset_n/phy_reset_n.  1 = termination disabled  0 = termination enabled.  Note: This field is write protected when register field ~iphy_reset_n is a '1'." range="27" rwaccess="R/W"/> 
		<bitfield id="REFCLK_DIG_SEL" width="1" begin="24" end="24" resetval="0x0" description="The PMA common reference clock select - Selects the reference clock source for the digital logic between cmn_refclk_&#38;#38;#60;p/m> and pma_cmn_refclk_int. Must be set before the de-assertion of apb_preset_n/phy_reset_n.  0 - cmn_refclk_&#38;#38;#60;p/m>  1 - pma_cmn_refclk_int.  Note: This field is write protected when register field ~iphy_reset_n is a '1'." range="24" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_IRQSTATUS_RAW_SYS" acronym="WIZ16B2M4CT_IRQSTATUS_RAW_SYS" offset="0x440" width="32" description="The System Interrupt Raw Status Register holds the raw status of the SERDES power timout interrupts.">
		<bitfield id="P0_PHY_PWR_TIMEOUT_SYS" width="1" begin="0" end="0" resetval="0x0" description="Phy Power Timeout occured for lane 0 error. That is the lane power state took too long to occur.. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled). Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="WIZ16B2M4CT_IRQSTATUS_SYS" acronym="WIZ16B2M4CT_IRQSTATUS_SYS" offset="0x444" width="32" description="The System Interrupt Status Register holds the masked status for the SERDES power timout interrupts.">
		<bitfield id="P0_PHY_PWR_TIMEOUT_SYS" width="1" begin="0" end="0" resetval="0x0" description="Phy Power Timeout occured for lane 0 error. That is the lane power state took too long to occur.. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled). Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="WIZ16B2M4CT_IRQENABLE_SET_SYS" acronym="WIZ16B2M4CT_IRQENABLE_SET_SYS" offset="0x448" width="32" description="The System Interrupt Enable Set Register holds the interrupt enable status of the SERDES power timout interrupts.">
		<bitfield id="EN_P0_PHY_PWR_TIMEOUT_SYS" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable set for Phy Power Timeout for lane 0 error. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="WIZ16B2M4CT_IRQENABLE_CLR_SYS" acronym="WIZ16B2M4CT_IRQENABLE_CLR_SYS" offset="0x44C" width="32" description="The System Interrupt Enable Clear Register holds the interrupt enable status of the SERDES power timout interrupts.">
		<bitfield id="EN_P0_PHY_PWR_TIMEOUT_SYS" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable clear for Phy Power Timeout for lane 0 error. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="WIZ16B2M4CT_LANECTL0" acronym="WIZ16B2M4CT_LANECTL0" offset="0x480" width="32" description="The Lane Control Register sets the lane specific modes of operation.">
		<bitfield id="P0_ENABLE" width="1" begin="31" end="31" resetval="0x0" description="The p0_enable is AND'd with the IPx_LNy_reset_n to enable the lane." range="31" rwaccess="R/W"/> 
		<bitfield id="P0_FORCE_ENABLE" width="1" begin="30" end="30" resetval="0x0" description="The p0_force_enable is OR'd with the IPx_LNy_reset_n to force enable the lane." range="30" rwaccess="R/W"/> 
		<bitfield id="P0_ALIGN" width="1" begin="29" end="29" resetval="0x0" description="The p0_align will auto align the RAW interface to 8B10B comma characters." range="29" rwaccess="R/W"/> 
		<bitfield id="P0_RAW_AUTO_START" width="1" begin="28" end="28" resetval="0x0" description="The p0_raw_auto_start will auto sequence the RAW interface according to the configuration settings" range="28" rwaccess="R/W"/> 
		<bitfield id="P0_STANDARD_MODE" width="2" begin="25" end="24" resetval="0x0" description="Standard Mode specified by Cadence. " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="P0_FULLRT_DIV" width="2" begin="23" end="22" resetval="0x0" description="Full Rate divider for 2x MAC speed mode. The PMA PLL full rate clock divider select - divide ratio for pma_pllclk_fullrt_ln_*.   00 = Divide by 1   01 = Divide by 2   10 = Divide by 4   11 = Divide by 8" range="23 - 22" rwaccess="R/W"/> 
		<bitfield id="P0_MAC_SRC_SEL" width="2" begin="21" end="20" resetval="0x0" description="MAC clock source select : Selects which PMA clock to use as clock souse for pcs_mac_clk*_ln_*.  2'b00 - PMA output xcvr_pll_clk_datart_ln_* for the associated lane.  2'b01 - PMA output xcvr_pll_clk_fullrt_ln_* for the associated lane.  2'b10 - PMA output cmn_ref_clk_rcv.  2'b11 - Reserved" range="21 - 20" rwaccess="R/W"/> 
		<bitfield id="P0_REFCLK_SEL" width="2" begin="19" end="18" resetval="0x0" description="Refclk Select determines which clocks will be used for the IP refclk signal.  0 - pma_pllclk_fullrt_ln_0 is used.  1 - pcs_mac_clk_ln_0 is used.  2 - pcs_mac_clk_divx0_ln_0 is used.  3 - pcs_mac_clk_divx1_ln_0 is used." range="19 - 18" rwaccess="R/W"/> 
		<bitfield id="P0_TXFCLK_SEL" width="2" begin="9" end="8" resetval="0x0" description="Fclk Select determines which clocks will be used for the IP txfclk signal.  0 - pma_pllclk_fullrt_ln_0 is used.  1 - pcs_mac_clk_ln_0 is used.  2 - pcs_mac_clk_divx0_ln_0 is used.  3 - pcs_mac_clk_divx1_ln_0 is used." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="P0_RXFCLK_SEL" width="2" begin="7" end="6" resetval="0x0" description="Fclk Select determines which clocks will be used for the IP rxfclk signal.  0 - pma_rx_rd_clk2x_ln_0 is used.  1 - pma_rx_rd_clk_ln_0 is used.  2 - rd_div2_clk0 is used.  3 - rd_div4_clk0 is used." range="7 - 6" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_LANEDIV0" acronym="WIZ16B2M4CT_LANEDIV0" offset="0x484" width="32" description="The Lane Divider Register sets the lane specific dividers of ">
		<bitfield id="P0_MAC_DIV_SEL0" width="7" begin="22" end="16" resetval="0x0" description="The reg_p0_mac_div_sel0 controls the divider for lane 0 MAC clock divider ratio select : Selects the divider ratio for pcs_mac_clk_divx0_ln_*.   7'd0 : Reserved   7'd1 : Divide by 1   7'd2 : Divide by 2   7'd3 : Divide by 3  ...   7'dn : Divide by n  n = 127 (maximum)" range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="P0_MAC_DIV_SEL1" width="9" begin="8" end="0" resetval="0x0" description="The reg_p0_mac_div_sel1 controls the divider for lane 0 MAC clock divider ratio select : Selects the divider ratio for pcs_mac_clk_divx1_ln_*.   9'd0 : Reserved   9'd1 : Divide by 1   9'd2 : Divide by 2   9'd3 : Divide by 3  ...   9'dn : Divide by n  n = 511 (maximum)" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_LANALIGN0" acronym="WIZ16B2M4CT_LANALIGN0" offset="0x488" width="32" description="The Lane Align reports the 8B10B alignment delay from the Comma aligner when 8B10B protocol is used in RAW mode.">
		<bitfield id="P0_ALIGN_RX_DELAY" width="6" begin="5" end="0" resetval="0x0" description="The reg_p0_align_rx_delay indicates the number of bits that are added to align the data to an 8B10B alignment. This value should be added to the latency of the receiver so that an accurate time of Time Sync packets can be calculated." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B2M4CT_LANESTS0" acronym="WIZ16B2M4CT_LANESTS0" offset="0x48C" width="32" description="The lane Status reports the lane state information for debug purposes.">
		<bitfield id="P0_MASTER" width="1" begin="1" end="1" resetval="0x0" description="The reg_p0_master indicates the lane is a base lane for a multi lane link. When '1' Lane is lane 0 of a multi lane link, When '0' lane is part of a multi lane link." range="1" rwaccess="R"/>
	</register>
	<register id="WIZ16B2M4CT_DTB_MUX_SEL" acronym="WIZ16B2M4CT_DTB_MUX_SEL" offset="0x5F8" width="32" description="The digital test bus mux select determines the value on the test bus.">
		<bitfield id="DTB_MUX_SEL" width="5" begin="4" end="0" resetval="0x0" description="See cadence documentation on digital test bus." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_DIAG_TEST" acronym="WIZ16B2M4CT_DIAG_TEST" offset="0x5FC" width="32" description="The Diagnostic Test Register allows the system to validate the read and write of all data bits.">
		<bitfield id="DIAG_REG" width="32" begin="31" end="0" resetval="0x0" description="Diagnostic register. This register allows full read/write of all data bits to be tested." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_RESERVEDBIT13ADDRESSA" acronym="WIZ16B2M4CT_RESERVEDBIT13ADDRESSA" offset="0x2000" width="32" description="Reserved Address bit 13 area A">
		<bitfield id="RES_BIT13_ADR_A" width="32" begin="31" end="0" resetval="0x0" description="Write only test region A" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL" acronym="WIZ16B2M4CT_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL" offset="0x4080" width="32" description="TX coefficient controller control register">
		<bitfield id="TX_TXCC_CTRL_13_12" width="2" begin="13" end="12" resetval="0x2" description="Margin multiplier rounding control: This field controls the rounding function on the margin multiplier. 2'b00 : Round to nearest integer 2'b01 : Floor 2'b10 : Ceiling" range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_CTRL_11_10" width="2" begin="11" end="10" resetval="0x2" description="LF value multiplier rounding control: This field controls the rounding function on the LF value multiplier. 2'b00 : Round to nearest integer 2'b01 : Floor 2'b10 : Ceiling" range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_CTRL_9_8" width="2" begin="9" end="8" resetval="0x2" description="Calculated post-emphasis multiplier rounding control: This field controls the rounding function on the calculated post-emphasis multiplier. 2'b00 : Round to nearest integer 2'b01 : Floor 2'b10 : Ceiling" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_CTRL_7_6" width="2" begin="7" end="6" resetval="0x2" description="Calculated pre-emphasis multiplier rounding control: This field controls the rounding function on the pre-emphasis multiplier. 2'b00 : Round to nearest integer 2'b01 : Floor 2'b10 : Ceiling" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_CTRL_5_4" width="2" begin="5" end="4" resetval="0x0" description="Coefficient calculator multiplier rounding control: This field controls the rounding function on the coefficient calculator multiplier. 2'b00 : Round to nearest integer 2'b01 : Floor 2'b10 : Ceiling" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="De-emphasis control standard mode 3 value: This bit controls the de-emphasis mode when the xcvr_standard_mode is set to 2'b11. 1'b0 : Use the calculated de-emphasis values based on the 2 least significant bits of  the top level tx_deemphasis signal. 1'b1 : Use the coefficient values on all 18 bits of the top level tx_deemphasis signal." range="3" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_CTRL_2" width="1" begin="2" end="2" resetval="0x1" description="De-emphasis control standard mode 2 value: This bit controls the de-emphasis mode when the xcvr_standard_mode is set to 2'b10. 1'b0 : Use the calculated de-emphasis values based on the 2 least significant bits of  the top level tx_deemphasis signal. 1'b1 : Use the coefficient values on all 18 bits of the top level tx_deemphasis signal." range="2" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="De-emphasis control standard mode 1 value: This bit controls the de-emphasis mode when the xcvr_standard_mode is set to 2'b01. 1'b0 : Use the calculated de-emphasis values based on the 2 least significant bits of  the top level tx_deemphasis signal. 1'b1 : Use the coefficient values on all 18 bits of the top level tx_deemphasis signal." range="1" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="De-emphasis control standard mode 0 value: This bit controls the de-emphasis mode when the xcvr_standard_mode is set to 2'b00. 1'b0 : Use the calculated de-emphasis values based on the 2 least significant bits of  the top level tx_deemphasis signal. 1'b1 : Use the coefficient values on all 18 bits of the top level tx_deemphasis signal." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_TX_TXCC_CPOST_MULT_01__TX_TXCC_CPOST_MULT_00" acronym="WIZ16B2M4CT_TX_TXCC_CPOST_MULT_01__TX_TXCC_CPOST_MULT_00" offset="0x4098" width="32" description="Calculated post emphasis multiplier value 00 register">
		<bitfield id="TX_TXCC_CPOST_MULT_01_7_0" width="8" begin="23" end="16" resetval="0x17" description="Calculated post emphasis multiplier value 01: The value in this field specifies the multiplier value used to generate the calculated post emphasis value from the FS value when tx_deemphasis[1:0] = 2'b01.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note that the output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_CPOST_MULT_00_7_0" width="8" begin="7" end="0" resetval="0x28" description="Calculated post emphasis multiplier value 00: The value in this field specifies the multiplier value used to generate the calculated post emphasis value from the FS value when tx_deemphasis[1:0] = 2'b00.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note that the output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_TX_TXCC_MGNFS_MULT_001__TX_TXCC_MGNFS_MULT_000" acronym="WIZ16B2M4CT_TX_TXCC_MGNFS_MULT_001__TX_TXCC_MGNFS_MULT_000" offset="0x40A0" width="32" description="Margin full swing multiplier value 000 register">
		<bitfield id="TX_TXCC_MGNFS_MULT_000_7_0" width="8" begin="7" end="0" resetval="0x0" description="Margin full swing multiplier value 000: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b000 and tx_low_power_swing_en = 1'b0.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note that the largest value this is allowed to be set to is 54/128. Note that the output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_TX_TXCC_P5PRE_COEF_MULT__TX_TXCC_P4PRE_COEF_MULT" acronym="WIZ16B2M4CT_TX_TXCC_P5PRE_COEF_MULT__TX_TXCC_P4PRE_COEF_MULT" offset="0x40C8" width="32" description="Preset 4 pre emphasis coefficient multiplier value register">
		<bitfield id="TX_TXCC_P5PRE_COEF_MULT_7_0" width="8" begin="23" end="16" resetval="0x13" description="Preset 5 pre emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 5 pre emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note that the output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_TX_TXCC_P7PRE_COEF_MULT__TX_TXCC_P6PRE_COEF_MULT" acronym="WIZ16B2M4CT_TX_TXCC_P7PRE_COEF_MULT__TX_TXCC_P6PRE_COEF_MULT" offset="0x40CC" width="32" description="Preset 6 pre emphasis coefficient multiplier value register">
		<bitfield id="TX_TXCC_P7PRE_COEF_MULT_7_0" width="8" begin="23" end="16" resetval="0x13" description="Preset 7 pre emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 7 pre emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note that the output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_TX_TXCC_P9PRE_COEF_MULT__TX_TXCC_P8PRE_COEF_MULT" acronym="WIZ16B2M4CT_TX_TXCC_P9PRE_COEF_MULT__TX_TXCC_P8PRE_COEF_MULT" offset="0x40D0" width="32" description="Preset 8 pre emphasis coefficient multiplier value register">
		<bitfield id="TX_TXCC_P9PRE_COEF_MULT_7_0" width="8" begin="23" end="16" resetval="0x22" description="Preset 9 pre emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 9 pre emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note that the output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_P8PRE_COEF_MULT_7_0" width="8" begin="7" end="0" resetval="0x16" description="Preset 8 pre emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 8 pre emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note that the output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_TX_TXCC_P1POST_COEF_MULT__TX_TXCC_P0POST_COEF_MULT" acronym="WIZ16B2M4CT_TX_TXCC_P1POST_COEF_MULT__TX_TXCC_P0POST_COEF_MULT" offset="0x40E0" width="32" description="Preset 0 post emphasis coefficient multiplier value register">
		<bitfield id="TX_TXCC_P1POST_COEF_MULT_7_0" width="8" begin="23" end="16" resetval="0x22" description="Preset 1 post emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 1 post emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note that the output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_P0POST_COEF_MULT_7_0" width="8" begin="7" end="0" resetval="0x34" description="Preset 0 post emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 0 post emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note that the output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_TX_TXCC_P3POST_COEF_MULT__TX_TXCC_P2POST_COEF_MULT" acronym="WIZ16B2M4CT_TX_TXCC_P3POST_COEF_MULT__TX_TXCC_P2POST_COEF_MULT" offset="0x40E4" width="32" description="Preset 2 post emphasis coefficient multiplier value register">
		<bitfield id="TX_TXCC_P2POST_COEF_MULT_7_0" width="8" begin="7" end="0" resetval="0x27" description="Preset 2 post emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 2 post emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note that the output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_TX_TXCC_P7POST_COEF_MULT__TX_TXCC_P6POST_COEF_MULT" acronym="WIZ16B2M4CT_TX_TXCC_P7POST_COEF_MULT__TX_TXCC_P6POST_COEF_MULT" offset="0x40EC" width="32" description="Preset 6 post emphasis coefficient multiplier value register">
		<bitfield id="TX_TXCC_P7POST_COEF_MULT_7_0" width="8" begin="23" end="16" resetval="0x27" description="Preset 7 post emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 7 post emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note that the output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_TX_TXCC_P9POST_COEF_MULT__TX_TXCC_P8POST_COEF_MULT" acronym="WIZ16B2M4CT_TX_TXCC_P9POST_COEF_MULT__TX_TXCC_P8POST_COEF_MULT" offset="0x40F0" width="32" description="Preset 8 post emphasis coefficient multiplier value register">
		<bitfield id="TX_TXCC_P8POST_COEF_MULT_7_0" width="8" begin="7" end="0" resetval="0x16" description="Preset 8 post emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 8 post emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note that the output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO" acronym="WIZ16B2M4CT_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO" offset="0x4180" width="32" description="Lane fast common mode enable timeout register">
		<bitfield id="DRV_DIAG_LANE_FCM_EN_TO_15" width="1" begin="15" end="15" resetval="0x0" description="Bypass fast establishment of common mode enable: When enabled, the fast establishment of common mode function will be bypassed.  When bypassed, the lane fast common mode enable timeout value field in this register can be used to implement a programmable delay between when fast establishment of common mode is normally initiated, and when it will complete." range="15" rwaccess="R/W"/> 
		<bitfield id="DRV_DIAG_LANE_FCM_EN_TO_11_0" width="12" begin="11" end="0" resetval="0x500" description="Lane fast common mode enable timeout value: The usage of the value of this field is a function of the state of the bypass fast establishment of common mode enable bit in this register. Bypass disabled (normal operation): This specifies the maximum number of reference clock cycles the fast establishment of common mode process will wait for the tx_{p,m} signals to be reported as above the reference voltage, before timing out.  The default value of this register corresponds to a delay of 20 uSec. Bypass enabled: This can be used to specify the number of reference clock cycles between when fast establishment of common mode would normally be initiated, and when it is acknowledged to have been completed." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR" acronym="WIZ16B2M4CT_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR" offset="0x4184" width="32" description="Lane fast common mode enable margin timer register">
		<bitfield id="DRV_DIAG_LANE_FCM_EN_MGN_TMR_11_0" width="12" begin="11" end="0" resetval="0x150" description="Lane fast common mode enable margin timer value: This specifies the number of reference clock cycles the fast establishment of common mode process will enable all the margin segments for. The default value of this register corresponds to a delay of 6 uSec." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_DRV_DIAG_TX_DRV" acronym="WIZ16B2M4CT_DRV_DIAG_TX_DRV" offset="0x418C" width="32" description="TX driver diagnostic register">
		<bitfield id="DRV_DIAG_TX_DRV_7" width="1" begin="7" end="7" resetval="0x1" description="TX boost enable: Increases the transmitter amplitude for fast data transitions, by controlling the txda_drv_boost_en signal going to the analog." range="7" rwaccess="R/W"/> 
		<bitfield id="DRV_DIAG_TX_DRV_5_4" width="2" begin="5" end="4" resetval="0x2" description="TX boost tune: Controls the transmitter boost amplitude when the transmitter boost function is enabled using the TX boost enable bit in this register, by controlling the txda_drv_boost_tune signal going to the analog.  The following specifies the encoding of this field. 2'b00: Minimum Boost 2'b01: 2'b10: 2'b11: Maximum Boost" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="DRV_DIAG_TX_DRV_1" width="1" begin="1" end="1" resetval="0x1" description="TX pre-driver pull up control: When the pre-driver is disabled, this bit controls the state of the pre-driver output, by controlling the txda_drv_predrv_pullup signal going to the analog. 1'b0 : Pulled low 1'b1 : Pulled high" range="1" rwaccess="R/W"/> 
		<bitfield id="DRV_DIAG_TX_DRV_0" width="1" begin="0" end="0" resetval="0x1" description="TX driver margin type: Selects the margining type the driver will operate in, by controlling the txda_drv_margin_type signal going to the analog. 1'b0 : Classical margining - High power margining that complies with the driver differential and common-mode output impedance specs. 1'b1 : Low-Power margining - Low power margining that complies with the driver differential output impedance spec.  However, this violates the driver common-mode output impedance spec to save power whenever a reduced swing driver configuration is used. Note that when fast establishment of common mode is active, the analog signal that this drives will be forced to 1'b0." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT" acronym="WIZ16B2M4CT_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT" offset="0x41C8" width="32" description="Transceiver transceiver data path power island control status register">
		<bitfield id="XCVR_DIAG_PLLDRC_CTRL_15_14" width="2" begin="31" end="30" resetval="0x0" description="Digital PLL clock select standard mode 3: This bit controls which full rate PLL clock is selected, when xcvr_standard_mode is set to 2'b11. 2'b00 : PLL clock 0 from the PLL 0. 2'b01 : PLL clock 1 from the PLL 0. 2'b10 : PLL clock 0 from the PLL 1. 2'b11 : PLL clock 1 from the PLL 1." range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_PLLDRC_CTRL_13_12" width="2" begin="29" end="28" resetval="0x0" description="Digital PLL data rate divider standard mode 3 value: This field will directly control the xcvr_pll_clk_datart_div signal, which controls which divided clock is selected when generating the xcvr_pll_clk_datart clock, when xcvr_standard_mode is set to 2'b11. 2'b00 : Divide by 1. 2'b01 : Divide by 2. 2'b10 : Divide by 4. 2'b11 : Divide by 8." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_PLLDRC_CTRL_11_10" width="2" begin="27" end="26" resetval="0x0" description="Digital PLL clock select standard mode 2: This bit controls which full rate PLL clock is selected, when xcvr_standard_mode is set to 2'b10. 2'b00 : PLL clock 0 from the PLL 0. 2'b01 : PLL clock 1 from the PLL 0. 2'b10 : PLL clock 0 from the PLL 1. 2'b11 : PLL clock 1 from the PLL 1." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_PLLDRC_CTRL_9_8" width="2" begin="25" end="24" resetval="0x0" description="Digital PLL data rate divider standard mode 2 value: This field will directly control the xcvr_pll_clk_datart_div signal, which controls which divided clock is selected when generating the xcvr_pll_clk_datart clock, when xcvr_standard_mode is set to 2'b10. 2'b00 : Divide by 1. 2'b01 : Divide by 2. 2'b10 : Divide by 4. 2'b11 : Divide by 8." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_PLLDRC_CTRL_7_6" width="2" begin="23" end="22" resetval="0x0" description="Digital PLL clock select standard mode 1: This bit controls which full rate PLL clock is selected, when xcvr_standard_mode is set to 2'b01. 2'b00 : PLL clock 0 from the PLL 0. 2'b01 : PLL clock 1 from the PLL 0. 2'b10 : PLL clock 0 from the PLL 1. 2'b11 : PLL clock 1 from the PLL 1." range="23 - 22" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_PLLDRC_CTRL_5_4" width="2" begin="21" end="20" resetval="0x1" description="Digital PLL data rate divider standard mode 1 value: This field will directly control the xcvr_pll_clk_datart_div signal, which controls which divided clock is selected when generating the xcvr_pll_clk_datart clock, when xcvr_standard_mode is set to 2'b01. 2'b00 : Divide by 1. 2'b01 : Divide by 2. 2'b10 : Divide by 4. 2'b11 : Divide by 8." range="21 - 20" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_PLLDRC_CTRL_3_2" width="2" begin="19" end="18" resetval="0x0" description="Digital PLL clock select standard mode 0: This bit controls which full rate PLL clock is selected, when xcvr_standard_mode is set to 2'b00. 2'b00 : PLL clock 0 from the PLL 0. 2'b01 : PLL clock 1 from the PLL 0. 2'b10 : PLL clock 0 from the PLL 1. 2'b11 : PLL clock 1 from the PLL 1." range="19 - 18" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_PLLDRC_CTRL_1_0" width="2" begin="17" end="16" resetval="0x2" description="Digital PLL data rate divider standard mode 0 value: This field will directly control the xcvr_pll_clk_datart_div signal, which controls which divided clock is selected when generating the xcvr_pll_clk_datart clock, when xcvr_standard_mode is set to 2'b00. 2'b00 : Divide by 1. 2'b01 : Divide by 2. 2'b10 : Divide by 4. 2'b11 : Divide by 8." range="17 - 16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL" acronym="WIZ16B2M4CT_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL" offset="0x41CC" width="32" description="Transceiver high speed clock select register">
		<bitfield id="XCVR_DIAG_HSCLK_DIV_14_12" width="3" begin="30" end="28" resetval="0x0" description="Transceiver clock divider select standard mode 3: This field selects the divider value used to divide the selected analog high speed clock by when generating the transmit and receive clocks, when xcvr_standard_mode is set to 2'b11, by driving the xcvrda_xcvr_clk_div_sel signal to the analog, as specified below. 3'b000: Div 1 3'b001: Div 2 3'b010: Div 3 3'b011: Div 4 3'b100: Div 5 3'b101: Div 6 3'b110: Div 7 3'b111: Div 8" range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_HSCLK_DIV_10_8" width="3" begin="26" end="24" resetval="0x0" description="Transceiver clock divider select standard mode 2: This field selects the divider value used to divide the selected analog high speed clock by when generating the transmit and receive clocks, when xcvr_standard_mode is set to 2'b10, by driving the xcvrda_xcvr_clk_div_sel signal to the analog, as specified below. 3'b000: Div 1 3'b001: Div 2 3'b010: Div 3 3'b011: Div 4 3'b100: Div 5 3'b101: Div 6 3'b110: Div 7 3'b111: Div 8" range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_HSCLK_DIV_6_4" width="3" begin="22" end="20" resetval="0x0" description="Transceiver clock divider select standard mode 1: This field selects the divider value used to divide the selected analog high speed clock by when generating the transmit and receive clocks, when xcvr_standard_mode is set to 2'b01, by driving the xcvrda_xcvr_clk_div_sel signal to the analog, as specified below. 3'b000: Div 1 3'b001: Div 2 3'b010: Div 3 3'b011: Div 4 3'b100: Div 5 3'b101: Div 6 3'b110: Div 7 3'b111: Div 8" range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_HSCLK_DIV_2_0" width="3" begin="18" end="16" resetval="0x1" description="Transceiver clock divider select standard mode 0: This field selects the divider value used to divide the selected analog high speed clock by when generating the transmit and receive clocks, when xcvr_standard_mode is set to 2'b00, by driving the xcvrda_xcvr_clk_div_sel signal to the analog, as specified below. 3'b000: Div 1 3'b001: Div 2 3'b010: Div 3 3'b011: Div 4 3'b100: Div 5 3'b101: Div 6 3'b110: Div 7 3'b111: Div 8" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_HSCLK_SEL_13_12" width="2" begin="13" end="12" resetval="0x0" description="High speed clock select standard mode 3: This specifies which analog high speed clock is selected when xcvr_standard_mode is set to 2'b11, by driving the xcvrda_clk_sel signal to the analog, as specified below. 2'b00 : clock 0. 2'b01 : clock 1. 2'b10 : Reserved. 2'b11 : Reserved." range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_HSCLK_SEL_9_8" width="2" begin="9" end="8" resetval="0x0" description="High speed clock select standard mode 2: This specifies which analog high speed clock is selected when xcvr_standard_mode is set to 2'b10, by driving the xcvrda_clk_sel signal to the analog, as specified below. 2'b00 : clock 0. 2'b01 : clock 1. 2'b10 : Reserved. 2'b11 : Reserved." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_HSCLK_SEL_5_4" width="2" begin="5" end="4" resetval="0x0" description="High speed clock select standard mode 1: This specifies which analog high speed clock is selected when xcvr_standard_mode is set to 2'b01, by driving the xcvrda_clk_sel signal to the analog, as specified below. 2'b00 : clock 0. 2'b01 : clock 1. 2'b10 : Reserved. 2'b11 : Reserved." range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_HSCLK_SEL_1_0" width="2" begin="1" end="0" resetval="0x0" description="High speed clock select standard mode 0: This specifies which analog high speed clock is selected when xcvr_standard_mode is set to 2'b00, by driving the xcvrda_clk_sel signal to the analog, as specified below. 2'b00 : clock 0. 2'b01 : clock 1. 2'b10 : Reserved. 2'b11 : Reserved." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL" acronym="WIZ16B2M4CT_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL" offset="0x41D0" width="32" description="TX clock control register">
		<bitfield id="XCVR_DIAG_RXCLK_CTRL_15" width="1" begin="31" end="31" resetval="0x0" description="RX deserializer clock invert: This bit is used to optionally invert the deserializer clock (rxda_des_clk) for diagnostic purposes." range="31" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_RXCLK_CTRL_14" width="1" begin="30" end="30" resetval="0x0" description="RX 2x clock enable: This bit enables the receiver 2x clock function, by driving the rxda_des_clk_2x_en signal going to the analog.  Note that this clock is only designed to be used in modes where the data width is 20 bits. 1'b0 : Disabled 1'b1 : Enabled" range="30" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_RXCLK_CTRL_13" width="1" begin="29" end="29" resetval="0x0" description="RX PI E path clock select: Controls which PI clock drives the E path clocks, by driving the rxda_pi_i_drv_e_en signal going to the analog. 1'b0: E PI clock 1'b1: IQ PI clock" range="29" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_RXCLK_CTRL_7" width="1" begin="23" end="23" resetval="0x0" description="PI output clock divider enable standard mode 3: This bit controls the rxda_pi_out_clk_div_en to enable the PI output clock divider, when xcvr_standard_mode is set to 2'b11. 1'b0 : Disabled 1'b1 : Enabled" range="23" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_RXCLK_CTRL_6" width="1" begin="22" end="22" resetval="0x0" description="PI output clock divider enable standard mode 2: This bit controls the rxda_pi_out_clk_div_en to enable the PI output clock divider, when xcvr_standard_mode is set to 2'b10. 1'b0 : Disabled 1'b1 : Enabled" range="22" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_RXCLK_CTRL_5" width="1" begin="21" end="21" resetval="0x0" description="PI output clock divider enable standard mode 1: This bit controls the rxda_pi_out_clk_div_en to enable the PI output clock divider, when xcvr_standard_mode is set to 2'b01. 1'b0 : Disabled 1'b1 : Enabled" range="21" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_RXCLK_CTRL_4" width="1" begin="20" end="20" resetval="0x0" description="PI output clock divider enable standard mode 0: This bit controls the rxda_pi_out_clk_div_en to enable the PI output clock divider, when xcvr_standard_mode is set to 2'b00. 1'b0 : Disabled 1'b1 : Enabled" range="20" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL" acronym="WIZ16B2M4CT_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL" offset="0x41D4" width="32" description="Transceiver bidirectional control register">
		<bitfield id="XCVR_DIAG_PSC_OVRD_3" width="1" begin="19" end="19" resetval="0x0" description="Receiver DFE enable mask value standard mode 3: This bit will controls the rx_dfe_eq_enable_std_mask digital signal, which can be used to mask off the rxda_dfe_eq_enable signal coming from the power state controller and going into the analog, when xcvr_standard_mode is set to 2'b11. 1'b0 : The signal will be masked off. 1'b1 : The signal to pass through unchanged." range="19" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_PSC_OVRD_2" width="1" begin="18" end="18" resetval="0x1" description="Receiver DFE enable mask value standard mode 2: This bit will controls the rx_dfe_eq_enable_std_mask digital signal, which can be used to mask off the rxda_dfe_eq_enable signal coming from the power state controller and going into the analog, when xcvr_standard_mode is set to 2'b10. 1'b0 : The signal will be masked off. 1'b1 : The signal to pass through unchanged." range="18" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_PSC_OVRD_1" width="1" begin="17" end="17" resetval="0x1" description="Receiver DFE enable mask value standard mode 1: This bit will controls the rx_dfe_eq_enable_std_mask digital signal, which can be used to mask off the rxda_dfe_eq_enable signal coming from the power state controller and going into the analog, when xcvr_standard_mode is set to 2'b01. 1'b0 : The signal will be masked off. 1'b1 : The signal to pass through unchanged." range="17" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_PSC_OVRD_0" width="1" begin="16" end="16" resetval="0x0" description="Receiver DFE enable mask value standard mode 0: This bit will controls the rx_dfe_eq_enable_std_mask digital signal, which can be used to mask off the rxda_dfe_eq_enable signal coming from the power state controller and going into the analog, when xcvr_standard_mode is set to 2'b00. 1'b0 : The signal will be masked off. 1'b1 : The signal to pass through unchanged." range="16" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_BIDI_CTRL_7" width="1" begin="7" end="7" resetval="0x1" description="Receiver enable standard mode 3: When bidirectional bumps are implemented in the transceiver, this bit is a global enable for the receiver function, when xcvr_standard_mode is set to 2'b11.  When bidirectional bumps are not implemented, this bit will be reset to 1'b1, and should not be changed.  When bidirectional bumps are implemented in the transceiver, this bit and the corresponding transmitter enable bit must not be set to 1'b1 at the same time. 1'b0 : RX disabled 1'b1 : RX enabled" range="7" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_BIDI_CTRL_6" width="1" begin="6" end="6" resetval="0x1" description="Receiver enable standard mode 2: When bidirectional bumps are implemented in the transceiver, this bit is a global enable for the receiver function, when xcvr_standard_mode is set to 2'b10. When bidirectional bumps are not implemented, this bit will be reset to 1'b1, and should not be changed.  When bidirectional bumps are implemented in the transceiver, this bit and the corresponding transmitter enable bit must not be set to 1'b1 at the same time. 1'b0 : RX disabled 1'b1 : RX enabled" range="6" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_BIDI_CTRL_5" width="1" begin="5" end="5" resetval="0x1" description="Receiver enable standard mode 1: When bidirectional bumps are implemented in the transceiver, this bit is a global enable for the receiver function, when xcvr_standard_mode is set to 2'b01. When bidirectional bumps are not implemented, this bit will be reset to 1'b1, and should not be changed.  When bidirectional bumps are implemented in the transceiver, this bit and the corresponding transmitter enable bit must not be set to 1'b1 at the same time. 1'b0 : RX disabled 1'b1 : RX enabled" range="5" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_BIDI_CTRL_4" width="1" begin="4" end="4" resetval="0x1" description="Receiver enable standard mode 0: When bidirectional bumps are implemented in the transceiver, this bit is a global enable for the receiver function, when xcvr_standard_mode is set to 2'b00. When bidirectional bumps are not implemented, this bit will be reset to 1'b1, and should not be changed.  When bidirectional bumps are implemented in the transceiver, this bit and the corresponding transmitter enable bit must not be set to 1'b1 at the same time. 1'b0 : RX disabled 1'b1 : RX enabled" range="4" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_BIDI_CTRL_3" width="1" begin="3" end="3" resetval="0x1" description="Transmitter enable standard mode 3: When bidirectional bumps are implemented in the transceiver, this bit is a global enable for the transmitter function, when xcvr_standard_mode is set to 2'b11. When bidirectional bumps are not implemented, this bit will be reset to 1'b1, and should not be changed.  When bidirectional bumps are implemented in the transceiver, this bit and the corresponding receiver enable bit must not be set to 1'b1 at the same time. 1'b0 : TX disabled 1'b1 : TX enabled" range="3" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_BIDI_CTRL_2" width="1" begin="2" end="2" resetval="0x1" description="Transmitter enable standard mode 2: When bidirectional bumps are implemented in the transceiver, this bit is a global enable for the transmitter function, when xcvr_standard_mode is set to 2'b10. When bidirectional bumps are not implemented, this bit will be reset to 1'b1, and should not be changed.  When bidirectional bumps are implemented in the transceiver, this bit and the corresponding receiver enable bit must not be set to 1'b1 at the same time. 1'b0 : TX disabled 1'b1 : TX enabled" range="2" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_BIDI_CTRL_1" width="1" begin="1" end="1" resetval="0x1" description="Transmitter enable standard mode 1: When bidirectional bumps are implemented in the transceiver, this bit is a global enable for the transmitter function, when xcvr_standard_mode is set to 2'b01. When bidirectional bumps are not implemented, this bit will be reset to 1'b1, and should not be changed.  When bidirectional bumps are implemented in the transceiver, this bit and the corresponding receiver enable bit must not be set to 1'b1 at the same time. 1'b0 : TX disabled 1'b1 : TX enabled" range="1" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_BIDI_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Transmitter enable standard mode 0: When bidirectional bumps are implemented in the transceiver, this bit is a global enable for the transmitter function, when xcvr_standard_mode is set to 2'b00. When bidirectional bumps are not implemented, this bit will be reset to 1'b1, and should not be changed.  When bidirectional bumps are implemented in the transceiver, this bit and the corresponding receiver enable bit must not be set to 1'b1 at the same time. 1'b0 : TX disabled 1'b1 : TX enabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_TX_PSC_A1__TX_PSC_A0" acronym="WIZ16B2M4CT_TX_PSC_A1__TX_PSC_A0" offset="0x4200" width="32" description="Transmitter A0 power state definition register">
		<bitfield id="TX_PSC_A1_11" width="1" begin="27" end="27" resetval="0x0" description="TX driver common mode enable extend control" range="27" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A1_10" width="1" begin="26" end="26" resetval="0x1" description="Force txda_lfps_sel active" range="26" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A1_9" width="1" begin="25" end="25" resetval="0x0" description="LFPS clock gate enable" range="25" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A1_8" width="1" begin="24" end="24" resetval="0x0" description="Reserved - spare" range="24" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A1_7" width="1" begin="23" end="23" resetval="0x1" description="Transmitter low current mode" range="23" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A1_6" width="1" begin="22" end="22" resetval="0x0" description="Transmitter mission mode enable" range="22" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A1_5" width="1" begin="21" end="21" resetval="0x1" description="TX driver common mode enable" range="21" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A1_4" width="1" begin="20" end="20" resetval="0x0" description="TX driver enable" range="20" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A1_3" width="1" begin="19" end="19" resetval="0x1" description="TX post-emphasis enable (C+1)" range="19" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A1_2" width="1" begin="18" end="18" resetval="0x1" description="TX pre-emphasis enable (C-1)" range="18" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A1_1" width="1" begin="17" end="17" resetval="0x1" description="TX pre-driver enable" range="17" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A1_0" width="1" begin="16" end="16" resetval="0x1" description="TX serializer enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A0_11" width="1" begin="11" end="11" resetval="0x0" description="TX driver common mode enable extend control: Specifies which power states the tx_cmn_mode_en_ext signal is considered valid in and can be used to force the driver to continue to be in the common mode state." range="11" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A0_10" width="1" begin="10" end="10" resetval="0x0" description="Force txda_lfps_sel active: Setting this bit forces the txda_lfps_sel signal going to the analog to be driven active.  Note that this function is implemented for additional power savings.  In the analog, this signal controls a MUX select associated with the driver.  Setting this bit to 1'b1 will force the MUX to select the LFPS data path.  By selecting this path in low power states, instead of the serializer path, the driver inputs will be driven to 1'b0, instead of having the potential to toggle." range="10" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A0_9" width="1" begin="9" end="9" resetval="0x0" description="LFPS clock gate enable: Enables the LFPS clock gate when an LFPS clock is required." range="9" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A0_8" width="1" begin="8" end="8" resetval="0x0" description="Reserved - spare" range="8" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A0_7" width="1" begin="7" end="7" resetval="0x1" description="Transmitter low current mode: Enables a low current consumption mode within the common mode voltage circuit in the driver, via the txda_drv_idle_lowi_en signal going to the analog." range="7" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A0_6" width="1" begin="6" end="6" resetval="0x1" description="Transmitter mission mode enable: Enables the analog circuits in the driver required to run in mission mode, via the txda_drv_mission_en signal going to the analog." range="6" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A0_5" width="1" begin="5" end="5" resetval="0x1" description="TX driver common mode enable: Enables the common mode voltage circuits in the driver." range="5" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A0_4" width="1" begin="4" end="4" resetval="0x1" description="TX driver enable: Enables the transmitter driver, via the H bridge driver controller." range="4" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A0_3" width="1" begin="3" end="3" resetval="0x1" description="TX post-emphasis enable (C+1): Enables the transmitter circuits related to the post-emphasis function." range="3" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A0_2" width="1" begin="2" end="2" resetval="0x1" description="TX pre-emphasis enable (C-1): Enables the transmitter circuits related to the pre-emphasis function." range="2" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A0_1" width="1" begin="1" end="1" resetval="0x1" description="TX pre-driver enable: Enables the transmitter pre-driver, driver data selection MUX, and receiver detect." range="1" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A0_0" width="1" begin="0" end="0" resetval="0x1" description="TX serializer enable: Enables the serializer and related clock divider circuits." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_TX_PSC_A3__TX_PSC_A2" acronym="WIZ16B2M4CT_TX_PSC_A3__TX_PSC_A2" offset="0x4204" width="32" description="Transmitter A2 power state definition register">
		<bitfield id="TX_PSC_A3_11" width="1" begin="27" end="27" resetval="0x0" description="TX driver common mode enable extend control" range="27" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A3_10" width="1" begin="26" end="26" resetval="0x1" description="Force txda_lfps_sel active" range="26" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A3_9" width="1" begin="25" end="25" resetval="0x0" description="LFPS clock gate enable" range="25" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A3_8" width="1" begin="24" end="24" resetval="0x0" description="Reserved - spare" range="24" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A3_7" width="1" begin="23" end="23" resetval="0x1" description="Transmitter low current mode" range="23" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A3_6" width="1" begin="22" end="22" resetval="0x0" description="Transmitter mission mode enable" range="22" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A3_5" width="1" begin="21" end="21" resetval="0x1" description="TX driver common mode enable" range="21" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A3_4" width="1" begin="20" end="20" resetval="0x0" description="TX driver enable" range="20" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A3_3" width="1" begin="19" end="19" resetval="0x1" description="TX post-emphasis enable (C+1)" range="19" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A3_2" width="1" begin="18" end="18" resetval="0x1" description="TX pre-emphasis enable (C-1)" range="18" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A3_1" width="1" begin="17" end="17" resetval="0x1" description="TX pre-driver enable" range="17" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A3_0" width="1" begin="16" end="16" resetval="0x0" description="TX serializer enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A2_11" width="1" begin="11" end="11" resetval="0x0" description="TX driver common mode enable extend control" range="11" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A2_10" width="1" begin="10" end="10" resetval="0x1" description="Force txda_lfps_sel active" range="10" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A2_9" width="1" begin="9" end="9" resetval="0x0" description="LFPS clock gate enable" range="9" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A2_8" width="1" begin="8" end="8" resetval="0x0" description="Reserved - spare" range="8" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A2_7" width="1" begin="7" end="7" resetval="0x1" description="Transmitter low current mode" range="7" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A2_6" width="1" begin="6" end="6" resetval="0x0" description="Transmitter mission mode enable" range="6" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A2_5" width="1" begin="5" end="5" resetval="0x1" description="TX driver common mode enable" range="5" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A2_4" width="1" begin="4" end="4" resetval="0x0" description="TX driver enable" range="4" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A2_3" width="1" begin="3" end="3" resetval="0x1" description="TX post-emphasis enable (C+1)" range="3" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A2_2" width="1" begin="2" end="2" resetval="0x1" description="TX pre-emphasis enable (C-1)" range="2" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A2_1" width="1" begin="1" end="1" resetval="0x1" description="TX pre-driver enable" range="1" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A2_0" width="1" begin="0" end="0" resetval="0x0" description="TX serializer enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_TX_RCVDET_ST_TMR__TX_RCVDET_EN_TMR" acronym="WIZ16B2M4CT_TX_RCVDET_ST_TMR__TX_RCVDET_EN_TMR" offset="0x4244" width="32" description="Transmit receiver detect enable timer register">
		<bitfield id="TX_RCVDET_ST_TMR_15_0" width="16" begin="31" end="16" resetval="0x2500" description="Start wait time value: This is the number of clocks the receiver detect state machine waits between driving the txda_rcvdet_start signal active and checking the results on the txda_rcvdet_detected_n signal coming from the analog.  The default required wait time is 100us." range="31 - 16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_RESERVEDBIT13ADDRESSB" acronym="WIZ16B2M4CT_RESERVEDBIT13ADDRESSB" offset="0x6000" width="32" description="Reserved Address bit 13 area B">
		<bitfield id="RES_BIT13_ADR_B" width="32" begin="31" end="0" resetval="0x0" description="Write only test region B" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_RX_PSC_A1__RX_PSC_A0" acronym="WIZ16B2M4CT_RX_PSC_A1__RX_PSC_A0" offset="0x8000" width="32" description="Receiver A0 power state definition register">
		<bitfield id="RX_PSC_A1_12" width="1" begin="28" end="28" resetval="0x0" description="RX signal detect enable extend control" range="28" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A1_11" width="1" begin="27" end="27" resetval="0x1" description="RX signal detect filter enable" range="27" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A1_10" width="1" begin="26" end="26" resetval="0x0" description="RX LFPS detect filter enable" range="26" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A1_9" width="1" begin="25" end="25" resetval="0x0" description="Reserved - spare" range="25" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A1_8" width="1" begin="24" end="24" resetval="0x1" description="RX signal detect enable" range="24" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A1_7_5" width="3" begin="23" end="21" resetval="0x0" description="Reserved - spare" range="23 - 21" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A1_4" width="1" begin="20" end="20" resetval="0x1" description="RX equalizer engine enable" range="20" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A1_3" width="1" begin="19" end="19" resetval="0x1" description="RX DFE equalization enable." range="19" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A1_2" width="1" begin="18" end="18" resetval="0x1" description="RX PI enable" range="18" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A1_1" width="1" begin="17" end="17" resetval="0x0" description="RX e path enable (calibration and eye surf only)" range="17" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A1_0" width="1" begin="16" end="16" resetval="0x1" description="RX enable" range="16" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A0_12" width="1" begin="12" end="12" resetval="0x0" description="RX signal detect enable extend control: Specifies which power states the rx_sig_det_en_ext signal is considered valid in and can be used to force the signal detect functions to remain on." range="12" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A0_11" width="1" begin="11" end="11" resetval="0x1" description="RX signal detect filter enable: Enables the receiver signal detect filter function in the digital receiver controller." range="11" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A0_10" width="1" begin="10" end="10" resetval="0x0" description="RX LFPS detect filter enable: Enables the receiver LFPS detect filter function in the digital receiver controller." range="10" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A0_9" width="1" begin="9" end="9" resetval="0x0" description="Reserved - spare" range="9" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A0_8" width="1" begin="8" end="8" resetval="0x1" description="RX signal detect enable: Enables the receiver signal detect function.  This drives the rxda_sd_en signal going to the analog.  Note that this bit needs to be active for LFPS detect functions to work, because these functions share the same analog circuits." range="8" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A0_7_5" width="3" begin="7" end="5" resetval="0x0" description="Reserved - spare" range="7 - 5" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A0_4" width="1" begin="4" end="4" resetval="0x1" description="RX equalizer engine enable: Specifies which power state the REE runs in. 1'b0: Disabled 1'b1: Enabled" range="4" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A0_3" width="1" begin="3" end="3" resetval="0x1" description="RX DFE equalization enable: Enables the receiver DFE equalization circuits, via the rxda_dfe_eq_enable signal." range="3" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A0_2" width="1" begin="2" end="2" resetval="0x1" description="RX PI enable: Enables the receiver circuits related to the PI and associated clocking components." range="2" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A0_1" width="1" begin="1" end="1" resetval="0x0" description="RX e path enable (calibration and eye surf only) : Enables the receiver circuits related to the eye plot PI and e path deserializer for calibration and eye surf." range="1" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A0_0" width="1" begin="0" end="0" resetval="0x1" description="RX enable: Enables the receiver circuits related to the CDRLF, Sampler, FE, and Deserializer." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_RX_PSC_A3__RX_PSC_A2" acronym="WIZ16B2M4CT_RX_PSC_A3__RX_PSC_A2" offset="0x8004" width="32" description="Receiver A2 power state definition register">
		<bitfield id="RX_PSC_A3_12" width="1" begin="28" end="28" resetval="0x0" description="RX signal detect enable extend control" range="28" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A3_11" width="1" begin="27" end="27" resetval="0x0" description="RX signal detect filter enable" range="27" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A3_10" width="1" begin="26" end="26" resetval="0x0" description="RX LFPS detect filter enable" range="26" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A3_9" width="1" begin="25" end="25" resetval="0x0" description="Reserved - spare" range="25" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A3_8" width="1" begin="24" end="24" resetval="0x0" description="RX signal detect enable" range="24" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A3_7_5" width="3" begin="23" end="21" resetval="0x0" description="Reserved - spare" range="23 - 21" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A3_4" width="1" begin="20" end="20" resetval="0x0" description="RX equalizer engine enable" range="20" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A3_3" width="1" begin="19" end="19" resetval="0x0" description="RX DFE equalization enable." range="19" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A3_2" width="1" begin="18" end="18" resetval="0x0" description="RX PI enable" range="18" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A3_1" width="1" begin="17" end="17" resetval="0x0" description="RX e path enable (calibration and eye surf only)" range="17" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A3_0" width="1" begin="16" end="16" resetval="0x0" description="RX enable" range="16" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A2_12" width="1" begin="12" end="12" resetval="0x0" description="RX signal detect enable extend control" range="12" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A2_11" width="1" begin="11" end="11" resetval="0x1" description="RX signal detect filter enable" range="11" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A2_10" width="1" begin="10" end="10" resetval="0x0" description="RX LFPS detect filter enable" range="10" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A2_9" width="1" begin="9" end="9" resetval="0x0" description="Reserved - spare" range="9" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A2_8" width="1" begin="8" end="8" resetval="0x1" description="RX signal detect enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A2_7_5" width="3" begin="7" end="5" resetval="0x0" description="Reserved - spare" range="7 - 5" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A2_4" width="1" begin="4" end="4" resetval="0x0" description="RX equalizer engine enable" range="4" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A2_3" width="1" begin="3" end="3" resetval="0x0" description="RX DFE equalization enable." range="3" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A2_2" width="1" begin="2" end="2" resetval="0x0" description="RX PI enable" range="2" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A2_1" width="1" begin="1" end="1" resetval="0x0" description="RX e path enable (calibration and eye surf only)" range="1" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A2_0" width="1" begin="0" end="0" resetval="0x0" description="RX enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_RX_PSC_RDY__RX_PSC_CAL" acronym="WIZ16B2M4CT_RX_PSC_RDY__RX_PSC_CAL" offset="0x800C" width="32" description="Receiver calibration power state definition register">
		<bitfield id="RX_PSC_CAL_12" width="1" begin="12" end="12" resetval="0x0" description="RX signal detect enable extend control" range="12" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_CAL_11" width="1" begin="11" end="11" resetval="0x0" description="RX signal detect filter enable" range="11" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_CAL_10" width="1" begin="10" end="10" resetval="0x0" description="RX LFPS detect filter enable" range="10" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_CAL_9" width="1" begin="9" end="9" resetval="0x0" description="Reserved - spare" range="9" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_CAL_8" width="1" begin="8" end="8" resetval="0x1" description="RX signal detect enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_CAL_7_5" width="3" begin="7" end="5" resetval="0x0" description="Reserved - spare" range="7 - 5" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_CAL_4" width="1" begin="4" end="4" resetval="0x0" description="RX equalizer engine enable" range="4" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_CAL_3" width="1" begin="3" end="3" resetval="0x1" description="RX DFE equalization enable." range="3" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_CAL_2" width="1" begin="2" end="2" resetval="0x1" description="RX PI enable" range="2" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_CAL_1" width="1" begin="1" end="1" resetval="0x1" description="RX e path enable (calibration and eye surf only)" range="1" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_CAL_0" width="1" begin="0" end="0" resetval="0x1" description="RX enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_RX_SDCAL0_ITER_TMR__RX_SDCAL0_INIT_TMR" acronym="WIZ16B2M4CT_RX_SDCAL0_ITER_TMR__RX_SDCAL0_INIT_TMR" offset="0x8088" width="32" description="Signal detect calibration 0 initialization timer register">
		<bitfield id="RX_SDCAL0_ITER_TMR_8_0" width="9" begin="24" end="16" resetval="0x125" description="Iteration wait timer value: This is the number of cmn_ref_clk clocks to wait between when a value is placed on the calibration code signals going to the analog, and when the comparator value coming from the analog circuits can be checked. Note that this results in the minimum number of cmn_ref_clk clocks required to wait 5 uSec. Note that this should never be set to a value of less than 3." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_SDCAL0_INIT_TMR_8_0" width="9" begin="8" end="0" resetval="0x25" description="Initialization wait timer value: This is the number of cmn_ref_clk clocks to wait between when the analog calibration circuits are enabled, and when the first values are placed on the calibration code signals going to the analog. Note that this results in the minimum number of cmn_ref_clk clocks required to wait 1 uSec. Note that this should never be set to a value of less than 1." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_RX_SDCAL1_ITER_TMR__RX_SDCAL1_INIT_TMR" acronym="WIZ16B2M4CT_RX_SDCAL1_ITER_TMR__RX_SDCAL1_INIT_TMR" offset="0x8098" width="32" description="Signal detect calibration 1 initialization timer register">
		<bitfield id="RX_SDCAL1_ITER_TMR_8_0" width="9" begin="24" end="16" resetval="0x125" description="Iteration wait timer value: This is the number of cmn_ref_clk clocks to wait between when a value is placed on the calibration code signals going to the analog, and when the comparator value coming from the analog circuits can be checked. Note that this results in the minimum number of cmn_ref_clk clocks required to wait 5 uSec. Note that this should never be set to a value of less than 3." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_SDCAL1_INIT_TMR_8_0" width="9" begin="8" end="0" resetval="0x25" description="Initialization wait timer value: This is the number of cmn_ref_clk clocks to wait between when the analog calibration circuits are enabled, and when the first values are placed on the calibration code signals going to the analog. Note that this results in the minimum number of cmn_ref_clk clocks required to wait 1 uSec. Note that this should never be set to a value of less than 1." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_RX_CDRLF_CNFG2__RX_CDRLF_CNFG" acronym="WIZ16B2M4CT_RX_CDRLF_CNFG2__RX_CDRLF_CNFG" offset="0x8100" width="32" description="CDRLF configuration register (!)">
		<bitfield id="RX_CDRLF_CNFG_15" width="1" begin="15" end="15" resetval="0x0" description="CDLRF reset hold: When active (1'b1), the CDRLF will be held in reset beyond the time that it would normally be released by its asynchronous release signals.  The CDRLF will be held in reset until this bit is deactivated (1'b0). Note: This signal is intended be for verification purposes only. It should be set to 1'b0 for normal operation." range="15" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_CNFG_14_12" width="3" begin="14" end="12" resetval="0x0" description="CDRLF diagnostic mode control: This field controls the information driven on the rx_pi_val_ln_{15:0}[7:0] signal, when in diagnostics mode." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_CNFG_11" width="1" begin="11" end="11" resetval="0x0" description="CDRLF second order loop disable: Activating (1'b1) this bit will disable the CDRLF second order loop.  Note: This signal is intended be for verification purposes only. It should be set to 1'b0 for normal operation." range="11" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_CNFG_10_6" width="5" begin="10" end="6" resetval="0x6" description="CDRLF second order loop sigma delta update rate: This is the value that is added to or subtracted from the second order loop accumulator register when the serial data sample clock is detected as being out of phase with the serial data on a given parallel data word cycle. This is part of the CDRLF averaging function." range="10 - 6" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_CNFG_5" width="1" begin="5" end="5" resetval="0x0" description="CDRLF first order loop disable: Activating (1'b1) this bit will disable the CDRLF first order loop.  Note: This signal is intended to be for verification purposes only. It should be set to 1'b0 for normal operation." range="5" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_CNFG_4_0" width="5" begin="4" end="0" resetval="0x12" description="CDRLF first order loop sigma delta update rate: This is the value that is added to or subtracted from the first order loop accumulator register when the serial data sample clock is detected as being out of phase with the serial data on a given parallel data word cycle. This is part of the CDRLF averaging function." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3" acronym="WIZ16B2M4CT_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3" offset="0x8104" width="32" description="CDRLF configuration register 3 (!)">
		<bitfield id="RX_CDRLF_CNFG3_3" width="1" begin="3" end="3" resetval="0x0" description="CDRLF data filter enable standard mode 3 : Enables the filter function for the data that feeds into the CDRLF from the deserializer, using the rxda_cdrlf_data_filter_en_n signal, when xcvr_standard_mode is set to 2'b11. 1'b0 : Enable filter of 1010 patterns from the CDRLF. 1'b1 : No CDRLF data filter function enabled." range="3" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_CNFG3_2" width="1" begin="2" end="2" resetval="0x0" description="CDRLF data filter enable standard mode 2 : Enables the filter function for the data that feeds into the CDRLF from the deserializer, using the rxda_cdrlf_data_filter_en_n signal, when xcvr_standard_mode is set to 2'b10. 1'b0 : Enable filter of 1010 patterns from the CDRLF. 1'b1 : No CDRLF data filter function enabled." range="2" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_CNFG3_1" width="1" begin="1" end="1" resetval="0x1" description="CDRLF data filter enable standard mode 1 : Enables the filter function for the data that feeds into the CDRLF from the deserializer, using the rxda_cdrlf_data_filter_en_n signal, when xcvr_standard_mode is set to 2'b01. 1'b0 : Enable filter of 1010 patterns from the CDRLF. 1'b1 : No CDRLF data filter function enabled." range="1" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_CNFG3_0" width="1" begin="0" end="0" resetval="0x1" description="CDRLF data filter enable standard mode 0 : Enables the filter function for the data that feeds into the CDRLF from the deserializer, using the rxda_cdrlf_data_filter_en_n signal, when xcvr_standard_mode is set to 2'b00. 1'b0 : Enable filter of 1010 patterns from the CDRLF. 1'b1 : No CDRLF data filter function enabled." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_RX_SIGDET_HL_DLY_TMR__RX_SIGDET_HL_FILT_TMR" acronym="WIZ16B2M4CT_RX_SIGDET_HL_DLY_TMR__RX_SIGDET_HL_FILT_TMR" offset="0x8120" width="32" description="Receiver signal detect filter high to low filter timer register (!)">
		<bitfield id="RX_SIGDET_HL_DLY_TMR_5_0" width="6" begin="21" end="16" resetval="0x0" description="Signal detect filter high to low delay timer value: This is the value loaded into the delay timer in the signal detect high to low filter circuit." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_SIGDET_HL_FILT_TMR_5_0" width="6" begin="5" end="0" resetval="0x12" description="Signal detect filter high to low filter timer value: This is the value loaded into the filter timer in the signal detect high to low filter circuit." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL" acronym="WIZ16B2M4CT_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL" offset="0x8210" width="32" description="REE general control state machine 1 control register">
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved - spare" range="31" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_14" width="1" begin="30" end="30" resetval="0x0" description="Ignore 1010 controller : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="30" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_13" width="1" begin="29" end="29" resetval="0x0" description="TX equalization evaluator : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="29" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_12" width="1" begin="28" end="28" resetval="0x0" description="TX post cursor control : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="28" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_11" width="1" begin="27" end="27" resetval="0x0" description="TX pre cursor control : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="27" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_10" width="1" begin="26" end="26" resetval="0x0" description="Short channel correction : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="26" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_9" width="1" begin="25" end="25" resetval="0x1" description="RX attenuation : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="25" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_8" width="1" begin="24" end="24" resetval="0x1" description="RX VGA gain : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="24" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_7" width="1" begin="23" end="23" resetval="0x1" description="RX offset correction coefficient : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="23" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_6" width="1" begin="22" end="22" resetval="0x1" description="RX peaking amp gain : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="22" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_5" width="1" begin="21" end="21" resetval="0x1" description="RX low frequency equalizer adaptive control : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="21" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_4" width="1" begin="20" end="20" resetval="0x0" description="Reserved - spare" range="20" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_3" width="1" begin="19" end="19" resetval="0x0" description="Reserved - spare" range="19" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_2" width="1" begin="18" end="18" resetval="0x1" description="RX tap 3 : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="18" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_1" width="1" begin="17" end="17" resetval="0x1" description="RX tap 2 : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="17" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_0" width="1" begin="16" end="16" resetval="0x1" description="RX tap 1 : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_CTRL_3" width="1" begin="3" end="3" resetval="0x1" description="Equalization function reset enable: Enables the reset of the functions controlled by this state machine, using the rx_ree_fcn_reset_n signal, when the equalization mode changes. 1'b1 : Enabled 1'b0 : Disabled" range="3" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_CTRL_2" width="1" begin="2" end="2" resetval="0x0" description="Loop enable: Controls when the equalization functions in this state machine are run one time or loop continuously." range="2" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="Force run equalization: Setting this bit to a 1'b1, will force the general control state machine to run, independent of the macro functions that normally run the equalization." range="1" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Enable: This bit enables the general control state machine function. 1'b1 : Enabled 1'b0 : Disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2" acronym="WIZ16B2M4CT_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2" offset="0x8214" width="32" description="REE general control state machine 1 phase 2 equalization enable mask register">
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved - spare" range="15" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_14" width="1" begin="14" end="14" resetval="0x0" description="Ignore 1010 controller : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="14" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_13" width="1" begin="13" end="13" resetval="0x0" description="TX equalization evaluator : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="13" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_12" width="1" begin="12" end="12" resetval="0x0" description="TX post cursor control : When set to 1'b1, this function is enabled when the  general control state machine 1 is controlling the REE." range="12" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_11" width="1" begin="11" end="11" resetval="0x0" description="TX pre cursor control : When set to 1'b1, this function is enabled when the  general control state machine 1 is controlling the REE." range="11" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_10" width="1" begin="10" end="10" resetval="0x0" description="Short channel correction : When set to 1'b1, this function is enabled when the  general control state machine 1 is controlling the REE." range="10" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_9" width="1" begin="9" end="9" resetval="0x0" description="RX attenuation : When set to 1'b1, this function is enabled when the  general control state machine 1 is controlling the REE." range="9" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_8" width="1" begin="8" end="8" resetval="0x1" description="RX VGA gain : When set to 1'b1, this function is enabled when the  general control state machine 1 is controlling the REE." range="8" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_7" width="1" begin="7" end="7" resetval="0x1" description="RX offset correction coefficient : When set to 1'b1, this function is enabled when the  general control state machine 1 is controlling the REE." range="7" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_6" width="1" begin="6" end="6" resetval="0x1" description="RX peaking amp gain : When set to 1'b1, this function is enabled when the  general control state machine 1 is controlling the REE." range="6" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_5" width="1" begin="5" end="5" resetval="0x1" description="RX low frequency equalizer adaptive control : When set to 1'b1, this function is enabled when the  general control state machine 1 is controlling the REE." range="5" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_4" width="1" begin="4" end="4" resetval="0x0" description="Reserved - spare" range="4" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_3" width="1" begin="3" end="3" resetval="0x0" description="Reserved - spare" range="3" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_2" width="1" begin="2" end="2" resetval="0x1" description="RX tap 3 : When set to 1'b1, this function is enabled when the  general control state machine 1 is controlling the REE." range="2" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_1" width="1" begin="1" end="1" resetval="0x1" description="RX tap 2 : When set to 1'b1, this function is enabled when the  general control state machine 1 is controlling the REE." range="1" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_0" width="1" begin="0" end="0" resetval="0x1" description="RX tap 1 : When set to 1'b1, this function is enabled when the  general control state machine 1 is controlling the REE." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL" acronym="WIZ16B2M4CT_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL" offset="0x8220" width="32" description="REE general control state machine 2 control register">
		<bitfield id="RX_REE_GCSM2_CTRL_3" width="1" begin="3" end="3" resetval="0x1" description="Equalization function reset enable: Enables the reset of the functions controlled by this state machine, using the rx_ree_fcn_reset_n signal, when the equalization mode changes. 1'b1 : Enabled 1'b0 : Disabled" range="3" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_CTRL_2" width="1" begin="2" end="2" resetval="0x0" description="Loop enable: Controls when the equalization functions in this state machine are run one time or loop continuously." range="2" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="Force run equalization: Setting this bit to a 1'b1, will force the general control state machine to run, independent of the macro functions that normally run the equalization." range="1" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Enable: This bit enables the general control state machine function. 1'b1 : Enabled 1'b0 : Disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL" acronym="WIZ16B2M4CT_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL" offset="0x8230" width="32" description="REE periodic general control state machine control register">
		<bitfield id="RX_REE_PERGCSM_CTRL_3" width="1" begin="3" end="3" resetval="0x1" description="Equalization function reset enable: Enables the reset of the functions controlled by this state machine, using the rx_ree_fcn_reset_n pin, when the equalization mode changes. 1'b1 : Enabled 1'b0 : Disabled" range="3" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_CTRL_2" width="1" begin="2" end="2" resetval="0x1" description="Loop enable: Controls when the equalization functions in this state machine are run one time or loop continuously." range="2" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="Force run equalization: Setting this bit to a 1'b1, will force the general control state machine to run, independent of the macro functions that normally run the equalization." range="1" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Enable: This bit enables the general control state machine function. 1'b1 : Enabled 1'b0 : Disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL" acronym="WIZ16B2M4CT_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL" offset="0x8290" width="32" description="REE attenuation control register (!)">
		<bitfield id="RX_REE_ATTEN_THR_12_8" width="5" begin="28" end="24" resetval="0x12" description="Attenuation high threshold value: High threshold value to compare against the VGA gain accumulator value.  Note that the value on this field is not a twos complement value (There is no sign bit and it is always a positive number)." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="RX_REE_ATTEN_THR_4_0" width="5" begin="20" end="16" resetval="0x2" description="Attenuation low threshold value: Low threshold value to compare against the VGA gain accumulator value.  Note that the value on this field is not a twos complement value (There is no sign bit and it is always a positive number)." range="20 - 16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG" acronym="WIZ16B2M4CT_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG" offset="0x82E0" width="32" description="REE adder configuration register (!)">
		<bitfield id="RX_REE_TAP1_CLIP_10_8" width="3" begin="26" end="24" resetval="0x5" description="VGA target gain adjust multiplier: Controls how much to multiply the VGA target gain adjust by, when calculating the tap threshold.  The following are valid values, and the corresponding multiplier values. 3'b000 : x 0.00 3'b001 : x 0.25 3'b010 : x 0.50 3'b011 : x 0.75 3'b100 : x 1.00 3'b101 : x 1.25 3'b110 : x 1.50 3'b111 : x 1.75 Note : By setting this field to 3'b000, the threshold value of the tap can be directly controlled by the threshold adjust field in this register. Note : The VGA gain adjust signal is always a negative number." range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP1_CLIP_4_0" width="5" begin="20" end="16" resetval="0x25" description="Threshold adjust: Controls how much the threshold can be adjusted by, after multiplying the VGA target gain adjust multiplier with the VGA target gain adjust.  Note that this field is a positive number (not twos complement). Note : This field must not be set to a value of 0. Note : The combination of the multiplier and threshold fields in this register controls the positive and negative thresholds for the taps, according to the following equation.  Note that  the logic associated with this limits the range of the magnitude to 0 to  31, before creating the positive and negative thresholds. +/- ((VGA target gain adjust * VGA target gain adjust multiplier) + Threshold adjust)" range="20 - 16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP" acronym="WIZ16B2M4CT_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP" offset="0x82E4" width="32" description="REE taps 2 and 3 clip control register (!)">
		<bitfield id="RX_REE_TAP2TON_CLIP_10_8" width="3" begin="10" end="8" resetval="0x5" description="VGA target gain adjust multiplier: Controls how much to multiply the VGA target gain adjust by, when calculating the tap threshold.  The following are valid values, and the corresponding multiplier values. 3'b000 : x 0.00 3'b001 : x 0.25 3'b010 : x 0.50 3'b011 : x 0.75 3'b100 : x 1.00 3'b101 : x 1.25 3'b110 : x 1.50 3'b111 : x 1.75 Note : By setting this field to 3'b000, the threshold value of the tap can be directly controlled by the threshold adjust field in this register." range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP2TON_CLIP_4_0" width="5" begin="4" end="0" resetval="0x25" description="Threshold adjust: Controls how much the threshold can be adjusted by, after multiplying the VGA target gain adjust multiplier with the VGA target gain adjust.  Note that this field is a positive number (not twos complement). Note : This field must not be set to a value of 0. Note : The combination of the multiplier and threshold fields in this register controls the positive and negative thresholds for the taps, according to the following equation.  Note that  the logic associated with this limits the range of the magnitude to 0 to  31, before creating the positive and negative thresholds. +/- ((VGA target gain adjust * VGA target gain adjust multiplier) + Threshold adjust)" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL" acronym="WIZ16B2M4CT_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL" offset="0x82EC" width="32" description="REE TX equalization evaluator control register (!)">
		<bitfield id="RX_REE_SMGM_CTRL1_11" width="1" begin="27" end="27" resetval="0x0" description="REE Periodic general control state machine enable standard mode 3: This bit will control if the REE periodic general control state machine will run, when xcvr_standard_mode is set to 2'b11. 1'b0 : Disabled 1'b1 : Enabled" range="27" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL1_10" width="1" begin="26" end="26" resetval="0x1" description="REE Periodic general control state machine enable standard mode 2: This bit will control if the REE periodic general control state machine will run, when xcvr_standard_mode is set to 2'b10. 1'b0 : Disabled 1'b1 : Enabled" range="26" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL1_9" width="1" begin="25" end="25" resetval="0x1" description="REE Periodic general control state machine enable standard mode 1: This bit will control if the REE periodic general control state machine will run, when xcvr_standard_mode is set to 2'b01. 1'b0 : Disabled 1'b1 : Enabled" range="25" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL1_8" width="1" begin="24" end="24" resetval="0x0" description="REE Periodic general control state machine enable standard mode 0: This bit will control if the REE periodic general control state machine will run, when xcvr_standard_mode is set to 2'b00. 1'b0 : Disabled 1'b1 : Enabled" range="24" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL1_7" width="1" begin="23" end="23" resetval="0x1" description="REE general control state machine 2 enable standard mode 3: This bit will control if the REE general control state machine 2 will run, when xcvr_standard_mode is set to 2'b11. 1'b0 : Disabled 1'b1 : Enabled" range="23" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL1_6" width="1" begin="22" end="22" resetval="0x1" description="REE general control state machine 2 enable standard mode 2: This bit will control if the REE  general control state machine 2 will run, when xcvr_standard_mode is set to 2'b10. 1'b0 : Disabled 1'b1 : Enabled" range="22" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL1_5" width="1" begin="21" end="21" resetval="0x1" description="REE general control state machine 2 enable standard mode 1: This bit will control if the REE general control state machine 2 will run, when xcvr_standard_mode is set to 2'b01. 1'b0 : Disabled 1'b1 : Enabled" range="21" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL1_4" width="1" begin="20" end="20" resetval="0x1" description="REE general control state machine 2 enable standard mode 0: This bit will control if the REE general control state machine 2 will run, when xcvr_standard_mode is set to 2'b00. 1'b0 : Disabled 1'b1 : Enabled" range="20" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL1_3" width="1" begin="19" end="19" resetval="0x0" description="REE general control state machine 1 enable standard mode 3: This bit will control if the REE general control state machine 1 will run, when xcvr_standard_mode is set to 2'b11. 1'b0 : Disabled 1'b1 : Enabled" range="19" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL1_2" width="1" begin="18" end="18" resetval="0x1" description="REE general control state machine 1 enable standard mode 2: This bit will control if the REE general control state machine 1 will run, when xcvr_standard_mode is set to 2'b10. 1'b0 : Disabled 1'b1 : Enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL1_1" width="1" begin="17" end="17" resetval="0x1" description="REE general control state machine 1 enable standard mode 1: This bit will control if the REE general control state machine 1 will run, when xcvr_standard_mode is set to 2'b01. 1'b0 : Disabled 1'b1 : Enabled" range="17" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL1_0" width="1" begin="16" end="16" resetval="0x0" description="REE general control state machine 1 enable standard mode 0: This bit will control if the REE general control state machine 1 will run, when xcvr_standard_mode is set to 2'b00. 1'b0 : Disabled 1'b1 : Enabled" range="16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2" acronym="WIZ16B2M4CT_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2" offset="0x82F0" width="32" description="REE control state machine gen mode control register 2 (!)">
		<bitfield id="RX_REE_SMGM_CTRL2_15" width="1" begin="15" end="15" resetval="0x0" description="REE PCIe Gen 3 TX equalization state machine E path en standard mode 3: This bit controls if the REE PCIE Gen 3 TX equalization state machine will enable the analog E path when xcvr_standard_mode is set to 2'b11. 1'b0 : Disabled 1'b1 : Enabled" range="15" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_14" width="1" begin="14" end="14" resetval="0x1" description="REE PCIe Gen 3 TX equalization state machine E path en standard mode 2: This bit controls if the REE PCIE Gen 3 TX equalization state machine will enable the analog E path when xcvr_standard_mode is set to 2'b10. 1'b0 : Disabled 1'b1 : Enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_13" width="1" begin="13" end="13" resetval="0x0" description="REE PCIe Gen 3 TX equalization state machine E path en standard mode 1: This bit controls if the REE PCIE Gen 3 TX equalization state machine will enable the analog E path when xcvr_standard_mode is set to 2'b01. 1'b0 : Disabled 1'b1 : Enabled" range="13" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_12" width="1" begin="12" end="12" resetval="0x0" description="REE PCIe Gen 3 TX equalization state machine E path en standard mode 0: This bit controls if the REE PCIE Gen 3 TX equalization state machine will enable the analog E path when xcvr_standard_mode is set to 2'b00. 1'b0 : Disabled 1'b1 : Enabled" range="12" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_11" width="1" begin="11" end="11" resetval="0x0" description="REE Periodic general control state machine E path en standard mode 3: This bit controls if the REE periodic general control state machine will enable the analog E path when xcvr_standard_mode is set to 2'b11. 1'b0 : Disabled 1'b1 : Enabled" range="11" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_10" width="1" begin="10" end="10" resetval="0x1" description="REE Periodic general control state machine E path en standard mode 2: This bit controls if the REE periodic general control state machine will enable the analog E path when xcvr_standard_mode is set to 2'b10. 1'b0 : Disabled 1'b1 : Enabled" range="10" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_9" width="1" begin="9" end="9" resetval="0x1" description="REE Periodic general control state machine E path en standard mode 1: This bit controls if the REE periodic general control state machine will enable the analog E path when xcvr_standard_mode is set to 2'b01. 1'b0 : Disabled 1'b1 : Enabled" range="9" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_8" width="1" begin="8" end="8" resetval="0x0" description="REE Periodic general control state machine E path en standard mode 0: This bit controls if the REE periodic general control state machine will enable the analog E path when xcvr_standard_mode is set to 2'b00. 1'b0 : Disabled 1'b1 : Enabled" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_7" width="1" begin="7" end="7" resetval="0x0" description="REE general control state machine 2 E path en standard mode 3: This bit controls if the REE general control state machine 2 will enable the analog E path when xcvr_standard_mode is set to 2'b11. 1'b0 : Disabled 1'b1 : Enabled" range="7" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_6" width="1" begin="6" end="6" resetval="0x0" description="REE general control state machine 2 E path en standard mode 2: This bit controls if the REE general control state machine 2 will enable the analog E path when xcvr_standard_mode is set to 2'b10. 1'b0 : Disabled 1'b1 : Enabled" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_5" width="1" begin="5" end="5" resetval="0x0" description="REE general control state machine 2 E path en standard mode 1: This bit controls if the REE general control state machine 2 will enable the analog E path when xcvr_standard_mode is set to 2'b01. 1'b0 : Disabled 1'b1 : Enabled" range="5" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_4" width="1" begin="4" end="4" resetval="0x0" description="REE general control state machine 2 E path en standard mode 0: This bit controls if the REE general control state machine 2 will enable the analog E path when xcvr_standard_mode is set to 2'b00. 1'b0 : Disabled 1'b1 : Enabled" range="4" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_3" width="1" begin="3" end="3" resetval="0x0" description="REE general control state machine 1 E path en standard mode 3: This bit controls if the REE general control state machine 1 will enable the analog E path when xcvr_standard_mode is set to 2'b11. 1'b0 : Disabled 1'b1 : Enabled" range="3" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_2" width="1" begin="2" end="2" resetval="0x1" description="REE general control state machine 1 E path en standard mode 2: This bit controls if the REE general control state machine 1 will enable the analog E path when xcvr_standard_mode is set to 2'b10. 1'b0 : Disabled 1'b1 : Enabled" range="2" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_1" width="1" begin="1" end="1" resetval="0x1" description="REE general control state machine 1 E path en standard mode 1: This bit controls if the REE general control state machine 1 will enable the analog E path when xcvr_standard_mode is set to 2'b01. 1'b0 : Disabled 1'b1 : Enabled" range="1" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_0" width="1" begin="0" end="0" resetval="0x0" description="REE general control state machine 1 E path en standard mode 0: This bit controls if the REE general control state machine 1 will enable the analog E path when xcvr_standard_mode is set to 2'b00. 1'b0 : Disabled 1'b1 : Enabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL" acronym="WIZ16B2M4CT_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL" offset="0x83C0" width="32" description="Receiver DFE control register (!)">
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_14_12" width="3" begin="30" end="28" resetval="0x4" description="DFE constant gm bias tune: Adjusts the constant gm bias. 3'b000: -34 uA 3'b001 3'b010 3'b011 3'b100: - 50 uA 3'b101 3'b110 3'b111: -62 uA" range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_11" width="1" begin="27" end="27" resetval="0x1" description="DFE VGA constant gm bias enable: Enables the VGA constant gm bias.  This bit drives the rxda_vga_cnst_gm_en signal going to the analog. 1'b0 : Disabled. 1'b1 : Enabled." range="27" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_10_8" width="3" begin="26" end="24" resetval="0x5" description="DFE VGA amp current adjust: Adjusts the current for the DFE VGA amp, using the rxda_vga_current_adj signal, as specified below.  Note that the percentages are approximate values. 3'b000: +30% (maximum) ... 3'b101: 0% ... 3'b111: -30% (minimum)" range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_7" width="1" begin="23" end="23" resetval="0x1" description="DFE peaking constant gm bias enable: Enables the peaking constant gm bias.  This bit drives the rxda_peak_cnst_gm_en signal going to the analog. 1'b0 : Disabled. 1'b1 : Enabled." range="23" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_6_4" width="3" begin="22" end="20" resetval="0x5" description="DFE peaking amp current adjust: Adjusts the current for the DFE peaking amp, using the rxda_peak_current_adj signal, as specified below.  Note that the percentages are approximate values. 3'b000: +30% (maximum) ... 3'b101: 0% ... 3'b111: -30% (minimum)" range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_3" width="1" begin="19" end="19" resetval="0x1" description="DFE summing constant gm bias enable: Enables the summing constant gm bias.  This bit drives the rxda_sum_cnst_gm_en signal going to the analog. 1'b0 : Disabled. 1'b1 : Enabled." range="19" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_2_0" width="3" begin="18" end="16" resetval="0x5" description="DFE summing amp current adjust: Adjusts the current for the DFE summing amp, using the rxda_sum_current_adj signal, as specified below.  Note that the percentages are approximate values. 3'b000: +30% (maximum) ... 3'b101: 0% ... 3'b111: -30% (minimum)" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="Receiver DFE low frequency equalization enable value standard mode 3: This bit controls the rxda_dfe_lfeq_en signal going to the analog, which is used to enable the receiver DFE low frequency equalization analog circuits, when xcvr_standard_mode is set to 2'b11. 1'b0 : Disabled 1'b1 : Enabled" range="3" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_CTRL_2" width="1" begin="2" end="2" resetval="0x1" description="Receiver DFE low frequency equalization enable value standard mode 2: This bit controls the rxda_dfe_lfeq_en signal going to the analog, which is used to enable the receiver DFE low frequency equalization analog circuits, when xcvr_standard_mode is set to 2'b10. 1'b0 : Disabled 1'b1 : Enabled" range="2" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="Receiver DFE low frequency equalization enable value standard mode 1: This bit controls the rxda_dfe_lfeq_en signal going to the analog, which is used to enable the receiver DFE low frequency equalization analog circuits, when xcvr_standard_mode is set to 2'b01. 1'b0 : Disabled 1'b1 : Enabled" range="1" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="Receiver DFE low frequency equalization enable value standard mode 0: This bit controls the rxda_dfe_lfeq_en signal going to the analog, which is used to enable the receiver DFE low frequency equalization analog circuits, when xcvr_standard_mode is set to 2'b00. 1'b0 : Disabled 1'b1 : Enabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2" acronym="WIZ16B2M4CT_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2" offset="0x83C4" width="32" description="DFE amp fine tuning 2 register (!)">
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_3_3" width="1" begin="19" end="19" resetval="0x0" description="DFE VGA stage 1 boost standard mode 3: This bit enables the active inductors boost function in stage 1 of the VGA, for high data rates, when xcvr_standard_mode is set to 2'b11.  This bit controls the rxda_vga_st1_actind_en signal going to the analog. 1'b0 : Disabled 1'b1 : Enabled" range="19" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_3_2" width="1" begin="18" end="18" resetval="0x0" description="DFE VGA stage 1 boost standard mode 2: This bit enables the active inductors boost function in stage 1 of the VGA, for high data rates, when xcvr_standard_mode is set to 2'b10.  This bit controls the rxda_vga_st1_actind_en signal going to the analog. 1'b0 : Disabled 1'b1 : Enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_3_1" width="1" begin="17" end="17" resetval="0x0" description="DFE VGA stage 1 boost standard mode 1: This bit enables the active inductors boost function in stage 1 of the VGA, for high data rates, when xcvr_standard_mode is set to 2'b01.  This bit controls the rxda_vga_st1_actind_en signal going to the analog. 1'b0 : Disabled 1'b1 : Enabled" range="17" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_3_0" width="1" begin="16" end="16" resetval="0x0" description="DFE VGA stage 1 boost standard mode 0: This bit enables the active inductors boost function in stage 1 of the VGA, for high data rates, when xcvr_standard_mode is set to 2'b00.  This bit controls the rxda_vga_st1_actind_en signal going to the analog. 1'b0 : Disabled 1'b1 : Enabled" range="16" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_2_13_12" width="2" begin="13" end="12" resetval="0x0" description="Receiver peaking amp common mode adjust: Adjusts the common mode voltage for the receiver peaking amp, by driving the rxda_fe_pkamp_cm_adj signal to the analog. 2'b00 : Nominal common mode voltage. 2'b01 : Reduces the common mode voltage by one step. 2'b10 : Increases the common mode voltage by one step. 2'b11 : Reserved" range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_2_11" width="1" begin="11" end="11" resetval="0x1" description="DFE low frequency equalizer constant gm bias enable: Enables the low frequency equalizer constant gm bias.  This bit drives the rxda_lfeq_cnst_gm_en signal going to the analog. 1'b0 : Disabled. 1'b1 : Enabled." range="11" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_2_10_8" width="3" begin="10" end="8" resetval="0x4" description="DFE low frequency equalizer current adjust: Adjusts the current for the DFE low frequency equalizer, using the rxda_lfeq_current_adj signal, as specified below.  Note that the percentages are approximate values. 3'b000: +30% (maximum) ... 3'b101: 0% ... 3'b111: -30% (minimum)" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_2_7" width="1" begin="7" end="7" resetval="0x0" description="DFE peaking amp boost: Enables the active inductors boost function in the peaking amp, for high data rates.  This bit controls the rxda_peak_actind_en signal going to the analog. 1'b0 : Disabled 1'b1 : Enabled" range="7" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_2_6" width="1" begin="6" end="6" resetval="0x0" description="Reserved - Spare" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_2_5" width="1" begin="5" end="5" resetval="0x0" description="DFE VGA stage 2 boost: Enables the active inductors boost function in stage 2 of the VGA, for high data rates.  This bit controls the rxda_vga_st2_actind_en signal going to the analog. 1'b0 : Disabled 1'b1 : Enabled" range="5" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_2_4" width="1" begin="4" end="4" resetval="0x0" description="DFE RX Tap 1 DAC Range Select: Controls the tap 1 DAC range in the analog DFE. This bit controls the rxda_dfe_tap_1_range signal going to the analog. 1'b0: Normal operation 1'b1: The tap 1 DAC range is increased." range="4" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_2_1_0" width="2" begin="1" end="0" resetval="0x1" description="DFE RX amp current adjust: Adjusts the mix of constant-gm and External Current for  RX front end amplifiers.  This controls the rxda_cnstgm_ext_sel signal going into the analog.  The encoding of the rxda_cnstgm_ext_sel signal, as a function of the values in this register is specified below. 2'b00 =X 3'b000 :  gm_bias = 25u, ext = 25u, total = 50u 2'b01 =X 3'b001 :  gm_bias = 30u, ext = 20u, total = 50u 2'b10 =X 3'b011 :  gm_bias = 35u, ext = 15u, total = 50u 2'b11 =X 3'b111 :  gm_bias = 40u, ext = 10u, total = 50u" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL" acronym="WIZ16B2M4CT_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL" offset="0x83C8" width="32" description="REE DAC control register (!)">
		<bitfield id="RX_DIAG_NQST_CTRL_15_12" width="4" begin="31" end="28" resetval="0x0" description="RX nyquist select value standard mode 3: This field specifies the receiver DFE nyquist frequency select value on the rxda_dfe_nqst_sel signal driven to the analog, when xcvr_standard_mode is set to 2'b11." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_NQST_CTRL_11_8" width="4" begin="27" end="24" resetval="0x11" description="RX nyquist select value standard mode 2: This field specifies the receiver DFE nyquist frequency select value on the rxda_dfe_nqst_sel signal driven to the analog, when xcvr_standard_mode is set to 2'b10." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_NQST_CTRL_7_4" width="4" begin="23" end="20" resetval="0x9" description="RX nyquist select value standard mode 1: This field specifies the receiver DFE nyquist frequency select value on the rxda_dfe_nqst_sel signal driven to the analog, when xcvr_standard_mode is set to 2'b01." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_NQST_CTRL_3_0" width="4" begin="19" end="16" resetval="0x8" description="RX nyquist select value standard mode 0: This field specifies the receiver DFE nyquist frequency select value on the rxda_dfe_nqst_sel signal driven to the analog, when xcvr_standard_mode is set to 2'b00." range="19 - 16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE" acronym="WIZ16B2M4CT_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE" offset="0x83D0" width="32" description="RX signal detect tuning and control register (!)">
		<bitfield id="RX_DIAG_SIGDET_TUNE_14" width="1" begin="14" end="14" resetval="0x0" description="Signal detect calibration half gain select: Controls the resolution of each step in the signal detect calibration code by adjusting the gain of signal detect offset correction, by driving the rxda_sd_cal_halfgain signal going to the analog, as specified below. 1'b0: 8mV resolution per calibration code step. 1'b1: 4mV resolution per calibration code step." range="14" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_SIGDET_TUNE_13_12" width="2" begin="13" end="12" resetval="0x1" description="Signal detect filter function select: Selects which of the two RX signal detect filter functions are enabled.  As specified below. 2'b00 : Reserved 2'b01 : RX low to high filter disabled, RX high to low filter enabled. 2'b10 : RX low to high filter enabled, RX high to low filter disabled. 2'b11 : RX low to high filter enabled, RX high to low filter enabled." range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_SIGDET_TUNE_7" width="1" begin="7" end="7" resetval="0x0" description="Receiver signal detect invert samplers: Inverts the behavior of the rxda_sd_pulse_high and rxda_sd_pulse_low samplers, by driving the rxda_sd_invert_samplers signal to the analog. 1'b0 : Normal mode :  The rxda_sd_pulse_high sampler outputs a 1'b1 if the output of the comparator has been above the positive threshold at any time during the last clock period.  Similar behavior exists for the rxda_sd_pulse_low sampler in this mode.  1'b1 : Inverted mode : The rxda_sd_pulse_high sampler outputs a 1'b1 if the output of the comparator has been above the positive threshold for the entire duration of the last clock period.  Similar behavior exists for the rxda_sd_pulse_low sampler in this mode." range="7" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_SIGDET_TUNE_6" width="1" begin="6" end="6" resetval="0x0" description="Receiver signal detect squelch pulse none: Enable the squelch function for the rxda_sd_pulse_none signal, by driving the rxda_sd_squelch_pulse_none signal to the analog.  This debug feature could allow the detection of LFPS signals having slow transition times (e.g. 4 nSec) and low frequency differential noise (e.g. 500 MHz). The later can create noise glitches taking place over man than 1/2 cycle when DCD is taken into consideration. 1'b0 : Disabled 1'b1 : Enabled" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_SIGDET_TUNE_5" width="1" begin="5" end="5" resetval="0x0" description="Receiver signal detect one comparator mode: Enables one comparator mode, as a power reduction option, by driving the rxda_sd_onecomp_mode_en signal to the analog. 1'b0 : Both signal detect comparators functioning. 1'b1 : One signal detect comparator functioning." range="5" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_SIGDET_TUNE_4" width="1" begin="4" end="4" resetval="0x0" description="Receiver signal detect DC coupled path enable: Enables a DC coupled path to the signal detect for verification and testability purposes, by driving the rxda_sd_dcpath_en signal to the analog. 1'b0 : Disabled 1'b1 : Enabled" range="4" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_SIGDET_TUNE_2_0" width="3" begin="2" end="0" resetval="0x2" description="Signal detect level: Sets the reference voltage level at which the comparators will detect a signal by driving the rxda_sd_siglvl_n signal going to the analog.  The following specifies the encoding of this signal. 3'b000 : 8'b11111110 : Min 3'b001 : 8'b11111101 ... 3'b110 : 8'b10111111 3'b111 : 8'b01111111 : Max" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE" acronym="WIZ16B2M4CT_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE" offset="0x83E8" width="32" description="PI rate selection register (!)">
		<bitfield id="RX_DIAG_PI_CAP_14_12" width="3" begin="30" end="28" resetval="0x0" description="PI capacitor selection standard mode 3: This field is used to implement waveform shaping inside the PI CML cells, by changing the capacitive loading.  As the data rate decreases, this is used to increase cap loading, to maintain semi-sinusoidal wave shapes inside the PI CML input buffers and mixers, by driving the rxda_pi_cap_sel signal going into the analog, when xcvr_standard_mode is set to 2'b11.  The following is the encoding of this field. 3'b000: Default capacitance required for wave shaping for data rates at 2.5G and higher. 3'b001: Increased capacitance required for wave shaping for data rates below 2.5G. 3'b010 - 3'b111: Reserved" range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_PI_CAP_10_8" width="3" begin="26" end="24" resetval="0x0" description="PI capacitor selection standard mode 2: This field is used to implement waveform shaping inside the PI CML cells, by changing the capacitive loading.  As the data rate decreases, this is used to increase cap loading, to maintain semi-sinusoidal wave shapes inside the PI CML input buffers and mixers, by driving the rxda_pi_cap_sel signal going into the analog, when xcvr_standard_mode is set to 2'b10.  The following is the encoding of this field. 3'b000: Default capacitance required for wave shaping for data rates at 2.5G and higher. 3'b001: Increased capacitance required for wave shaping for data rates below 2.5G. 3'b010 - 3'b111: Reserved" range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_PI_CAP_6_4" width="3" begin="22" end="20" resetval="0x0" description="PI capacitor selection standard mode 1: This field is used to implement waveform shaping inside the PI CML cells, by changing the capacitive loading.  As the data rate decreases, this is used to increase cap loading, to maintain semi-sinusoidal wave shapes inside the PI CML input buffers and mixers, by driving the rxda_pi_cap_sel signal going into the analog, when xcvr_standard_mode is set to 2'b01.  The following is the encoding of this field. 3'b000: Default capacitance required for wave shaping for data rates at 2.5G and higher. 3'b001: Increased capacitance required for wave shaping for data rates below 2.5G. 3'b010 - 3'b111: Reserved" range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_PI_CAP_2_0" width="3" begin="18" end="16" resetval="0x0" description="PI capacitor selection standard mode 0: This field is used to implement waveform shaping inside the PI CML cells, by changing the capacitive loading.  As the data rate decreases, this is used to increase cap loading, to maintain semi-sinusoidal wave shapes inside the PI CML input buffers and mixers, by driving the rxda_pi_cap_sel signal going into the analog, when xcvr_standard_mode is set to 2'b00.  The following is the encoding of this field. 3'b000: Default capacitance required for wave shaping for data rates at 2.5G and higher. 3'b001: Increased capacitance required for wave shaping for data rates below 2.5G. 3'b010 - 3'b111: Reserved" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_PI_RATE_14_12" width="3" begin="14" end="12" resetval="0x0" description="PI rate selection standard mode 3: This field is used to scale the power of the CML cells inside the PI to tune it for a given data rate, by driving the rxda_pi_rate_sel signal going into the analog, when xcvr_standard_mode is set to 2'b11.  The following is the encoding of this field. 3'b000: 1/2X power scaling for the CML cells.  This should be the default setting for 2.5G data rates.  3'b001:1X power scaling for the CML cells.  This should be the default setting for 5G data rates. 3'b010: Reserved 3'b011: 2X power scaling for the CML cells.  This should be the default setting for 10G data rates. 3'b100 - 3'b111: Reserved" range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_PI_RATE_10_8" width="3" begin="10" end="8" resetval="0x3" description="PI rate selection standard mode 2: This field is used to scale the power of the CML cells inside the PI to tune it for a given data rate, by driving the rxda_pi_rate_sel signal going into the analog, when xcvr_standard_mode is set to 2'b10.  The following is the encoding of this field. 3'b000: 1/2X power scaling for the CML cells.  This should be the default setting for 2.5G data rates.  3'b001:1X power scaling for the CML cells.  This should be the default setting for 5G data rates. 3'b010: Reserved 3'b011: 2X power scaling for the CML cells.  This should be the default setting for 10G data rates. 3'b100 - 3'b111: Reserved" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_PI_RATE_6_4" width="3" begin="6" end="4" resetval="0x1" description="PI rate selection standard mode 1: This field is used to scale the power of the CML cells inside the PI to tune it for a given data rate, by driving the rxda_pi_rate_sel signal going into the analog, when xcvr_standard_mode is set to 2'b01.  The following is the encoding of this field. 3'b000: 1/2X power scaling for the CML cells.  This should be the default setting for 2.5G data rates.  3'b001:1X power scaling for the CML cells.  This should be the default setting for 5G data rates. 3'b010: Reserved 3'b011: 2X power scaling for the CML cells.  This should be the default setting for 10G data rates. 3'b100 - 3'b111: Reserved" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_PI_RATE_2_0" width="3" begin="2" end="0" resetval="0x1" description="PI rate selection standard mode 0: This field is used to scale the power of the CML cells inside the PI to tune it for a given data rate, by driving the rxda_pi_rate_sel signal going into the analog, when xcvr_standard_mode is set to 2'b00.  The following is the encoding of this field. 3'b000: 1/2X power scaling for the CML cells.  This should be the default setting for 2.5G data rates.  3'b001:1X power scaling for the CML cells.  This should be the default setting for 5G data rates. 3'b010: Reserved 3'b011: 2X power scaling for the CML cells.  This should be the default setting for 10G data rates. 3'b100 - 3'b111: Reserved" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_RX_DIAG_ACYA__RX_DIAG_DCYA" acronym="WIZ16B2M4CT_RX_DIAG_ACYA__RX_DIAG_DCYA" offset="0x83FC" width="32" description="Receiver digital cover your alternatives register (!)">
		<bitfield id="RX_DIAG_ACYA_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved - spare" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_ACYA_7" width="1" begin="23" end="23" resetval="0x0" description="Serial loopback sampler setup time reduction select (TX only lane implementation): For TX only lane implementations, this bit can be used to reduce the setup time (providing more hold margin) for the serial loopback data.  This function is in place, in case there are unexpected timing issues, due to the lack of a CDRLF in the transmit only lane implementations. 1'b0: Default setup time 1'b1: Reduced setup time" range="23" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_ACYA_6_2" width="5" begin="22" end="18" resetval="0x0" description="Reserved - spare" range="22 - 18" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_ACYA_1" width="1" begin="17" end="17" resetval="0x0" description="Force receiver signal detect clock enable: This bit is used to force the receiver signal detect clock (rxda_sd_clk) driven from the analog to be enabled, independent of whether the analog signal detect function is enabled or not. 1'b0: Clock not forced to be enabled 1'b1: Clock forced to be enabled" range="17" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_ACYA_0" width="1" begin="16" end="16" resetval="0x0" description="Full rate clock duty cycle correction enable: Enables the analog duty cycle correction function for the full rate clock that drives the divide by 2 circuit to generate the half rate I and Q clocks. 1'b0: Enabled 1'b1: Disabled" range="16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_RESERVEDBIT13ADDRESSC" acronym="WIZ16B2M4CT_RESERVEDBIT13ADDRESSC" offset="0xA000" width="32" description="Reserved Address bit 13 area C">
		<bitfield id="RES_BIT13_ADR_C" width="32" begin="31" end="0" resetval="0x0" description="Write only test region C" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1" acronym="WIZ16B2M4CT_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1" offset="0xC000" width="32" description="PIPE common control1 register">
		<bitfield id="PHY_PIPE_CMN_CTRL2_15_12" width="4" begin="31" end="28" resetval="0x11" description="USB SuperSpeed Tx LFPS Stretch : Minimum number of data rate clock cycles in which PMA tx_lfps_en signal is asserted for USB SuperSpeed rate.  Number of data rate clock cycles must be X 1 PMA RefClk cycle." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL2_11_8" width="4" begin="27" end="24" resetval="0x13" description="USB SuperSpeedPlus Tx LFPS Stretch : Minimum number of data rate clock cycles in which PMA tx_lfps_en signal is asserted for USB SuperSpeedPlus rate.  Number of data rate clock cycles must be X 1 PMA RefClk cycle." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL2_6" width="1" begin="22" end="22" resetval="0x1" description="PCIe PCS TX electrical idle pre release:When this bit is set, the TX electrical idle release to the PMA is advanced 1 cycle to allow the adjustment of the datapath timing" range="22" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL2_5" width="1" begin="21" end="21" resetval="0x0" description="RX equaliser complete mask: When this bit is cleared, the PHY will return direction change of 0 when PMA indicates evaluation complete. Subsequent evaluation requests would clear the PMA iteration counters. When set high, the PMA equalization complete signal is ignored." range="21" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL2_4" width="1" begin="20" end="20" resetval="0x1" description="PCIe PCS EIOS cycle error mask: When this bit is enabled and the pipe rx interface is outputting an EIOS symbol, decode errors will be masked out" range="20" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL2_3" width="1" begin="19" end="19" resetval="0x0" description="USB Gen 2 Bit Error Correction Disable:  When this bit is high, bit error correction on SKP and SDS symbols is disabled." range="19" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL2_2" width="1" begin="18" end="18" resetval="0x0" description="USB PIPE3 Compatibility Mode enable : When this bit is set to 1, USB PIPE3 compatibility mode is enabled.  In this mode, when operating in nominal empty Elasticity Buffer mode, when the EB buffer goes empty, instead of de-asserting PIPE RxDataValid, a USB SKIP OS is inserted into the data stream.  This is the behavior as defined in PIPE version 3.  When this bit is low, PIPE RxDataValid is de-asserted when the EB buffer goes empty, as recommended by PIPE version 4." range="18" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL2_1" width="1" begin="17" end="17" resetval="0x0" description="USB Loopback Slave Error Count disable: When this bit is set to 1, disables the error count for US loopback slave, such that the error count is not inserted into the BCNT OS." range="17" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL2_0" width="1" begin="16" end="16" resetval="0x1" description="USB Elasticity Buffer Re-align enable: When this bit is set to 1, when Rx for a USB link is initially started, the elasticity buffer is re-aligned to its idle point upon seeing 3 consecutive COMMAs (i.e. from TS1/TS2s) in the same relative bit position.  The purpose of this is to re-align the elasticity buffer (i.e. CTC) after receiving the TSEQ data, which contains no SKIP OSs." range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL1_12" width="1" begin="12" end="12" resetval="0x0" description="PHY APB access timeout:  When set, an APB read/write request to PHY registers failed (i.e. timed out).  When set, this bit is cleared upon read." range="12" rwaccess="RTR"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL1_10" width="1" begin="10" end="10" resetval="0x1" description="PCIe PCS Comma realign: This field controls the comma alignment state machine to re-align to new bit position without going to loss of sync state. The requirement of the new bit position should meet the number of COMMAs as per Symbol unlock count register definition. When new bit position is identified the comma alignment state machine remains in sync state with the alignment now locked to the new bit position. This field needs to be programmed during the PHY initialization routine before training sequences are received.  The effect here is that pipe_rx_valid is not de-asserted upon re-alignment.  When this bit is 0, pipe_rx_valid will be de-asserted upon loss of COMMA lock and subsequent re-alignment.  Applies for PCIe Gen 1/2 and USB3.1 Gen 1 only. ()" range="10" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL1_9" width="1" begin="9" end="9" resetval="0x0" description="Block alignment clear on EIOS : When set, upon receiving a PCIe EIOS, 128b/130b block alignment is reset regardless of Rx signal detect from the PMA (applies for PCIe Gen 3 only). ()" range="9" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL1_8" width="1" begin="8" end="8" resetval="0x0" description="Comma alignment clear on EIOS : When set, upon receiving a PCIe EIOS, Comma Alignment is reset regardless of Rx signal detect from the PMA (applies for PCIe Gen 1/2 only). ()" range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL1_7" width="1" begin="7" end="7" resetval="0x0" description="Block alignment ignore Rx SigDetect : When set, 128b/13xb block alignment will not be reset due to loss of signal detection from the PMA (applies for PCIe Gen 3 and USB3.1 Gen 2 only). ()" range="7" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL1_6" width="1" begin="6" end="6" resetval="0x0" description="Comma alignment ignore Rx SigDetect : When set, Comma alignment will not be reset due to loss of signal detection from the PMA (applies for PCIe Gen 1/2 and USB3.1 Gen 1 only). ()" range="6" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL1_5_4" width="2" begin="5" end="4" resetval="0x0" description="Rx signal detect delay : Selects the number of clock cycles of delay to add to the PMA signal detect when the bit alignment blocks should be reset after losing signal. ()" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL1_1" width="1" begin="1" end="1" resetval="0x0" description="RefClk disable override: 1 = overrides turning off reference clock receiver by forcing cmn_refclk_disable PMA input low.  0 = normal control of cmn_refclk_disable PMA input by PHY logic. ()" range="1" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL1_0" width="1" begin="0" end="0" resetval="0x0" description="PHY RefClk enable input ingnore : 0 = ignore phy_en_refclk PHY input (forces low internally).  1 = phy_en_refclk_used as specified for controling enable/disable of cmn_refclk_Xp/mX. ()" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1" acronym="WIZ16B2M4CT_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1" offset="0xC004" width="32" description="PIPE comma lock configuration1 register ()">
		<bitfield id="PHY_PIPE_COM_LOCK_CFG2_15_8" width="8" begin="31" end="24" resetval="0x8" description="PCIe PCS Comma lock count fast: The number of COMMA symbols that needs to be seen in the same bit position for the comma state machine to lock. This field is used while the PCS is in P0 state after an EIOS has been seen, ie detecting FTS" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_COM_LOCK_CFG2_7_0" width="8" begin="23" end="16" resetval="0x32" description="PCIe PCS Comma lock count: The number of COMMA symbols that needs to be seen in the same bit position for the comma state machine to lock. This field is used while the PCS is transitioning back to the P0 power state." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_COM_LOCK_CFG1_15_12" width="4" begin="15" end="12" resetval="0x4" description="PCIe PCS Comma unlock count: The number of COMMA symbols that need to be seen in the wrong bit position before the comma alignment state machine will transition to RESYNC or LOS state" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_COM_LOCK_CFG1_11_0" width="12" begin="11" end="0" resetval="0x1024" description="PCIe PCS Comma full lock count: The number of COMMA symbols that need to be seen in the same bit position for the comma alignment state machine to lock. The field is used for initial reset lock." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG" acronym="WIZ16B2M4CT_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG" offset="0xC008" width="32" description="PIPE EIEOS lock configuration register ()">
		<bitfield id="PHY_PIPE_LANE_DSBL_7_0" width="8" begin="23" end="16" resetval="0x0" description="PIPE lane disable: Each bit corresponds to a lane (i.e. bit [0] -X lane 0, bit [1] -X lane 1, etc).  When set the corresponding PIPE lane is disabled.  Lanes that are disabled will transmit electrical idle and will not return any data on PIPE Rx interface.  Used to disable unused lanes in a multi-lane PCIe link.  (The PMA transceiver corresponding to lane will be placed in suspend.)" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_EIE_LOCK_CFG_15_12" width="4" begin="15" end="12" resetval="0x1" description="EIE lock count fast: The number of EIEOS blocks that need to be seen in the same bit postion for the alignment state machine to lock for Gen3/4. The field is used while the PCS is in P0 state after an EIEOS has been seen" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_EIE_LOCK_CFG_11_8" width="4" begin="11" end="8" resetval="0x3" description="EIE lock count : The number of EIEOS blocks that need to be seen in the same bit postion for the alignment state machine to lock for Gen3/4. The field is used while the PCS is transitioning out of a power state change and not performing a rate change" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_EIE_LOCK_CFG_7_0" width="8" begin="7" end="0" resetval="0x127" description="EIE full lock count: The number of EIEOS blocks that need to be seen in the same bit postion for the alignment state machine to lock for Gen3/4. The field is used for initial after reset lock or lock after a rate change" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH" acronym="WIZ16B2M4CT_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH" offset="0xC00C" width="32" description="PIPE receiver detect inhibit register ()">
		<bitfield id="PHY_PIPE_RX_ELEC_IDLE_DLY_15_10" width="6" begin="31" end="26" resetval="0x15" description="PCIe PCS L1.x exit Rx electrical idle force fast count :  Counter load value to hold PIPE Rx Electrical Idle high upon exit from L1.x.  Counter is loaded and starts counting down after phy_l*_rx_elec_idle_det_en is asserted high.  Default is 500 nsec.  This counter accounts for time to power on just the analog Rx signal detect block.  Based on reference clock cycles (25 MHz default).  Minimum value = 6'd0." range="31 - 26" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_RX_ELEC_IDLE_DLY_9_0" width="10" begin="25" end="16" resetval="0x150" description="PCIe PCS L1.x exit Rx electrical idle force full count : Counter load value to hold PIPE Rx Electrical Idle high upon exit from L1.x when the PMA common was powered down.  Counter is loaded and starts counting down upon de-assertion of PMA cmn_ref_clk_disable (upon de-assertion of phy_l*_ent_l1_x for first link).  Default is 6 usec.  This counter accounts for time to power on the bias and decap and only takes effect if the PMA was suspended.  Based on reference clock cycles (25 MHz default).  Minimum value = 10'd1." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_RCV_DET_INH_15_0" width="16" begin="15" end="0" resetval="0x15625" description="PCS Receiver Detect Inhibit Counter Load Value:  Counter load value to delay receiver detection request to PMA until PMA common mode is within the required range.  The timer (running on divided reference clock from PMA) starts once the PMA common has completed startup.  If receiver detect request is received while timer has not expired, the PCS will wait until the timer expires before signaling the request to the PMA.  Load value is specified in multiples of 4x the divider reference clock period (typically 40 nsec for 100 MHz reference clock input frequency) for a 2.5 msec inhibit time." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_ISO_CMN_CTRL" acronym="WIZ16B2M4CT_PHY_ISO_CMN_CTRL" offset="0xC010" width="32" description="PHY common control signal isolation register ()">
		<bitfield id="PHY_ISO_CMN_CTRL_12" width="1" begin="12" end="12" resetval="0x0" description="Current value of phy_refclk_reqd PHY output." range="12" rwaccess="R"/> 
		<bitfield id="PHY_ISO_CMN_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Drives phy_refclk_en PHY input when in PHY macro and PMA isolation mode." range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_ISO_CMN_CTRL_5" width="1" begin="5" end="5" resetval="0x0" description="Drives phy_pma_suspend_override PHY input when in PHY macro and PMA isolation mode." range="5" rwaccess="R/W"/> 
		<bitfield id="PHY_ISO_CMN_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="Drives refclk_rcvr_pwrdn internal PHY signal when in PHY macro and PMA isolation mode (1 = powers down the reference clock receiver).  During normal operation, refclk_rcvr_pwrdn is driven from ~abp_preset_n, which powers down the reference clock receiver when the PHY is disabled." range="4" rwaccess="R/W"/> 
		<bitfield id="PHY_ISO_CMN_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Drives phy_reset_n PHY input when in PHY macro and PMA isolation mode." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_STATE_CHG_TIMEOUT" acronym="WIZ16B2M4CT_PHY_STATE_CHG_TIMEOUT" offset="0xC014" width="32" description="PHY state change monitor timeout">
		<bitfield id="PHY_STATE_CHG_TIMEOUT_15_0" width="16" begin="15" end="0" resetval="0x12500" description="State change timeout: Bits [19:4] of the state change timeout (bits [3:0] are zero).  The timeout is the maximum number of APB clock cycles (abp_pclk) that are allowed for completion of a PHY power state change for the link.  If the timeout expires, phy_interrupt_ln_XX for the associated lane is asserted and interrupt status register bit is set.  For maximum allowed APB clock frequency, this provides 5.2 msec maximum timeout.  Default is set for 1 msec for the maximum APB clock frequency." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG" acronym="WIZ16B2M4CT_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG" offset="0xC01C" width="32" description="PHY speedup control register">
		<bitfield id="PHY_AUTO_CFG_SPDUP_3" width="1" begin="19" end="19" resetval="0x0" description="Speedup configuration complete: 1 = PHY speedup configuration is complete, 0 = not complete." range="19" rwaccess="R"/> 
		<bitfield id="PHY_AUTO_CFG_SPDUP_2" width="1" begin="18" end="18" resetval="0x0" description="Speedup configuration stall:  1 = upon completion of PHY speedup configuration, do not release reset to PMA until this bit is cleared, 0 = release reset to PMA upon completion of PHY speedup configuration.  Do not set high when [1] = 0." range="18" rwaccess="R/W"/> 
		<bitfield id="PHY_AUTO_CFG_SPDUP_1" width="1" begin="17" end="17" resetval="0x0" description="Speedup configuration enable:  If set to 1 upon de-assertion (high) of phy_reset_n, the PHY will be configured for simulation speedup.  Only for use in RTL or gate-level simulations.  Not for use in silicon." range="17" rwaccess="R/W"/> 
		<bitfield id="PHY_PLL_CFG_1" width="1" begin="1" end="1" resetval="0x0" description="PLL configuration:  0 = PHY configured to only use PLL0 / PLL1 disabled.  1 = PHY configured to use both PLL0 and PLL1." range="1" rwaccess="R/W"/> 
		<bitfield id="PHY_PLL_CFG_0" width="1" begin="0" end="0" resetval="0x1" description="Single link PCIe configuration :  1 = PHY configured such that there is only a single PCIe link (1xN) and all PCIe rates will be driven by PLL0.  Any other links are not PCIe and will not use PLL0.  0 = ALl other configurations.  This is a static configuration, which can only be changed while phy_reset_n is asserted low." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_REFCLK_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_LOW" acronym="WIZ16B2M4CT_PHY_REFCLK_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_LOW" offset="0xC020" width="32" description="PHY external reference clock detect low threshold register">
		<bitfield id="PHY_REFCLK_DET_THRES_HIGH_15_0" width="16" begin="31" end="16" resetval="0x10050" description="External Reference Clock Active Detect High Threshold:  This is the maximum number of external reference clock cycles which must be counted during the measurement interval to indicate a valid clock detected. The default value is based on 100MHz reference clock frequency and 10 MHZ apb_pclk frequency." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_REFCLK_DET_THRES_LOW_15_0" width="16" begin="15" end="0" resetval="0x450" description="External Reference Clock Active Detect Low Threshold:  This is the minimum number of external reference clock cycles which must be counted during the measurement interval to indicate a valid clock detected. The default value is based on 100MHz reference clock external frequency and 200 MHz (max) apb_pclk frequency." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_REFCLK_DET_OP_DELAY__PHY_REFCLK_DET_INTERVAL" acronym="WIZ16B2M4CT_PHY_REFCLK_DET_OP_DELAY__PHY_REFCLK_DET_INTERVAL" offset="0xC024" width="32" description="PHY external reference clock detect measurement interval register">
		<bitfield id="PHY_REFCLK_DET_OP_DELAY_15_8" width="8" begin="31" end="24" resetval="0x16" description="External Reference Clock Active Detect End Delay:  This is the number of apb_pclk cycles to wait upon completion of measurement interval before capturing the result (accounts for synchronization delays)." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_REFCLK_DET_OP_DELAY_7_0" width="8" begin="23" end="16" resetval="0x100" description="External Reference Clock Active Detect  Start Delay:  This is the number of apb_pclk cycles to wait prior to start of measurement interval (accounts for enable delay of reference clock in PMA)." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_REFCLK_DET_INTERVAL_15_0" width="16" begin="15" end="0" resetval="0x1000" description="External Reference Clock Active Detect Measurement Interval:  This is the number of apb_pclk cycles in which to count external reference clock cycles. The default corresponds to 5 us for 200 MHz apb_clk and 100 us for 10 MHz apb_clock." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_REFCLK_DET_ISO_CTRL" acronym="WIZ16B2M4CT_PHY_REFCLK_DET_ISO_CTRL" offset="0xC028" width="32" description="PHY external reference clock detect isolation control register">
		<bitfield id="PHY_REFCLK_DET_ISO_CTRL_12" width="1" begin="12" end="12" resetval="0x0" description="Captures the current value of the pma_cmn_ext_refclk_detected_cfg PHY input." range="12" rwaccess="R"/> 
		<bitfield id="PHY_REFCLK_DET_ISO_CTRL_9" width="1" begin="9" end="9" resetval="0x0" description="Current value of pma_cmn_ext_refclk_detected PHY output." range="9" rwaccess="R"/> 
		<bitfield id="PHY_REFCLK_DET_ISO_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Current value of pma_cmn_ext_refclk_detected_valid PHY output." range="8" rwaccess="R"/> 
		<bitfield id="PHY_REFCLK_DET_ISO_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="External Reference Clock Active Detect Start: Write with 1 to initiate an external reference clock active detect operation. Any previous operation must have completed prior to writing with 1." range="0" rwaccess="W"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0" acronym="WIZ16B2M4CT_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0" offset="0xC040" width="32" description="PHY USB3 Gen 2 pre-shoot configuration 0 register ()">
		<bitfield id="PHY_PIPE_USB3_GEN2_PRE_CFG1_15_8" width="8" begin="31" end="24" resetval="0x0" description="USB3 Gen 2 transmit pre-shoot multiplier configuration 3:  For a lane configured for USB3 mode at Gen 3 data rate, sets the multiplier configuration for the Tx de-emphasis pre-shoot (C-1) when pipe_lXX_tx_deemphasis[1:0] == 0b11 for the associated lane. Default: 0." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_USB3_GEN2_PRE_CFG1_7_0" width="8" begin="23" end="16" resetval="0x0" description="USB3 Gen 2 transmit pre-shoot multiplier configuration 2:  For a lane configured for USB3 mode at Gen 3 data rate, sets the multiplier configuration for the Tx de-emphasis pre-shoot (C1) when pipe_lXX_tx_deemphasis[1:0] == 0b10 for the associated lane. Default:  0." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_USB3_GEN2_PRE_CFG0_15_8" width="8" begin="15" end="8" resetval="0x10" description="USB3 Gen 2 transmit pre-shoot multiplier configuration 1:  For a lane configured for USB3 mode at Gen 3 data rate, sets the multiplier configuration for the Tx de-emphasis pre-shoot (C-1) when pipe_lXX_tx_deemphasis[1:0] == 0b01 for the associated lane. Default: 5/64." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_USB3_GEN2_PRE_CFG0_7_0" width="8" begin="7" end="0" resetval="0x10" description="USB3 Gen 2 transmit pre-shoot multiplier configuration 0:  For a lane configured for USB3 mode at Gen 3 data rate, sets the multiplier configuration for the Tx de-emphasis pre-shoot (C-1) when pipe_lXX_tx_deemphasis[1:0] == 0b00 for the associated lane.  The multiplier is set based on: Default:  5/64." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0" acronym="WIZ16B2M4CT_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0" offset="0xC044" width="32" description="PHY USB3 Gen 2 de-emphasis configuration 0 register ()">
		<bitfield id="PHY_PIPE_USB3_GEN2_POST_CFG1_15_8" width="8" begin="31" end="24" resetval="0x0" description="USB3 Gen 2 transmit pre-shoot multiplier configuration 3:  For a lane configured for USB3 mode at Gen 3 data rate, sets the multiplier configuration for the Tx de-emphasis (C1) when pipe_lXX_tx_deemphasis[1:0] == 0b11 for the associated lane. Default: 0." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_USB3_GEN2_POST_CFG1_7_0" width="8" begin="23" end="16" resetval="0x16" description="USB3 Gen 2 transmit pre-shoot multiplier configuration 2:  For a lane configured for USB3 mode at Gen 3 data rate, sets the multiplier configuration for the Tx de-emphasis (C1) when pipe_lXX_tx_deemphasis[1:0] == 0b10 for the associated lane. Default:  1/8." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_USB3_GEN2_POST_CFG0_15_8" width="8" begin="15" end="8" resetval="0x16" description="USB3 Gen 2 transmit pre-shoot multiplier configuration 1:  For a lane configured for USB3 mode at Gen 3 data rate, sets the multiplier configuration for the Tx de-emphasis (C1) when pipe_lXX_tx_deemphasis[1:0] == 0b01 for the associated lane. Default: 1/8." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_USB3_GEN2_POST_CFG0_7_0" width="8" begin="7" end="0" resetval="0x0" description="USB3 Gen 2 transmit pre-shoot multiplier configuration 0:  For a lane configured for USB3 mode at Gen 3 data rate, sets the multiplier configuration for the Tx de-emphasis (C1) when pipe_lXX_tx_deemphasis[1:0] == 0b00 for the associated lane. Default:  0." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL" acronym="WIZ16B2M4CT_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL" offset="0xD000" width="32" description="PIPE TX control signal isolation register ()">
		<bitfield id="PHY_PIPE_ISO_TX_LPC_LO_13_8" width="6" begin="29" end="24" resetval="0x0" description="Current value of pipe_tx_local_tx_preset_coefficients[11:6] for the associated lane when  PHY_PCS_ISO_TX_LPC_HI[15] == 1.  Otherwise, 0." range="29 - 24" rwaccess="R"/> 
		<bitfield id="PHY_PIPE_ISO_TX_LPC_LO_5_0" width="6" begin="21" end="16" resetval="0x0" description="Current value of pipe_tx_local_tx_preset_coefficients[5:0] for the associated lane when  PHY_PCS_ISO_TX_LPC_HI[15] == 1.  Otherwise, 0." range="21 - 16" rwaccess="R"/> 
		<bitfield id="PHY_PIPE_ISO_TX_CTRL_15_12" width="4" begin="15" end="12" resetval="0x0" description="Drives pipe_tx_data_k PHY input for the associated lane when in PHY macro and PMA isolation modes." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_ISO_TX_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Drives pipe_tx_ones_zeros input for the associated lane when in PHY macro and PMA isolation modes." range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_ISO_TX_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="Drives pipe_tx_elec_idle PHY input for the associated lane when in PHY macro and PMA isolation modes" range="4" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_ISO_TX_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="Drives pipe_tx_128b_enc_byp PHY input for the associated lane when in PHY macro and PMA isolation modes." range="3" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_ISO_TX_CTRL_2" width="1" begin="2" end="2" resetval="0x0" description="Drives pipe_tx_compliance PHY input for the associated lane when in PHY macro and PMA isolation modes." range="2" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_ISO_TX_CTRL_1_0" width="2" begin="1" end="0" resetval="0x0" description="Drives pipe_tx_pattern PHY input for the associated lane when in PHY macro and PMA isolation modes." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI" acronym="WIZ16B2M4CT_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI" offset="0xD004" width="32" description="PIPE TX local preset coefficients high isolation register ()">
		<bitfield id="PHY_PCS_ISO_TX_DMPH_LO_13_8" width="6" begin="29" end="24" resetval="0x0" description="Drives pipe_tx_deemph[11:6] PHY input for the associated lane when in PHY macro and PMA isolation mode." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_PCS_ISO_TX_DMPH_LO_5_0" width="6" begin="21" end="16" resetval="0x0" description="Drives pipe_tx_deemph[5:0] PHY input for the associated lane when in PHY macro and PMA isolation mode." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_ISO_TX_LPC_HI_15" width="1" begin="15" end="15" resetval="0x0" description="Set upon assertion of pipe_tx_local_tx_coeff_vld PHY output for the associated lane.  Cleared upon writing PHY_PCS_ISO_TX_LPC_HI[12] with a 0." range="15" rwaccess="R"/> 
		<bitfield id="PHY_PIPE_ISO_TX_LPC_HI_12" width="1" begin="12" end="12" resetval="0x0" description="Drives pipe_tx_get_local_preset_coef PHY output for the associated lane when in PHY macro and PMA isolation modes" range="12" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_ISO_TX_LPC_HI_11_8" width="4" begin="11" end="8" resetval="0x0" description="Drives pipe_tx_local_preset_index PHY output for the associated lane when in PHY macro and PMA isolation modes." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_ISO_TX_LPC_HI_5_0" width="6" begin="5" end="0" resetval="0x0" description="Current value of pipe_tx_local_tx_preset_coefficients[17:12] for the associated lane when  PHY_PCS_ISO_TX_LPC_HI[15] == 1.  Otherwise, 0." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI" acronym="WIZ16B2M4CT_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI" offset="0xD008" width="32" description="PIPE TX deemphasis high isolation register ()">
		<bitfield id="PHY_PIPE_ISO_TX_FSLF_13_8" width="6" begin="29" end="24" resetval="0x0" description="Current value of pipe_tx_local_fs PHY output for the associated lane.  (Not re-synchronized to apb_pclk)" range="29 - 24" rwaccess="R"/> 
		<bitfield id="PHY_PIPE_ISO_TX_FSLF_5_0" width="6" begin="21" end="16" resetval="0x0" description="Current value of pipe_tx_local_lf PHY output for the associated lane.  (Not re-synchronized to apb_pclk)" range="21 - 16" rwaccess="R"/> 
		<bitfield id="PHY_PIPE_ISO_TX_DMPH_HI_5_0" width="6" begin="5" end="0" resetval="0x0" description="Drives pipe_tx_deemph[17:12] PHY input for the associated lane when in PHY macro and PMA isolation modes." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PCS_ISO_TX_DATA_HI__PHY_PCS_ISO_TX_DATA_LO" acronym="WIZ16B2M4CT_PHY_PCS_ISO_TX_DATA_HI__PHY_PCS_ISO_TX_DATA_LO" offset="0xD00C" width="32" description="PCS TX PIPE data low isolation register ()">
		<bitfield id="PHY_PCS_ISO_TX_DATA_HI_15_0" width="16" begin="31" end="16" resetval="0x0" description="Drives pipe_tx_data[31:16] PHY input for the associated lane when in PHY macro and PMA isolation mode." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PCS_ISO_TX_DATA_LO_15_0" width="16" begin="15" end="0" resetval="0x0" description="Drives pipe_tx_data[15:0] PHY input for the associated lane when in PHY macro and PMA isolation mode." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL" acronym="WIZ16B2M4CT_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL" offset="0xD010" width="32" description="PCS RX control signal isolation register ()">
		<bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_12" width="1" begin="28" end="28" resetval="0x0" description="Drives pipe_invalid_request for the associated lane when in PHY macro and PMA isolation modes." range="28" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_11" width="1" begin="27" end="27" resetval="0x0" description="pipe_link_eval_dir_change[5:4] bit reversal enable.  When low, no bit reversal.  When high, the bit positions for pipe_link_eval_dir_change[5:4] PHY output for the associated lane are reversed." range="27" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_10" width="1" begin="26" end="26" resetval="0x0" description="pipe_link_eval_dir_change[3:2] bit reversal enable.  When low, no bit reversal.  When high, the bit positions for pipe_link_eval_dir_change[3:2] PHY output for the associated lane are reversed." range="26" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_9" width="1" begin="25" end="25" resetval="0x0" description="pipe_link_eval_dir_change[1:0] bit reversal enable.  When low, no bit reversal.  When high, the bit positions for pipe_link_eval_dir_change[1:0] PHY output for the associated lane are reversed.]" range="25" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_8" width="1" begin="24" end="24" resetval="0x0" description="Drives pipe_rx_eval PHY input for the associated lane when in PHY macro and PMA isolation modes." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_6" width="1" begin="22" end="22" resetval="0x1" description="Captures pipe_phy_status for Rx equalization evaluation PHY output for the associated lane (does not include power state change signaling).  Set when pipe_phy_status is high and pipe_rx_eq_eval to the PCS is high (i.e. after the isolation MUX).  Cleared upon read." range="22" rwaccess="R"/> 
		<bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_5_0" width="6" begin="21" end="16" resetval="0x0" description="pipe_link_eval_dir_change PHY output for the associated lane (prior to bit reversal logic) upon completion of Rx equalization evaluation.  Captured upon assertion of Rx equalization eval pipe_phy_status when pipe_rx_eq_eval to the PCS (i.e. after the isolation MUX) is high.  Cleared upon read.  (Not re-synchronized to apb_pclk)" range="21 - 16" rwaccess="R"/> 
		<bitfield id="PHY_PCS_ISO_RX_CTRL_15_12" width="4" begin="15" end="12" resetval="0x0" description="Current value of pipe_rx_data_k PHY output for the associated lane, when PHY_PCS_ISO_RX_CTRL[5] == 1.  Otherwise, 0.  (Not re-synchronized to apb_pclk)" range="15 - 12" rwaccess="R"/> 
		<bitfield id="PHY_PCS_ISO_RX_CTRL_9" width="1" begin="9" end="9" resetval="0x0" description="Drives pipe_rx_eq_training PHY input for the associated lane when in PHY macro and PMA isolation modes." range="9" rwaccess="R/W"/> 
		<bitfield id="PHY_PCS_ISO_RX_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Drives pipe_rx_termination PHY input for the associated lane when in PHY macro and PMA isolation modes." range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_PCS_ISO_RX_CTRL_7" width="1" begin="7" end="7" resetval="0x0" description="Drives pipe_rx_polarity PHY input for the associated lane when in PHY macro and PMA isolation modes." range="7" rwaccess="R/W"/> 
		<bitfield id="PHY_PCS_ISO_RX_CTRL_5" width="1" begin="5" end="5" resetval="0x0" description="Current value of pipe_rx_valid PHY output for the associated lane." range="5" rwaccess="R"/> 
		<bitfield id="PHY_PCS_ISO_RX_CTRL_4" width="1" begin="4" end="4" resetval="0x1" description="Current value of pipe_rx_elec_idle PHY output for the associated lane." range="4" rwaccess="R"/> 
		<bitfield id="PHY_PCS_ISO_RX_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="Current value of pipe_align_detect PHY output for the associated lane." range="3" rwaccess="R"/> 
		<bitfield id="PHY_PCS_ISO_RX_CTRL_2_0" width="3" begin="2" end="0" resetval="0x0" description="Current value of pipe_rx_status PHY output for the associated lane.  Holds the highest priority pipe_rx_status value seen, since the last register read.  Cleared upon read." range="2 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG" acronym="WIZ16B2M4CT_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG" offset="0xD014" width="32" description="PHY link configuration isolation register">
		<bitfield id="PHY_PCS_ISO_LINK_CTRL_13" width="1" begin="29" end="29" resetval="0x0" description="Current value of phy_l*_ack_l1_x PHY output for the associated lane. ()" range="29" rwaccess="R"/> 
		<bitfield id="PHY_PCS_ISO_LINK_CTRL_12" width="1" begin="28" end="28" resetval="0x0" description="Drives the phy_l*_ent_l1_x PHY input for the associated lane when in PHY macro and PMA isolation modes.  (Link signal - for multi-lane links, master lane used for all lanes in link.)" range="28" rwaccess="R/W"/> 
		<bitfield id="PHY_PCS_ISO_LINK_CTRL_11" width="1" begin="27" end="27" resetval="0x0" description="Drives the phy_l*_rx_elec_idle_det_en PHY input for the associated lane when in PHY macro and PMA isolation modes.  (Link signal - for multi-lane links, master lane used for all lanes in link.)" range="27" rwaccess="R/W"/> 
		<bitfield id="PHY_PCS_ISO_LINK_CTRL_10" width="1" begin="26" end="26" resetval="0x0" description="Drives the phy_l*_tx_cmn_mode_en PHY input for the associated lane when in PHY macro and PMA isolation modes.  (Link signal - for multi-lane links, master lane used for all lanes in link.)" range="26" rwaccess="R/W"/> 
		<bitfield id="PHY_PCS_ISO_LINK_CTRL_9_8" width="2" begin="25" end="24" resetval="0x0" description="Drives the pipe_l*_rate PHY input for the associated lane when in PHY macro and PMA isolation modes.  (Link signal - for multi-lane links, master lane used for all lanes in link.)" range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_PCS_ISO_LINK_CTRL_6_4" width="3" begin="22" end="20" resetval="0x2" description="Drives the pipe_l*_powerdown PHY input for the associated lane when in PHY macro and PMA isolation modes.  (Link signal - for multi-lane links, master lane used for all lanes in link.)" range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="PHY_PCS_ISO_LINK_CTRL_2" width="1" begin="18" end="18" resetval="0x0" description="Drives the pipe_l*_tx_det_rx_lpbk PHY input for the associated lane when in PHY macro and PMA isolation modes.  (Link signal - for multi-lane links, master lane used for all lanes in link.)" range="18" rwaccess="R/W"/> 
		<bitfield id="PHY_PCS_ISO_LINK_CTRL_1" width="1" begin="17" end="17" resetval="0x1" description="Captures pipe_l*_phy_status (for power state and rate change) PHY output for the associated lane.  Set when pipe_phy_status is high and cleared upon read if pipe_phy_status is low. ()" range="17" rwaccess="R"/> 
		<bitfield id="PHY_PCS_ISO_LINK_CTRL_0" width="1" begin="16" end="16" resetval="0x1" description="Drives the phy_l*_reset_n PHY input for the associated lane when in PHY macro and PMA isolation modes.  (Link signal - for multi-lane links, master lane used for all lanes in link.)" range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_ISO_LINK_CFG_15" width="1" begin="15" end="15" resetval="0x0" description="Drives phy_link_cfg_ln_{nnnn} PHY input when in PHY macro and PMA isolation modes." range="15" rwaccess="R/W"/> 
		<bitfield id="PHY_ISO_LINK_CFG_12" width="1" begin="12" end="12" resetval="0x0" description="Drives pipe_l{nnnn}_32bit_sel PHY input when in PHY macro and PMA isolation modes." range="12" rwaccess="R/W"/> 
		<bitfield id="PHY_ISO_LINK_CFG_9_8" width="2" begin="9" end="8" resetval="0x0" description="Drives pma_fullrt_div_ln_{nnnn} PHY input when in PHY macro and PMA isolation modes." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ISO_LINK_CFG_5" width="1" begin="5" end="5" resetval="0x0" description="Drives pipe_l{nnnn}_pcie_l1_ss_sel PHY input when in PHY macro and PMA isolation mode." range="5" rwaccess="R/W"/> 
		<bitfield id="PHY_ISO_LINK_CFG_4" width="1" begin="4" end="4" resetval="0x0" description="Drives pipe_l{nnnn}_eb_mode PHY input when in PHY macro and PMA isolation modes." range="4" rwaccess="R/W"/> 
		<bitfield id="PHY_ISO_LINK_CFG_1_0" width="2" begin="1" end="0" resetval="0x0" description="Drives phy_l{nnnn}_mode PHY input when in PHY macro and PMA isolation modes." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PIPE_ISO_USB_BER_CNT" acronym="WIZ16B2M4CT_PHY_PIPE_ISO_USB_BER_CNT" offset="0xD018" width="32" description="PIPE USB Gen 1 loopback slave BER count register ()">
		<bitfield id="PHY_PIPE_ISO_USB_BER_CNT_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reerved" range="15 - 8" rwaccess="R"/> 
		<bitfield id="PHY_PIPE_ISO_USB_BER_CNT_7_0" width="8" begin="7" end="0" resetval="0x0" description="Current value of USB 3.1 Gen 1 loopback slave Bit Error Count from the PCS." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PCS_ISO_RX_DATA_HI__PHY_PCS_ISO_RX_DATA_LO" acronym="WIZ16B2M4CT_PHY_PCS_ISO_RX_DATA_HI__PHY_PCS_ISO_RX_DATA_LO" offset="0xD01C" width="32" description="PCS RX data low isolation register ()">
		<bitfield id="PHY_PCS_ISO_RX_DATA_HI_15_0" width="16" begin="31" end="16" resetval="0x0" description="Current value of pipe_rx_data[31:16] PHY output.  (Not re-synchronized to apb_pclk)" range="31 - 16" rwaccess="R"/> 
		<bitfield id="PHY_PCS_ISO_RX_DATA_LO_15_0" width="16" begin="15" end="0" resetval="0x0" description="Current value of pipe_rx_data[15:0] PHY output.  (Not re-synchronized to apb_pclk)" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG" acronym="WIZ16B2M4CT_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG" offset="0xD020" width="32" description="Ethernet MAC clock configuration isolation register">
		<bitfield id="PHY_ETH_ISO_MAC_CLK_DIV_15_7" width="9" begin="31" end="23" resetval="0x1" description="Drives mac_div_sel1 PHY input for the associated lane when in PHY macro and PMA isolation mode." range="31 - 23" rwaccess="R/W"/> 
		<bitfield id="PHY_ETH_ISO_MAC_CLK_DIV_6_0" width="7" begin="22" end="16" resetval="0x1" description="Drives mac_div_sel0 PHY input for the associated lane when in PHY macro and PMA isolation mode." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ETH_ISO_MAC_CLK_CFG_1_0" width="2" begin="1" end="0" resetval="0x0" description="Drives mac_src_sel PHY input for the associated lane when in PHY macro and PMA isolation mode." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_INTERRUPT_STS" acronym="WIZ16B2M4CT_PHY_INTERRUPT_STS" offset="0xD024" width="32" description="PHY interrupt status register">
		<bitfield id="PHY_INTERRUPT_STS_15" width="1" begin="15" end="15" resetval="0x0" description="State change monitor enable - 1 = state change monitor enabled, 0 = state change monitor disabled.  Note:  Only the master lane's state change monitor for a link is enabled.  The state change monitor for a slave lane is disabled regardless of the state of this bit." range="15" rwaccess="R/W"/> 
		<bitfield id="PHY_INTERRUPT_STS_10_8" width="3" begin="10" end="8" resetval="0x0" description="Next power state/data rate - Only valid when one of the interrupt status bits is set.  Indicates the requested power state or data rate for the state change failure.  For PIPE requests, loaded based on the following:  For Raw SerDes power state change requests, loaded based on following:" range="10 - 8" rwaccess="R"/> 
		<bitfield id="PHY_INTERRUPT_STS_6_4" width="3" begin="6" end="4" resetval="0x0" description="Current power state/data rate - Only valid when one of the interrupt status bits is set.  Indicates the starting power state or data rate for the state change failure.  For PIPE requests, loaded based on the following:  For Raw SerDes power state change requests, loaded based on following:" range="6 - 4" rwaccess="R"/> 
		<bitfield id="PHY_INTERRUPT_STS_1" width="1" begin="1" end="1" resetval="0x0" description="Data rate state change interrupt status - Set to 1 upon data rate change timeout.  Cleared upon read.  Bit is writeable to allow the interrupt to be set manually for test purposes.Only set high by data rate change timeout if bit[0] == 0." range="1" rwaccess="R/W"/> 
		<bitfield id="PHY_INTERRUPT_STS_0" width="1" begin="0" end="0" resetval="0x0" description="Power state change interrupt status - Set to 1 upon power state change timeout.  Cleared upon read.  Bit is writeable to allow the interrupt to set manually for test purposes.  Only set high by power state change timeout if bit[1] == 0." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1" acronym="WIZ16B2M4CT_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1" offset="0xE000" width="32" description="PMA common control1 register">
		<bitfield id="PHY_PMA_CMN_CTRL2_7" width="1" begin="23" end="23" resetval="0x0" description="Current value of cmn_pll1_locked PMA output" range="23" rwaccess="R"/> 
		<bitfield id="PHY_PMA_CMN_CTRL2_6" width="1" begin="22" end="22" resetval="0x0" description="Current value of cmn_pll0_locked PMA output" range="22" rwaccess="R"/> 
		<bitfield id="PHY_PMA_CMN_CTRL2_5" width="1" begin="21" end="21" resetval="0x0" description="Current value of cmn_pll1_clk_en_ack PMA output" range="21" rwaccess="R"/> 
		<bitfield id="PHY_PMA_CMN_CTRL2_4" width="1" begin="20" end="20" resetval="0x0" description="Current value of cmn_pll0_clk_en_ack PMA output" range="20" rwaccess="R"/> 
		<bitfield id="PHY_PMA_CMN_CTRL2_3" width="1" begin="19" end="19" resetval="0x1" description="Current value of cmn_pll1_disabled PMA output" range="19" rwaccess="R"/> 
		<bitfield id="PHY_PMA_CMN_CTRL2_2" width="1" begin="18" end="18" resetval="0x1" description="Current value of cmn_pll0_disabled PMA output" range="18" rwaccess="R"/> 
		<bitfield id="PHY_PMA_CMN_CTRL2_1" width="1" begin="17" end="17" resetval="0x0" description="Current value of cmn_pll1_ready PMA output" range="17" rwaccess="R"/> 
		<bitfield id="PHY_PMA_CMN_CTRL2_0" width="1" begin="16" end="16" resetval="0x0" description="Current value of cmn_pll0_ready PMA output" range="16" rwaccess="R"/> 
		<bitfield id="PHY_PMA_CMN_CTRL1_6" width="1" begin="6" end="6" resetval="0x0" description="Drives cmn_refclk_rcv_out_en PMA input" range="6" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_CMN_CTRL1_5" width="1" begin="5" end="5" resetval="0x0" description="Current value of cmn_macro_suspend_ack PMA output" range="5" rwaccess="R"/> 
		<bitfield id="PHY_PMA_CMN_CTRL1_4" width="1" begin="4" end="4" resetval="0x0" description="Current value of cmn_refclk_active PMA output" range="4" rwaccess="R"/> 
		<bitfield id="PHY_PMA_CMN_CTRL1_0" width="1" begin="0" end="0" resetval="0x0" description="Current value of cmn_ready pin PMA output" range="0" rwaccess="R"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE" acronym="WIZ16B2M4CT_PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE" offset="0xE004" width="32" description="PMA SSM current state register">
		<bitfield id="PHY_PMA_PLL_RAW_CTRL_1" width="1" begin="17" end="17" resetval="0x1" description="Raw SerDes PLL1 control : When set to 1, cmn_pll1_en PMA input is controlled by PHY logic.  When set to 0, cmn_pll1_en PMA input is forced low.  When PLL1 is driving lanes configured for Raw SerDes operation, this bit allows manual' enable/disable of PLL1 to allow reconfiguration of the PLL for a different data rate. The PHY logic drives cmn_pll1_en high unless the PHY is configured to operation on PLL0 only (PHY_PLL_CFG[1] == 0)." range="17" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_PLL_RAW_CTRL_0" width="1" begin="16" end="16" resetval="0x1" description="Raw SerDes PLL0 control : When set to 1, cmn_pll0_en PMA input is controlled by PHY logic.  When set to 0, cmn_pll0_en PMA input is forced low.  When PLL0 is driving lanes configured for Raw SerDes operation, this bit allows manual' enable/disable of PLL0 to allow reconfiguration of the PLL for a different data rate. The PHY logic drives cmn_pll0_en high except when the PHY is configured for single link PCIe mode and is performing a rate change between PCIe Gen 1/2 and PCIe Gen 3 (PHY_PLL_CFG[0] == 1).  However, PCIe is only supported for PIPE mode and not applicable when PLL0 is driving lanes configured for Raw SerDes operation." range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_SSM_STATE_8_0" width="9" begin="8" end="0" resetval="0x0" description="PMA SSM : Current state of the PMA startup state machine.  PMA output (Not re-synchronized to apb_pclk)" range="8 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL" acronym="WIZ16B2M4CT_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL" offset="0xE008" width="32" description="PMA common control signal isolation register">
		<bitfield id="PHY_PMA_ISO_PLL_CTRL0_7" width="1" begin="23" end="23" resetval="0x0" description="Drives cmn_pll1_ref_clk_sel PMA input when in PHY macro or PMA isolation mode." range="23" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_PLL_CTRL0_6" width="1" begin="22" end="22" resetval="0x0" description="Drives cmn_pll0_ref_clk_sel PMA input when in PHY macro or PMA isolation mode." range="22" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_PLL_CTRL0_5" width="1" begin="21" end="21" resetval="0x0" description="Drives cmn_pll1_mode_sel PMA input when in PMA isolation mode." range="21" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_PLL_CTRL0_4" width="1" begin="20" end="20" resetval="0x0" description="Drives cmn_pll0_mode_sel PMA input when in PMA isolation mode." range="20" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_PLL_CTRL0_3" width="1" begin="19" end="19" resetval="0x0" description="Drives cmn_pll1_clk_en PMA input when in PMA isolation mode" range="19" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_PLL_CTRL0_2" width="1" begin="18" end="18" resetval="0x0" description="Drives cmn_pll0_clk_en PMA input when in PMA isolation mode" range="18" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_PLL_CTRL0_1" width="1" begin="17" end="17" resetval="0x1" description="Drives cmn_pll1_en PMA input when in PMA isolation mode" range="17" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_PLL_CTRL0_0" width="1" begin="16" end="16" resetval="0x1" description="Drives cmn_pll0_en PMA input when in PMA isolation mode" range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_CMN_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Drives cmn_ref_clk_term_en PMA input when in PHY macro or PMA isolation modes" range="15" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_CMN_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Drives cmn_ref_clk_dig_sel PMA input when in PHY macro or PMA isolation modes" range="14" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_CMN_CTRL_13_12" width="2" begin="13" end="12" resetval="0x0" description="Drives cmn_ref_clk_dig_div PMA input when in PHY macro or PMA isolation modes" range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_CMN_CTRL_11_10" width="2" begin="11" end="10" resetval="0x0" description="Drives cmn_ref_clk_int_mode PMA input when in PHY macro and PMA isolation modes." range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_CMN_CTRL_9_8" width="2" begin="9" end="8" resetval="0x0" description="Drives cmn_ref_clk0_mode PMA input when in PHY macro and PMA isolation modes." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_CMN_CTRL_7" width="1" begin="7" end="7" resetval="0x0" description="Current value of cmn_clock_stop_ack PMA output." range="7" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_CMN_CTRL_6" width="1" begin="6" end="6" resetval="0x0" description="Drives cmn_clock_stop_req PMA input when in PMA isolation mode" range="6" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_CMN_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="Drives cmn_ref_clk0_clk_gate_en PMA input when in PMA isolation mode." range="4" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_CMN_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="Drives cmn_refclk_disable PMA input when in PMA isolation mode." range="3" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_CMN_CTRL_2" width="1" begin="2" end="2" resetval="0x0" description="Drives cmn_macro_suspend_req PMA input when in PMA isolation mode." range="2" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_CMN_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Drives cmn_reset_n PMA input when in PMA isolation mode." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PMA_ISO_PLL_CTRL1" acronym="WIZ16B2M4CT_PHY_PMA_ISO_PLL_CTRL1" offset="0xE00C" width="32" description="PMA PLL control1 isolation register">
		<bitfield id="PHY_PMA_ISO_PLL_CTRL1_15_12" width="4" begin="15" end="12" resetval="0x1" description="Drives cmn_pll1_clk_datart1_div PMA input when in PMA isolation mode" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_PLL_CTRL1_11_8" width="4" begin="11" end="8" resetval="0x1" description="Drives cmn_pll1_clk_datart0_div PMA input when in PMA isolation mode" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_PLL_CTRL1_7_4" width="4" begin="7" end="4" resetval="0x2" description="Drives cmn_pll0_clk_datart1_div PMA input when in PMA isolation mode" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_PLL_CTRL1_3_0" width="4" begin="3" end="0" resetval="0x4" description="Drives cmn_pll0_clk_datart0_div PMA input when in PMA isolation mode" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PMA_PLL0_SM_STATE" acronym="WIZ16B2M4CT_PHY_PMA_PLL0_SM_STATE" offset="0xE014" width="32" description="PMA PLL0 State Machine current state register">
		<bitfield id="PHY_PMA_PLL0_SM_STATE_11_0" width="12" begin="27" end="16" resetval="0x768" description="Current value of cmn_pllsm0_state[11:0].  PMA output (Debug only: Not re-synchronized)" range="27 - 16" rwaccess="R"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PMA_PLL1_SM_STATE" acronym="WIZ16B2M4CT_PHY_PMA_PLL1_SM_STATE" offset="0xE018" width="32" description="PMA PLL1 State Machine current state register">
		<bitfield id="PHY_PMA_PLL1_SM_STATE_11_0" width="12" begin="11" end="0" resetval="0x768" description="Current value of cmn_pllsm1_state[11:0].  PMA output (Debug only: Not re-synchronized)" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PMA_ISOLATION_CTRL" acronym="WIZ16B2M4CT_PHY_PMA_ISOLATION_CTRL" offset="0xE01C" width="32" description="PMA Isolation control register">
		<bitfield id="PHY_PMA_ISOLATION_CTRL_15" width="1" begin="31" end="31" resetval="0x0" description="PHY/PMA isolation enable (isolation_en) - When set, enables  isolation (PHY or PMA)." range="31" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISOLATION_CTRL_14" width="1" begin="30" end="30" resetval="0x0" description="PHY/PMA common isolation enable (cmn_isolation_en) - When in PHY Macro Isolation Mode, the PHY common isolation register(s) are selected.  When in PMA Isolation Mode, the PMA common isolation register(s) are selected." range="30" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISOLATION_CTRL_12" width="1" begin="28" end="28" resetval="0x0" description="PHY/PMA isolation mode select (isolation_mode_sel) - When isolation_en is set, this bit selects between PHY isolation mode and PMA isolation mode.  0 = PHYMacro isolation mode; 1 = PMA isolation mode." range="28" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISOLATION_CTRL_7_0" width="8" begin="23" end="16" resetval="0x0" description="PHY/PMA lane isolation enable (ln_isolation_en) - When in PHY Macro Isolation Mode, the selected PHY lane(s) isolation registers are selected.  When in PMA Isolation Mode, the selected PMA lane(s) isolation registers are selected." range="23 - 16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL" acronym="WIZ16B2M4CT_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL" offset="0xF000" width="32" description="PMA transceiver control register">
		<bitfield id="PHY_PMA_XCVR_LPBK_8" width="1" begin="24" end="24" resetval="0x0" description="Drives the tx_bist_hold PMA input for all lanes in the associated link (i.e. the bit associated with the master lane of the link drives all lanes in the link).  Synchronized to transmit data rate clock." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_XCVR_LPBK_5" width="1" begin="21" end="21" resetval="0x0" description="Drives the xcvr_lpbk_fe_parallel_en PMA input for the associated lane." range="21" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_XCVR_LPBK_4" width="1" begin="20" end="20" resetval="0x0" description="Drives the xcvr_lpbk_ne_parallel_en PMA input for the associated lane." range="20" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_XCVR_LPBK_3" width="1" begin="19" end="19" resetval="0x0" description="Drives the xcvr_lpbk_recovered_clk_en PMA input for the associated lane." range="19" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_XCVR_LPBK_2" width="1" begin="18" end="18" resetval="0x0" description="Drives the xcvr_lpbk_line_en PMA input for the associated lane." range="18" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_XCVR_LPBK_1" width="1" begin="17" end="17" resetval="0x0" description="Drives the xcvr_lpbk_isi_gen_en PMA input for the associated lane." range="17" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_XCVR_LPBK_0" width="1" begin="16" end="16" resetval="0x0" description="Drives the xcvr_lpbk_serial_en PMA input for the associated lane." range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_XCVR_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Drives the tx_differential_invert PMA input for the associated lane." range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_XCVR_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="Current value of rx_cdrlf_fphl_locked PMA output for the associated lane." range="4" rwaccess="R"/> 
		<bitfield id="PHY_PMA_XCVR_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="Current value of rx_bist_status PMA output for the associated lane." range="3" rwaccess="R"/> 
		<bitfield id="PHY_PMA_XCVR_CTRL_2" width="1" begin="2" end="2" resetval="0x0" description="Current value of rx_bist_err_toggle PMA output for the associated lane." range="2" rwaccess="R"/> 
		<bitfield id="PHY_PMA_XCVR_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="Current value of rx_bist_sync PMA output for the associated lane." range="1" rwaccess="R"/> 
		<bitfield id="PHY_PMA_XCVR_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="Drives the rx_differential_invert PMA input for the associated lane." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS" acronym="WIZ16B2M4CT_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS" offset="0xF004" width="32" description="PMA Transceiver control isolation register">
		<bitfield id="PHY_PMA_ISO_XCVR_CTRL_15" width="1" begin="31" end="31" resetval="0x0" description="Current value of xcvr_pll_clk_en_ack PMA output for the associated lane." range="31" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_XCVR_CTRL_13" width="1" begin="29" end="29" resetval="0x0" description="Drives tx_lfps_en PMA input for the associated lane when in PMA isolation mode." range="29" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_XCVR_CTRL_12" width="1" begin="28" end="28" resetval="0x0" description="Drives tx_elec_idle PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="28" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_XCVR_CTRL_11" width="1" begin="27" end="27" resetval="0x0" description="Current value of tx_rcv_detected PMA output for the associated lane.  (Not re-synchronized to apb_pclk)" range="27" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_XCVR_CTRL_10" width="1" begin="26" end="26" resetval="0x0" description="Current value of tx_rcv_detect_done PMA ouptut for the associated lane." range="26" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_XCVR_CTRL_9" width="1" begin="25" end="25" resetval="0x0" description="Drives tx_rcv_detect_en PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="25" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_XCVR_CTRL_8" width="1" begin="24" end="24" resetval="0x0" description="Drives xcvr_link_reset_n PMA input for the associated lane when in PMA isolation mode." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_XCVR_CTRL_7" width="1" begin="23" end="23" resetval="0x0" description="Drives xcvr_pll_clk_en PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="23" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_XCVR_CTRL_5" width="1" begin="21" end="21" resetval="0x0" description="Drives xcvr_lane_suspend PMA input for the associated lane when in PMA isolation mode." range="21" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_XCVR_CTRL_4" width="1" begin="20" end="20" resetval="0x0" description="Current value of rx_lfps_detect PMA output for the associated lane." range="20" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_XCVR_CTRL_3" width="1" begin="19" end="19" resetval="0x0" description="Current value of rx_signal_detect PMA output for the associated lane." range="19" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_XCVR_CTRL_1" width="1" begin="17" end="17" resetval="0x0" description="Drives rx_termination PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="17" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_PI_POS_15_8" width="8" begin="15" end="8" resetval="0x0" description="Current value of rx_pi_val PMA output for the associated lane." range="15 - 8" rwaccess="R"/> 
		<bitfield id="PHY_PMA_PI_POS_7_0" width="8" begin="7" end="0" resetval="0x0" description="Current value of rx_eye_plot_pi_val PMA output for the associated lane." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO" acronym="WIZ16B2M4CT_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO" offset="0xF008" width="32" description="PMA transmitter local preset coefficient low isolation register">
		<bitfield id="PHY_PMA_ISO_TX_LPC_HI_15" width="1" begin="31" end="31" resetval="0x0" description="Current value of tx_local_preset_coef_valid PMA output for the associated lane." range="31" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_TX_LPC_HI_12" width="1" begin="28" end="28" resetval="0x0" description="Drives tx_get_local_preset_coef PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="28" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_TX_LPC_HI_11_8" width="4" begin="27" end="24" resetval="0x0" description="Drives tx_local_preset_index PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_TX_LPC_HI_5_0" width="6" begin="21" end="16" resetval="0x0" description="Value of tx_local_tx_preset_coef[17:12] PMA output for the associated lane captured upon assertion of tx_local_preset_coef_valid for the associated lane.  Cleared upon read." range="21 - 16" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_TX_LPC_LO_13_8" width="6" begin="13" end="8" resetval="0x0" description="Value of tx_local_tx_preset_coef[11:6] PMA output for the associated lane captured upon assertion of tx_local_preset_coef_valid for the associated lane.  Cleared upon read." range="13 - 8" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_TX_LPC_LO_5_0" width="6" begin="5" end="0" resetval="0x0" description="Value of tx_local_tx_preset_coef[5:0] PMA output for the associated lane captured upon assertion of tx_local_preset_coef_valid for the associated lane.  Cleared upon read." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO" acronym="WIZ16B2M4CT_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO" offset="0xF00C" width="32" description="PMA Tx de-emphasis low isolation register">
		<bitfield id="PHY_PMA_ISO_TX_DMPH_HI_5_0" width="6" begin="21" end="16" resetval="0x0" description="Drives tx_deemphasis[17:12] PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_TX_DMPH_LO_13_8" width="6" begin="13" end="8" resetval="0x0" description="Drives tx_deemphasis[11:6] PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_TX_DMPH_LO_5_0" width="6" begin="5" end="0" resetval="0x0" description="Drives tx_deemphasis[5:0] PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF" acronym="WIZ16B2M4CT_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF" offset="0xF010" width="32" description="PMA Tx FS/LF isolation register">
		<bitfield id="PHY_PMA_ISO_TX_MGN_8" width="1" begin="24" end="24" resetval="0x0" description="Drives tx_low_power_swing_en PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_TX_MGN_2_0" width="3" begin="18" end="16" resetval="0x0" description="Drives tx_vmargin PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_TX_FSLF_13_8" width="6" begin="13" end="8" resetval="0x45" description="Current value of tx_local_fs PMA ouptut for the associated lane.  (Not re-synchronized to apb_pclk)" range="13 - 8" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_TX_FSLF_5_0" width="6" begin="5" end="0" resetval="0x15" description="Current value of tx_local_lf PMA ouptut for the associated lane.  (Not re-synchronized to apb_pclk)" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE" acronym="WIZ16B2M4CT_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE" offset="0xF014" width="32" description="PMA Isolation mode control register">
		<bitfield id="PHY_PMA_ISO_PWRST_CTRL_15" width="1" begin="31" end="31" resetval="0x0" description="rx_sig_det_en_ext_ln_{nnnn} PMA input when in PMA isolation mode.  (Used for PCIe)" range="31" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_PWRST_CTRL_14" width="1" begin="30" end="30" resetval="0x0" description="tx_cmn_mode_en_ext_ln_{nnnn} PMA input when in PMA isolation mode.  (Used for PCIe)" range="30" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_PWRST_CTRL_13_8" width="6" begin="29" end="24" resetval="0x0" description="Current value of xcvr_power_state_ack_ln_{nnnn} PMA output." range="29 - 24" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_PWRST_CTRL_5_0" width="6" begin="21" end="16" resetval="0x0" description="Drives xcvr_power_state_req_ln_{nnnn}  PMA input when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode.." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_LINK_MODE_15" width="1" begin="15" end="15" resetval="0x1" description="tx_reset_n_ln_{nnnn} PMA input when in PMA isolation mode." range="15" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_LINK_MODE_14" width="1" begin="14" end="14" resetval="0x1" description="rx_reset_n_ln_{nnnn} PMA input when in PMA isolation mode." range="14" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_LINK_MODE_5_4" width="2" begin="5" end="4" resetval="0x0" description="Drives xcvr_standard_mode_ln_{nnnn} PMA input when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_LINK_MODE_2_0" width="3" begin="2" end="0" resetval="0x0" description="Drives xcvr_data_width_ln_{nnnn} PMA input when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PMA_ISO_RX_EQ_CTRL" acronym="WIZ16B2M4CT_PHY_PMA_ISO_RX_EQ_CTRL" offset="0xF018" width="32" description="PMA RX equalization control isolation register">
		<bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_13" width="1" begin="29" end="29" resetval="0x0" description="Drives rx_eq_training_data_valid PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="29" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_12" width="1" begin="28" end="28" resetval="0x0" description="Drives rx_eq_training PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="28" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_9_4" width="6" begin="25" end="20" resetval="0x0" description="The value of rx_link_eval_fb_dir_change PMA output for the associated lane upon assertion of rx_eq_eval_status to PMA.  Cleared upon read." range="25 - 20" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_3" width="1" begin="19" end="19" resetval="0x0" description="The value of rx_eq_eval_complete PMA output for the associated lane upon assertion of rx_eq_eval_status.  Cleared upon read." range="19" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_2" width="1" begin="18" end="18" resetval="0x0" description="Drives rx_invalid_request PMA input for the associated lane when in PMA isolation mode." range="18" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_1" width="1" begin="17" end="17" resetval="0x0" description="Current value of rx_eq_eval_status PMA output for the associated lane." range="17" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_0" width="1" begin="16" end="16" resetval="0x0" description="Drives rx_eq_eval PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO" acronym="WIZ16B2M4CT_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO" offset="0xF01C" width="32" description="PMA low data isolation register">
		<bitfield id="PHY_PMA_ISO_DATA_HI_3_0" width="4" begin="19" end="16" resetval="0x0" description="Current value of rx_rd[19:16] PMA output for the current lane.  (Not re-synchronized to apb_pclk). This register can be written and the value will drive tx_td[19:16] for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="19 - 16" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_DATA_LO_15_0" width="16" begin="15" end="0" resetval="0x0" description="Current value of rx_rd[15:0] PMA output for the current lane.  (Not re-synchronized to apb_pclk).  This register can be written and the value will drive tx_td[15:0] for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B2M4CT_PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO" acronym="WIZ16B2M4CT_PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO" offset="0xF020" width="32" description="PMA PSM current state lower register">
		<bitfield id="PHY_PMA_PSM_STATE_HI_12" width="1" begin="28" end="28" resetval="0x0" description="Current value of xcvr_psm_ready for the associated lane." range="28" rwaccess="R"/> 
		<bitfield id="PHY_PMA_PSM_STATE_HI_9_0" width="10" begin="25" end="16" resetval="0x0" description="Current value of xcvr_psm_state[25:16] for the associated lane - PMA power state machine state. (Not re-synchronized to apb_pclk)" range="25 - 16" rwaccess="R"/> 
		<bitfield id="PHY_PMA_PSM_STATE_LO_15_0" width="16" begin="15" end="0" resetval="0x0" description="Current value of xcvr_psm_state[15:0] for the associated lane - PMA power state machine state.  (Not re-synchronized to apb_pclk)" range="15 - 0" rwaccess="R"/>
	</register>
</module>