// This program was cloned from: https://github.com/muditbhargava66/High-Frequency-Trading-FPGA-System
// License: MIT License

module axi_stream_if #(
  parameter DATA_WIDTH = 32,
  parameter DEST_WIDTH = 4,
  parameter USER_WIDTH = 4,
  parameter ID_WIDTH = 4,
  parameter HAS_STRB = 0,
  parameter HAS_KEEP = 0,
  parameter HAS_LAST = 1,
  parameter HAS_DEST = 0,
  parameter HAS_USER = 0,
  parameter HAS_ID = 0
)(
  // AXI stream interface signals
  input wire aclk,
  input wire aresetn,
  input wire [DATA_WIDTH-1:0] tdata,
  input wire [DEST_WIDTH-1:0] tdest,
  input wire [USER_WIDTH-1:0] tuser,
  input wire [ID_WIDTH-1:0] tid,
  input wire [(DATA_WIDTH/8)-1:0] tstrb,
  input wire [(DATA_WIDTH/8)-1:0] tkeep,
  input wire tlast,
  input wire tvalid,
  output wire tready
);

  // AXI stream interface assignments
  assign tready = 1'b1; // Always ready to accept data

  // Implement your custom logic here
  // You can access the AXI stream signals (tdata, tdest, tuser, tid, tstrb, tkeep, tlast, tvalid)
  // and perform necessary operations based on your requirements

  // Example: Logging AXI stream data
  always @(posedge aclk) begin
    if (tvalid && tready) begin
      $display("AXI Stream Data: tdata=%h, tdest=%h, tuser=%h, tid=%h, tstrb=%h, tkeep=%h, tlast=%b",
               tdata, tdest, tuser, tid, tstrb, tkeep, tlast);
    end
  end

endmodule