ARM GAS  /tmp/ccCATllF.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"arm_softmax_u8.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.arm_softmax_u8,"ax",%progbits
  18              		.align	1
  19              		.global	arm_softmax_u8
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	arm_softmax_u8:
  27              	.LVL0:
  28              	.LFB47:
  29              		.file 1 "Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c"
   1:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  * SPDX-FileCopyrightText: Copyright 2010-2020, 2022-2023 Arm Limited and/or its affiliates <open-s
   3:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  *
   4:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  * SPDX-License-Identifier: Apache-2.0
   5:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  *
   6:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  * not use this file except in compliance with the License.
   8:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  * You may obtain a copy of the License at
   9:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  *
  10:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  * www.apache.org/licenses/LICENSE-2.0
  11:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  *
  12:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  * Unless required by applicable law or agreed to in writing, software
  13:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  * See the License for the specific language governing permissions and
  16:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  * limitations under the License.
  17:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  */
  18:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c **** 
  19:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c **** /* ----------------------------------------------------------------------
  20:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  * Project:      CMSIS NN Library
  21:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  * Title:        arm_softmax_u8.c
  22:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  * Description:  U8 softmax function
  23:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  *
  24:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  * $Date:        5 January 2023
  25:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  * $Revision:    V.1.1.0
  26:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  *
  27:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  * Target :  Arm(R) M-Profile Architecture
  28:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  *
  29:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  * -------------------------------------------------------------------- */
ARM GAS  /tmp/ccCATllF.s 			page 2


  30:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c **** 
  31:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c **** #include "arm_nnfunctions.h"
  32:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c **** #include "arm_nnsupportfunctions.h"
  33:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c **** 
  34:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c **** #define ACCUM_BITS 12
  35:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c **** 
  36:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c **** /**
  37:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  *  @ingroup Public
  38:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  */
  39:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c **** 
  40:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c **** /**
  41:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  * @addtogroup Softmax
  42:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  * @{
  43:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****  */
  44:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c **** void arm_softmax_u8(const uint8_t *input,
  45:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****                     const int32_t num_rows,
  46:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****                     const int32_t row_size,
  47:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****                     const int32_t mult,
  48:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****                     const int32_t shift,
  49:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****                     const int32_t diff_min,
  50:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****                     uint8_t *output)
  51:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c **** {
  30              		.loc 1 51 1 view -0
  31              		.cfi_startproc
  32              		@ args = 12, pretend = 0, frame = 320
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 51 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  47 0004 D1B0     		sub	sp, sp, #324
  48              	.LCFI1:
  49              		.cfi_def_cfa_offset 360
  50 0006 0490     		str	r0, [sp, #16]
  51 0008 4F91     		str	r1, [sp, #316]
  52 000a 0192     		str	r2, [sp, #4]
  53 000c 1F46     		mov	r7, r3
  52:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****     const int32_t mask = (1 << shift);
  54              		.loc 1 52 5 is_stmt 1 view .LVU2
  55              	.LVL1:
  53:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c **** 
  54:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****     int32_t col = 0;
  56              		.loc 1 54 5 view .LVU3
  55:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****     int32_t row_idx;
  57              		.loc 1 55 5 view .LVU4
  56:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c **** 
  57:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****     for (row_idx = 0; row_idx < num_rows; ++row_idx)
  58              		.loc 1 57 5 view .LVU5
ARM GAS  /tmp/ccCATllF.s 			page 3


  59              		.loc 1 57 18 is_stmt 0 view .LVU6
  60 000e 0023     		movs	r3, #0
  61              	.LVL2:
  62              		.loc 1 57 18 view .LVU7
  63 0010 4E93     		str	r3, [sp, #312]
  64 0012 BB46     		mov	fp, r7
  65              		.loc 1 57 5 view .LVU8
  66 0014 01F057B9 		b	.L2
  67              	.LVL3:
  68              	.L331:
  69              		.loc 1 57 5 view .LVU9
  70 0018 0592     		str	r2, [sp, #20]
  71              	.LBB150:
  58:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****     {
  59:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         // Find the maximum value in order to ensure numerical stability
  60:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         uint8_t max = *input;
  61:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c **** 
  62:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         for (col = 1; col < row_size; ++col)
  63:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         {
  64:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****             max = MAX(max, input[col]);
  65:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         }
  66:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c **** 
  67:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         int32_t diff = 0;
  68:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         int32_t sum = 0;
  72              		.loc 1 68 17 view .LVU10
  73 001a 4FF0000A 		mov	r10, #0
  69:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c **** 
  70:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         for (col = 0; col < row_size; ++col)
  74              		.loc 1 70 18 view .LVU11
  75 001e D046     		mov	r8, r10
  76 0020 CDF8F0A0 		str	r10, [sp, #240]
  77 0024 EEE0     		b	.L5
  78              	.LVL4:
  79              	.L237:
  80              	.LBB151:
  81              	.LBB152:
  82              		.file 2 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h"
   1:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * SPDX-FileCopyrightText: Copyright 2010-2023 Arm Limited and/or its affiliates <open-source-offic
   3:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
   4:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * SPDX-License-Identifier: Apache-2.0
   5:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
   6:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * not use this file except in compliance with the License.
   8:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * You may obtain a copy of the License at
   9:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  10:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  12:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Unless required by applicable law or agreed to in writing, software
  13:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * See the License for the specific language governing permissions and
  16:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * limitations under the License.
  17:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  18:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  19:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /* ----------------------------------------------------------------------
  20:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Project:      CMSIS NN Library
ARM GAS  /tmp/ccCATllF.s 			page 4


  21:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Title:        arm_nnsupportfunctions.h
  22:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Description:  Public header file of support functions for CMSIS NN Library
  23:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  24:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * $Date:        13 Februari 2023
  25:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * $Revision:    V.15.0.0
  26:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  27:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Target :  Arm(R) M-Profile Architecture
  28:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * -------------------------------------------------------------------- */
  29:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  30:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifndef _ARM_NNSUPPORTFUNCTIONS_H_
  31:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define _ARM_NNSUPPORTFUNCTIONS_H_
  32:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  33:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "Internal/arm_nn_compiler.h"
  34:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "arm_nn_math_types.h"
  35:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "arm_nn_types.h"
  36:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  37:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include <stdbool.h>
  38:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  39:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifdef __cplusplus
  40:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** extern "C" {
  41:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
  42:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  43:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define USE_FAST_DW_CONV_S16_FUNCTION(dw_conv_params, filter_dims, input_dims)                     
  44:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     (dw_conv_params->ch_mult == 1 && dw_conv_params->dilation.w == 1 && dw_conv_params->dilation.h 
  45:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****      filter_dims->w * filter_dims->h < 512)
  46:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  47:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define LEFT_SHIFT(_shift) (_shift > 0 ? _shift : 0)
  48:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define RIGHT_SHIFT(_shift) (_shift > 0 ? 0 : -_shift)
  49:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MASK_IF_ZERO(x) (x) == 0 ? ~0 : 0
  50:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MASK_IF_NON_ZERO(x) (x) != 0 ? ~0 : 0
  51:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define SELECT_USING_MASK(mask, a, b) ((mask) & (a)) ^ (~(mask) & (b))
  52:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  53:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MAX(A, B) ((A) > (B) ? (A) : (B))
  54:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MIN(A, B) ((A) < (B) ? (A) : (B))
  55:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define CLAMP(x, h, l) MAX(MIN((x), (h)), (l))
  56:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define REDUCE_MULTIPLIER(_mult) ((_mult < 0x7FFF0000) ? ((_mult + (1 << 15)) >> 16) : 0x7FFF)
  57:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  58:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Number of channels processed in a block for DW Conv(MVE)
  59:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Requirement: Greater than 0 & less than 128
  60:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // This can be fine tuned to match number of input channels for best performance.
  61:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // A layer with lower number of channels than CH_IN_BLOCK_MVE will result in higher
  62:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // scratch buffer usage and a layer with higher number of channels than CH_IN_BLOCK_MVE
  63:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // will result in lower scratch buffer usage.
  64:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define CH_IN_BLOCK_MVE (124)
  65:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  66:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  67:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief definition to pack four 8 bit values.
  68:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  69:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define PACK_S8x4_32x1(v0, v1, v2, v3)                                                             
  70:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     ((((int32_t)(v0) << 0) & (int32_t)0x000000FF) | (((int32_t)(v1) << 8) & (int32_t)0x0000FF00) | 
  71:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****      (((int32_t)(v2) << 16) & (int32_t)0x00FF0000) | (((int32_t)(v3) << 24) & (int32_t)0xFF000000))
  72:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  73:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  74:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief definition to pack two 16 bit values.
  75:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  76:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define PACK_Q15x2_32x1(v0, v1) (((int32_t)v0 & (int32_t)0xFFFF) | ((int32_t)v1 << 16))
  77:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccCATllF.s 			page 5


  78:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  79:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Union for SIMD access of q31/s16/s8 types
  80:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  81:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** union arm_nnword
  82:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
  83:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t word;
  84:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< q31 type */
  85:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int16_t half_words[2];
  86:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< s16 type */
  87:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int8_t bytes[4];
  88:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< s8 type */
  89:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
  90:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  91:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  92:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Union for data type long long
  93:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  94:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** struct arm_nn_double
  95:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
  96:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     uint32_t low;
  97:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t high;
  98:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
  99:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 100:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** union arm_nn_long_long
 101:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 102:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int64_t long_long;
 103:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     struct arm_nn_double word;
 104:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
 105:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 106:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 107:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @defgroup groupSupport Private
 108:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 109:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Internal Support functions. Not intended to be called direclty by a CMSIS-NN user.
 110:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 111:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 112:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 113:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 114:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @defgroup supportConversion Data Conversion
 115:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 116:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Perform data type conversion in-between neural network operations
 117:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 118:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 119:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 120:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 121:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Converts the elements from a s8 vector to a s16 vector with an added offset
 122:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    src        pointer to the s8 input vector
 123:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]   dst        pointer to the s16 output vector
 124:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    block_size length of the input vector
 125:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    offset     s8 offset to be added to each input vector element.
 126:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 127:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * \par Description:
 128:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 129:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * The equation used for the conversion process is:
 130:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 131:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * <pre>
 132:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *  dst[n] = (int16_t) src[n] + offset;   0 <= n < block_size.
 133:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * </pre>
 134:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
ARM GAS  /tmp/ccCATllF.s 			page 6


 135:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 136:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** void arm_q7_to_q15_with_offset(const int8_t *src, int16_t *dst, uint32_t block_size, int16_t offset
 137:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 138:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 139:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise conv on an im2col buffer where the input channel equals output channel.
 140:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    row     pointer to row
 141:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    col     pointer to im2col buffer, always consists of 2 columns.
 142:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    num_ch   number of channels
 143:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_shift  pointer to per output channel requantization shift parameter.
 144:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_mult   pointer to per output channel requantization multiplier parameter.
 145:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_offset      output tensor offset.
 146:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    activation_min   minimum value to clamp the output to. Range : int8
 147:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    activation_max   maximum value to clamp the output to. Range : int8
 148:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    kernel_size   number of elements in one column.
 149:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    output_bias per output channel bias. Range : int32
 150:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]   out         pointer to output
 151:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 152:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 153:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 154:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 155:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details     Supported framework: TensorFlow Lite micro.
 156:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 157:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_depthwise_conv_s8_core(const int8_t *row,
 158:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t *col,
 159:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t num_ch,
 160:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_shift,
 161:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_mult,
 162:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t out_offset,
 163:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t activation_min,
 164:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t activation_max,
 165:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t kernel_size,
 166:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *const output_bias,
 167:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       int8_t *out);
 168:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 169:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 170:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Matrix-multiplication function with per-channel requantization.
 171:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_row    pointer to row operand
 172:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_col    pointer to col operand
 173:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch    number of rows of input_row
 174:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_batches  number of column batches. Range: 1 to 4
 175:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_shift  pointer to per output channel requantization shift parameter.
 176:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_mult   pointer to per output channel requantization multiplier parameter
 177:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_offset    output tensor offset.
 178:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_offset    input tensor(col) offset.
 179:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_offset    kernel offset(row). Not used.
 180:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_activation_min   minimum value to clamp the output to. Range : int8
 181:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_activation_max   maximum value to clamp the output to. Range : int8
 182:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_len       number of elements in each row
 183:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias          per output channel bias. Range : int32
 184:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out           pointer to output
 185:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 186:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 187:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 188:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 189:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   Supported framework: TensorFlow Lite
 190:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 191:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mult_s8(const int8_t *input_row,
ARM GAS  /tmp/ccCATllF.s 			page 7


 192:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int8_t *input_col,
 193:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t output_ch,
 194:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t col_batches,
 195:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *output_shift,
 196:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *output_mult,
 197:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t out_offset,
 198:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t col_offset,
 199:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t row_offset,
 200:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int16_t out_activation_min,
 201:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int16_t out_activation_max,
 202:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t row_len,
 203:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *const bias,
 204:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            int8_t *out);
 205:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 206:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication function for convolution with per-channel requantization for 16 bit
 207:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_a     pointer to operand A
 208:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_b     pointer to operand B, always consists of 2 vectors.
 209:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch   number of rows of A
 210:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_shift  pointer to per output channel requantization shift parameter.
 211:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_mult   pointer to per output channel requantization multiplier parameter.
 212:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_min   minimum value to clamp the output to. Range : int16
 213:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_max   maximum value to clamp the output to. Range : int16
 214:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       num_col_a   number of columns of A
 215:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_bias per output channel bias. Range : int64
 216:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out_0       pointer to output
 217:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 218:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 219:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 220:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 221:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   This function does the matrix multiplication of weight matrix for all output channels
 222:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            with 2 columns from im2col and produces two elements/output_channel. The outputs are
 223:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            clamped in the range provided by activation min and max.
 224:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            Supported framework: TensorFlow Lite micro.
 225:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 226:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int16_t *arm_nn_mat_mult_kernel_s16(const int8_t *input_a,
 227:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t *input_b,
 228:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t output_ch,
 229:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t *out_shift,
 230:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t *out_mult,
 231:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t activation_min,
 232:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t activation_max,
 233:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t num_col_a,
 234:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int64_t *const output_bias,
 235:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     int16_t *out_0);
 236:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 238:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Vector by Matrix multiplication with requantization and storage of result.
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_elements          number of row elements
 240:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       skipped_row_elements  number of row elements skipped due to padding.
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                        row_elements + skipped_row_elements = (kernel_x * kernel_
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_base_ref          pointer to row operand
 243:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_base_ref          pointer to col operand
 244:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      out_ch                Number of output channels
 245:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       conv_params           Pointer to convolution parameters like offsets and activa
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       quant_params          Pointer to per-channel quantization parameters
 247:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias                  Pointer to optional per-channel bias
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      output                Pointer to output where int8 results are stored.
ARM GAS  /tmp/ccCATllF.s 			page 8


 249:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function performs matrix(row_base_ref) multiplication with vector(col_base_ref) 
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *             scaled result is stored in memory.
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 252:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details Pseudo-code
 253:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      *output = 0
 254:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      sum_col = 0
 255:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      for (j = 0; j < out_ch; j++)
 256:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      for (i = 0; i < row_elements; i++)
 257:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *          *output += row_base_ref[i] * col_base_ref[i]
 258:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *          sum_col += col_base_ref[i]
 259:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      scale sum_col using quant_params and bias
 260:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      store result in 'output'
 261:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 262:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 263:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_mat_mul_core_1x_s8(int32_t row_elements,
 265:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t skipped_row_elements,
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *row_base_ref,
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *col_base_ref,
 268:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t out_ch,
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const cmsis_nn_conv_params *conv_params,
 270:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const cmsis_nn_per_channel_quant_params *quant_params
 271:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t *bias,
 272:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               int8_t *output);
 273:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 274:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 275:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication with requantization & activation function for four rows and one col
 276:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_elements  number of row elements
 277:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       offset        offset between rows. Can be the same as row_elements.
 278:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                For e.g, in a 1x1 conv scenario with stride as 1.
 279:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_base      pointer to row operand
 280:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_base      pointer to col operand
 281:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_ch        Number of output channels
 282:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       conv_params   Pointer to convolution parameters like offsets and activation val
 283:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       quant_params  Pointer to per-channel quantization parameters
 284:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias          Pointer to per-channel bias
 285:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      output        Pointer to output where int8 results are stored.
 286:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 287:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns the updated output pointer or NULL if implementation is not ava
 288:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 289:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details Compliant to TFLM int8 specification. MVE implementation only
 290:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 291:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mul_core_4x_s8(const int32_t row_elements,
 292:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t offset,
 293:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int8_t *row_base,
 294:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int8_t *col_base,
 295:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t out_ch,
 296:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const cmsis_nn_conv_params *conv_params,
 297:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const cmsis_nn_per_channel_quant_params *quant_params,
 298:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t *bias,
 299:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   int8_t *output);
 300:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 301:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 302:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Matrix-multiplication function with per-channel requantization.
 303:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        This function assumes:
 304:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        - LHS input matrix NOT transposed (nt)
 305:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        - RHS input matrix transposed (t)
ARM GAS  /tmp/ccCATllF.s 			page 9


 306:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 307:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *  @note This operation also performs the broadcast bias addition before the requantization
 308:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 309:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs                Pointer to the LHS input matrix
 310:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs                Pointer to the RHS input matrix
 311:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  bias               Pointer to the bias vector. The length of this vector is equal to
 312:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * output columns (or RHS input rows)
 313:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out] dst                Pointer to the output matrix with "m" rows and "n" columns
 314:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_multipliers    Pointer to the multipliers vector needed for the per-channel requ
 315:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                The length of this vector is equal to the number of output column
 316:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * rows)
 317:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_shifts         Pointer to the shifts vector needed for the per-channel requantiz
 318:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * of this vector is equal to the number of output columns (or RHS input rows)
 319:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs_rows           Number of LHS input rows
 320:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_rows           Number of RHS input rows
 321:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_cols           Number of LHS/RHS input columns
 322:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs_offset         Offset to be applied to the LHS input value
 323:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_offset         Offset to be applied the output result
 324:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  activation_min     Minimum value to clamp down the output. Range : int8
 325:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  activation_max     Maximum value to clamp up the output. Range : int8
 326:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_cols_offset    Offset between input columns. Used to handle non-unity strides
 327:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                Expected value : x * rhs_cols, where x >= 1
 328:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 329:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 330:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 331:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 332:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_mat_mult_nt_t_s8(const int8_t *lhs,
 333:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int8_t *rhs,
 334:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *bias,
 335:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             int8_t *dst,
 336:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *dst_multipliers,
 337:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *dst_shifts,
 338:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t lhs_rows,
 339:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_rows,
 340:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_cols,
 341:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t lhs_offset,
 342:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t dst_offset,
 343:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t activation_min,
 344:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t activation_max,
 345:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_cols_offset);
 346:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 347:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 348:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s8 Vector by Matrix (transposed) multiplication
 349:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 350:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 351:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 352:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      bias            Input bias
 353:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 354:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      Offset to be added to the input values of the left-hand side vec
 355:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 Range: -127 to 128
 356:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_offset      Offset to be added to the output values. Range: -127 to 128
 357:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 358:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 359:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 360:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 361:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 362:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
ARM GAS  /tmp/ccCATllF.s 			page 10


 363:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      address_offset  Memory position offset for dst. First output is stored at 'dst',
 364:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 second at 'dst + address_offset' and so on. Default value is typ
 365:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 366:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 367:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 368:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 369:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_s8(const int8_t *lhs,
 370:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int8_t *rhs,
 371:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t *bias,
 372:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              int8_t *dst,
 373:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t lhs_offset,
 374:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_offset,
 375:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_multiplier,
 376:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_shift,
 377:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t rhs_cols,
 378:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t rhs_rows,
 379:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t activation_min,
 380:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t activation_max,
 381:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t address_offset);
 382:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 383:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 384:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s16 Vector by Matrix (transposed) multiplication
 385:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 386:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 387:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 388:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      bias            Input bias
 389:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 390:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 391:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 392:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 393:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 394:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int16
 395:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int16
 396:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 397:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 398:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 399:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 400:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_s16(const int16_t *lhs,
 401:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *rhs,
 402:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int64_t *bias,
 403:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               int16_t *dst,
 404:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t dst_multiplier,
 405:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t dst_shift,
 406:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t rhs_cols,
 407:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t rhs_rows,
 408:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t activation_min,
 409:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t activation_max);
 410:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 411:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 412:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s8 Vector by Matrix (transposed) multiplication with s16 output
 413:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 414:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 415:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 416:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 417:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      Offset to be added to the input values of the left-hand side
 418:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 vector. Range: -127 to 128
 419:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      scatter_offset  Address offset for dst. First output is stored at 'dst', the
ARM GAS  /tmp/ccCATllF.s 			page 11


 420:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 second at 'dst + scatter_offset' and so on.
 421:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 422:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 423:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 424:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 425:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int16
 426:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int16
 427:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 428:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 429:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 430:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 431:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_svdf_s8(const int8_t *lhs,
 432:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int8_t *rhs,
 433:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   int16_t *dst,
 434:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t lhs_offset,
 435:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t scatter_offset,
 436:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t dst_multiplier,
 437:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t dst_shift,
 438:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t rhs_cols,
 439:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t rhs_rows,
 440:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_min,
 441:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_max);
 442:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 443:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 444:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in padded 
 445:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        the padding is -lhs_offset(Range: int8). Dimensions are the same for lhs and rhs.
 446:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 447:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 448:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 449:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      LHS matrix offset(input offset). Range: -127 to 128
 450:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      active_ch       Subset of total_ch processed
 451:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      total_ch        Number of channels in LHS/RHS
 452:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 453:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 454:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_offset      Offset to be added to the output values. Range: -127 to 128
 455:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 456:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 457:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 458:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 459:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 460:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 461:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 462:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 463:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 464:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 465:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 466:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 467:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 468:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 469:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 470:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 471:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 472:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_depthwise_conv_nt_t_padded_s8(const int8_t *lhs,
 473:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int8_t *rhs,
 474:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t lhs_offset,
 475:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t active_ch,
 476:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t total_ch,
ARM GAS  /tmp/ccCATllF.s 			page 12


 477:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *out_shift,
 478:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *out_mult,
 479:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t out_offset,
 480:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t activation_min,
 481:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t activation_max,
 482:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const uint16_t row_x_col,
 483:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *const output_bias,
 484:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          int8_t *out);
 485:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 486:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 487:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in non-pad
 488:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        Dimensions are the same for lhs and rhs.
 489:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 490:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 491:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 492:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      LHS matrix offset(input offset). Range: -127 to 128
 493:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      active_ch       Subset of total_ch processed
 494:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      total_ch        Number of channels in LHS/RHS
 495:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 496:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 497:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_offset      Offset to be added to the output values. Range: -127 to 128
 498:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 499:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 500:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 501:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 502:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 503:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 504:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 505:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 506:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 507:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 508:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 509:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 510:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 511:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 512:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 513:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 514:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 515:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_depthwise_conv_nt_t_s8(const int8_t *lhs,
 516:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int8_t *rhs,
 517:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t lhs_offset,
 518:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t active_ch,
 519:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t total_ch,
 520:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *out_shift,
 521:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *out_mult,
 522:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t out_offset,
 523:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_min,
 524:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_max,
 525:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const uint16_t row_x_col,
 526:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *const output_bias,
 527:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   int8_t *out);
 528:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 529:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 530:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in non-pad
 531:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        Dimensions are the same for lhs and rhs.
 532:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 533:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
ARM GAS  /tmp/ccCATllF.s 			page 13


 534:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 535:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      num_ch          Number of channels in LHS/RHS
 536:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 537:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 538:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 539:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 540:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 541:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 542:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 543:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 544:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 545:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 546:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 547:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 548:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 549:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 550:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 551:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 552:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 553:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 554:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 555:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int16_t *arm_nn_depthwise_conv_nt_t_s16(const int16_t *lhs,
 556:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int8_t *rhs,
 557:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const uint16_t num_ch,
 558:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t *out_shift,
 559:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t *out_mult,
 560:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t activation_min,
 561:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t activation_max,
 562:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const uint16_t row_x_col,
 563:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int64_t *const output_bias,
 564:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         int16_t *out);
 565:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 566:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 567:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 2 s16 elements and post increment pointer.
 568:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_q15   Pointer to pointer that holds address of input.
 569:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        q31 value
 570:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 571:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_q15x2_ia(const int16_t **in_q15)
 572:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 573:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 574:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 575:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_q15, 4);
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_q15 += 2;
 577:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 579:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 580:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 581:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 582:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 4 s8 from s8 pointer and post increment pointer.
 583:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_s8       Pointer to pointer that holds address of input.
 584:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        q31 value
 585:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s8x4_ia(const int8_t **in_s8)
 587:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
ARM GAS  /tmp/ccCATllF.s 			page 14


 591:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 593:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 594:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 595:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 596:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 2 int16 values from int16 pointer.
 597:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in     pointer to address of input.
 598:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        s32    value
 599:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 600:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s16x2(const int16_t *in)
 601:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 602:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 603:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in, 4);
 604:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 605:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 606:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 607:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 608:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 609:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 4 s8 values.
 610:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_s8       pointer to address of input.
 611:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        s32 value
 612:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 613:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s8x4(const int8_t *in_s8)
 614:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 617:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 619:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 620:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 621:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 622:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Write four s8 to s8 pointer and increment pointer afterwards.
 623:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in       Double pointer to input value
 624:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     value    Four bytes to copy
 625:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 626:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void arm_nn_write_s8x4_ia(int8_t **in, int32_t value)
 627:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 628:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(*in, &value, 4);
 629:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in += 4;
 630:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 631:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 632:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 633:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           memset optimized for MVE
 634:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in, out]  dst         Destination pointer
 635:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       val         Value to set
 636:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       block_size  Number of bytes to copy.
 637:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 638:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 639:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void arm_memset_s8(int8_t *dst, const int8_t val, uint32_t block_size)
 640:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 641:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #if defined(ARM_MATH_MVEI)
 642:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     __asm volatile("   vdup.8                  q0, %[set_val]             \n"
 643:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   wlstp.8                 lr, %[cnt], 1f             \n"
 644:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "2:                                                    \n"
 645:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   vstrb.8                 q0, [%[in]], #16            \n"
 646:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   letp                    lr, 2b                     \n"
 647:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "1:                                                    \n"
ARM GAS  /tmp/ccCATllF.s 			page 15


 648:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [in] "+r"(dst)
 649:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [cnt] "r"(block_size), [set_val] "r"(val)
 650:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : "q0", "memory", "r14");
 651:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 652:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memset(dst, val, block_size);
 653:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 654:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 655:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 656:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #if defined(ARM_MATH_DSP)
 657:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 658:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 659:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief read and expand one s8 word into two s16 words
 660:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 661:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 662:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE const int8_t *read_and_pad(const int8_t *source, int32_t *out1, int32_t *out2)
 663:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 664:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inA = arm_nn_read_s8x4_ia(&source);
 665:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf1 = SXTB16_RORn((uint32_t)inA, 8);
 666:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf2 = SXTB16(inA);
 667:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 668:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #ifndef ARM_MATH_BIG_ENDIAN
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 671:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 672:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 673:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 674:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #endif
 675:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 676:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return source;
 677:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 678:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 679:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 680:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief read and expand one s8 word into two s16 words with reordering
 681:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 682:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 683:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE const int8_t *read_and_pad_reordered(const int8_t *source, int32_t *out1, int3
 684:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 685:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inA = arm_nn_read_s8x4_ia(&source);
 686:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #ifndef ARM_MATH_BIG_ENDIAN
 687:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = SXTB16(ROR((uint32_t)inA, 8));
 688:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = SXTB16(inA);
 689:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 690:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = SXTB16(ROR((uint32_t)inA, 8));
 691:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = SXTB16(inA);
 692:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #endif
 693:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 694:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return source;
 695:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 696:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 697:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 698:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 699:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 700:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication function for convolution with per-channel requantization.
 701:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_a     pointer to operand A
 702:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_b     pointer to operand B, always consists of 2 vectors.
 703:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch   number of rows of A
 704:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_shift  pointer to per output channel requantization shift parameter.
ARM GAS  /tmp/ccCATllF.s 			page 16


 705:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_mult   pointer to per output channel requantization multiplier parameter.
 706:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_offset      output tensor offset.
 707:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_min   minimum value to clamp the output to. Range : int8
 708:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_max   maximum value to clamp the output to. Range : int8
 709:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       num_col_a   number of columns of A
 710:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_bias per output channel bias. Range : int32
 711:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out_0       pointer to output
 712:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 713:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 714:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 715:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 716:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   This function does the matrix multiplication of weight matrix for all output channels
 717:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            with 2 columns from im2col and produces two elements/output_channel. The outputs are
 718:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            clamped in the range provided by activation min and max.
 719:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            Supported framework: TensorFlow Lite micro.
 720:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 721:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mult_kernel_s8_s16(const int8_t *input_a,
 722:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t *input_b,
 723:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t output_ch,
 724:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_shift,
 725:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_mult,
 726:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t out_offset,
 727:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t activation_min,
 728:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t activation_max,
 729:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t num_col_a,
 730:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *const output_bias,
 731:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       int8_t *out_0);
 732:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 733:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 734:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Common softmax function for s8 input and s8 or s16 output
 735:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  input          Pointer to the input tensor
 736:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  num_rows       Number of rows in the input tensor
 737:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  row_size       Number of elements in each input row
 738:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  mult           Input quantization multiplier
 739:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  shift          Input quantization shift within the range [0, 31]
 740:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  diff_min       Minimum difference with max in row. Used to check if
 741:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                            the quantized exponential operation can be performed
 742:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  int16_output   Indicating s8 output if 0 else s16 output
 743:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out] output         Pointer to the output tensor
 744:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 745:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note Supported framework: TensorFlow Lite micro (bit-accurate)
 746:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 747:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 748:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** void arm_nn_softmax_common_s8(const int8_t *input,
 749:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t num_rows,
 750:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t row_size,
 751:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t mult,
 752:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t shift,
 753:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t diff_min,
 754:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const bool int16_output,
 755:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               void *output);
 756:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 757:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 758:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief macro for adding rounding offset
 759:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 760:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifndef ARM_NN_TRUNCATE
 761:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #define NN_ROUND(out_shift) ((0x1 << out_shift) >> 1)
ARM GAS  /tmp/ccCATllF.s 			page 17


 762:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 763:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #define NN_ROUND(out_shift) 0
 764:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 765:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 766:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Macros for shortening quantization functions' names and avoid long lines
 767:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_SAT(a, b) arm_nn_doubling_high_mult((a), (b))
 768:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_SAT_MVE(a, b) arm_doubling_high_mult_mve_32x4((a), (b))
 769:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_POW2(a, b) arm_nn_mult_by_power_of_two((a), (b))
 770:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 771:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define DIV_POW2(a, b) arm_nn_divide_by_power_of_two((a), (b))
 772:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define DIV_POW2_MVE(a, b) arm_divide_by_power_of_two_mve((a), (b))
 773:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 774:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define EXP_ON_NEG(x) arm_nn_exp_on_negative_values((x))
 775:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define ONE_OVER1(x) arm_nn_one_over_one_plus_x_for_x_in_0_1((x))
 776:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 777:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 778:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Saturating doubling high multiply. Result matches
 779:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  NEON instruction VQRDMULH.
 780:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m1        Multiplicand. Range: {NN_Q31_MIN, NN_Q31_MAX}
 781:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m2        Multiplier. Range: {NN_Q31_MIN, NN_Q31_MAX}
 782:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Result of multiplication.
 783:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 784:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_doubling_high_mult(const int32_t m1, const int32_t m2)
 786:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 788:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int64_t mult = 1 << 30;
  83              		.loc 2 789 13 view .LVU12
  84 0026 4FF08040 		mov	r0, #1073741824
  85 002a 0024     		movs	r4, #0
  86 002c 01E1     		b	.L7
  87              	.LVL5:
  88              	.L238:
 790:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if ((m1 < 0) ^ (m2 < 0))
 792:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         mult = 1 - mult;
 794:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 795:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Gets resolved as a SMLAL instruction
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult = mult + (int64_t)m1 * m2;
 797:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 798:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Utilize all of the upper 32 bits. This is the doubling step
 799:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // as well.
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (int32_t)(mult / (1ll << 31));
  89              		.loc 2 800 29 view .LVU13
  90 002e 6FF00043 		mvn	r3, #-2147483648
  91 0032 E318     		adds	r3, r4, r3
  92 0034 4FF00009 		mov	r9, #0
  93 0038 45EB0909 		adc	r9, r5, r9
  94 003c 10E1     		b	.L8
  95              	.LVL6:
  96              	.L239:
 801:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if ((m1 == m2) && (m1 == (int32_t)NN_Q31_MIN))
  97              		.loc 2 802 20 view .LVU14
  98 003e B1F1004F 		cmp	r1, #-2147483648
ARM GAS  /tmp/ccCATllF.s 			page 18


  99 0042 40F01481 		bne	.L9
 803:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         result = NN_Q31_MAX;
 100              		.loc 2 804 16 view .LVU15
 101 0046 6FF00043 		mvn	r3, #-2147483648
 102              	.LVL7:
 103              		.loc 2 804 16 view .LVU16
 104 004a 0293     		str	r3, [sp, #8]
 105              	.LVL8:
 106              		.loc 2 804 16 view .LVU17
 107 004c 0FE1     		b	.L9
 108              	.LVL9:
 109              	.L240:
 110              		.loc 2 804 16 view .LVU18
 111              	.LBE152:
 112              	.LBE151:
 113              	.LBB154:
 114              	.LBB155:
 115              	.LBB156:
 116              	.LBB157:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 117              		.loc 2 800 29 view .LVU19
 118 004e 6FF00040 		mvn	r0, #-2147483648
 119 0052 2018     		adds	r0, r4, r0
 120 0054 4FF00003 		mov	r3, #0
 121 0058 45EB0303 		adc	r3, r5, r3
 122 005c 27E1     		b	.L10
 123              	.LVL10:
 124              	.L241:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 125              		.loc 2 800 29 view .LVU20
 126              	.LBE157:
 127              	.LBE156:
 128              	.LBB159:
 129              	.LBB160:
 130 005e 6FF00040 		mvn	r0, #-2147483648
 131 0062 3018     		adds	r0, r6, r0
 132 0064 4FF00001 		mov	r1, #0
 133 0068 47EB010E 		adc	lr, r7, r1
 134 006c 3AE1     		b	.L11
 135              	.LVL11:
 136              	.L242:
 137              		.loc 2 804 16 view .LVU21
 138 006e 6FF00041 		mvn	r1, #-2147483648
 139              	.LVL12:
 140              		.loc 2 804 16 view .LVU22
 141 0072 3EE1     		b	.L12
 142              	.LVL13:
 143              	.L154:
 144              		.loc 2 804 16 view .LVU23
 145              	.LBE160:
 146              	.LBE159:
 147              	.LBB162:
 148              	.LBB163:
 805:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 807:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
ARM GAS  /tmp/ccCATllF.s 			page 19


 808:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 809:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 810:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Doubling high multiply without saturation. This is intended
 811:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  for requantization where the scale is a positive integer
 812:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 813:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m1        Multiplicand. Range: {NN_Q31_MIN, NN_Q31_MAX}
 814:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m2        Multiplier Range: {NN_Q31_MIN, NN_Q31_MAX}
 815:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Result of multiplication.
 816:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note            The result of this matches that of neon instruction
 817:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  VQRDMULH for m1 in range {NN_Q31_MIN, NN_Q31_MAX} and m2 in
 818:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  range {NN_Q31_MIN + 1, NN_Q31_MAX}. Saturation occurs when
 819:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  m1 equals m2 equals NN_Q31_MIN and that is not handled by
 820:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  this function.
 821:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 822:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_doubling_high_mult_no_sat(const int32_t m1, const int32_t m2)
 824:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 827:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 828:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.low = 1 << 30;
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 831:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 832:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Gets resolved as a SMLAL instruction
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.long_long = mult.long_long + (int64_t)m1 * m2;
 834:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 835:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Utilize all of the upper 32 bits. This is the doubling step
 836:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // as well.
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (int32_t)(mult.long_long >> 31);
 838:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 840:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 841:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 842:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 843:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Rounding divide by power of two.
 844:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       dividend - Dividend
 845:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       exponent - Divisor = power(2, exponent)
 846:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                             Range: [0, 31]
 847:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Rounded result of division. Midpoint is rounded away from zero.
 848:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 849:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_divide_by_power_of_two(const int32_t dividend, const int32_t ex
 851:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 855:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 856:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Basic division
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = dividend >> exponent;
 858:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 859:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Adjust 'result' for rounding (mid point away from zero)
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t threshold = remainder_mask >> 1;
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 862:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         threshold++;
 149              		.loc 2 863 18 view .LVU24
ARM GAS  /tmp/ccCATllF.s 			page 20


 150 0074 4FF0020E 		mov	lr, #2
 151 0078 42E1     		b	.L13
 152              	.LVL14:
 153              	.L243:
 154              		.loc 2 863 18 view .LVU25
 155              	.LBE163:
 156              	.LBE162:
 157              	.LBB165:
 158              	.LBB166:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 159              		.loc 2 789 13 view .LVU26
 160 007a 4FF08040 		mov	r0, #1073741824
 161 007e 4FF0000E 		mov	lr, #0
 162 0082 49E1     		b	.L15
 163              	.LVL15:
 164              	.L244:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 165              		.loc 2 800 29 view .LVU27
 166 0084 6FF00040 		mvn	r0, #-2147483648
 167 0088 2818     		adds	r0, r5, r0
 168 008a 4FF00006 		mov	r6, #0
 169 008e 4AEB0604 		adc	r4, r10, r6
 170 0092 57E1     		b	.L16
 171              	.LVL16:
 172              	.L245:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 173              		.loc 2 802 20 view .LVU28
 174 0094 B3F1004F 		cmp	r3, #-2147483648
 175 0098 40F05A81 		bne	.L17
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 176              		.loc 2 804 16 view .LVU29
 177 009c 6FF00046 		mvn	r6, #-2147483648
 178              	.LVL17:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 179              		.loc 2 804 16 view .LVU30
 180 00a0 56E1     		b	.L17
 181              	.LVL18:
 182              	.L246:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 183              		.loc 2 804 16 view .LVU31
 184              	.LBE166:
 185              	.LBE165:
 186              	.LBB168:
 187              	.LBB169:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 188              		.loc 2 789 13 view .LVU32
 189 00a2 4FF08045 		mov	r5, #1073741824
 190 00a6 0024     		movs	r4, #0
 191 00a8 58E1     		b	.L18
 192              	.LVL19:
 193              	.L247:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 194              		.loc 2 800 29 view .LVU33
 195 00aa 6FF00040 		mvn	r0, #-2147483648
 196 00ae 2018     		adds	r0, r4, r0
 197 00b0 4FF00001 		mov	r1, #0
 198 00b4 45EB0101 		adc	r1, r5, r1
ARM GAS  /tmp/ccCATllF.s 			page 21


 199 00b8 65E1     		b	.L19
 200              	.LVL20:
 201              	.L248:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 202              		.loc 2 802 20 view .LVU34
 203 00ba B6F1004F 		cmp	r6, #-2147483648
 204 00be 40F06981 		bne	.L20
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 205              		.loc 2 804 16 view .LVU35
 206 00c2 6FF00040 		mvn	r0, #-2147483648
 207              	.LVL21:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 208              		.loc 2 804 16 view .LVU36
 209 00c6 65E1     		b	.L20
 210              	.LVL22:
 211              	.L159:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 212              		.loc 2 804 16 view .LVU37
 213              	.LBE169:
 214              	.LBE168:
 215              	.LBB171:
 216              	.LBB172:
 217              		.loc 2 863 18 view .LVU38
 218 00c8 0123     		movs	r3, #1
 219              	.LVL23:
 220              		.loc 2 863 18 view .LVU39
 221 00ca 6AE1     		b	.L21
 222              	.LVL24:
 223              	.L249:
 224              		.loc 2 863 18 view .LVU40
 225              	.LBE172:
 226              	.LBE171:
 227              	.LBB174:
 228              	.LBB175:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 229              		.loc 2 789 13 view .LVU41
 230 00cc 4FF08046 		mov	r6, #1073741824
 231 00d0 0027     		movs	r7, #0
 232 00d2 70E1     		b	.L23
 233              	.LVL25:
 234              	.L250:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 235              		.loc 2 800 29 view .LVU42
 236 00d4 6FF00043 		mvn	r3, #-2147483648
 237 00d8 E318     		adds	r3, r4, r3
 238 00da 4FF00001 		mov	r1, #0
 239 00de 45EB0101 		adc	r1, r5, r1
 240 00e2 7DE1     		b	.L24
 241              	.LVL26:
 242              	.L251:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 243              		.loc 2 800 29 view .LVU43
 244              	.LBE175:
 245              	.LBE174:
 246              	.LBB177:
 247              	.LBB178:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccCATllF.s 			page 22


 248              		.loc 2 789 13 view .LVU44
 249 00e4 4FF08047 		mov	r7, #1073741824
 250 00e8 4FF0000C 		mov	ip, #0
 251 00ec 88E1     		b	.L26
 252              	.LVL27:
 253              	.L252:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 254              		.loc 2 800 29 view .LVU45
 255 00ee 6FF00043 		mvn	r3, #-2147483648
 256 00f2 E318     		adds	r3, r4, r3
 257 00f4 4FF00001 		mov	r1, #0
 258 00f8 45EB0101 		adc	r1, r5, r1
 259 00fc 94E1     		b	.L27
 260              	.LVL28:
 261              	.L253:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 262              		.loc 2 800 29 view .LVU46
 263              	.LBE178:
 264              	.LBE177:
 265              	.LBB180:
 266              	.LBB181:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 267              		.loc 2 789 13 view .LVU47
 268 00fe 4FF08047 		mov	r7, #1073741824
 269 0102 4FF0000C 		mov	ip, #0
 270 0106 A2E1     		b	.L29
 271              	.LVL29:
 272              	.L254:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 273              		.loc 2 800 29 view .LVU48
 274 0108 6FF00041 		mvn	r1, #-2147483648
 275 010c 6118     		adds	r1, r4, r1
 276 010e 4FF0000C 		mov	ip, #0
 277 0112 45EB0C0C 		adc	ip, r5, ip
 278 0116 AEE1     		b	.L30
 279              	.LVL30:
 280              	.L255:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 281              		.loc 2 802 20 view .LVU49
 282 0118 B3F1004F 		cmp	r3, #-2147483648
 283 011c 40F0B281 		bne	.L31
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 284              		.loc 2 804 16 view .LVU50
 285 0120 6FF00041 		mvn	r1, #-2147483648
 286              	.LVL31:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 287              		.loc 2 804 16 view .LVU51
 288 0124 AEE1     		b	.L31
 289              	.LVL32:
 290              	.L256:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 291              		.loc 2 804 16 view .LVU52
 292              	.LBE181:
 293              	.LBE180:
 294              	.LBB183:
 295              	.LBB184:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccCATllF.s 			page 23


 296              		.loc 2 789 13 view .LVU53
 297 0126 4FF08046 		mov	r6, #1073741824
 298 012a 0027     		movs	r7, #0
 299 012c BCE1     		b	.L33
 300              	.LVL33:
 301              	.L257:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 302              		.loc 2 800 29 view .LVU54
 303 012e 6FF00043 		mvn	r3, #-2147483648
 304 0132 E318     		adds	r3, r4, r3
 305 0134 4FF00007 		mov	r7, #0
 306 0138 45EB0707 		adc	r7, r5, r7
 307 013c C9E1     		b	.L34
 308              	.LVL34:
 309              	.L258:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 310              		.loc 2 802 20 view .LVU55
 311 013e BCF1004F 		cmp	ip, #-2147483648
 312 0142 40F0CD81 		bne	.L35
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 313              		.loc 2 804 16 view .LVU56
 314 0146 6FF00043 		mvn	r3, #-2147483648
 315              	.LVL35:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 316              		.loc 2 804 16 view .LVU57
 317 014a C9E1     		b	.L35
 318              	.LVL36:
 319              	.L259:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 320              		.loc 2 804 16 view .LVU58
 321              	.LBE184:
 322              	.LBE183:
 323              	.LBB186:
 324              	.LBB187:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 325              		.loc 2 789 13 view .LVU59
 326 014c 4FF08046 		mov	r6, #1073741824
 327 0150 4FF0000E 		mov	lr, #0
 328 0154 D4E1     		b	.L37
 329              	.LVL37:
 330              	.L260:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 331              		.loc 2 800 29 view .LVU60
 332 0156 6FF00043 		mvn	r3, #-2147483648
 333 015a E318     		adds	r3, r4, r3
 334 015c 4FF00006 		mov	r6, #0
 335 0160 45EB0606 		adc	r6, r5, r6
 336 0164 E0E1     		b	.L38
 337              	.LVL38:
 338              	.L261:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 339              		.loc 2 802 20 view .LVU61
 340 0166 B7F1004F 		cmp	r7, #-2147483648
 341 016a 40F0E481 		bne	.L39
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 342              		.loc 2 804 16 view .LVU62
 343 016e 6FF00043 		mvn	r3, #-2147483648
ARM GAS  /tmp/ccCATllF.s 			page 24


 344              	.LVL39:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 345              		.loc 2 804 16 view .LVU63
 346 0172 E0E1     		b	.L39
 347              	.LVL40:
 348              	.L262:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 349              		.loc 2 804 16 view .LVU64
 350              	.LBE187:
 351              	.LBE186:
 352              	.LBB189:
 353              	.LBB190:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 354              		.loc 2 789 13 view .LVU65
 355 0174 4FF0804C 		mov	ip, #1073741824
 356 0178 4FF0000E 		mov	lr, #0
 357 017c ECE1     		b	.L41
 358              	.LVL41:
 359              	.L263:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 360              		.loc 2 800 29 view .LVU66
 361 017e 6FF00043 		mvn	r3, #-2147483648
 362 0182 C318     		adds	r3, r0, r3
 363 0184 4FF00004 		mov	r4, #0
 364 0188 41EB0404 		adc	r4, r1, r4
 365 018c F9E1     		b	.L42
 366              	.LVL42:
 367              	.L264:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 368              		.loc 2 802 20 view .LVU67
 369 018e B6F1004F 		cmp	r6, #-2147483648
 370 0192 40F00F82 		bne	.L43
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 371              		.loc 2 804 16 view .LVU68
 372 0196 6FF00043 		mvn	r3, #-2147483648
 373              	.LVL43:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 374              		.loc 2 804 16 view .LVU69
 375 019a 0BE2     		b	.L43
 376              	.LVL44:
 377              	.L265:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 378              		.loc 2 804 16 view .LVU70
 379              	.LBE190:
 380              	.LBE189:
 381              	.LBB192:
 382              	.LBB193:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 383              		.loc 2 789 13 view .LVU71
 384 019c 4FF0804C 		mov	ip, #1073741824
 385 01a0 4FF0000E 		mov	lr, #0
 386 01a4 16E2     		b	.L45
 387              	.LVL45:
 388              	.L266:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 389              		.loc 2 800 29 view .LVU72
 390 01a6 6FF00041 		mvn	r1, #-2147483648
ARM GAS  /tmp/ccCATllF.s 			page 25


 391 01aa 19EB0101 		adds	r1, r9, r1
 392 01ae 4FF00004 		mov	r4, #0
 393 01b2 5046     		mov	r0, r10
 394 01b4 40EB0404 		adc	r4, r0, r4
 395 01b8 22E2     		b	.L46
 396              	.LVL46:
 397              	.L267:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 398              		.loc 2 802 20 view .LVU73
 399 01ba B3F1004F 		cmp	r3, #-2147483648
 400 01be 40F02682 		bne	.L47
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 401              		.loc 2 804 16 view .LVU74
 402 01c2 6FF00041 		mvn	r1, #-2147483648
 403              	.LVL47:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 404              		.loc 2 804 16 view .LVU75
 405 01c6 22E2     		b	.L47
 406              	.LVL48:
 407              	.L268:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 408              		.loc 2 804 16 view .LVU76
 409              	.LBE193:
 410              	.LBE192:
 411              	.LBB195:
 412              	.LBB196:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 413              		.loc 2 789 13 view .LVU77
 414 01c8 4FF08047 		mov	r7, #1073741824
 415 01cc 4FF0000E 		mov	lr, #0
 416 01d0 2CE2     		b	.L49
 417              	.LVL49:
 418              	.L269:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 419              		.loc 2 800 29 view .LVU78
 420 01d2 6FF00043 		mvn	r3, #-2147483648
 421 01d6 EB18     		adds	r3, r5, r3
 422 01d8 4FF00001 		mov	r1, #0
 423 01dc 46EB0101 		adc	r1, r6, r1
 424 01e0 46E2     		b	.L50
 425              	.LVL50:
 426              	.L270:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 427              		.loc 2 802 20 view .LVU79
 428 01e2 B4F1004F 		cmp	r4, #-2147483648
 429 01e6 40F04982 		bne	.L51
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 430              		.loc 2 804 16 view .LVU80
 431 01ea 6FF00043 		mvn	r3, #-2147483648
 432              	.LVL51:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 433              		.loc 2 804 16 view .LVU81
 434 01ee 45E2     		b	.L51
 435              	.LVL52:
 436              	.L174:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 437              		.loc 2 804 16 view .LVU82
ARM GAS  /tmp/ccCATllF.s 			page 26


 438              	.LBE196:
 439              	.LBE195:
 864:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (remainder > threshold)
 866:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         result++;
 868:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 869:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 871:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 872:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 873:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 874:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Requantize a given value.
 875:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       val         Value to be requantized
 876:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       multiplier  multiplier. Range {NN_Q31_MIN + 1, Q32_MAX}
 877:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       shift       left or right shift for 'val * multiplier'
 878:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 879:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Returns (val * multiplier)/(2 ^ shift)
 880:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 881:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_requantize(const int32_t val, const int32_t multiplier, const i
 883:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 884:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifdef CMSIS_NN_USE_SINGLE_ROUNDING
 885:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int64_t total_shift = 31 - shift;
 886:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int64_t new_val = val * (int64_t)multiplier;
 887:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 888:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = new_val >> (total_shift - 1);
 889:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;
 890:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 891:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 892:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(sh
 894:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                          RIGHT_SHIFT(shift));
 895:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 896:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 897:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 898:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 899:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Requantize a given 64 bit value.
 900:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       val                 Value to be requantized in the range {-(1<<47)} to {(1<<47)
 901:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       reduced_multiplier  Reduced multiplier in the range {NN_Q31_MIN + 1, Q32_MAX} t
 902:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Q16_MAX}
 903:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       shift               Left or right shift for 'val * multiplier' in the range {-3
 904:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 905:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Returns (val * multiplier)/(2 ^ shift)
 906:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 907:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 908:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_requantize_s64(const int64_t val,
 909:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                    const int32_t reduced_multiplier,
 910:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                    const int32_t shift)
 911:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int64_t new_val = val * reduced_multiplier;
 913:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 916:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 917:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 918:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
ARM GAS  /tmp/ccCATllF.s 			page 27


 919:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 920:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 921:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           memcpy optimized for MVE
 922:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in, out]  dst         Destination pointer
 923:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       src         Source pointer.
 924:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       block_size  Number of bytes to copy.
 925:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 926:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 927:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void arm_memcpy_s8(int8_t *__RESTRICT dst, const int8_t *__RESTRICT src, uint3
 928:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 929:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #if defined(ARM_MATH_MVEI)
 930:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     __asm volatile("   wlstp.8                 lr, %[cnt], 1f             \n"
 931:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "2:                                                    \n"
 932:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   vldrb.8                 q0, [%[in]], #16            \n"
 933:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   vstrb.8                 q0, [%[out]], #16           \n"
 934:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   letp                    lr, 2b                     \n"
 935:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "1:                                                    \n"
 936:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [in] "+r"(src), [out] "+r"(dst)
 937:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [cnt] "r"(block_size)
 938:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : "q0", "memory", "r14");
 939:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 940:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(dst, src, block_size);
 941:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 942:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 943:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 944:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 945:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           memcpy wrapper for int16
 946:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in, out]  dst         Destination pointer
 947:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       src         Source pointer.
 948:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       block_size  Number of bytes to copy.
 949:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 950:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 951:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void arm_memcpy_q15(int16_t *__RESTRICT dst, const int16_t *__RESTRICT src, ui
 952:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 953:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(dst, src, block_size);
 954:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 955:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 956:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #if defined(ARM_MATH_MVEI)
 957:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 958:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Vector saturating doubling high multiply returning high half.
 959:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m1        Multiplicand
 960:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m2        Multiplier
 961:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Result of multiplication.
 962:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 963:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 964:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32x4_t arm_doubling_high_mult_mve(const int32x4_t m1, const int32_t m2)
 965:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 966:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return vqrdmulhq_n_s32(m1, m2);
 967:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 968:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 969:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 970:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Vector rounding divide by power of two.
 971:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       dividend - Dividend vector
 972:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       exponent - Divisor = power(2, exponent)
 973:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                             Range: [0, 31]
 974:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Rounded result of division. Midpoint is rounded away from zero.
 975:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
ARM GAS  /tmp/ccCATllF.s 			page 28


 976:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 977:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32x4_t arm_divide_by_power_of_two_mve(const int32x4_t dividend, const int32
 978:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 979:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32x4_t shift = vdupq_n_s32(-exponent);
 980:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32x4_t fixup = vshrq_n_s32(vandq_s32(dividend, shift), 31);
 981:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32x4_t fixed_up_dividend = vqaddq_s32(dividend, fixup);
 982:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return vrshlq_s32(fixed_up_dividend, shift);
 983:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 984:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 985:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 986:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Requantize a given vector.
 987:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       val         Vector to be requantized
 988:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       multiplier  multiplier
 989:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       shift       shift
 990:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 991:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Returns (val * multiplier)/(2 ^ shift)
 992:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 993:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 994:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32x4_t arm_requantize_mve(const int32x4_t val, const int32_t multiplier, co
 995:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 996:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #ifdef CMSIS_NN_USE_SINGLE_ROUNDING
 997:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int right_shift = MIN(-1, shift);
 998:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int left_shift = shift - right_shift;
 999:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1000:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32x4_t left_shift_dup = vdupq_n_s32(left_shift);
1001:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32x4_t right_shift_dup = vdupq_n_s32(right_shift);
1002:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1003:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32x4_t result = vqdmulhq_n_s32(vshlq_s32(val, left_shift_dup), multiplier);
1004:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = vrshlq_s32(result, right_shift_dup);
1005:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1006:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
1007:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
1008:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return arm_divide_by_power_of_two_mve(
1009:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         arm_doubling_high_mult_mve(vshlq_s32(val, vdupq_n_s32(LEFT_SHIFT(shift))), multiplier), RIG
1010:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #endif
1011:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
1012:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1013:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32x4_t arm_doubling_high_mult_mve_32x4(const int32x4_t m1, const int32x4_t 
1014:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
1015:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return vqrdmulhq_s32(m1, m2);
1016:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
1017:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1018:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32x4_t arm_divide_by_power_of_two_mve_32x4(const int32x4_t dividend, const 
1019:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
1020:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32x4_t shift = -exponent;
1021:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32x4_t fixup = vshrq_n_s32(vandq_s32(dividend, shift), 31);
1022:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32x4_t fixed_up_dividend = vqaddq_s32(dividend, fixup);
1023:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return vrshlq_s32(fixed_up_dividend, shift);
1024:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
1025:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1026:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32x4_t arm_requantize_mve_32x4(const int32x4_t val,
1027:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                        const int32x4_t multiplier,
1028:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                        const int32x4_t shift)
1029:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
1030:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #ifdef CMSIS_NN_USE_SINGLE_ROUNDING
1031:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32x4_t right_shift = vminq_s32(vdupq_n_s32(-1), shift);
1032:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32x4_t left_shift = vqsubq_s32(shift, right_shift);
ARM GAS  /tmp/ccCATllF.s 			page 29


1033:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1034:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32x4_t result = vqdmulhq_s32(vshlq_s32(val, left_shift), multiplier);
1035:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = vrshlq_s32(result, right_shift);
1036:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1037:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
1038:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
1039:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32x4_t zz = vdupq_n_s32(0);
1040:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const mve_pred16_t p = vcmpgtq_n_s32(shift, 0);
1041:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1042:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32x4_t left_shift = vpselq_s32(shift, zz, p);
1043:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32x4_t right_shift = -vpselq_s32(zz, shift, p);
1044:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1045:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return arm_divide_by_power_of_two_mve_32x4(arm_doubling_high_mult_mve_32x4(vshlq_s32(val, left_
1046:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                right_shift);
1047:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #endif
1048:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
1049:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
1050:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1051:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // @note The following functions are used only for softmax layer, scaled bits = 5 assumed
1052:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1053:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_exp_on_negative_values(int32_t val)
1054:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
1055:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t mask = 0;
1056:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t shift = 24;
1057:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1058:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t val_mod_minus_quarter = (val & ((1 << shift) - 1)) - (1 << shift);
1059:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder = val_mod_minus_quarter - val;
1060:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x = (val_mod_minus_quarter << 5) + (1 << 28);
1061:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x2 = MUL_SAT(x, x);
1062:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1063:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 1895147668 +
1064:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715
1065:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1066:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define SELECT_IF_NON_ZERO(x)                                                                      
1067:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {                                                                                              
1068:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         mask = MASK_IF_NON_ZERO(remainder & (1 << shift++));                                       
1069:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         result = SELECT_USING_MASK(mask, MUL_SAT(result, x), result);                              
1070:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
1071:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1072:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1672461947)
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1302514674)
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
1075:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
1076:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(39332535)
1077:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(720401)
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(242)
1079:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1080:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #undef SELECT_IF_NON_ZERO
1081:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1082:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mask = MASK_IF_ZERO(val);
 440              		.loc 2 1082 12 view .LVU83
 441 01f0 0021     		movs	r1, #0
 442 01f2 4DE2     		b	.L52
 443              	.LVL53:
 444              	.L175:
 445              		.loc 2 1082 12 view .LVU84
 446              	.LBE155:
ARM GAS  /tmp/ccCATllF.s 			page 30


 447              	.LBE154:
 448              	.LBB213:
 449              	.LBB214:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 450              		.loc 2 863 18 view .LVU85
 451 01f4 4FF40061 		mov	r1, #2048
 452              	.LVL54:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 453              		.loc 2 863 18 view .LVU86
 454 01f8 56E2     		b	.L53
 455              	.LVL55:
 456              	.L54:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 457              		.loc 2 870 5 is_stmt 1 view .LVU87
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 458              		.loc 2 870 5 is_stmt 0 view .LVU88
 459              	.LBE214:
 460              	.LBE213:
  71:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         {
  72:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****             diff = input[col] - max;
  73:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****             if (diff >= diff_min)
  74:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****             {
  75:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****                 sum += DIV_POW2(EXP_ON_NEG(MUL_SAT(diff * mask, mult)), ACCUM_BITS);
 461              		.loc 1 75 21 view .LVU89
 462 01fa 3C9A     		ldr	r2, [sp, #240]
 463 01fc 1A44     		add	r2, r2, r3
 464 01fe 3C92     		str	r2, [sp, #240]
 465              	.LVL56:
 466              	.L6:
  70:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         {
 467              		.loc 1 70 39 is_stmt 1 discriminator 2 view .LVU90
 468 0200 08F10108 		add	r8, r8, #1
 469              	.LVL57:
 470              	.L5:
  70:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         {
 471              		.loc 1 70 23 discriminator 1 view .LVU91
  70:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         {
 472              		.loc 1 70 9 is_stmt 0 discriminator 1 view .LVU92
 473 0204 019B     		ldr	r3, [sp, #4]
 474 0206 9845     		cmp	r8, r3
 475 0208 80F25882 		bge	.L236
  72:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****             if (diff >= diff_min)
 476              		.loc 1 72 13 is_stmt 1 view .LVU93
  72:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****             if (diff >= diff_min)
 477              		.loc 1 72 25 is_stmt 0 view .LVU94
 478 020c 049B     		ldr	r3, [sp, #16]
 479 020e 13F80810 		ldrb	r1, [r3, r8]	@ zero_extendqisi2
  72:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****             if (diff >= diff_min)
 480              		.loc 1 72 18 view .LVU95
 481 0212 059B     		ldr	r3, [sp, #20]
 482 0214 C91A     		subs	r1, r1, r3
 483              	.LVL58:
  73:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****             {
 484              		.loc 1 73 13 is_stmt 1 view .LVU96
  73:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****             {
 485              		.loc 1 73 16 is_stmt 0 view .LVU97
 486 0216 5B9B     		ldr	r3, [sp, #364]
ARM GAS  /tmp/ccCATllF.s 			page 31


 487 0218 8B42     		cmp	r3, r1
 488 021a F1DC     		bgt	.L6
 489              		.loc 1 75 17 is_stmt 1 view .LVU98
 490              		.loc 1 75 24 is_stmt 0 view .LVU99
 491 021c 5A9B     		ldr	r3, [sp, #360]
 492 021e 9940     		lsls	r1, r1, r3
 493              	.LVL59:
 494              	.LBB216:
 495              	.LBI151:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 496              		.loc 2 785 30 is_stmt 1 view .LVU100
 497              	.LBB153:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 498              		.loc 2 787 5 view .LVU101
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 499              		.loc 2 789 5 view .LVU102
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 500              		.loc 2 791 5 view .LVU103
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 501              		.loc 2 791 9 is_stmt 0 view .LVU104
 502 0220 4FEADB73 		lsr	r3, fp, #31
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 503              		.loc 2 791 8 view .LVU105
 504 0224 B3EBD17F 		cmp	r3, r1, lsr #31
 505 0228 3FF4FDAE 		beq	.L237
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 506              		.loc 2 793 14 view .LVU106
 507 022c D948     		ldr	r0, .L332
 508 022e 4FF0FF34 		mov	r4, #-1
 509              	.L7:
 510              	.LVL60:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 511              		.loc 2 796 5 is_stmt 1 view .LVU107
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 512              		.loc 2 796 31 is_stmt 0 view .LVU108
 513 0232 CB17     		asrs	r3, r1, #31
 514 0234 0BFB03F5 		mul	r5, fp, r3
 515 0238 5A46     		mov	r2, fp
 516 023a D317     		asrs	r3, r2, #31
 517 023c 01FB0355 		mla	r5, r1, r3, r5
 518 0240 ABFB0123 		umull	r2, r3, fp, r1
 519 0244 2B44     		add	r3, r3, r5
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 520              		.loc 2 796 10 view .LVU109
 521 0246 1018     		adds	r0, r2, r0
 522              	.LVL61:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 523              		.loc 2 796 10 view .LVU110
 524 0248 1E90     		str	r0, [sp, #120]
 525 024a 6341     		adcs	r3, r3, r4
 526 024c 1F93     		str	r3, [sp, #124]
 527              	.LVL62:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 528              		.loc 2 800 5 is_stmt 1 view .LVU111
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 529              		.loc 2 800 29 is_stmt 0 view .LVU112
 530 024e DDE91E45 		ldrd	r4, [sp, #120]
ARM GAS  /tmp/ccCATllF.s 			page 32


 531 0252 2346     		mov	r3, r4
 532 0254 A946     		mov	r9, r5
 533 0256 002C     		cmp	r4, #0
 534 0258 75F10002 		sbcs	r2, r5, #0
 535 025c FFF6E7AE 		blt	.L238
 536              	.L8:
 537 0260 DB0F     		lsrs	r3, r3, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 538              		.loc 2 800 12 view .LVU113
 539 0262 43EA4903 		orr	r3, r3, r9, lsl #1
 540 0266 0293     		str	r3, [sp, #8]
 541              	.LVL63:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 542              		.loc 2 802 5 is_stmt 1 view .LVU114
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 543              		.loc 2 802 8 is_stmt 0 view .LVU115
 544 0268 5945     		cmp	r1, fp
 545 026a 3FF4E8AE 		beq	.L239
 546              	.LVL64:
 547              	.L9:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 548              		.loc 2 806 5 is_stmt 1 view .LVU116
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 549              		.loc 2 806 5 is_stmt 0 view .LVU117
 550              	.LBE153:
 551              	.LBE216:
 552              	.LBB217:
 553              	.LBI154:
1053:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 554              		.loc 2 1053 30 is_stmt 1 view .LVU118
 555              	.LBB212:
1055:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t shift = 24;
 556              		.loc 2 1055 5 view .LVU119
1056:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 557              		.loc 2 1056 5 view .LVU120
1058:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder = val_mod_minus_quarter - val;
 558              		.loc 2 1058 5 view .LVU121
1058:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder = val_mod_minus_quarter - val;
 559              		.loc 2 1058 19 is_stmt 0 view .LVU122
 560 026e 029B     		ldr	r3, [sp, #8]
 561 0270 43F07F4C 		orr	ip, r3, #-16777216
 562              	.LVL65:
1059:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x = (val_mod_minus_quarter << 5) + (1 << 28);
 563              		.loc 2 1059 5 is_stmt 1 view .LVU123
1059:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x = (val_mod_minus_quarter << 5) + (1 << 28);
 564              		.loc 2 1059 19 is_stmt 0 view .LVU124
 565 0274 ACEB0302 		sub	r2, ip, r3
 566              	.LVL66:
1060:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x2 = MUL_SAT(x, x);
 567              		.loc 2 1060 5 is_stmt 1 view .LVU125
1060:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x2 = MUL_SAT(x, x);
 568              		.loc 2 1060 46 is_stmt 0 view .LVU126
 569 0278 4FEA4C1C 		lsl	ip, ip, #5
 570              	.LVL67:
1060:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x2 = MUL_SAT(x, x);
 571              		.loc 2 1060 19 view .LVU127
 572 027c 0CF1805C 		add	ip, ip, #268435456
ARM GAS  /tmp/ccCATllF.s 			page 33


 573              	.LVL68:
1061:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 574              		.loc 2 1061 5 is_stmt 1 view .LVU128
 575              	.LBB198:
 576              	.LBI156:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 577              		.loc 2 785 30 view .LVU129
 578              	.LBB158:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 579              		.loc 2 787 5 view .LVU130
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 580              		.loc 2 789 5 view .LVU131
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 581              		.loc 2 791 5 view .LVU132
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 582              		.loc 2 796 5 view .LVU133
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 583              		.loc 2 796 19 is_stmt 0 view .LVU134
 584 0280 4FEAEC7A 		asr	r10, ip, #31
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 585              		.loc 2 796 31 view .LVU135
 586 0284 0CFB0AF3 		mul	r3, ip, r10
 587 0288 ACFB0C01 		umull	r0, r1, ip, ip
 588 028c 01EB4301 		add	r1, r1, r3, lsl #1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 589              		.loc 2 796 10 view .LVU136
 590 0290 10F18043 		adds	r3, r0, #1073741824
 591 0294 0693     		str	r3, [sp, #24]
 592 0296 41F10003 		adc	r3, r1, #0
 593 029a 0793     		str	r3, [sp, #28]
 594              	.LVL69:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 595              		.loc 2 800 5 is_stmt 1 view .LVU137
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 596              		.loc 2 800 29 is_stmt 0 view .LVU138
 597 029c DDE90645 		ldrd	r4, [sp, #24]
 598 02a0 2046     		mov	r0, r4
 599 02a2 2B46     		mov	r3, r5
 600 02a4 002C     		cmp	r4, #0
 601 02a6 75F10001 		sbcs	r1, r5, #0
 602 02aa FFF6D0AE 		blt	.L240
 603              	.L10:
 604 02ae C00F     		lsrs	r0, r0, #31
 605 02b0 40EA4300 		orr	r0, r0, r3, lsl #1
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 606              		.loc 2 800 12 view .LVU139
 607 02b4 0346     		mov	r3, r0
 608              	.LVL70:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 609              		.loc 2 802 5 is_stmt 1 view .LVU140
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 610              		.loc 2 806 5 view .LVU141
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 611              		.loc 2 806 5 is_stmt 0 view .LVU142
 612              	.LBE158:
 613              	.LBE198:
1063:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715
ARM GAS  /tmp/ccCATllF.s 			page 34


 614              		.loc 2 1063 5 is_stmt 1 view .LVU143
 615              	.LBB199:
 616              	.LBI159:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 617              		.loc 2 785 30 view .LVU144
 618              	.LBB161:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 619              		.loc 2 787 5 view .LVU145
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 620              		.loc 2 789 5 view .LVU146
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 621              		.loc 2 791 5 view .LVU147
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 622              		.loc 2 796 5 view .LVU148
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 623              		.loc 2 796 19 is_stmt 0 view .LVU149
 624 02b6 0446     		mov	r4, r0
 625 02b8 C517     		asrs	r5, r0, #31
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 626              		.loc 2 796 31 view .LVU150
 627 02ba 00FB05FE 		mul	lr, r0, r5
 628 02be A0FB0001 		umull	r0, r1, r0, r0
 629              	.LVL71:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 630              		.loc 2 796 31 view .LVU151
 631 02c2 01EB4E01 		add	r1, r1, lr, lsl #1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 632              		.loc 2 796 10 view .LVU152
 633 02c6 10F18046 		adds	r6, r0, #1073741824
 634 02ca 0896     		str	r6, [sp, #32]
 635 02cc 41F10001 		adc	r1, r1, #0
 636 02d0 0991     		str	r1, [sp, #36]
 637              	.LVL72:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 638              		.loc 2 800 5 is_stmt 1 view .LVU153
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 639              		.loc 2 800 29 is_stmt 0 view .LVU154
 640 02d2 DDE90867 		ldrd	r6, [sp, #32]
 641 02d6 3046     		mov	r0, r6
 642 02d8 BE46     		mov	lr, r7
 643 02da 002E     		cmp	r6, #0
 644 02dc 77F10001 		sbcs	r1, r7, #0
 645 02e0 FFF6BDAE 		blt	.L241
 646              	.L11:
 647 02e4 C10F     		lsrs	r1, r0, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 648              		.loc 2 800 12 view .LVU155
 649 02e6 41EA4E01 		orr	r1, r1, lr, lsl #1
 650              	.LVL73:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 651              		.loc 2 802 5 is_stmt 1 view .LVU156
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 652              		.loc 2 802 20 is_stmt 0 view .LVU157
 653 02ea B3F1004F 		cmp	r3, #-2147483648
 654 02ee 3FF4BEAE 		beq	.L242
 655              	.LVL74:
 656              	.L12:
ARM GAS  /tmp/ccCATllF.s 			page 35


 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 657              		.loc 2 806 5 is_stmt 1 view .LVU158
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 658              		.loc 2 806 5 is_stmt 0 view .LVU159
 659              	.LBE161:
 660              	.LBE199:
 661              	.LBB200:
 662              	.LBI162:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 663              		.loc 2 850 30 is_stmt 1 view .LVU160
 664              	.LBB164:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 665              		.loc 2 852 5 view .LVU161
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 666              		.loc 2 853 5 view .LVU162
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 667              		.loc 2 854 5 view .LVU163
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 668              		.loc 2 854 13 is_stmt 0 view .LVU164
 669 02f2 01F00300 		and	r0, r1, #3
 670              	.LVL75:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 671              		.loc 2 857 5 is_stmt 1 view .LVU165
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 672              		.loc 2 860 5 view .LVU166
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 673              		.loc 2 861 5 view .LVU167
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 674              		.loc 2 861 8 is_stmt 0 view .LVU168
 675 02f6 8910     		asrs	r1, r1, #2
 676              	.LVL76:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 677              		.loc 2 861 8 view .LVU169
 678 02f8 3FF5BCAE 		bmi	.L154
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 679              		.loc 2 860 13 view .LVU170
 680 02fc 4FF0010E 		mov	lr, #1
 681              	.L13:
 682              	.LVL77:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 683              		.loc 2 865 5 is_stmt 1 view .LVU171
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 684              		.loc 2 865 8 is_stmt 0 view .LVU172
 685 0300 7045     		cmp	r0, lr
 686 0302 00DD     		ble	.L14
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 687              		.loc 2 867 9 is_stmt 1 view .LVU173
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 688              		.loc 2 867 15 is_stmt 0 view .LVU174
 689 0304 0131     		adds	r1, r1, #1
 690              	.LVL78:
 691              	.L14:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 692              		.loc 2 870 5 is_stmt 1 view .LVU175
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 693              		.loc 2 870 5 is_stmt 0 view .LVU176
 694              	.LBE164:
ARM GAS  /tmp/ccCATllF.s 			page 36


 695              	.LBE200:
 696              	.LBB201:
 697              	.LBI165:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 698              		.loc 2 785 30 is_stmt 1 view .LVU177
 699              	.LBB167:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 700              		.loc 2 787 5 view .LVU178
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 701              		.loc 2 789 5 view .LVU179
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 702              		.loc 2 791 5 view .LVU180
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 703              		.loc 2 791 9 is_stmt 0 view .LVU181
 704 0306 4FEADC70 		lsr	r0, ip, #31
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 705              		.loc 2 791 8 view .LVU182
 706 030a B0EBD37F 		cmp	r0, r3, lsr #31
 707 030e 3FF4B4AE 		beq	.L243
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 708              		.loc 2 793 14 view .LVU183
 709 0312 A048     		ldr	r0, .L332
 710 0314 4FF0FF3E 		mov	lr, #-1
 711              	.L15:
 712              	.LVL79:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 713              		.loc 2 796 5 is_stmt 1 view .LVU184
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 714              		.loc 2 796 31 is_stmt 0 view .LVU185
 715 0318 0CFB05F6 		mul	r6, ip, r5
 716 031c 04FB0A66 		mla	r6, r4, r10, r6
 717 0320 ACFB0445 		umull	r4, r5, ip, r4
 718 0324 3544     		add	r5, r5, r6
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 719              		.loc 2 796 10 view .LVU186
 720 0326 2018     		adds	r0, r4, r0
 721              	.LVL80:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 722              		.loc 2 796 10 view .LVU187
 723 0328 0A90     		str	r0, [sp, #40]
 724 032a 45EB0E00 		adc	r0, r5, lr
 725 032e 0B90     		str	r0, [sp, #44]
 726              	.LVL81:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 727              		.loc 2 800 5 is_stmt 1 view .LVU188
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 728              		.loc 2 800 29 is_stmt 0 view .LVU189
 729 0330 DDE90A56 		ldrd	r5, [sp, #40]
 730 0334 2846     		mov	r0, r5
 731 0336 3446     		mov	r4, r6
 732 0338 B246     		mov	r10, r6
 733 033a 002D     		cmp	r5, #0
 734 033c 76F10007 		sbcs	r7, r6, #0
 735 0340 FFF6A0AE 		blt	.L244
 736              	.L16:
 737 0344 C60F     		lsrs	r6, r0, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccCATllF.s 			page 37


 738              		.loc 2 800 12 view .LVU190
 739 0346 46EA4406 		orr	r6, r6, r4, lsl #1
 740              	.LVL82:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 741              		.loc 2 802 5 is_stmt 1 view .LVU191
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 742              		.loc 2 802 8 is_stmt 0 view .LVU192
 743 034a 9C45     		cmp	ip, r3
 744 034c 3FF4A2AE 		beq	.L245
 745              	.LVL83:
 746              	.L17:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 747              		.loc 2 806 5 is_stmt 1 view .LVU193
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 748              		.loc 2 806 5 is_stmt 0 view .LVU194
 749              	.LBE167:
 750              	.LBE201:
 751              	.LBB202:
 752              	.LBI168:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 753              		.loc 2 785 30 is_stmt 1 view .LVU195
 754              	.LBB170:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 755              		.loc 2 787 5 view .LVU196
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 756              		.loc 2 789 5 view .LVU197
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 757              		.loc 2 791 5 view .LVU198
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 758              		.loc 2 791 8 is_stmt 0 view .LVU199
 759 0350 7618     		adds	r6, r6, r1
 760              	.LVL84:
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 761              		.loc 2 791 8 view .LVU200
 762 0352 7FF5A6AE 		bpl	.L246
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 763              		.loc 2 793 14 view .LVU201
 764 0356 8F4D     		ldr	r5, .L332
 765 0358 4FF0FF34 		mov	r4, #-1
 766              	.L18:
 767              	.LVL85:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 768              		.loc 2 796 5 is_stmt 1 view .LVU202
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 769              		.loc 2 796 31 is_stmt 0 view .LVU203
 770 035c 8E4F     		ldr	r7, .L332+4
 771 035e A6FB079A 		umull	r9, r10, r6, r7
 772 0362 F117     		asrs	r1, r6, #31
 773 0364 07FB01AA 		mla	r10, r7, r1, r10
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 774              		.loc 2 796 10 view .LVU204
 775 0368 19EB0501 		adds	r1, r9, r5
 776 036c 0C91     		str	r1, [sp, #48]
 777 036e 4AEB0401 		adc	r1, r10, r4
 778 0372 0D91     		str	r1, [sp, #52]
 779              	.LVL86:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccCATllF.s 			page 38


 780              		.loc 2 800 5 is_stmt 1 view .LVU205
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 781              		.loc 2 800 29 is_stmt 0 view .LVU206
 782 0374 DDE90C45 		ldrd	r4, [sp, #48]
 783 0378 2046     		mov	r0, r4
 784 037a 2946     		mov	r1, r5
 785 037c 002C     		cmp	r4, #0
 786 037e 75F10007 		sbcs	r7, r5, #0
 787 0382 FFF692AE 		blt	.L247
 788              	.L19:
 789 0386 C00F     		lsrs	r0, r0, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 790              		.loc 2 800 12 view .LVU207
 791 0388 40EA4100 		orr	r0, r0, r1, lsl #1
 792              	.LVL87:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 793              		.loc 2 802 5 is_stmt 1 view .LVU208
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 794              		.loc 2 802 8 is_stmt 0 view .LVU209
 795 038c 8249     		ldr	r1, .L332+4
 796 038e 8E42     		cmp	r6, r1
 797 0390 3FF493AE 		beq	.L248
 798              	.LVL88:
 799              	.L20:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 800              		.loc 2 806 5 is_stmt 1 view .LVU210
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 801              		.loc 2 806 5 is_stmt 0 view .LVU211
 802              	.LBE170:
 803              	.LBE202:
1064:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 804              		.loc 2 1064 9 view .LVU212
 805 0394 1844     		add	r0, r0, r3
 806              	.LVL89:
 807              	.LBB203:
 808              	.LBI171:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 809              		.loc 2 850 30 is_stmt 1 view .LVU213
 810              	.LBB173:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 811              		.loc 2 852 5 view .LVU214
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 812              		.loc 2 853 5 view .LVU215
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 813              		.loc 2 854 5 view .LVU216
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 814              		.loc 2 854 13 is_stmt 0 view .LVU217
 815 0396 00F00101 		and	r1, r0, #1
 816              	.LVL90:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 817              		.loc 2 857 5 is_stmt 1 view .LVU218
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 818              		.loc 2 860 5 view .LVU219
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 819              		.loc 2 861 5 view .LVU220
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 820              		.loc 2 861 8 is_stmt 0 view .LVU221
ARM GAS  /tmp/ccCATllF.s 			page 39


 821 039a 4010     		asrs	r0, r0, #1
 822              	.LVL91:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 823              		.loc 2 861 8 view .LVU222
 824 039c 3FF594AE 		bmi	.L159
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 825              		.loc 2 860 13 view .LVU223
 826 03a0 0023     		movs	r3, #0
 827              	.LVL92:
 828              	.L21:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 829              		.loc 2 865 5 is_stmt 1 view .LVU224
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 830              		.loc 2 865 8 is_stmt 0 view .LVU225
 831 03a2 9942     		cmp	r1, r3
 832 03a4 00DD     		ble	.L22
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 833              		.loc 2 867 9 is_stmt 1 view .LVU226
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 834              		.loc 2 867 15 is_stmt 0 view .LVU227
 835 03a6 0130     		adds	r0, r0, #1
 836              	.LVL93:
 837              	.L22:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 838              		.loc 2 870 5 is_stmt 1 view .LVU228
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 839              		.loc 2 870 5 is_stmt 0 view .LVU229
 840              	.LBE173:
 841              	.LBE203:
 842              	.LBB204:
 843              	.LBI174:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 844              		.loc 2 785 30 is_stmt 1 view .LVU230
 845              	.LBB176:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 846              		.loc 2 787 5 view .LVU231
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 847              		.loc 2 789 5 view .LVU232
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 848              		.loc 2 791 5 view .LVU233
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 849              		.loc 2 791 8 is_stmt 0 view .LVU234
 850 03a8 1CEB000C 		adds	ip, ip, r0
 851              	.LVL94:
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 852              		.loc 2 791 8 view .LVU235
 853 03ac 7FF58EAE 		bpl	.L249
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 854              		.loc 2 793 14 view .LVU236
 855 03b0 784E     		ldr	r6, .L332
 856 03b2 4FF0FF37 		mov	r7, #-1
 857              	.L23:
 858              	.LVL95:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 859              		.loc 2 796 5 is_stmt 1 view .LVU237
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 860              		.loc 2 796 31 is_stmt 0 view .LVU238
ARM GAS  /tmp/ccCATllF.s 			page 40


 861 03b6 6446     		mov	r4, ip
 862 03b8 E517     		asrs	r5, r4, #31
 863 03ba 784B     		ldr	r3, .L332+8
 864 03bc ACFB0301 		umull	r0, r1, ip, r3
 865 03c0 03FB0511 		mla	r1, r3, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 866              		.loc 2 796 10 view .LVU239
 867 03c4 8319     		adds	r3, r0, r6
 868 03c6 0E93     		str	r3, [sp, #56]
 869 03c8 41EB0703 		adc	r3, r1, r7
 870 03cc 0F93     		str	r3, [sp, #60]
 871              	.LVL96:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 872              		.loc 2 800 5 is_stmt 1 view .LVU240
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 873              		.loc 2 800 29 is_stmt 0 view .LVU241
 874 03ce DDE90E45 		ldrd	r4, [sp, #56]
 875 03d2 2346     		mov	r3, r4
 876 03d4 2946     		mov	r1, r5
 877 03d6 002C     		cmp	r4, #0
 878 03d8 75F10000 		sbcs	r0, r5, #0
 879 03dc FFF67AAE 		blt	.L250
 880              	.L24:
 881 03e0 DB0F     		lsrs	r3, r3, #31
 882 03e2 43EA4103 		orr	r3, r3, r1, lsl #1
 883              	.LVL97:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 884              		.loc 2 802 5 is_stmt 1 view .LVU242
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 885              		.loc 2 806 5 view .LVU243
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 886              		.loc 2 806 5 is_stmt 0 view .LVU244
 887              	.LBE176:
 888              	.LBE204:
1063:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715
 889              		.loc 2 1063 13 view .LVU245
 890 03e6 6D4E     		ldr	r6, .L332+8
 891 03e8 1E44     		add	r6, r6, r3
 892              	.LVL98:
1072:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1302514674)
 893              		.loc 2 1072 5 is_stmt 1 view .LVU246
1072:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1302514674)
 894              		.loc 2 1072 5 is_stmt 0 view .LVU247
 895 03ea 12F0807E 		ands	lr, r2, #16777216
 896 03ee 01D0     		beq	.L25
 897 03f0 4FF0FF3E 		mov	lr, #-1
 898              	.L25:
 899              	.LVL99:
1072:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1302514674)
 900              		.loc 2 1072 5 is_stmt 1 view .LVU248
 901              	.LBB205:
 902              	.LBI177:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 903              		.loc 2 785 30 view .LVU249
 904              	.LBB179:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 905              		.loc 2 787 5 view .LVU250
ARM GAS  /tmp/ccCATllF.s 			page 41


 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 906              		.loc 2 789 5 view .LVU251
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 907              		.loc 2 791 5 view .LVU252
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 908              		.loc 2 791 8 is_stmt 0 view .LVU253
 909 03f4 002E     		cmp	r6, #0
 910 03f6 BFF675AE 		bge	.L251
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 911              		.loc 2 793 14 view .LVU254
 912 03fa 664F     		ldr	r7, .L332
 913 03fc 4FF0FF3C 		mov	ip, #-1
 914              	.L26:
 915              	.LVL100:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 916              		.loc 2 796 5 is_stmt 1 view .LVU255
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 917              		.loc 2 796 31 is_stmt 0 view .LVU256
 918 0400 674B     		ldr	r3, .L332+12
 919 0402 A6FB0301 		umull	r0, r1, r6, r3
 920 0406 F517     		asrs	r5, r6, #31
 921 0408 03FB0511 		mla	r1, r3, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 922              		.loc 2 796 10 view .LVU257
 923 040c C319     		adds	r3, r0, r7
 924 040e 1093     		str	r3, [sp, #64]
 925 0410 41EB0C03 		adc	r3, r1, ip
 926 0414 1193     		str	r3, [sp, #68]
 927              	.LVL101:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 928              		.loc 2 800 5 is_stmt 1 view .LVU258
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 929              		.loc 2 800 29 is_stmt 0 view .LVU259
 930 0416 DDE91045 		ldrd	r4, [sp, #64]
 931 041a 2346     		mov	r3, r4
 932 041c 2946     		mov	r1, r5
 933 041e 002C     		cmp	r4, #0
 934 0420 75F10000 		sbcs	r0, r5, #0
 935 0424 FFF663AE 		blt	.L252
 936              	.L27:
 937 0428 DB0F     		lsrs	r3, r3, #31
 938 042a 43EA4103 		orr	r3, r3, r1, lsl #1
 939              	.LVL102:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 940              		.loc 2 802 5 is_stmt 1 view .LVU260
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 941              		.loc 2 806 5 view .LVU261
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 942              		.loc 2 806 5 is_stmt 0 view .LVU262
 943              	.LBE179:
 944              	.LBE205:
1072:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1302514674)
 945              		.loc 2 1072 5 view .LVU263
 946 042e 03EA0E03 		and	r3, r3, lr
 947 0432 26EA0E06 		bic	r6, r6, lr
 948              	.LVL103:
1072:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1302514674)
ARM GAS  /tmp/ccCATllF.s 			page 42


 949              		.loc 2 1072 5 view .LVU264
 950 0436 7340     		eors	r3, r3, r6
 951              	.LVL104:
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
 952              		.loc 2 1073 5 is_stmt 1 view .LVU265
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
 953              		.loc 2 1073 5 is_stmt 0 view .LVU266
 954 0438 12F0007E 		ands	lr, r2, #33554432
 955              	.LVL105:
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
 956              		.loc 2 1073 5 view .LVU267
 957 043c 01D0     		beq	.L28
 958 043e 4FF0FF3E 		mov	lr, #-1
 959              	.L28:
 960              	.LVL106:
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
 961              		.loc 2 1073 5 is_stmt 1 view .LVU268
 962              	.LBB206:
 963              	.LBI180:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 964              		.loc 2 785 30 view .LVU269
 965              	.LBB182:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 966              		.loc 2 787 5 view .LVU270
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 967              		.loc 2 789 5 view .LVU271
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 968              		.loc 2 791 5 view .LVU272
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 969              		.loc 2 791 8 is_stmt 0 view .LVU273
 970 0442 002B     		cmp	r3, #0
 971 0444 BFF65BAE 		bge	.L253
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 972              		.loc 2 793 14 view .LVU274
 973 0448 524F     		ldr	r7, .L332
 974 044a 4FF0FF3C 		mov	ip, #-1
 975              	.L29:
 976              	.LVL107:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 977              		.loc 2 796 5 is_stmt 1 view .LVU275
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 978              		.loc 2 796 31 is_stmt 0 view .LVU276
 979 044e 554E     		ldr	r6, .L332+16
 980 0450 A3FB0601 		umull	r0, r1, r3, r6
 981 0454 DD17     		asrs	r5, r3, #31
 982 0456 06FB0511 		mla	r1, r6, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 983              		.loc 2 796 10 view .LVU277
 984 045a C419     		adds	r4, r0, r7
 985 045c 1294     		str	r4, [sp, #72]
 986 045e 41EB0C01 		adc	r1, r1, ip
 987 0462 1391     		str	r1, [sp, #76]
 988              	.LVL108:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 989              		.loc 2 800 5 is_stmt 1 view .LVU278
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 990              		.loc 2 800 29 is_stmt 0 view .LVU279
ARM GAS  /tmp/ccCATllF.s 			page 43


 991 0464 DDE91245 		ldrd	r4, [sp, #72]
 992 0468 2146     		mov	r1, r4
 993 046a AC46     		mov	ip, r5
 994 046c 002C     		cmp	r4, #0
 995 046e 75F10000 		sbcs	r0, r5, #0
 996 0472 FFF649AE 		blt	.L254
 997              	.L30:
 998 0476 C90F     		lsrs	r1, r1, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 999              		.loc 2 800 12 view .LVU280
 1000 0478 41EA4C01 		orr	r1, r1, ip, lsl #1
 1001              	.LVL109:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1002              		.loc 2 802 5 is_stmt 1 view .LVU281
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1003              		.loc 2 802 8 is_stmt 0 view .LVU282
 1004 047c 4948     		ldr	r0, .L332+16
 1005 047e 8342     		cmp	r3, r0
 1006 0480 3FF44AAE 		beq	.L255
 1007              	.LVL110:
 1008              	.L31:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1009              		.loc 2 806 5 is_stmt 1 view .LVU283
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1010              		.loc 2 806 5 is_stmt 0 view .LVU284
 1011              	.LBE182:
 1012              	.LBE206:
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
 1013              		.loc 2 1073 5 view .LVU285
 1014 0484 0EEA0101 		and	r1, lr, r1
 1015 0488 23EA0E0C 		bic	ip, r3, lr
 1016 048c 81EA0C0C 		eor	ip, r1, ip
 1017              	.LVL111:
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
 1018              		.loc 2 1074 5 is_stmt 1 view .LVU286
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
 1019              		.loc 2 1074 5 is_stmt 0 view .LVU287
 1020 0490 12F0806E 		ands	lr, r2, #67108864
 1021              	.LVL112:
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
 1022              		.loc 2 1074 5 view .LVU288
 1023 0494 01D0     		beq	.L32
 1024 0496 4FF0FF3E 		mov	lr, #-1
 1025              	.L32:
 1026              	.LVL113:
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
 1027              		.loc 2 1074 5 is_stmt 1 view .LVU289
 1028              	.LBB207:
 1029              	.LBI183:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1030              		.loc 2 785 30 view .LVU290
 1031              	.LBB185:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 1032              		.loc 2 787 5 view .LVU291
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1033              		.loc 2 789 5 view .LVU292
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
ARM GAS  /tmp/ccCATllF.s 			page 44


 1034              		.loc 2 791 5 view .LVU293
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1035              		.loc 2 791 8 is_stmt 0 view .LVU294
 1036 049a BCF1000F 		cmp	ip, #0
 1037 049e BFF642AE 		bge	.L256
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1038              		.loc 2 793 14 view .LVU295
 1039 04a2 3C4E     		ldr	r6, .L332
 1040 04a4 4FF0FF37 		mov	r7, #-1
 1041              	.L33:
 1042              	.LVL114:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1043              		.loc 2 796 5 is_stmt 1 view .LVU296
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1044              		.loc 2 796 31 is_stmt 0 view .LVU297
 1045 04a8 3F4B     		ldr	r3, .L332+20
 1046 04aa ACFB0301 		umull	r0, r1, ip, r3
 1047 04ae 6446     		mov	r4, ip
 1048 04b0 E517     		asrs	r5, r4, #31
 1049 04b2 03FB0511 		mla	r1, r3, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1050              		.loc 2 796 10 view .LVU298
 1051 04b6 8319     		adds	r3, r0, r6
 1052 04b8 1493     		str	r3, [sp, #80]
 1053 04ba 41EB0703 		adc	r3, r1, r7
 1054 04be 1593     		str	r3, [sp, #84]
 1055              	.LVL115:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1056              		.loc 2 800 5 is_stmt 1 view .LVU299
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1057              		.loc 2 800 29 is_stmt 0 view .LVU300
 1058 04c0 DDE91445 		ldrd	r4, [sp, #80]
 1059 04c4 2346     		mov	r3, r4
 1060 04c6 2F46     		mov	r7, r5
 1061 04c8 002C     		cmp	r4, #0
 1062 04ca 75F10001 		sbcs	r1, r5, #0
 1063 04ce FFF62EAE 		blt	.L257
 1064              	.L34:
 1065 04d2 DB0F     		lsrs	r3, r3, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1066              		.loc 2 800 12 view .LVU301
 1067 04d4 43EA4703 		orr	r3, r3, r7, lsl #1
 1068              	.LVL116:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1069              		.loc 2 802 5 is_stmt 1 view .LVU302
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1070              		.loc 2 802 8 is_stmt 0 view .LVU303
 1071 04d8 3349     		ldr	r1, .L332+20
 1072 04da 8C45     		cmp	ip, r1
 1073 04dc 3FF42FAE 		beq	.L258
 1074              	.LVL117:
 1075              	.L35:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1076              		.loc 2 806 5 is_stmt 1 view .LVU304
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1077              		.loc 2 806 5 is_stmt 0 view .LVU305
 1078              	.LBE185:
ARM GAS  /tmp/ccCATllF.s 			page 45


 1079              	.LBE207:
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
 1080              		.loc 2 1074 5 view .LVU306
 1081 04e0 0EEA0303 		and	r3, lr, r3
 1082 04e4 2CEA0E07 		bic	r7, ip, lr
 1083 04e8 5F40     		eors	r7, r7, r3
 1084              	.LVL118:
1075:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(39332535)
 1085              		.loc 2 1075 5 is_stmt 1 view .LVU307
1075:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(39332535)
 1086              		.loc 2 1075 5 is_stmt 0 view .LVU308
 1087 04ea 12F0006C 		ands	ip, r2, #134217728
 1088 04ee 01D0     		beq	.L36
 1089 04f0 4FF0FF3C 		mov	ip, #-1
 1090              	.L36:
 1091              	.LVL119:
1075:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(39332535)
 1092              		.loc 2 1075 5 is_stmt 1 view .LVU309
 1093              	.LBB208:
 1094              	.LBI186:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1095              		.loc 2 785 30 view .LVU310
 1096              	.LBB188:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 1097              		.loc 2 787 5 view .LVU311
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1098              		.loc 2 789 5 view .LVU312
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1099              		.loc 2 791 5 view .LVU313
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1100              		.loc 2 791 8 is_stmt 0 view .LVU314
 1101 04f4 002F     		cmp	r7, #0
 1102 04f6 BFF629AE 		bge	.L259
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1103              		.loc 2 793 14 view .LVU315
 1104 04fa 264E     		ldr	r6, .L332
 1105 04fc 4FF0FF3E 		mov	lr, #-1
 1106              	.L37:
 1107              	.LVL120:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1108              		.loc 2 796 5 is_stmt 1 view .LVU316
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1109              		.loc 2 796 31 is_stmt 0 view .LVU317
 1110 0500 2A4B     		ldr	r3, .L332+24
 1111 0502 A7FB0301 		umull	r0, r1, r7, r3
 1112 0506 FD17     		asrs	r5, r7, #31
 1113 0508 03FB0511 		mla	r1, r3, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1114              		.loc 2 796 10 view .LVU318
 1115 050c 8319     		adds	r3, r0, r6
 1116 050e 1693     		str	r3, [sp, #88]
 1117 0510 41EB0E03 		adc	r3, r1, lr
 1118 0514 1793     		str	r3, [sp, #92]
 1119              	.LVL121:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1120              		.loc 2 800 5 is_stmt 1 view .LVU319
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccCATllF.s 			page 46


 1121              		.loc 2 800 29 is_stmt 0 view .LVU320
 1122 0516 DDE91645 		ldrd	r4, [sp, #88]
 1123 051a 2346     		mov	r3, r4
 1124 051c 2E46     		mov	r6, r5
 1125 051e 002C     		cmp	r4, #0
 1126 0520 75F10001 		sbcs	r1, r5, #0
 1127 0524 FFF617AE 		blt	.L260
 1128              	.L38:
 1129 0528 DB0F     		lsrs	r3, r3, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1130              		.loc 2 800 12 view .LVU321
 1131 052a 43EA4603 		orr	r3, r3, r6, lsl #1
 1132              	.LVL122:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1133              		.loc 2 802 5 is_stmt 1 view .LVU322
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1134              		.loc 2 802 8 is_stmt 0 view .LVU323
 1135 052e 1F49     		ldr	r1, .L332+24
 1136 0530 8F42     		cmp	r7, r1
 1137 0532 3FF418AE 		beq	.L261
 1138              	.LVL123:
 1139              	.L39:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1140              		.loc 2 806 5 is_stmt 1 view .LVU324
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1141              		.loc 2 806 5 is_stmt 0 view .LVU325
 1142              	.LBE188:
 1143              	.LBE208:
1075:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(39332535)
 1144              		.loc 2 1075 5 view .LVU326
 1145 0536 0CEA0303 		and	r3, ip, r3
 1146 053a 27EA0C06 		bic	r6, r7, ip
 1147 053e 5E40     		eors	r6, r6, r3
 1148              	.LVL124:
1076:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(720401)
 1149              		.loc 2 1076 5 is_stmt 1 view .LVU327
1076:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(720401)
 1150              		.loc 2 1076 5 is_stmt 0 view .LVU328
 1151 0540 12F08057 		ands	r7, r2, #268435456
 1152 0544 01D0     		beq	.L40
 1153 0546 4FF0FF37 		mov	r7, #-1
 1154              	.L40:
 1155              	.LVL125:
1076:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(720401)
 1156              		.loc 2 1076 5 is_stmt 1 view .LVU329
 1157              	.LBB209:
 1158              	.LBI189:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1159              		.loc 2 785 30 view .LVU330
 1160              	.LBB191:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 1161              		.loc 2 787 5 view .LVU331
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1162              		.loc 2 789 5 view .LVU332
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1163              		.loc 2 791 5 view .LVU333
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
ARM GAS  /tmp/ccCATllF.s 			page 47


 1164              		.loc 2 791 8 is_stmt 0 view .LVU334
 1165 054a 002E     		cmp	r6, #0
 1166 054c BFF612AE 		bge	.L262
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1167              		.loc 2 793 14 view .LVU335
 1168 0550 DFF840C0 		ldr	ip, .L332
 1169 0554 4FF0FF3E 		mov	lr, #-1
 1170              	.L41:
 1171              	.LVL126:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1172              		.loc 2 796 5 is_stmt 1 view .LVU336
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1173              		.loc 2 796 31 is_stmt 0 view .LVU337
 1174 0558 154B     		ldr	r3, .L332+28
 1175 055a A6FB0301 		umull	r0, r1, r6, r3
 1176 055e F517     		asrs	r5, r6, #31
 1177 0560 03FB0511 		mla	r1, r3, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1178              		.loc 2 796 10 view .LVU338
 1179 0564 10EB0C03 		adds	r3, r0, ip
 1180 0568 1893     		str	r3, [sp, #96]
 1181 056a 41EB0E03 		adc	r3, r1, lr
 1182 056e 1993     		str	r3, [sp, #100]
 1183              	.LVL127:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1184              		.loc 2 800 5 is_stmt 1 view .LVU339
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1185              		.loc 2 800 29 is_stmt 0 view .LVU340
 1186 0570 DDE91801 		ldrd	r0, [sp, #96]
 1187 0574 0346     		mov	r3, r0
 1188 0576 0C46     		mov	r4, r1
 1189 0578 0028     		cmp	r0, #0
 1190 057a 71F10005 		sbcs	r5, r1, #0
 1191 057e FFF6FEAD 		blt	.L263
 1192              	.L42:
 1193 0582 DB0F     		lsrs	r3, r3, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1194              		.loc 2 800 12 view .LVU341
 1195 0584 43EA4403 		orr	r3, r3, r4, lsl #1
 1196              	.LVL128:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1197              		.loc 2 802 5 is_stmt 1 view .LVU342
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1198              		.loc 2 802 8 is_stmt 0 view .LVU343
 1199 0588 0949     		ldr	r1, .L332+28
 1200 058a 8E42     		cmp	r6, r1
 1201 058c 3FF4FFAD 		beq	.L264
 1202 0590 10E0     		b	.L333
 1203              	.L334:
 1204 0592 00BF     		.align	2
 1205              	.L332:
 1206 0594 010000C0 		.word	-1073741823
 1207 0598 ABAAAA2A 		.word	715827883
 1208 059c 94A8F570 		.word	1895147668
 1209 05a0 7BBEAF63 		.word	1672461947
 1210 05a4 F2CBA24D 		.word	1302514674
 1211 05a8 6CAC162F 		.word	790015084
ARM GAS  /tmp/ccCATllF.s 			page 48


 1212 05ac A4AA5211 		.word	290630308
 1213 05b0 B72A5802 		.word	39332535
 1214              	.L333:
 1215              	.LVL129:
 1216              	.L43:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1217              		.loc 2 806 5 is_stmt 1 view .LVU344
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1218              		.loc 2 806 5 is_stmt 0 view .LVU345
 1219              	.LBE191:
 1220              	.LBE209:
1076:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(720401)
 1221              		.loc 2 1076 5 view .LVU346
 1222 05b4 3B40     		ands	r3, r3, r7
 1223 05b6 26EA0706 		bic	r6, r6, r7
 1224              	.LVL130:
1076:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(720401)
 1225              		.loc 2 1076 5 view .LVU347
 1226 05ba 7340     		eors	r3, r3, r6
 1227              	.LVL131:
1077:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(242)
 1228              		.loc 2 1077 5 is_stmt 1 view .LVU348
1077:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(242)
 1229              		.loc 2 1077 5 is_stmt 0 view .LVU349
 1230 05bc 12F00056 		ands	r6, r2, #536870912
 1231 05c0 01D0     		beq	.L44
 1232 05c2 4FF0FF36 		mov	r6, #-1
 1233              	.L44:
 1234              	.LVL132:
1077:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(242)
 1235              		.loc 2 1077 5 is_stmt 1 view .LVU350
 1236              	.LBB210:
 1237              	.LBI192:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1238              		.loc 2 785 30 view .LVU351
 1239              	.LBB194:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 1240              		.loc 2 787 5 view .LVU352
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1241              		.loc 2 789 5 view .LVU353
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1242              		.loc 2 791 5 view .LVU354
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1243              		.loc 2 791 8 is_stmt 0 view .LVU355
 1244 05c6 002B     		cmp	r3, #0
 1245 05c8 BFF6E8AD 		bge	.L265
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1246              		.loc 2 793 14 view .LVU356
 1247 05cc DFF8E8C0 		ldr	ip, .L335+4
 1248 05d0 4FF0FF3E 		mov	lr, #-1
 1249              	.L45:
 1250              	.LVL133:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1251              		.loc 2 796 5 is_stmt 1 view .LVU357
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1252              		.loc 2 796 31 is_stmt 0 view .LVU358
 1253 05d4 374F     		ldr	r7, .L335
ARM GAS  /tmp/ccCATllF.s 			page 49


 1254 05d6 A3FB0701 		umull	r0, r1, r3, r7
 1255 05da DD17     		asrs	r5, r3, #31
 1256 05dc 07FB0511 		mla	r1, r7, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1257              		.loc 2 796 10 view .LVU359
 1258 05e0 10EB0C04 		adds	r4, r0, ip
 1259 05e4 1A94     		str	r4, [sp, #104]
 1260 05e6 41EB0E01 		adc	r1, r1, lr
 1261 05ea 1B91     		str	r1, [sp, #108]
 1262              	.LVL134:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1263              		.loc 2 800 5 is_stmt 1 view .LVU360
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1264              		.loc 2 800 29 is_stmt 0 view .LVU361
 1265 05ec DDE91A9A 		ldrd	r9, [sp, #104]
 1266 05f0 4946     		mov	r1, r9
 1267 05f2 5446     		mov	r4, r10
 1268 05f4 B9F1000F 		cmp	r9, #0
 1269 05f8 7AF10000 		sbcs	r0, r10, #0
 1270 05fc FFF6D3AD 		blt	.L266
 1271              	.L46:
 1272 0600 C90F     		lsrs	r1, r1, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1273              		.loc 2 800 12 view .LVU362
 1274 0602 41EA4401 		orr	r1, r1, r4, lsl #1
 1275              	.LVL135:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1276              		.loc 2 802 5 is_stmt 1 view .LVU363
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1277              		.loc 2 802 8 is_stmt 0 view .LVU364
 1278 0606 2B48     		ldr	r0, .L335
 1279 0608 8342     		cmp	r3, r0
 1280 060a 3FF4D6AD 		beq	.L267
 1281              	.LVL136:
 1282              	.L47:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1283              		.loc 2 806 5 is_stmt 1 view .LVU365
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1284              		.loc 2 806 5 is_stmt 0 view .LVU366
 1285              	.LBE194:
 1286              	.LBE210:
1077:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(242)
 1287              		.loc 2 1077 5 view .LVU367
 1288 060e 3140     		ands	r1, r1, r6
 1289 0610 23EA0604 		bic	r4, r3, r6
 1290 0614 4C40     		eors	r4, r4, r1
 1291              	.LVL137:
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1292              		.loc 2 1078 5 is_stmt 1 view .LVU368
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1293              		.loc 2 1078 5 is_stmt 0 view .LVU369
 1294 0616 12F08042 		ands	r2, r2, #1073741824
 1295              	.LVL138:
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1296              		.loc 2 1078 5 view .LVU370
 1297 061a 01D0     		beq	.L48
 1298 061c 4FF0FF32 		mov	r2, #-1
ARM GAS  /tmp/ccCATllF.s 			page 50


 1299              	.L48:
 1300              	.LVL139:
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1301              		.loc 2 1078 5 is_stmt 1 view .LVU371
 1302              	.LBB211:
 1303              	.LBI195:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1304              		.loc 2 785 30 view .LVU372
 1305              	.LBB197:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 1306              		.loc 2 787 5 view .LVU373
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1307              		.loc 2 789 5 view .LVU374
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1308              		.loc 2 791 5 view .LVU375
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1309              		.loc 2 791 8 is_stmt 0 view .LVU376
 1310 0620 002C     		cmp	r4, #0
 1311 0622 BFF6D1AD 		bge	.L268
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1312              		.loc 2 793 14 view .LVU377
 1313 0626 244F     		ldr	r7, .L335+4
 1314 0628 4FF0FF3E 		mov	lr, #-1
 1315              	.L49:
 1316              	.LVL140:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1317              		.loc 2 796 5 is_stmt 1 view .LVU378
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1318              		.loc 2 796 19 is_stmt 0 view .LVU379
 1319 062c E117     		asrs	r1, r4, #31
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1320              		.loc 2 796 31 view .LVU380
 1321 062e 0E01     		lsls	r6, r1, #4
 1322 0630 2301     		lsls	r3, r4, #4
 1323 0632 46EA1475 		orr	r5, r6, r4, lsr #28
 1324 0636 1B1B     		subs	r3, r3, r4
 1325 0638 65EB0105 		sbc	r5, r5, r1
 1326 063c EE00     		lsls	r6, r5, #3
 1327 063e 46EA5376 		orr	r6, r6, r3, lsr #29
 1328 0642 4FEAC30C 		lsl	ip, r3, #3
 1329 0646 3546     		mov	r5, r6
 1330 0648 1CEB0403 		adds	r3, ip, r4
 1331 064c 41EB0505 		adc	r5, r1, r5
 1332 0650 DB18     		adds	r3, r3, r3
 1333 0652 6D41     		adcs	r5, r5, r5
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1334              		.loc 2 796 10 view .LVU381
 1335 0654 DB19     		adds	r3, r3, r7
 1336 0656 1C93     		str	r3, [sp, #112]
 1337 0658 45EB0E03 		adc	r3, r5, lr
 1338 065c 1D93     		str	r3, [sp, #116]
 1339              	.LVL141:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1340              		.loc 2 800 5 is_stmt 1 view .LVU382
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1341              		.loc 2 800 29 is_stmt 0 view .LVU383
 1342 065e DDE91C56 		ldrd	r5, [sp, #112]
ARM GAS  /tmp/ccCATllF.s 			page 51


 1343 0662 2B46     		mov	r3, r5
 1344 0664 3146     		mov	r1, r6
 1345 0666 002D     		cmp	r5, #0
 1346 0668 76F10000 		sbcs	r0, r6, #0
 1347 066c FFF6B1AD 		blt	.L269
 1348              	.L50:
 1349 0670 DB0F     		lsrs	r3, r3, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1350              		.loc 2 800 12 view .LVU384
 1351 0672 43EA4103 		orr	r3, r3, r1, lsl #1
 1352              	.LVL142:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1353              		.loc 2 802 5 is_stmt 1 view .LVU385
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1354              		.loc 2 802 8 is_stmt 0 view .LVU386
 1355 0676 F22C     		cmp	r4, #242
 1356 0678 3FF4B3AD 		beq	.L270
 1357              	.LVL143:
 1358              	.L51:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1359              		.loc 2 806 5 is_stmt 1 view .LVU387
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1360              		.loc 2 806 5 is_stmt 0 view .LVU388
 1361              	.LBE197:
 1362              	.LBE211:
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1363              		.loc 2 1078 5 view .LVU389
 1364 067c 1340     		ands	r3, r3, r2
 1365 067e 24EA0202 		bic	r2, r4, r2
 1366              	.LVL144:
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1367              		.loc 2 1078 5 view .LVU390
 1368 0682 5340     		eors	r3, r3, r2
 1369              	.LVL145:
 1370              		.loc 2 1082 5 is_stmt 1 view .LVU391
 1371              		.loc 2 1082 12 is_stmt 0 view .LVU392
 1372 0684 029A     		ldr	r2, [sp, #8]
 1373 0686 002A     		cmp	r2, #0
 1374 0688 7FF4B2AD 		bne	.L174
 1375 068c 4FF0FF31 		mov	r1, #-1
 1376              	.L52:
 1377              	.LVL146:
1083:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 1378              		.loc 2 1083 5 is_stmt 1 view .LVU393
 1379              		.loc 2 1083 12 is_stmt 0 view .LVU394
 1380 0690 21F00040 		bic	r0, r1, #-2147483648
 1381 0694 C943     		mvns	r1, r1
 1382              	.LVL147:
 1383              		.loc 2 1083 12 view .LVU395
 1384 0696 0B40     		ands	r3, r3, r1
 1385              	.LVL148:
 1386              		.loc 2 1083 12 view .LVU396
 1387 0698 4340     		eors	r3, r3, r0
 1388              	.LVL149:
 1389              		.loc 2 1083 12 view .LVU397
 1390              	.LBE212:
 1391              	.LBE217:
ARM GAS  /tmp/ccCATllF.s 			page 52


 1392              	.LBB218:
 1393              	.LBI213:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1394              		.loc 2 850 30 is_stmt 1 view .LVU398
 1395              	.LBB215:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 1396              		.loc 2 852 5 view .LVU399
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1397              		.loc 2 853 5 view .LVU400
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1398              		.loc 2 854 5 view .LVU401
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1399              		.loc 2 854 13 is_stmt 0 view .LVU402
 1400 069a C3F30B02 		ubfx	r2, r3, #0, #12
 1401              	.LVL150:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1402              		.loc 2 857 5 is_stmt 1 view .LVU403
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 1403              		.loc 2 860 5 view .LVU404
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1404              		.loc 2 861 5 view .LVU405
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1405              		.loc 2 861 8 is_stmt 0 view .LVU406
 1406 069e 1B13     		asrs	r3, r3, #12
 1407              	.LVL151:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1408              		.loc 2 861 8 view .LVU407
 1409 06a0 3FF5A8AD 		bmi	.L175
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 1410              		.loc 2 860 13 view .LVU408
 1411 06a4 40F2FF71 		movw	r1, #2047
 1412              	.LVL152:
 1413              	.L53:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1414              		.loc 2 865 5 is_stmt 1 view .LVU409
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1415              		.loc 2 865 8 is_stmt 0 view .LVU410
 1416 06a8 8A42     		cmp	r2, r1
 1417 06aa 7FF7A6AD 		ble	.L54
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1418              		.loc 2 867 9 is_stmt 1 view .LVU411
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1419              		.loc 2 867 15 is_stmt 0 view .LVU412
 1420 06ae 0133     		adds	r3, r3, #1
 1421              	.LVL153:
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1422              		.loc 2 867 15 view .LVU413
 1423 06b0 A3E5     		b	.L54
 1424              	.L336:
 1425 06b2 00BF     		.align	2
 1426              	.L335:
 1427 06b4 11FE0A00 		.word	720401
 1428 06b8 010000C0 		.word	-1073741823
 1429              	.LVL154:
 1430              	.L236:
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1431              		.loc 2 867 15 view .LVU414
ARM GAS  /tmp/ccCATllF.s 			page 53


 1432 06bc DDF8F0A0 		ldr	r10, [sp, #240]
 1433              	.LBE215:
 1434              	.LBE218:
  76:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****             }
  77:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         }
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c **** 
  79:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         const int32_t headroom = CLZ((uint32_t)sum);
 1435              		.loc 1 79 9 is_stmt 1 view .LVU415
 1436              	.LVL155:
 1437              	.LBB219:
 1438              	.LBI219:
 1439              		.file 3 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h"
   1:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * SPDX-FileCopyrightText: Copyright 2023 Arm Limited and/or its affiliates <open-source-office@arm
   3:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
   4:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * SPDX-License-Identifier: Apache-2.0
   5:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
   6:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * not use this file except in compliance with the License.
   8:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * You may obtain a copy of the License at
   9:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  10:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  12:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Unless required by applicable law or agreed to in writing, software
  13:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * See the License for the specific language governing permissions and
  16:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * limitations under the License.
  17:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
  18:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  19:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /* ----------------------------------------------------------------------
  20:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Project:      CMSIS NN Library
  21:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Title:        arm_nn_compiler.h
  22:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Description:  Generic compiler header
  23:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  24:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * $Date:        31 January 2023
  25:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * $Revision:    V.1.1.0
  26:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  27:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Target :  Arm(R) M-Profile Architecture
  28:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * -------------------------------------------------------------------- */
  29:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  30:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #ifndef ARM_NN_COMPILER_H
  31:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #define ARM_NN_COMPILER_H
  32:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #include <stdint.h>
  33:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  34:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
  35:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  36:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * @brief Arm C-Language Extension(ACLE) Includes
  37:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  38:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
  39:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  40:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  41:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  42:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ASM
  43:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ASM __asm
  44:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  45:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __INLINE
ARM GAS  /tmp/ccCATllF.s 			page 54


  46:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __INLINE __inline
  47:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  48:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
  49:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static __inline
  50:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  51:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
  52:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE __attribute__((always_inline)) static __inline
  53:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  54:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __RESTRICT
  55:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __RESTRICT __restrict
  56:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  57:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  58:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(__ICCARM__)
  59:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  60:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // #warning IAR support is not tested
  61:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ASM
  62:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ASM __asm
  63:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  64:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __INLINE
  65:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __INLINE inline
  66:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  67:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
  68:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static inline
  69:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  70:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __FORCEINLINE
  71:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __FORCEINLINE _Pragma("inline=forced")
  72:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  73:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
  74:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE __FORCEINLINE __STATIC_INLINE
  75:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  76:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __RESTRICT
  77:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __RESTRICT restrict
  78:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  79:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  80:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(_MSC_VER)
  81:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  82:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Build for non Arm Cortex-M processors is not tested or supported.
  83:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Use this section to stub any macros or intrinsics
  84:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #warning Unsupported compiler
  85:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
  86:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE static __forceinline
  87:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  88:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
  89:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static __inline
  90:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  91:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ALIGNED
  92:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ALIGNED(x) __declspec(align(x))
  93:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  94:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  95:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(__GNUC__)
  96:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  97:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ASM
  98:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ASM __asm
  99:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 100:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __INLINE
 101:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __INLINE inline
 102:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
ARM GAS  /tmp/ccCATllF.s 			page 55


 103:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
 104:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static inline
 105:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 106:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
 107:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE __attribute__((always_inline)) static inline
 108:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 109:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __RESTRICT
 110:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __RESTRICT __restrict
 111:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 112:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 113:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #else
 114:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 115:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #error Unsupported compiler. Add support as needed
 116:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 117:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 118:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 119:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
 120:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 121:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * @brief Compiler specific diagnostic adjustment / fixes if applicable
 122:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 123:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
 124:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 125:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // Note: __ARM_ARCH is used with M-profile architecture as the target here.
 126:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__GNUC__)
 127:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #if (__GNUC__ == 12 && (__GNUC_MINOR__ <= 2)) && defined(__ARM_ARCH)
 128:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         // Workaround for 'Internal Compiler Error' on Arm GNU Toolchain rel 12.2.x
 129:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         // https://gcc.gnu.org/pipermail/gcc-patches/2022-December/607963.html
 130:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define ARM_GCC_12_2_ICE
 131:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 132:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 133:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 134:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if ((__ARM_FEATURE_MVE & 3) == 3) || (__ARM_FEATURE_MVE & 1)
 135:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #include <arm_mve.h>
 136:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 137:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 138:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__ARM_ARCH) || defined(__ARM_ACLE)
 139:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #include <arm_acle.h>
 140:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 141:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 142:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
 143:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 144:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * @brief ACLE and Intrinsics
 145:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 146:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
 147:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 148:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // Note: Have __GNUC__, that is used to check for GCC , checks at the end
 149:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // as __GNUC__ is defined by non-GCC compilers as well
 150:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 151:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /* Common intrinsics for all architectures */
 152:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) || defined(__ICCARM__)
 153:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define CLZ __clz
 154:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(__GNUC__)
 155:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
 156:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \brief   Count leading zeros
 157:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \details Counts the number of leading zeros of a data value.
 158:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \param [in]  value  Value to count the leading zeros
 159:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \return             number of leading zeros in value
ARM GAS  /tmp/ccCATllF.s 			page 56


 160:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
 161:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint8_t CLZ(uint32_t value)
 1440              		.loc 3 161 30 view .LVU416
 1441              	.LBB220:
 162:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 163:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 164:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        __builtin_clz(0) is undefined behaviour, so handle this case specially.
 165:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        This guarantees Arm-compatible results if compiling on a non-Arm
 166:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        target, and ensures the compiler doesn't decide to activate any
 167:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        optimisations using the logic "value was passed to __builtin_clz, so it
 168:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        is non-zero".
 169:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 170:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        single CLZ instruction.
 171:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****      */
 172:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (value == 0U)
 1442              		.loc 3 172 5 view .LVU417
 1443              		.loc 3 172 8 is_stmt 0 view .LVU418
 1444 06c0 BAF1000F 		cmp	r10, #0
 1445 06c4 00F0A581 		beq	.L176
 173:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 174:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         return 32U;
 175:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 176:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return __builtin_clz(value);
 1446              		.loc 3 176 5 is_stmt 1 view .LVU419
 1447              		.loc 3 176 12 is_stmt 0 view .LVU420
 1448 06c8 BAFA8AF3 		clz	r3, r10
 1449              	.L56:
 1450              	.LVL156:
 1451              		.loc 3 176 12 view .LVU421
 1452              	.LBE220:
 1453              	.LBE219:
  80:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         const int32_t bits_over_unit = ACCUM_BITS - headroom + 23;
 1454              		.loc 1 80 9 is_stmt 1 view .LVU422
 1455              		.loc 1 80 23 is_stmt 0 view .LVU423
 1456 06cc C3F12302 		rsb	r2, r3, #35
 1457 06d0 3D92     		str	r2, [sp, #244]
 1458              	.LVL157:
  81:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         const int32_t shifted_scale = ONE_OVER1((sum << headroom) - (1 << 31));
 1459              		.loc 1 81 9 is_stmt 1 view .LVU424
 1460              		.loc 1 81 39 is_stmt 0 view .LVU425
 1461 06d2 0AFA03F3 		lsl	r3, r10, r3
 1462              	.LVL158:
 1463              		.loc 1 81 39 view .LVU426
 1464 06d6 03F10041 		add	r1, r3, #-2147483648
 1465              	.LVL159:
 1466              	.LBB222:
 1467              	.LBI222:
1084:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
1085:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1086:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_mult_by_power_of_two(const int32_t val, const int32_t exp)
1087:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
1088:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t thresh = ((1 << (31 - exp)) - 1);
1089:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = val << exp;
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), NN_Q31_MAX, result);
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
1092:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
1093:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
ARM GAS  /tmp/ccCATllF.s 			page 57


1094:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1095:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_one_over_one_plus_x_for_x_in_0_1(int32_t val)
 1468              		.loc 2 1095 30 is_stmt 1 view .LVU427
 1469              	.LBB223:
1096:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
1097:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int64_t sum = (int64_t)val + (int64_t)NN_Q31_MAX;
 1470              		.loc 2 1097 5 view .LVU428
 1471              		.loc 2 1097 19 is_stmt 0 view .LVU429
 1472 06da 6FF00042 		mvn	r2, #-2147483648
 1473              	.LVL160:
 1474              		.loc 2 1097 19 view .LVU430
 1475 06de 0023     		movs	r3, #0
 1476 06e0 5218     		adds	r2, r2, r1
 1477 06e2 43EBE173 		adc	r3, r3, r1, asr #31
 1478              	.LVL161:
1098:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t half_denominator = (int32_t)((sum + (sum >= 0 ? 1 : -1)) / 2L);
 1479              		.loc 2 1098 5 is_stmt 1 view .LVU431
 1480              		.loc 2 1098 69 is_stmt 0 view .LVU432
 1481 06e6 002A     		cmp	r2, #0
 1482 06e8 73F10001 		sbcs	r1, r3, #0
 1483              	.LVL162:
 1484              		.loc 2 1098 69 view .LVU433
 1485 06ec C0F29381 		blt	.L177
 1486 06f0 0121     		movs	r1, #1
 1487 06f2 0020     		movs	r0, #0
 1488              	.L57:
 1489              		.loc 2 1098 53 view .LVU434
 1490 06f4 5118     		adds	r1, r2, r1
 1491 06f6 3E91     		str	r1, [sp, #248]
 1492 06f8 4341     		adcs	r3, r3, r0
 1493 06fa 3F93     		str	r3, [sp, #252]
 1494              		.loc 2 1098 76 view .LVU435
 1495 06fc DDE93E45 		ldrd	r4, [sp, #248]
 1496 0700 E90F     		lsrs	r1, r5, #31
 1497 0702 6218     		adds	r2, r4, r1
 1498              	.LVL163:
 1499              		.loc 2 1098 76 view .LVU436
 1500 0704 45F10003 		adc	r3, r5, #0
 1501 0708 5108     		lsrs	r1, r2, #1
 1502 070a 41EAC371 		orr	r1, r1, r3, lsl #31
 1503              		.loc 2 1098 19 view .LVU437
 1504 070e 0A46     		mov	r2, r1
 1505              	.LVL164:
1099:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t x = 1515870810 + MUL_SAT(half_denominator, -1010580540);
 1506              		.loc 2 1099 5 is_stmt 1 view .LVU438
 1507              	.LBB224:
 1508              	.LBI224:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1509              		.loc 2 785 30 view .LVU439
 1510              	.LBB225:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 1511              		.loc 2 787 5 view .LVU440
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1512              		.loc 2 789 5 view .LVU441
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1513              		.loc 2 791 5 view .LVU442
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
ARM GAS  /tmp/ccCATllF.s 			page 58


 1514              		.loc 2 791 8 is_stmt 0 view .LVU443
 1515 0710 0029     		cmp	r1, #0
 1516 0712 C0F28481 		blt	.L271
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1517              		.loc 2 793 14 view .LVU444
 1518 0716 E44C     		ldr	r4, .L337
 1519 0718 4FF0FF35 		mov	r5, #-1
 1520              	.L58:
 1521              	.LVL165:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1522              		.loc 2 796 5 is_stmt 1 view .LVU445
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1523              		.loc 2 796 19 is_stmt 0 view .LVU446
 1524 071c D117     		asrs	r1, r2, #31
 1525              	.LVL166:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1526              		.loc 2 796 19 view .LVU447
 1527 071e 1646     		mov	r6, r2
 1528 0720 0F46     		mov	r7, r1
 1529 0722 CDE90267 		strd	r6, [sp, #8]
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1530              		.loc 2 796 31 view .LVU448
 1531 0726 E148     		ldr	r0, .L337+4
 1532 0728 5342     		rsbs	r3, r2, #0
 1533 072a 00FB0133 		mla	r3, r0, r1, r3
 1534 072e A2FB0001 		umull	r0, r1, r2, r0
 1535 0732 1944     		add	r1, r1, r3
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1536              		.loc 2 796 10 view .LVU449
 1537 0734 0319     		adds	r3, r0, r4
 1538 0736 4093     		str	r3, [sp, #256]
 1539 0738 41EB0503 		adc	r3, r1, r5
 1540 073c 4193     		str	r3, [sp, #260]
 1541              	.LVL167:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1542              		.loc 2 800 5 is_stmt 1 view .LVU450
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1543              		.loc 2 800 29 is_stmt 0 view .LVU451
 1544 073e DDE94045 		ldrd	r4, [sp, #256]
 1545 0742 2346     		mov	r3, r4
 1546 0744 2946     		mov	r1, r5
 1547 0746 002C     		cmp	r4, #0
 1548 0748 75F10000 		sbcs	r0, r5, #0
 1549 074c C0F26B81 		blt	.L272
 1550              	.L59:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1551              		.loc 2 800 29 view .LVU452
 1552 0750 DB0F     		lsrs	r3, r3, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1553              		.loc 2 800 12 view .LVU453
 1554 0752 43EA4103 		orr	r3, r3, r1, lsl #1
 1555              	.LVL168:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1556              		.loc 2 802 5 is_stmt 1 view .LVU454
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1557              		.loc 2 802 8 is_stmt 0 view .LVU455
 1558 0756 12F13C3F 		cmn	r2, #1010580540
ARM GAS  /tmp/ccCATllF.s 			page 59


 1559 075a 00F06C81 		beq	.L273
 1560              	.LVL169:
 1561              	.L60:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1562              		.loc 2 806 5 is_stmt 1 view .LVU456
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1563              		.loc 2 806 5 is_stmt 0 view .LVU457
 1564              	.LBE225:
 1565              	.LBE224:
 1566              		.loc 2 1099 13 view .LVU458
 1567 075e 03F15A33 		add	r3, r3, #1515870810
 1568              	.LVL170:
1100:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1101:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t shift = (1 << 29);
 1569              		.loc 2 1101 5 is_stmt 1 view .LVU459
1102:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 1570              		.loc 2 1102 5 view .LVU460
 1571              	.LBB227:
 1572              	.LBI227:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1573              		.loc 2 785 30 view .LVU461
 1574              	.LBB228:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 1575              		.loc 2 787 5 view .LVU462
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1576              		.loc 2 789 5 view .LVU463
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1577              		.loc 2 791 5 view .LVU464
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1578              		.loc 2 791 9 is_stmt 0 view .LVU465
 1579 0762 4FEAD278 		lsr	r8, r2, #31
 1580              	.LVL171:
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1581              		.loc 2 791 9 view .LVU466
 1582 0766 DF0F     		lsrs	r7, r3, #31
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1583              		.loc 2 791 8 view .LVU467
 1584 0768 B7EBD27F 		cmp	r7, r2, lsr #31
 1585 076c 00F06A81 		beq	.L274
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1586              		.loc 2 793 14 view .LVU468
 1587 0770 DFF834C3 		ldr	ip, .L337
 1588 0774 4FF0FF3E 		mov	lr, #-1
 1589              	.L61:
 1590              	.LVL172:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1591              		.loc 2 796 5 is_stmt 1 view .LVU469
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1592              		.loc 2 796 31 is_stmt 0 view .LVU470
 1593 0778 DD17     		asrs	r5, r3, #31
 1594 077a 02FB05F6 		mul	r6, r2, r5
 1595 077e 0399     		ldr	r1, [sp, #12]
 1596 0780 03FB0166 		mla	r6, r3, r1, r6
 1597 0784 A2FB0301 		umull	r0, r1, r2, r3
 1598 0788 3144     		add	r1, r1, r6
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1599              		.loc 2 796 10 view .LVU471
ARM GAS  /tmp/ccCATllF.s 			page 60


 1600 078a 10EB0C06 		adds	r6, r0, ip
 1601 078e 4296     		str	r6, [sp, #264]
 1602 0790 41EB0E01 		adc	r1, r1, lr
 1603 0794 4391     		str	r1, [sp, #268]
 1604              	.LVL173:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1605              		.loc 2 800 5 is_stmt 1 view .LVU472
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1606              		.loc 2 800 29 is_stmt 0 view .LVU473
 1607 0796 DDE9429A 		ldrd	r9, [sp, #264]
 1608 079a 4946     		mov	r1, r9
 1609 079c 5046     		mov	r0, r10
 1610 079e B9F1000F 		cmp	r9, #0
 1611 07a2 7AF10006 		sbcs	r6, r10, #0
 1612 07a6 C0F25281 		blt	.L275
 1613              	.L62:
 1614 07aa C90F     		lsrs	r1, r1, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1615              		.loc 2 800 12 view .LVU474
 1616 07ac 41EA4000 		orr	r0, r1, r0, lsl #1
 1617              	.LVL174:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1618              		.loc 2 802 5 is_stmt 1 view .LVU475
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1619              		.loc 2 802 8 is_stmt 0 view .LVU476
 1620 07b0 9A42     		cmp	r2, r3
 1621 07b2 00F05681 		beq	.L276
 1622              	.LVL175:
 1623              	.L63:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1624              		.loc 2 806 5 is_stmt 1 view .LVU477
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1625              		.loc 2 806 5 is_stmt 0 view .LVU478
 1626              	.LBE228:
 1627              	.LBE227:
 1628              		.loc 2 1102 10 view .LVU479
 1629 07b6 C0F1005C 		rsb	ip, r0, #536870912
 1630              	.LVL176:
 1631              	.LBB230:
 1632              	.LBI230:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1633              		.loc 2 785 30 is_stmt 1 view .LVU480
 1634              	.LBB231:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 1635              		.loc 2 787 5 view .LVU481
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1636              		.loc 2 789 5 view .LVU482
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1637              		.loc 2 791 5 view .LVU483
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1638              		.loc 2 791 8 is_stmt 0 view .LVU484
 1639 07ba B7EBDC7F 		cmp	r7, ip, lsr #31
 1640 07be 00F05781 		beq	.L277
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1641              		.loc 2 793 14 view .LVU485
 1642 07c2 B94E     		ldr	r6, .L337
 1643 07c4 4FF0FF37 		mov	r7, #-1
ARM GAS  /tmp/ccCATllF.s 			page 61


 1644              	.L64:
 1645              	.LVL177:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1646              		.loc 2 796 5 is_stmt 1 view .LVU486
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1647              		.loc 2 796 31 is_stmt 0 view .LVU487
 1648 07c8 6046     		mov	r0, ip
 1649 07ca C117     		asrs	r1, r0, #31
 1650 07cc 0CFB05F4 		mul	r4, ip, r5
 1651 07d0 03FB0144 		mla	r4, r3, r1, r4
 1652 07d4 ACFB0301 		umull	r0, r1, ip, r3
 1653 07d8 2144     		add	r1, r1, r4
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1654              		.loc 2 796 10 view .LVU488
 1655 07da 8419     		adds	r4, r0, r6
 1656 07dc 4494     		str	r4, [sp, #272]
 1657 07de 7941     		adcs	r1, r1, r7
 1658 07e0 4591     		str	r1, [sp, #276]
 1659              	.LVL178:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1660              		.loc 2 800 5 is_stmt 1 view .LVU489
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1661              		.loc 2 800 29 is_stmt 0 view .LVU490
 1662 07e2 DDE94456 		ldrd	r5, [sp, #272]
 1663 07e6 2C46     		mov	r4, r5
 1664 07e8 3146     		mov	r1, r6
 1665 07ea 002D     		cmp	r5, #0
 1666 07ec 76F10000 		sbcs	r0, r6, #0
 1667 07f0 C0F24281 		blt	.L278
 1668              	.L65:
 1669 07f4 E40F     		lsrs	r4, r4, #31
 1670 07f6 44EA4104 		orr	r4, r4, r1, lsl #1
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1671              		.loc 2 800 12 view .LVU491
 1672 07fa 2046     		mov	r0, r4
 1673              	.LVL179:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1674              		.loc 2 802 5 is_stmt 1 view .LVU492
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1675              		.loc 2 806 5 view .LVU493
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1676              		.loc 2 806 5 is_stmt 0 view .LVU494
 1677              	.LBE231:
 1678              	.LBE230:
 1679              	.LBB233:
 1680              	.LBI233:
1086:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1681              		.loc 2 1086 30 is_stmt 1 view .LVU495
 1682              	.LBB234:
1088:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = val << exp;
 1683              		.loc 2 1088 5 view .LVU496
1089:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), NN_Q31_MAX, result);
 1684              		.loc 2 1089 5 view .LVU497
1089:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), NN_Q31_MAX, result);
 1685              		.loc 2 1089 13 is_stmt 0 view .LVU498
 1686 07fc A100     		lsls	r1, r4, #2
 1687              	.LVL180:
ARM GAS  /tmp/ccCATllF.s 			page 62


1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 1688              		.loc 2 1090 5 is_stmt 1 view .LVU499
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 1689              		.loc 2 1090 14 is_stmt 0 view .LVU500
 1690 07fe B4F1005F 		cmp	r4, #536870912
 1691 0802 C0F24181 		blt	.L183
 1692 0806 6FF00044 		mvn	r4, #-2147483648
 1693              	.L66:
 1694 080a B0F1005F 		cmp	r0, #536870912
 1695 080e C0F23D81 		blt	.L184
 1696 0812 0025     		movs	r5, #0
 1697              	.L67:
 1698 0814 2940     		ands	r1, r1, r5
 1699              	.LVL181:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 1700              		.loc 2 1090 12 view .LVU501
 1701 0816 4C40     		eors	r4, r4, r1
 1702              	.LVL182:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 1703              		.loc 2 1091 5 is_stmt 1 view .LVU502
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 1704              		.loc 2 1091 14 is_stmt 0 view .LVU503
 1705 0818 B0F1604F 		cmp	r0, #-536870912
 1706 081c 00F33981 		bgt	.L185
 1707 0820 4FF00046 		mov	r6, #-2147483648
 1708              	.L68:
 1709 0824 B0F1604F 		cmp	r0, #-536870912
 1710 0828 00F33581 		bgt	.L186
 1711 082c 0021     		movs	r1, #0
 1712              	.L69:
 1713 082e 0C40     		ands	r4, r4, r1
 1714              	.LVL183:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 1715              		.loc 2 1091 12 view .LVU504
 1716 0830 7440     		eors	r4, r4, r6
 1717              	.LVL184:
1092:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1718              		.loc 2 1092 5 is_stmt 1 view .LVU505
1092:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1719              		.loc 2 1092 5 is_stmt 0 view .LVU506
 1720              	.LBE234:
 1721              	.LBE233:
 1722              		.loc 2 1102 7 view .LVU507
 1723 0832 2344     		add	r3, r3, r4
 1724              	.LVL185:
1103:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 1725              		.loc 2 1103 5 is_stmt 1 view .LVU508
 1726              	.LBB236:
 1727              	.LBI236:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1728              		.loc 2 785 30 view .LVU509
 1729              	.LBB237:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 1730              		.loc 2 787 5 view .LVU510
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1731              		.loc 2 789 5 view .LVU511
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
ARM GAS  /tmp/ccCATllF.s 			page 63


 1732              		.loc 2 791 5 view .LVU512
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1733              		.loc 2 791 9 is_stmt 0 view .LVU513
 1734 0834 4FEAD37C 		lsr	ip, r3, #31
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1735              		.loc 2 791 8 view .LVU514
 1736 0838 B8EBD37F 		cmp	r8, r3, lsr #31
 1737 083c 00F02E81 		beq	.L279
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1738              		.loc 2 793 14 view .LVU515
 1739 0840 994F     		ldr	r7, .L337
 1740 0842 4FF0FF3E 		mov	lr, #-1
 1741              	.L70:
 1742              	.LVL186:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1743              		.loc 2 796 5 is_stmt 1 view .LVU516
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1744              		.loc 2 796 31 is_stmt 0 view .LVU517
 1745 0846 DD17     		asrs	r5, r3, #31
 1746 0848 02FB05F6 		mul	r6, r2, r5
 1747 084c 0399     		ldr	r1, [sp, #12]
 1748 084e 03FB0166 		mla	r6, r3, r1, r6
 1749 0852 A2FB0301 		umull	r0, r1, r2, r3
 1750 0856 3144     		add	r1, r1, r6
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1751              		.loc 2 796 10 view .LVU518
 1752 0858 C619     		adds	r6, r0, r7
 1753 085a 4696     		str	r6, [sp, #280]
 1754 085c 41EB0E01 		adc	r1, r1, lr
 1755 0860 4791     		str	r1, [sp, #284]
 1756              	.LVL187:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1757              		.loc 2 800 5 is_stmt 1 view .LVU519
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1758              		.loc 2 800 29 is_stmt 0 view .LVU520
 1759 0862 DDE94667 		ldrd	r6, [sp, #280]
 1760 0866 3146     		mov	r1, r6
 1761 0868 3846     		mov	r0, r7
 1762 086a 002E     		cmp	r6, #0
 1763 086c 77F1000E 		sbcs	lr, r7, #0
 1764 0870 C0F21E81 		blt	.L280
 1765              	.L71:
 1766 0874 C90F     		lsrs	r1, r1, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1767              		.loc 2 800 12 view .LVU521
 1768 0876 41EA4001 		orr	r1, r1, r0, lsl #1
 1769              	.LVL188:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1770              		.loc 2 802 5 is_stmt 1 view .LVU522
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1771              		.loc 2 802 8 is_stmt 0 view .LVU523
 1772 087a 9A42     		cmp	r2, r3
 1773 087c 00F02081 		beq	.L281
 1774              	.LVL189:
 1775              	.L72:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1776              		.loc 2 806 5 is_stmt 1 view .LVU524
ARM GAS  /tmp/ccCATllF.s 			page 64


 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1777              		.loc 2 806 5 is_stmt 0 view .LVU525
 1778              	.LBE237:
 1779              	.LBE236:
 1780              		.loc 2 1103 10 view .LVU526
 1781 0880 C1F10056 		rsb	r6, r1, #536870912
 1782              	.LVL190:
 1783              	.LBB239:
 1784              	.LBI239:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1785              		.loc 2 785 30 is_stmt 1 view .LVU527
 1786              	.LBB240:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 1787              		.loc 2 787 5 view .LVU528
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1788              		.loc 2 789 5 view .LVU529
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1789              		.loc 2 791 5 view .LVU530
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1790              		.loc 2 791 8 is_stmt 0 view .LVU531
 1791 0884 BCEBD67F 		cmp	ip, r6, lsr #31
 1792 0888 00F02181 		beq	.L282
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1793              		.loc 2 793 14 view .LVU532
 1794 088c 864F     		ldr	r7, .L337
 1795 088e 4FF0FF3C 		mov	ip, #-1
 1796              	.L73:
 1797              	.LVL191:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1798              		.loc 2 796 5 is_stmt 1 view .LVU533
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1799              		.loc 2 796 31 is_stmt 0 view .LVU534
 1800 0892 06FB05F4 		mul	r4, r6, r5
 1801 0896 F117     		asrs	r1, r6, #31
 1802 0898 03FB0144 		mla	r4, r3, r1, r4
 1803 089c A6FB0301 		umull	r0, r1, r6, r3
 1804 08a0 2144     		add	r1, r1, r4
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1805              		.loc 2 796 10 view .LVU535
 1806 08a2 C419     		adds	r4, r0, r7
 1807 08a4 4894     		str	r4, [sp, #288]
 1808 08a6 41EB0C01 		adc	r1, r1, ip
 1809 08aa 4991     		str	r1, [sp, #292]
 1810              	.LVL192:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1811              		.loc 2 800 5 is_stmt 1 view .LVU536
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1812              		.loc 2 800 29 is_stmt 0 view .LVU537
 1813 08ac DDE9489A 		ldrd	r9, [sp, #288]
 1814 08b0 4846     		mov	r0, r9
 1815 08b2 5446     		mov	r4, r10
 1816 08b4 B9F1000F 		cmp	r9, #0
 1817 08b8 7AF10001 		sbcs	r1, r10, #0
 1818 08bc C0F20C81 		blt	.L283
 1819              	.L74:
 1820 08c0 C10F     		lsrs	r1, r0, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccCATllF.s 			page 65


 1821              		.loc 2 800 12 view .LVU538
 1822 08c2 41EA4401 		orr	r1, r1, r4, lsl #1
 1823              	.LVL193:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1824              		.loc 2 802 5 is_stmt 1 view .LVU539
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1825              		.loc 2 802 8 is_stmt 0 view .LVU540
 1826 08c6 B342     		cmp	r3, r6
 1827 08c8 00F00F81 		beq	.L284
 1828              	.L75:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1829              		.loc 2 806 5 is_stmt 1 view .LVU541
 1830              	.LVL194:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1831              		.loc 2 806 5 is_stmt 0 view .LVU542
 1832              	.LBE240:
 1833              	.LBE239:
 1834              	.LBB242:
 1835              	.LBI242:
1086:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1836              		.loc 2 1086 30 is_stmt 1 view .LVU543
 1837              	.LBB243:
1088:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = val << exp;
 1838              		.loc 2 1088 5 view .LVU544
1089:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), NN_Q31_MAX, result);
 1839              		.loc 2 1089 5 view .LVU545
1089:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), NN_Q31_MAX, result);
 1840              		.loc 2 1089 13 is_stmt 0 view .LVU546
 1841 08cc 8800     		lsls	r0, r1, #2
 1842              	.LVL195:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 1843              		.loc 2 1090 5 is_stmt 1 view .LVU547
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 1844              		.loc 2 1090 14 is_stmt 0 view .LVU548
 1845 08ce B1F1005F 		cmp	r1, #536870912
 1846 08d2 C0F21481 		blt	.L191
 1847 08d6 6FF00045 		mvn	r5, #-2147483648
 1848              	.LVL196:
 1849              	.L76:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 1850              		.loc 2 1090 14 view .LVU549
 1851 08da B1F1005F 		cmp	r1, #536870912
 1852 08de C0F21081 		blt	.L192
 1853 08e2 0024     		movs	r4, #0
 1854              	.L77:
 1855 08e4 2040     		ands	r0, r0, r4
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 1856              		.loc 2 1090 12 view .LVU550
 1857 08e6 4540     		eors	r5, r5, r0
 1858              	.LVL197:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 1859              		.loc 2 1091 5 is_stmt 1 view .LVU551
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 1860              		.loc 2 1091 14 is_stmt 0 view .LVU552
 1861 08e8 B1F1604F 		cmp	r1, #-536870912
 1862 08ec 00F30C81 		bgt	.L193
 1863 08f0 4FF00046 		mov	r6, #-2147483648
ARM GAS  /tmp/ccCATllF.s 			page 66


 1864              	.L78:
 1865 08f4 B1F1604F 		cmp	r1, #-536870912
 1866 08f8 00F30881 		bgt	.L194
 1867 08fc 0020     		movs	r0, #0
 1868              	.L79:
 1869 08fe 0540     		ands	r5, r5, r0
 1870              	.LVL198:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 1871              		.loc 2 1091 12 view .LVU553
 1872 0900 7540     		eors	r5, r5, r6
 1873              	.LVL199:
1092:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1874              		.loc 2 1092 5 is_stmt 1 view .LVU554
1092:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1875              		.loc 2 1092 5 is_stmt 0 view .LVU555
 1876              	.LBE243:
 1877              	.LBE242:
 1878              		.loc 2 1103 7 view .LVU556
 1879 0902 2B44     		add	r3, r3, r5
 1880              	.LVL200:
1104:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 1881              		.loc 2 1104 5 is_stmt 1 view .LVU557
 1882              	.LBB245:
 1883              	.LBI245:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1884              		.loc 2 785 30 view .LVU558
 1885              	.LBB246:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 1886              		.loc 2 787 5 view .LVU559
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1887              		.loc 2 789 5 view .LVU560
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1888              		.loc 2 791 5 view .LVU561
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1889              		.loc 2 791 9 is_stmt 0 view .LVU562
 1890 0904 DF0F     		lsrs	r7, r3, #31
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1891              		.loc 2 791 8 view .LVU563
 1892 0906 B8EBD37F 		cmp	r8, r3, lsr #31
 1893 090a 00F00281 		beq	.L285
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1894              		.loc 2 793 14 view .LVU564
 1895 090e DFF898C1 		ldr	ip, .L337
 1896 0912 4FF0FF3E 		mov	lr, #-1
 1897              	.L80:
 1898              	.LVL201:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1899              		.loc 2 796 5 is_stmt 1 view .LVU565
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1900              		.loc 2 796 31 is_stmt 0 view .LVU566
 1901 0916 DD17     		asrs	r5, r3, #31
 1902 0918 02FB05F6 		mul	r6, r2, r5
 1903 091c 0399     		ldr	r1, [sp, #12]
 1904 091e 03FB0166 		mla	r6, r3, r1, r6
 1905 0922 A2FB0301 		umull	r0, r1, r2, r3
 1906 0926 3144     		add	r1, r1, r6
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccCATllF.s 			page 67


 1907              		.loc 2 796 10 view .LVU567
 1908 0928 10EB0C06 		adds	r6, r0, ip
 1909 092c 4A96     		str	r6, [sp, #296]
 1910 092e 41EB0E01 		adc	r1, r1, lr
 1911 0932 4B91     		str	r1, [sp, #300]
 1912              	.LVL202:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1913              		.loc 2 800 5 is_stmt 1 view .LVU568
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1914              		.loc 2 800 29 is_stmt 0 view .LVU569
 1915 0934 DDE94A89 		ldrd	r8, [sp, #296]
 1916 0938 4146     		mov	r1, r8
 1917 093a 4846     		mov	r0, r9
 1918 093c B8F1000F 		cmp	r8, #0
 1919 0940 79F10006 		sbcs	r6, r9, #0
 1920 0944 C0F2EA80 		blt	.L286
 1921              	.L81:
 1922 0948 C90F     		lsrs	r1, r1, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1923              		.loc 2 800 12 view .LVU570
 1924 094a 41EA4001 		orr	r1, r1, r0, lsl #1
 1925              	.LVL203:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1926              		.loc 2 802 5 is_stmt 1 view .LVU571
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1927              		.loc 2 802 8 is_stmt 0 view .LVU572
 1928 094e 9A42     		cmp	r2, r3
 1929 0950 00F0EE80 		beq	.L287
 1930              	.LVL204:
 1931              	.L82:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1932              		.loc 2 806 5 is_stmt 1 view .LVU573
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1933              		.loc 2 806 5 is_stmt 0 view .LVU574
 1934              	.LBE246:
 1935              	.LBE245:
 1936              		.loc 2 1104 10 view .LVU575
 1937 0954 C1F10052 		rsb	r2, r1, #536870912
 1938              	.LVL205:
 1939              	.LBB248:
 1940              	.LBI248:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1941              		.loc 2 785 30 is_stmt 1 view .LVU576
 1942              	.LBB249:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 1943              		.loc 2 787 5 view .LVU577
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1944              		.loc 2 789 5 view .LVU578
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1945              		.loc 2 791 5 view .LVU579
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1946              		.loc 2 791 8 is_stmt 0 view .LVU580
 1947 0958 B7EBD27F 		cmp	r7, r2, lsr #31
 1948 095c 00F0EF80 		beq	.L288
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1949              		.loc 2 793 14 view .LVU581
 1950 0960 514E     		ldr	r6, .L337
ARM GAS  /tmp/ccCATllF.s 			page 68


 1951 0962 4FF0FF37 		mov	r7, #-1
 1952              	.L83:
 1953              	.LVL206:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1954              		.loc 2 796 5 is_stmt 1 view .LVU582
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1955              		.loc 2 796 31 is_stmt 0 view .LVU583
 1956 0966 02FB05F4 		mul	r4, r2, r5
 1957 096a D117     		asrs	r1, r2, #31
 1958 096c 03FB0144 		mla	r4, r3, r1, r4
 1959 0970 A2FB0301 		umull	r0, r1, r2, r3
 1960 0974 2144     		add	r1, r1, r4
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1961              		.loc 2 796 10 view .LVU584
 1962 0976 8419     		adds	r4, r0, r6
 1963 0978 4C94     		str	r4, [sp, #304]
 1964 097a 7941     		adcs	r1, r1, r7
 1965 097c 4D91     		str	r1, [sp, #308]
 1966              	.LVL207:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1967              		.loc 2 800 5 is_stmt 1 view .LVU585
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1968              		.loc 2 800 29 is_stmt 0 view .LVU586
 1969 097e DDE94C56 		ldrd	r5, [sp, #304]
 1970 0982 2846     		mov	r0, r5
 1971 0984 3446     		mov	r4, r6
 1972 0986 002D     		cmp	r5, #0
 1973 0988 76F10001 		sbcs	r1, r6, #0
 1974 098c C0F2DB80 		blt	.L289
 1975              	.L84:
 1976 0990 C10F     		lsrs	r1, r0, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1977              		.loc 2 800 12 view .LVU587
 1978 0992 41EA4401 		orr	r1, r1, r4, lsl #1
 1979              	.LVL208:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1980              		.loc 2 802 5 is_stmt 1 view .LVU588
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1981              		.loc 2 802 8 is_stmt 0 view .LVU589
 1982 0996 9342     		cmp	r3, r2
 1983 0998 00F0DD80 		beq	.L290
 1984              	.L85:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1985              		.loc 2 806 5 is_stmt 1 view .LVU590
 1986              	.LVL209:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1987              		.loc 2 806 5 is_stmt 0 view .LVU591
 1988              	.LBE249:
 1989              	.LBE248:
 1990              	.LBB251:
 1991              	.LBI251:
1086:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1992              		.loc 2 1086 30 is_stmt 1 view .LVU592
 1993              	.LBB252:
1088:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = val << exp;
 1994              		.loc 2 1088 5 view .LVU593
1089:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), NN_Q31_MAX, result);
ARM GAS  /tmp/ccCATllF.s 			page 69


 1995              		.loc 2 1089 5 view .LVU594
1089:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), NN_Q31_MAX, result);
 1996              		.loc 2 1089 13 is_stmt 0 view .LVU595
 1997 099c 8A00     		lsls	r2, r1, #2
 1998              	.LVL210:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 1999              		.loc 2 1090 5 is_stmt 1 view .LVU596
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2000              		.loc 2 1090 14 is_stmt 0 view .LVU597
 2001 099e B1F1005F 		cmp	r1, #536870912
 2002 09a2 C0F2E280 		blt	.L199
 2003 09a6 6FF00044 		mvn	r4, #-2147483648
 2004              	.LVL211:
 2005              	.L86:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2006              		.loc 2 1090 14 view .LVU598
 2007 09aa B1F1005F 		cmp	r1, #536870912
 2008 09ae C0F2DE80 		blt	.L200
 2009 09b2 0020     		movs	r0, #0
 2010              	.L87:
 2011 09b4 0240     		ands	r2, r2, r0
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2012              		.loc 2 1090 12 view .LVU599
 2013 09b6 5440     		eors	r4, r4, r2
 2014              	.LVL212:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2015              		.loc 2 1091 5 is_stmt 1 view .LVU600
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2016              		.loc 2 1091 14 is_stmt 0 view .LVU601
 2017 09b8 B1F1604F 		cmp	r1, #-536870912
 2018 09bc 00F3DA80 		bgt	.L201
 2019 09c0 4FF00045 		mov	r5, #-2147483648
 2020              	.L88:
 2021 09c4 B1F1604F 		cmp	r1, #-536870912
 2022 09c8 00F3D680 		bgt	.L202
 2023 09cc 0022     		movs	r2, #0
 2024              	.L89:
 2025 09ce 1440     		ands	r4, r4, r2
 2026              	.LVL213:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2027              		.loc 2 1091 12 view .LVU602
 2028 09d0 6C40     		eors	r4, r4, r5
 2029              	.LVL214:
1092:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2030              		.loc 2 1092 5 is_stmt 1 view .LVU603
1092:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2031              		.loc 2 1092 5 is_stmt 0 view .LVU604
 2032              	.LBE252:
 2033              	.LBE251:
 2034              		.loc 2 1104 7 view .LVU605
 2035 09d2 2344     		add	r3, r3, r4
 2036              	.LVL215:
1105:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1106:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return MUL_POW2(x, 1);
 2037              		.loc 2 1106 5 is_stmt 1 view .LVU606
 2038              	.LBB254:
 2039              	.LBI254:
ARM GAS  /tmp/ccCATllF.s 			page 70


1086:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 2040              		.loc 2 1086 30 view .LVU607
 2041              	.LBB255:
1088:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = val << exp;
 2042              		.loc 2 1088 5 view .LVU608
1089:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), NN_Q31_MAX, result);
 2043              		.loc 2 1089 5 view .LVU609
1089:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), NN_Q31_MAX, result);
 2044              		.loc 2 1089 13 is_stmt 0 view .LVU610
 2045 09d4 5800     		lsls	r0, r3, #1
 2046              	.LVL216:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2047              		.loc 2 1090 5 is_stmt 1 view .LVU611
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2048              		.loc 2 1090 14 is_stmt 0 view .LVU612
 2049 09d6 B3F1804F 		cmp	r3, #1073741824
 2050 09da C0F2D080 		blt	.L203
 2051 09de 6FF00041 		mvn	r1, #-2147483648
 2052              	.L90:
 2053 09e2 B3F1804F 		cmp	r3, #1073741824
 2054 09e6 C0F2CC80 		blt	.L204
 2055 09ea 0022     		movs	r2, #0
 2056              	.L91:
 2057 09ec 0240     		ands	r2, r2, r0
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2058              		.loc 2 1090 12 view .LVU613
 2059 09ee 4A40     		eors	r2, r2, r1
 2060              	.LVL217:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2061              		.loc 2 1091 5 is_stmt 1 view .LVU614
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2062              		.loc 2 1091 14 is_stmt 0 view .LVU615
 2063 09f0 B3F1404F 		cmp	r3, #-1073741824
 2064 09f4 00F3C880 		bgt	.L205
 2065 09f8 4FF00041 		mov	r1, #-2147483648
 2066              	.L92:
 2067 09fc B3F1404F 		cmp	r3, #-1073741824
 2068 0a00 00F3C480 		bgt	.L206
 2069 0a04 0023     		movs	r3, #0
 2070              	.LVL218:
 2071              	.L93:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2072              		.loc 2 1091 14 view .LVU616
 2073 0a06 1A40     		ands	r2, r2, r3
 2074              	.LVL219:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2075              		.loc 2 1091 12 view .LVU617
 2076 0a08 82EA0108 		eor	r8, r2, r1
 2077              	.LVL220:
1092:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2078              		.loc 2 1092 5 is_stmt 1 view .LVU618
1092:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2079              		.loc 2 1092 5 is_stmt 0 view .LVU619
 2080              	.LBE255:
 2081              	.LBE254:
 2082              	.LBE223:
 2083              	.LBE222:
ARM GAS  /tmp/ccCATllF.s 			page 71


  82:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c **** 
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         for (col = 0; col < row_size; ++col)
 2084              		.loc 1 83 9 is_stmt 1 view .LVU620
 2085              		.loc 1 83 18 is_stmt 0 view .LVU621
 2086 0a0c 4FF0000A 		mov	r10, #0
 2087              		.loc 1 83 9 view .LVU622
 2088 0a10 BEE1     		b	.L94
 2089              	.LVL221:
 2090              	.L176:
 2091              	.LBB269:
 2092              	.LBB221:
 174:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 2093              		.loc 3 174 16 view .LVU623
 2094 0a12 2023     		movs	r3, #32
 2095 0a14 5AE6     		b	.L56
 2096              	.LVL222:
 2097              	.L177:
 174:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 2098              		.loc 3 174 16 view .LVU624
 2099              	.LBE221:
 2100              	.LBE269:
 2101              	.LBB270:
 2102              	.LBB268:
1098:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t x = 1515870810 + MUL_SAT(half_denominator, -1010580540);
 2103              		.loc 2 1098 69 view .LVU625
 2104 0a16 4FF0FF31 		mov	r1, #-1
 2105 0a1a 0846     		mov	r0, r1
 2106 0a1c 6AE6     		b	.L57
 2107              	.LVL223:
 2108              	.L271:
 2109              	.LBB257:
 2110              	.LBB226:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2111              		.loc 2 789 13 view .LVU626
 2112 0a1e 4FF08044 		mov	r4, #1073741824
 2113 0a22 0025     		movs	r5, #0
 2114 0a24 7AE6     		b	.L58
 2115              	.LVL224:
 2116              	.L272:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2117              		.loc 2 800 29 view .LVU627
 2118 0a26 6FF00043 		mvn	r3, #-2147483648
 2119 0a2a E318     		adds	r3, r4, r3
 2120 0a2c 4FF00001 		mov	r1, #0
 2121 0a30 45EB0101 		adc	r1, r5, r1
 2122 0a34 8CE6     		b	.L59
 2123              	.LVL225:
 2124              	.L273:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2125              		.loc 2 802 20 view .LVU628
 2126 0a36 B2F1004F 		cmp	r2, #-2147483648
 2127 0a3a 7FF490AE 		bne	.L60
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2128              		.loc 2 804 16 view .LVU629
 2129 0a3e 6FF00043 		mvn	r3, #-2147483648
 2130              	.LVL226:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
ARM GAS  /tmp/ccCATllF.s 			page 72


 2131              		.loc 2 804 16 view .LVU630
 2132 0a42 8CE6     		b	.L60
 2133              	.LVL227:
 2134              	.L274:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2135              		.loc 2 804 16 view .LVU631
 2136              	.LBE226:
 2137              	.LBE257:
 2138              	.LBB258:
 2139              	.LBB229:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2140              		.loc 2 789 13 view .LVU632
 2141 0a44 4FF0804C 		mov	ip, #1073741824
 2142 0a48 4FF0000E 		mov	lr, #0
 2143 0a4c 94E6     		b	.L61
 2144              	.LVL228:
 2145              	.L275:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2146              		.loc 2 800 29 view .LVU633
 2147 0a4e 6FF00041 		mvn	r1, #-2147483648
 2148 0a52 19EB0101 		adds	r1, r9, r1
 2149 0a56 4FF00000 		mov	r0, #0
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2150              		.loc 2 800 29 view .LVU634
 2151 0a5a 5646     		mov	r6, r10
 2152 0a5c 46EB0000 		adc	r0, r6, r0
 2153 0a60 A3E6     		b	.L62
 2154              	.LVL229:
 2155              	.L276:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2156              		.loc 2 802 20 view .LVU635
 2157 0a62 B2F1004F 		cmp	r2, #-2147483648
 2158 0a66 7FF4A6AE 		bne	.L63
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2159              		.loc 2 804 16 view .LVU636
 2160 0a6a 6FF00040 		mvn	r0, #-2147483648
 2161              	.LVL230:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2162              		.loc 2 804 16 view .LVU637
 2163 0a6e A2E6     		b	.L63
 2164              	.LVL231:
 2165              	.L277:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2166              		.loc 2 804 16 view .LVU638
 2167              	.LBE229:
 2168              	.LBE258:
 2169              	.LBB259:
 2170              	.LBB232:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2171              		.loc 2 789 13 view .LVU639
 2172 0a70 4FF08046 		mov	r6, #1073741824
 2173 0a74 0027     		movs	r7, #0
 2174 0a76 A7E6     		b	.L64
 2175              	.LVL232:
 2176              	.L278:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2177              		.loc 2 800 29 view .LVU640
ARM GAS  /tmp/ccCATllF.s 			page 73


 2178 0a78 6FF00044 		mvn	r4, #-2147483648
 2179 0a7c 2C19     		adds	r4, r5, r4
 2180 0a7e 4FF00001 		mov	r1, #0
 2181 0a82 46EB0101 		adc	r1, r6, r1
 2182 0a86 B5E6     		b	.L65
 2183              	.LVL233:
 2184              	.L183:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2185              		.loc 2 800 29 view .LVU641
 2186              	.LBE232:
 2187              	.LBE259:
 2188              	.LBB260:
 2189              	.LBB235:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2190              		.loc 2 1090 14 view .LVU642
 2191 0a88 0024     		movs	r4, #0
 2192 0a8a BEE6     		b	.L66
 2193              	.L184:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2194              		.loc 2 1090 14 view .LVU643
 2195 0a8c 4FF0FF35 		mov	r5, #-1
 2196 0a90 C0E6     		b	.L67
 2197              	.LVL234:
 2198              	.L185:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2199              		.loc 2 1091 14 view .LVU644
 2200 0a92 0026     		movs	r6, #0
 2201 0a94 C6E6     		b	.L68
 2202              	.L186:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2203              		.loc 2 1091 14 view .LVU645
 2204 0a96 4FF0FF31 		mov	r1, #-1
 2205 0a9a C8E6     		b	.L69
 2206              	.LVL235:
 2207              	.L279:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2208              		.loc 2 1091 14 view .LVU646
 2209              	.LBE235:
 2210              	.LBE260:
 2211              	.LBB261:
 2212              	.LBB238:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2213              		.loc 2 789 13 view .LVU647
 2214 0a9c 4FF08047 		mov	r7, #1073741824
 2215 0aa0 4FF0000E 		mov	lr, #0
 2216 0aa4 CFE6     		b	.L70
 2217              	.L338:
 2218 0aa6 00BF     		.align	2
 2219              	.L337:
 2220 0aa8 010000C0 		.word	-1073741823
 2221 0aac C4C3C3C3 		.word	-1010580540
 2222              	.LVL236:
 2223              	.L280:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2224              		.loc 2 800 29 view .LVU648
 2225 0ab0 6FF00041 		mvn	r1, #-2147483648
 2226 0ab4 7118     		adds	r1, r6, r1
ARM GAS  /tmp/ccCATllF.s 			page 74


 2227 0ab6 4FF00000 		mov	r0, #0
 2228 0aba 47EB0000 		adc	r0, r7, r0
 2229 0abe D9E6     		b	.L71
 2230              	.LVL237:
 2231              	.L281:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2232              		.loc 2 802 20 view .LVU649
 2233 0ac0 B2F1004F 		cmp	r2, #-2147483648
 2234 0ac4 7FF4DCAE 		bne	.L72
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2235              		.loc 2 804 16 view .LVU650
 2236 0ac8 6FF00041 		mvn	r1, #-2147483648
 2237              	.LVL238:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2238              		.loc 2 804 16 view .LVU651
 2239 0acc D8E6     		b	.L72
 2240              	.LVL239:
 2241              	.L282:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2242              		.loc 2 804 16 view .LVU652
 2243              	.LBE238:
 2244              	.LBE261:
 2245              	.LBB262:
 2246              	.LBB241:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2247              		.loc 2 789 13 view .LVU653
 2248 0ace 4FF08047 		mov	r7, #1073741824
 2249 0ad2 4FF0000C 		mov	ip, #0
 2250 0ad6 DCE6     		b	.L73
 2251              	.LVL240:
 2252              	.L283:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2253              		.loc 2 800 29 view .LVU654
 2254 0ad8 6FF00040 		mvn	r0, #-2147483648
 2255 0adc 19EB0000 		adds	r0, r9, r0
 2256 0ae0 4FF00001 		mov	r1, #0
 2257 0ae4 4AEB0104 		adc	r4, r10, r1
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2258              		.loc 2 800 29 view .LVU655
 2259 0ae8 EAE6     		b	.L74
 2260              	.LVL241:
 2261              	.L284:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2262              		.loc 2 802 20 view .LVU656
 2263 0aea B3F1004F 		cmp	r3, #-2147483648
 2264 0aee 7FF4EDAE 		bne	.L75
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2265              		.loc 2 804 16 view .LVU657
 2266 0af2 6FF00041 		mvn	r1, #-2147483648
 2267              	.LVL242:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2268              		.loc 2 804 16 view .LVU658
 2269              	.LBE241:
 2270              	.LBE262:
 2271              	.LBB263:
 2272              	.LBB244:
1089:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), NN_Q31_MAX, result);
ARM GAS  /tmp/ccCATllF.s 			page 75


 2273              		.loc 2 1089 13 view .LVU659
 2274 0af6 6FF00300 		mvn	r0, #3
 2275              	.LVL243:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2276              		.loc 2 1090 14 view .LVU660
 2277 0afa 0D46     		mov	r5, r1
 2278 0afc EDE6     		b	.L76
 2279              	.LVL244:
 2280              	.L191:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2281              		.loc 2 1090 14 view .LVU661
 2282 0afe 0025     		movs	r5, #0
 2283 0b00 EBE6     		b	.L76
 2284              	.LVL245:
 2285              	.L192:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2286              		.loc 2 1090 14 view .LVU662
 2287 0b02 4FF0FF34 		mov	r4, #-1
 2288 0b06 EDE6     		b	.L77
 2289              	.LVL246:
 2290              	.L193:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2291              		.loc 2 1091 14 view .LVU663
 2292 0b08 0026     		movs	r6, #0
 2293 0b0a F3E6     		b	.L78
 2294              	.L194:
 2295 0b0c 4FF0FF30 		mov	r0, #-1
 2296 0b10 F5E6     		b	.L79
 2297              	.LVL247:
 2298              	.L285:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2299              		.loc 2 1091 14 view .LVU664
 2300              	.LBE244:
 2301              	.LBE263:
 2302              	.LBB264:
 2303              	.LBB247:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2304              		.loc 2 789 13 view .LVU665
 2305 0b12 4FF0804C 		mov	ip, #1073741824
 2306 0b16 4FF0000E 		mov	lr, #0
 2307 0b1a FCE6     		b	.L80
 2308              	.LVL248:
 2309              	.L286:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2310              		.loc 2 800 29 view .LVU666
 2311 0b1c 6FF00041 		mvn	r1, #-2147483648
 2312 0b20 18EB0101 		adds	r1, r8, r1
 2313 0b24 4FF00000 		mov	r0, #0
 2314 0b28 4E46     		mov	r6, r9
 2315 0b2a 46EB0000 		adc	r0, r6, r0
 2316 0b2e 0BE7     		b	.L81
 2317              	.LVL249:
 2318              	.L287:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2319              		.loc 2 802 20 view .LVU667
 2320 0b30 B2F1004F 		cmp	r2, #-2147483648
 2321 0b34 7FF40EAF 		bne	.L82
ARM GAS  /tmp/ccCATllF.s 			page 76


 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2322              		.loc 2 804 16 view .LVU668
 2323 0b38 6FF00041 		mvn	r1, #-2147483648
 2324              	.LVL250:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2325              		.loc 2 804 16 view .LVU669
 2326 0b3c 0AE7     		b	.L82
 2327              	.LVL251:
 2328              	.L288:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2329              		.loc 2 804 16 view .LVU670
 2330              	.LBE247:
 2331              	.LBE264:
 2332              	.LBB265:
 2333              	.LBB250:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2334              		.loc 2 789 13 view .LVU671
 2335 0b3e 4FF08046 		mov	r6, #1073741824
 2336 0b42 0027     		movs	r7, #0
 2337 0b44 0FE7     		b	.L83
 2338              	.LVL252:
 2339              	.L289:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2340              		.loc 2 800 29 view .LVU672
 2341 0b46 6FF00040 		mvn	r0, #-2147483648
 2342 0b4a 2818     		adds	r0, r5, r0
 2343 0b4c 4FF00001 		mov	r1, #0
 2344 0b50 46EB0104 		adc	r4, r6, r1
 2345 0b54 1CE7     		b	.L84
 2346              	.LVL253:
 2347              	.L290:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2348              		.loc 2 802 20 view .LVU673
 2349 0b56 B3F1004F 		cmp	r3, #-2147483648
 2350 0b5a 7FF41FAF 		bne	.L85
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2351              		.loc 2 804 16 view .LVU674
 2352 0b5e 6FF00041 		mvn	r1, #-2147483648
 2353              	.LVL254:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2354              		.loc 2 804 16 view .LVU675
 2355              	.LBE250:
 2356              	.LBE265:
 2357              	.LBB266:
 2358              	.LBB253:
1089:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), NN_Q31_MAX, result);
 2359              		.loc 2 1089 13 view .LVU676
 2360 0b62 6FF00302 		mvn	r2, #3
 2361              	.LVL255:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2362              		.loc 2 1090 14 view .LVU677
 2363 0b66 0C46     		mov	r4, r1
 2364              	.LVL256:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2365              		.loc 2 1090 14 view .LVU678
 2366 0b68 1FE7     		b	.L86
 2367              	.LVL257:
ARM GAS  /tmp/ccCATllF.s 			page 77


 2368              	.L199:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2369              		.loc 2 1090 14 view .LVU679
 2370 0b6a 0024     		movs	r4, #0
 2371 0b6c 1DE7     		b	.L86
 2372              	.LVL258:
 2373              	.L200:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2374              		.loc 2 1090 14 view .LVU680
 2375 0b6e 4FF0FF30 		mov	r0, #-1
 2376 0b72 1FE7     		b	.L87
 2377              	.LVL259:
 2378              	.L201:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2379              		.loc 2 1091 14 view .LVU681
 2380 0b74 0025     		movs	r5, #0
 2381 0b76 25E7     		b	.L88
 2382              	.L202:
 2383 0b78 4FF0FF32 		mov	r2, #-1
 2384 0b7c 27E7     		b	.L89
 2385              	.LVL260:
 2386              	.L203:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2387              		.loc 2 1091 14 view .LVU682
 2388              	.LBE253:
 2389              	.LBE266:
 2390              	.LBB267:
 2391              	.LBB256:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2392              		.loc 2 1090 14 view .LVU683
 2393 0b7e 0021     		movs	r1, #0
 2394 0b80 2FE7     		b	.L90
 2395              	.L204:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2396              		.loc 2 1090 14 view .LVU684
 2397 0b82 4FF0FF32 		mov	r2, #-1
 2398 0b86 31E7     		b	.L91
 2399              	.LVL261:
 2400              	.L205:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2401              		.loc 2 1091 14 view .LVU685
 2402 0b88 0021     		movs	r1, #0
 2403 0b8a 37E7     		b	.L92
 2404              	.L206:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2405              		.loc 2 1091 14 view .LVU686
 2406 0b8c 4FF0FF33 		mov	r3, #-1
 2407              	.LVL262:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2408              		.loc 2 1091 14 view .LVU687
 2409 0b90 39E7     		b	.L93
 2410              	.LVL263:
 2411              	.L292:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2412              		.loc 2 1091 14 view .LVU688
 2413              	.LBE256:
 2414              	.LBE267:
ARM GAS  /tmp/ccCATllF.s 			page 78


 2415              	.LBE268:
 2416              	.LBE270:
 2417              	.LBB271:
 2418              	.LBB272:
 2419              	.LBB273:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2420              		.loc 2 789 13 view .LVU689
 2421 0b92 4FF08040 		mov	r0, #1073741824
 2422 0b96 0024     		movs	r4, #0
 2423 0b98 14E1     		b	.L96
 2424              	.LVL264:
 2425              	.L293:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2426              		.loc 2 800 29 view .LVU690
 2427 0b9a 6FF00043 		mvn	r3, #-2147483648
 2428 0b9e E318     		adds	r3, r4, r3
 2429 0ba0 4FF00002 		mov	r2, #0
 2430 0ba4 45EB0202 		adc	r2, r5, r2
 2431 0ba8 23E1     		b	.L97
 2432              	.LVL265:
 2433              	.L294:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2434              		.loc 2 802 20 view .LVU691
 2435 0baa B1F1004F 		cmp	r1, #-2147483648
 2436 0bae 40F02681 		bne	.L98
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2437              		.loc 2 804 16 view .LVU692
 2438 0bb2 6FF00049 		mvn	r9, #-2147483648
 2439              	.LVL266:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2440              		.loc 2 804 16 view .LVU693
 2441 0bb6 22E1     		b	.L98
 2442              	.LVL267:
 2443              	.L295:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2444              		.loc 2 804 16 view .LVU694
 2445              	.LBE273:
 2446              	.LBE272:
 2447              	.LBB275:
 2448              	.LBB276:
 2449              	.LBB277:
 2450              	.LBB278:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2451              		.loc 2 800 29 view .LVU695
 2452 0bb8 6FF00040 		mvn	r0, #-2147483648
 2453 0bbc 2018     		adds	r0, r4, r0
 2454 0bbe 4FF00003 		mov	r3, #0
 2455 0bc2 45EB0303 		adc	r3, r5, r3
 2456 0bc6 3BE1     		b	.L99
 2457              	.LVL268:
 2458              	.L296:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2459              		.loc 2 800 29 view .LVU696
 2460              	.LBE278:
 2461              	.LBE277:
 2462              	.LBB280:
 2463              	.LBB281:
ARM GAS  /tmp/ccCATllF.s 			page 79


 2464 0bc8 6FF00040 		mvn	r0, #-2147483648
 2465 0bcc 3018     		adds	r0, r6, r0
 2466 0bce 4FF00001 		mov	r1, #0
 2467 0bd2 47EB010E 		adc	lr, r7, r1
 2468 0bd6 4EE1     		b	.L100
 2469              	.LVL269:
 2470              	.L297:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2471              		.loc 2 804 16 view .LVU697
 2472 0bd8 6FF00041 		mvn	r1, #-2147483648
 2473              	.LVL270:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2474              		.loc 2 804 16 view .LVU698
 2475 0bdc 52E1     		b	.L101
 2476              	.LVL271:
 2477              	.L210:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2478              		.loc 2 804 16 view .LVU699
 2479              	.LBE281:
 2480              	.LBE280:
 2481              	.LBB283:
 2482              	.LBB284:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2483              		.loc 2 863 18 view .LVU700
 2484 0bde 4FF0020E 		mov	lr, #2
 2485 0be2 56E1     		b	.L102
 2486              	.LVL272:
 2487              	.L298:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2488              		.loc 2 863 18 view .LVU701
 2489              	.LBE284:
 2490              	.LBE283:
 2491              	.LBB286:
 2492              	.LBB287:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2493              		.loc 2 789 13 view .LVU702
 2494 0be4 4FF08040 		mov	r0, #1073741824
 2495 0be8 4FF0000E 		mov	lr, #0
 2496 0bec 5DE1     		b	.L104
 2497              	.LVL273:
 2498              	.L299:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2499              		.loc 2 800 29 view .LVU703
 2500 0bee 6FF00040 		mvn	r0, #-2147483648
 2501 0bf2 2818     		adds	r0, r5, r0
 2502 0bf4 4FF00004 		mov	r4, #0
 2503 0bf8 46EB0404 		adc	r4, r6, r4
 2504 0bfc 6BE1     		b	.L105
 2505              	.LVL274:
 2506              	.L300:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2507              		.loc 2 802 20 view .LVU704
 2508 0bfe B3F1004F 		cmp	r3, #-2147483648
 2509 0c02 40F06E81 		bne	.L106
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2510              		.loc 2 804 16 view .LVU705
 2511 0c06 6FF00040 		mvn	r0, #-2147483648
ARM GAS  /tmp/ccCATllF.s 			page 80


 2512              	.LVL275:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2513              		.loc 2 804 16 view .LVU706
 2514 0c0a 6AE1     		b	.L106
 2515              	.LVL276:
 2516              	.L301:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2517              		.loc 2 804 16 view .LVU707
 2518              	.LBE287:
 2519              	.LBE286:
 2520              	.LBB289:
 2521              	.LBB290:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2522              		.loc 2 789 13 view .LVU708
 2523 0c0c 4FF08045 		mov	r5, #1073741824
 2524 0c10 0024     		movs	r4, #0
 2525 0c12 6CE1     		b	.L107
 2526              	.LVL277:
 2527              	.L302:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2528              		.loc 2 800 29 view .LVU709
 2529 0c14 6FF00041 		mvn	r1, #-2147483648
 2530 0c18 6118     		adds	r1, r4, r1
 2531 0c1a 4FF00000 		mov	r0, #0
 2532 0c1e 45EB0000 		adc	r0, r5, r0
 2533 0c22 7EE1     		b	.L108
 2534              	.LVL278:
 2535              	.L303:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2536              		.loc 2 802 20 view .LVU710
 2537 0c24 B6F1004F 		cmp	r6, #-2147483648
 2538 0c28 40F08281 		bne	.L109
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2539              		.loc 2 804 16 view .LVU711
 2540 0c2c 6FF00041 		mvn	r1, #-2147483648
 2541              	.LVL279:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2542              		.loc 2 804 16 view .LVU712
 2543 0c30 7EE1     		b	.L109
 2544              	.LVL280:
 2545              	.L215:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2546              		.loc 2 804 16 view .LVU713
 2547              	.LBE290:
 2548              	.LBE289:
 2549              	.LBB292:
 2550              	.LBB293:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2551              		.loc 2 863 18 view .LVU714
 2552 0c32 0123     		movs	r3, #1
 2553              	.LVL281:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2554              		.loc 2 863 18 view .LVU715
 2555 0c34 83E1     		b	.L110
 2556              	.LVL282:
 2557              	.L304:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
ARM GAS  /tmp/ccCATllF.s 			page 81


 2558              		.loc 2 863 18 view .LVU716
 2559              	.LBE293:
 2560              	.LBE292:
 2561              	.LBB295:
 2562              	.LBB296:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2563              		.loc 2 789 13 view .LVU717
 2564 0c36 4FF08046 		mov	r6, #1073741824
 2565 0c3a 0027     		movs	r7, #0
 2566 0c3c 89E1     		b	.L112
 2567              	.LVL283:
 2568              	.L305:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2569              		.loc 2 800 29 view .LVU718
 2570 0c3e 6FF00043 		mvn	r3, #-2147483648
 2571 0c42 E318     		adds	r3, r4, r3
 2572 0c44 4FF00001 		mov	r1, #0
 2573 0c48 45EB0101 		adc	r1, r5, r1
 2574 0c4c 96E1     		b	.L113
 2575              	.LVL284:
 2576              	.L306:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2577              		.loc 2 800 29 view .LVU719
 2578              	.LBE296:
 2579              	.LBE295:
 2580              	.LBB298:
 2581              	.LBB299:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2582              		.loc 2 789 13 view .LVU720
 2583 0c4e 4FF08046 		mov	r6, #1073741824
 2584 0c52 4FF0000C 		mov	ip, #0
 2585 0c56 A1E1     		b	.L115
 2586              	.LVL285:
 2587              	.L307:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2588              		.loc 2 800 29 view .LVU721
 2589 0c58 6FF00046 		mvn	r6, #-2147483648
 2590 0c5c A619     		adds	r6, r4, r6
 2591 0c5e 4FF00001 		mov	r1, #0
 2592 0c62 45EB0101 		adc	r1, r5, r1
 2593 0c66 ADE1     		b	.L116
 2594              	.LVL286:
 2595              	.L308:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2596              		.loc 2 800 29 view .LVU722
 2597              	.LBE299:
 2598              	.LBE298:
 2599              	.LBB301:
 2600              	.LBB302:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2601              		.loc 2 789 13 view .LVU723
 2602 0c68 4FF08047 		mov	r7, #1073741824
 2603 0c6c 4FF0000C 		mov	ip, #0
 2604 0c70 BBE1     		b	.L118
 2605              	.LVL287:
 2606              	.L309:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccCATllF.s 			page 82


 2607              		.loc 2 800 29 view .LVU724
 2608 0c72 6FF00043 		mvn	r3, #-2147483648
 2609 0c76 E318     		adds	r3, r4, r3
 2610 0c78 4FF00001 		mov	r1, #0
 2611 0c7c 45EB0101 		adc	r1, r5, r1
 2612 0c80 C7E1     		b	.L119
 2613              	.LVL288:
 2614              	.L310:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2615              		.loc 2 802 20 view .LVU725
 2616 0c82 B6F1004F 		cmp	r6, #-2147483648
 2617 0c86 40F0CB81 		bne	.L120
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2618              		.loc 2 804 16 view .LVU726
 2619 0c8a 6FF00043 		mvn	r3, #-2147483648
 2620              	.LVL289:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2621              		.loc 2 804 16 view .LVU727
 2622 0c8e C7E1     		b	.L120
 2623              	.LVL290:
 2624              	.L311:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2625              		.loc 2 804 16 view .LVU728
 2626              	.LBE302:
 2627              	.LBE301:
 2628              	.LBB304:
 2629              	.LBB305:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2630              		.loc 2 789 13 view .LVU729
 2631 0c90 4FF08047 		mov	r7, #1073741824
 2632 0c94 4FF0000C 		mov	ip, #0
 2633 0c98 D2E1     		b	.L122
 2634              	.LVL291:
 2635              	.L312:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2636              		.loc 2 800 29 view .LVU730
 2637 0c9a 6FF00041 		mvn	r1, #-2147483648
 2638 0c9e 6118     		adds	r1, r4, r1
 2639 0ca0 4FF00000 		mov	r0, #0
 2640 0ca4 45EB0000 		adc	r0, r5, r0
 2641 0ca8 DEE1     		b	.L123
 2642              	.LVL292:
 2643              	.L313:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2644              		.loc 2 802 20 view .LVU731
 2645 0caa B3F1004F 		cmp	r3, #-2147483648
 2646 0cae 40F0E281 		bne	.L124
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2647              		.loc 2 804 16 view .LVU732
 2648 0cb2 6FF00041 		mvn	r1, #-2147483648
 2649              	.LVL293:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2650              		.loc 2 804 16 view .LVU733
 2651 0cb6 DEE1     		b	.L124
 2652              	.LVL294:
 2653              	.L314:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
ARM GAS  /tmp/ccCATllF.s 			page 83


 2654              		.loc 2 804 16 view .LVU734
 2655              	.LBE305:
 2656              	.LBE304:
 2657              	.LBB307:
 2658              	.LBB308:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2659              		.loc 2 789 13 view .LVU735
 2660 0cb8 4FF08046 		mov	r6, #1073741824
 2661 0cbc 0027     		movs	r7, #0
 2662 0cbe ECE1     		b	.L126
 2663              	.LVL295:
 2664              	.L315:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2665              		.loc 2 800 29 view .LVU736
 2666 0cc0 6FF00043 		mvn	r3, #-2147483648
 2667 0cc4 E318     		adds	r3, r4, r3
 2668 0cc6 4FF00001 		mov	r1, #0
 2669 0cca 45EB0101 		adc	r1, r5, r1
 2670 0cce F9E1     		b	.L127
 2671              	.LVL296:
 2672              	.L316:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2673              		.loc 2 802 20 view .LVU737
 2674 0cd0 BCF1004F 		cmp	ip, #-2147483648
 2675 0cd4 40F0FD81 		bne	.L128
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2676              		.loc 2 804 16 view .LVU738
 2677 0cd8 6FF00043 		mvn	r3, #-2147483648
 2678              	.LVL297:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2679              		.loc 2 804 16 view .LVU739
 2680 0cdc F9E1     		b	.L128
 2681              	.LVL298:
 2682              	.L317:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2683              		.loc 2 804 16 view .LVU740
 2684              	.LBE308:
 2685              	.LBE307:
 2686              	.LBB310:
 2687              	.LBB311:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2688              		.loc 2 789 13 view .LVU741
 2689 0cde 4FF08046 		mov	r6, #1073741824
 2690 0ce2 4FF0000E 		mov	lr, #0
 2691 0ce6 04E2     		b	.L130
 2692              	.LVL299:
 2693              	.L318:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2694              		.loc 2 800 29 view .LVU742
 2695 0ce8 6FF00043 		mvn	r3, #-2147483648
 2696 0cec E318     		adds	r3, r4, r3
 2697 0cee 4FF00001 		mov	r1, #0
 2698 0cf2 45EB0101 		adc	r1, r5, r1
 2699 0cf6 10E2     		b	.L131
 2700              	.LVL300:
 2701              	.L319:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
ARM GAS  /tmp/ccCATllF.s 			page 84


 2702              		.loc 2 802 20 view .LVU743
 2703 0cf8 B7F1004F 		cmp	r7, #-2147483648
 2704 0cfc 40F02682 		bne	.L132
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2705              		.loc 2 804 16 view .LVU744
 2706 0d00 6FF00043 		mvn	r3, #-2147483648
 2707              	.LVL301:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2708              		.loc 2 804 16 view .LVU745
 2709 0d04 22E2     		b	.L132
 2710              	.LVL302:
 2711              	.L320:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2712              		.loc 2 804 16 view .LVU746
 2713              	.LBE311:
 2714              	.LBE310:
 2715              	.LBB313:
 2716              	.LBB314:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2717              		.loc 2 789 13 view .LVU747
 2718 0d06 4FF0804C 		mov	ip, #1073741824
 2719 0d0a 4FF0000E 		mov	lr, #0
 2720 0d0e 2EE2     		b	.L134
 2721              	.LVL303:
 2722              	.L321:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2723              		.loc 2 800 29 view .LVU748
 2724 0d10 6FF00043 		mvn	r3, #-2147483648
 2725 0d14 E318     		adds	r3, r4, r3
 2726 0d16 4FF00001 		mov	r1, #0
 2727 0d1a 45EB0101 		adc	r1, r5, r1
 2728 0d1e 3BE2     		b	.L135
 2729              	.LVL304:
 2730              	.L322:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2731              		.loc 2 802 20 view .LVU749
 2732 0d20 B6F1004F 		cmp	r6, #-2147483648
 2733 0d24 40F03F82 		bne	.L136
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2734              		.loc 2 804 16 view .LVU750
 2735 0d28 6FF00043 		mvn	r3, #-2147483648
 2736              	.LVL305:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2737              		.loc 2 804 16 view .LVU751
 2738 0d2c 3BE2     		b	.L136
 2739              	.LVL306:
 2740              	.L323:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2741              		.loc 2 804 16 view .LVU752
 2742              	.LBE314:
 2743              	.LBE313:
 2744              	.LBB316:
 2745              	.LBB317:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2746              		.loc 2 789 13 view .LVU753
 2747 0d2e 4FF08047 		mov	r7, #1073741824
 2748 0d32 4FF0000E 		mov	lr, #0
ARM GAS  /tmp/ccCATllF.s 			page 85


 2749 0d36 45E2     		b	.L138
 2750              	.LVL307:
 2751              	.L324:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2752              		.loc 2 800 29 view .LVU754
 2753 0d38 6FF00041 		mvn	r1, #-2147483648
 2754 0d3c 6118     		adds	r1, r4, r1
 2755 0d3e 4FF00000 		mov	r0, #0
 2756 0d42 45EB0000 		adc	r0, r5, r0
 2757 0d46 5FE2     		b	.L139
 2758              	.LVL308:
 2759              	.L325:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2760              		.loc 2 802 20 view .LVU755
 2761 0d48 B3F1004F 		cmp	r3, #-2147483648
 2762 0d4c 40F06282 		bne	.L140
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2763              		.loc 2 804 16 view .LVU756
 2764 0d50 6FF00041 		mvn	r1, #-2147483648
 2765              	.LVL309:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2766              		.loc 2 804 16 view .LVU757
 2767 0d54 5EE2     		b	.L140
 2768              	.LVL310:
 2769              	.L230:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2770              		.loc 2 804 16 view .LVU758
 2771              	.LBE317:
 2772              	.LBE316:
1082:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 2773              		.loc 2 1082 12 view .LVU759
 2774 0d56 0020     		movs	r0, #0
 2775 0d58 66E2     		b	.L141
 2776              	.LVL311:
 2777              	.L326:
1082:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 2778              		.loc 2 1082 12 view .LVU760
 2779              	.LBE276:
 2780              	.LBE275:
 2781              	.LBB334:
 2782              	.LBB335:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2783              		.loc 2 789 13 view .LVU761
 2784 0d5a 4FF08040 		mov	r0, #1073741824
 2785 0d5e 0024     		movs	r4, #0
 2786 0d60 6FE2     		b	.L142
 2787              	.LVL312:
 2788              	.L327:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2789              		.loc 2 800 29 view .LVU762
 2790 0d62 6FF00042 		mvn	r2, #-2147483648
 2791 0d66 A218     		adds	r2, r4, r2
 2792 0d68 4FF00003 		mov	r3, #0
 2793 0d6c 45EB0300 		adc	r0, r5, r3
 2794 0d70 7EE2     		b	.L143
 2795              	.LVL313:
 2796              	.L328:
ARM GAS  /tmp/ccCATllF.s 			page 86


 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2797              		.loc 2 802 20 view .LVU763
 2798 0d72 B8F1004F 		cmp	r8, #-2147483648
 2799 0d76 40F08182 		bne	.L144
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2800              		.loc 2 804 16 view .LVU764
 2801 0d7a 6FF00043 		mvn	r3, #-2147483648
 2802              	.LVL314:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2803              		.loc 2 804 16 view .LVU765
 2804 0d7e 7DE2     		b	.L144
 2805              	.LVL315:
 2806              	.L329:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2807              		.loc 2 804 16 view .LVU766
 2808              	.LBE335:
 2809              	.LBE334:
 2810              	.LBB337:
 2811              	.LBB338:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2812              		.loc 2 863 9 is_stmt 1 view .LVU767
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2813              		.loc 2 863 18 is_stmt 0 view .LVU768
 2814 0d80 0132     		adds	r2, r2, #1
 2815              	.LVL316:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2816              		.loc 2 863 18 view .LVU769
 2817 0d82 85E2     		b	.L145
 2818              	.LVL317:
 2819              	.L233:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2820              		.loc 2 863 18 view .LVU770
 2821              	.LBE338:
 2822              	.LBE337:
  84:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         {
  85:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****             diff = input[col] - max;
  86:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****             if (diff >= diff_min)
  87:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****             {
  88:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****                 const int32_t res =
  89:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****                     DIV_POW2(MUL_SAT(shifted_scale, EXP_ON_NEG(MUL_SAT(diff * mask, mult))), bits_o
  90:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****                 output[col] = (uint8_t)CLAMP(res, (int32_t)255, (int32_t)0);
 2823              		.loc 1 90 31 view .LVU771
 2824 0d84 0023     		movs	r3, #0
 2825              	.LVL318:
 2826              	.L147:
 2827              		.loc 1 90 29 discriminator 8 view .LVU772
 2828 0d86 5C9A     		ldr	r2, [sp, #368]
 2829 0d88 3C99     		ldr	r1, [sp, #240]
 2830 0d8a 5354     		strb	r3, [r2, r1]
 2831              	.LVL319:
 2832              	.L148:
 2833              		.loc 1 90 29 discriminator 8 view .LVU773
 2834              	.LBE271:
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         {
 2835              		.loc 1 83 39 is_stmt 1 discriminator 2 view .LVU774
 2836 0d8c 0AF1010A 		add	r10, r10, #1
 2837              	.LVL320:
ARM GAS  /tmp/ccCATllF.s 			page 87


 2838              	.L94:
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         {
 2839              		.loc 1 83 23 discriminator 1 view .LVU775
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         {
 2840              		.loc 1 83 9 is_stmt 0 discriminator 1 view .LVU776
 2841 0d90 019B     		ldr	r3, [sp, #4]
 2842 0d92 9A45     		cmp	r10, r3
 2843 0d94 80F28D82 		bge	.L291
  85:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****             if (diff >= diff_min)
 2844              		.loc 1 85 13 is_stmt 1 view .LVU777
  85:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****             if (diff >= diff_min)
 2845              		.loc 1 85 25 is_stmt 0 view .LVU778
 2846 0d98 CDF8F0A0 		str	r10, [sp, #240]
 2847 0d9c 049B     		ldr	r3, [sp, #16]
 2848 0d9e 13F80A10 		ldrb	r1, [r3, r10]	@ zero_extendqisi2
  85:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****             if (diff >= diff_min)
 2849              		.loc 1 85 18 view .LVU779
 2850 0da2 059B     		ldr	r3, [sp, #20]
 2851 0da4 C91A     		subs	r1, r1, r3
 2852              	.LVL321:
  86:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****             {
 2853              		.loc 1 86 13 is_stmt 1 view .LVU780
  86:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****             {
 2854              		.loc 1 86 16 is_stmt 0 view .LVU781
 2855 0da6 5B9B     		ldr	r3, [sp, #364]
 2856 0da8 9942     		cmp	r1, r3
 2857 0daa C0F27D82 		blt	.L95
 2858              	.LBB344:
  88:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****                     DIV_POW2(MUL_SAT(shifted_scale, EXP_ON_NEG(MUL_SAT(diff * mask, mult))), bits_o
 2859              		.loc 1 88 17 is_stmt 1 view .LVU782
  89:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****                 output[col] = (uint8_t)CLAMP(res, (int32_t)255, (int32_t)0);
 2860              		.loc 1 89 21 is_stmt 0 view .LVU783
 2861 0dae 5A9B     		ldr	r3, [sp, #360]
 2862 0db0 9940     		lsls	r1, r1, r3
 2863              	.LVL322:
 2864              	.LBB340:
 2865              	.LBI272:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 2866              		.loc 2 785 30 is_stmt 1 view .LVU784
 2867              	.LBB274:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 2868              		.loc 2 787 5 view .LVU785
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2869              		.loc 2 789 5 view .LVU786
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2870              		.loc 2 791 5 view .LVU787
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2871              		.loc 2 791 9 is_stmt 0 view .LVU788
 2872 0db2 4FEADB73 		lsr	r3, fp, #31
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2873              		.loc 2 791 8 view .LVU789
 2874 0db6 B3EBD17F 		cmp	r3, r1, lsr #31
 2875 0dba 3FF4EAAE 		beq	.L292
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2876              		.loc 2 793 14 view .LVU790
 2877 0dbe DB48     		ldr	r0, .L339
 2878 0dc0 4FF0FF34 		mov	r4, #-1
ARM GAS  /tmp/ccCATllF.s 			page 88


 2879              	.L96:
 2880              	.LVL323:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2881              		.loc 2 796 5 is_stmt 1 view .LVU791
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2882              		.loc 2 796 31 is_stmt 0 view .LVU792
 2883 0dc4 CB17     		asrs	r3, r1, #31
 2884 0dc6 0BFB03F5 		mul	r5, fp, r3
 2885 0dca 5A46     		mov	r2, fp
 2886 0dcc D317     		asrs	r3, r2, #31
 2887 0dce 01FB0355 		mla	r5, r1, r3, r5
 2888 0dd2 ABFB0123 		umull	r2, r3, fp, r1
 2889 0dd6 2B44     		add	r3, r3, r5
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2890              		.loc 2 796 10 view .LVU793
 2891 0dd8 1018     		adds	r0, r2, r0
 2892              	.LVL324:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2893              		.loc 2 796 10 view .LVU794
 2894 0dda 3A90     		str	r0, [sp, #232]
 2895 0ddc 6341     		adcs	r3, r3, r4
 2896 0dde 3B93     		str	r3, [sp, #236]
 2897              	.LVL325:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2898              		.loc 2 800 5 is_stmt 1 view .LVU795
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2899              		.loc 2 800 29 is_stmt 0 view .LVU796
 2900 0de0 DDE93A45 		ldrd	r4, [sp, #232]
 2901 0de4 2346     		mov	r3, r4
 2902 0de6 2A46     		mov	r2, r5
 2903 0de8 002C     		cmp	r4, #0
 2904 0dea 75F10000 		sbcs	r0, r5, #0
 2905 0dee FFF6D4AE 		blt	.L293
 2906              	.L97:
 2907 0df2 DB0F     		lsrs	r3, r3, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2908              		.loc 2 800 12 view .LVU797
 2909 0df4 43EA4209 		orr	r9, r3, r2, lsl #1
 2910              	.LVL326:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2911              		.loc 2 802 5 is_stmt 1 view .LVU798
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2912              		.loc 2 802 8 is_stmt 0 view .LVU799
 2913 0df8 5945     		cmp	r1, fp
 2914 0dfa 3FF4D6AE 		beq	.L294
 2915              	.LVL327:
 2916              	.L98:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2917              		.loc 2 806 5 is_stmt 1 view .LVU800
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2918              		.loc 2 806 5 is_stmt 0 view .LVU801
 2919              	.LBE274:
 2920              	.LBE340:
 2921              	.LBB341:
 2922              	.LBI275:
1053:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 2923              		.loc 2 1053 30 is_stmt 1 view .LVU802
ARM GAS  /tmp/ccCATllF.s 			page 89


 2924              	.LBB333:
1055:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t shift = 24;
 2925              		.loc 2 1055 5 view .LVU803
1056:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2926              		.loc 2 1056 5 view .LVU804
1058:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder = val_mod_minus_quarter - val;
 2927              		.loc 2 1058 5 view .LVU805
1058:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder = val_mod_minus_quarter - val;
 2928              		.loc 2 1058 19 is_stmt 0 view .LVU806
 2929 0dfe 49F07F4C 		orr	ip, r9, #-16777216
 2930              	.LVL328:
1059:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x = (val_mod_minus_quarter << 5) + (1 << 28);
 2931              		.loc 2 1059 5 is_stmt 1 view .LVU807
1059:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x = (val_mod_minus_quarter << 5) + (1 << 28);
 2932              		.loc 2 1059 19 is_stmt 0 view .LVU808
 2933 0e02 ACEB0902 		sub	r2, ip, r9
 2934              	.LVL329:
1060:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x2 = MUL_SAT(x, x);
 2935              		.loc 2 1060 5 is_stmt 1 view .LVU809
1060:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x2 = MUL_SAT(x, x);
 2936              		.loc 2 1060 46 is_stmt 0 view .LVU810
 2937 0e06 4FEA4C1C 		lsl	ip, ip, #5
 2938              	.LVL330:
1060:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x2 = MUL_SAT(x, x);
 2939              		.loc 2 1060 19 view .LVU811
 2940 0e0a 0CF1805C 		add	ip, ip, #268435456
 2941              	.LVL331:
1061:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2942              		.loc 2 1061 5 is_stmt 1 view .LVU812
 2943              	.LBB319:
 2944              	.LBI277:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 2945              		.loc 2 785 30 view .LVU813
 2946              	.LBB279:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 2947              		.loc 2 787 5 view .LVU814
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2948              		.loc 2 789 5 view .LVU815
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2949              		.loc 2 791 5 view .LVU816
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2950              		.loc 2 796 5 view .LVU817
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2951              		.loc 2 796 19 is_stmt 0 view .LVU818
 2952 0e0e 6346     		mov	r3, ip
 2953 0e10 DC17     		asrs	r4, r3, #31
 2954 0e12 CDE90234 		strd	r3, [sp, #8]
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2955              		.loc 2 796 31 view .LVU819
 2956 0e16 0CFB04F3 		mul	r3, ip, r4
 2957 0e1a ACFB0C01 		umull	r0, r1, ip, ip
 2958 0e1e 01EB4301 		add	r1, r1, r3, lsl #1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2959              		.loc 2 796 10 view .LVU820
 2960 0e22 10F18043 		adds	r3, r0, #1073741824
 2961 0e26 2293     		str	r3, [sp, #136]
 2962 0e28 41F10003 		adc	r3, r1, #0
ARM GAS  /tmp/ccCATllF.s 			page 90


 2963 0e2c 2393     		str	r3, [sp, #140]
 2964              	.LVL332:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2965              		.loc 2 800 5 is_stmt 1 view .LVU821
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2966              		.loc 2 800 29 is_stmt 0 view .LVU822
 2967 0e2e DDE92245 		ldrd	r4, [sp, #136]
 2968 0e32 2046     		mov	r0, r4
 2969 0e34 2B46     		mov	r3, r5
 2970 0e36 002C     		cmp	r4, #0
 2971 0e38 75F10001 		sbcs	r1, r5, #0
 2972 0e3c FFF6BCAE 		blt	.L295
 2973              	.L99:
 2974 0e40 C00F     		lsrs	r0, r0, #31
 2975 0e42 40EA4300 		orr	r0, r0, r3, lsl #1
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2976              		.loc 2 800 12 view .LVU823
 2977 0e46 0346     		mov	r3, r0
 2978              	.LVL333:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2979              		.loc 2 802 5 is_stmt 1 view .LVU824
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2980              		.loc 2 806 5 view .LVU825
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2981              		.loc 2 806 5 is_stmt 0 view .LVU826
 2982              	.LBE279:
 2983              	.LBE319:
1063:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715
 2984              		.loc 2 1063 5 is_stmt 1 view .LVU827
 2985              	.LBB320:
 2986              	.LBI280:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 2987              		.loc 2 785 30 view .LVU828
 2988              	.LBB282:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 2989              		.loc 2 787 5 view .LVU829
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2990              		.loc 2 789 5 view .LVU830
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2991              		.loc 2 791 5 view .LVU831
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2992              		.loc 2 796 5 view .LVU832
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2993              		.loc 2 796 19 is_stmt 0 view .LVU833
 2994 0e48 0446     		mov	r4, r0
 2995 0e4a C517     		asrs	r5, r0, #31
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2996              		.loc 2 796 31 view .LVU834
 2997 0e4c 00FB05FE 		mul	lr, r0, r5
 2998 0e50 A0FB0001 		umull	r0, r1, r0, r0
 2999              	.LVL334:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3000              		.loc 2 796 31 view .LVU835
 3001 0e54 01EB4E01 		add	r1, r1, lr, lsl #1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3002              		.loc 2 796 10 view .LVU836
 3003 0e58 10F18046 		adds	r6, r0, #1073741824
ARM GAS  /tmp/ccCATllF.s 			page 91


 3004 0e5c 2496     		str	r6, [sp, #144]
 3005 0e5e 41F10001 		adc	r1, r1, #0
 3006 0e62 2591     		str	r1, [sp, #148]
 3007              	.LVL335:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3008              		.loc 2 800 5 is_stmt 1 view .LVU837
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3009              		.loc 2 800 29 is_stmt 0 view .LVU838
 3010 0e64 DDE92467 		ldrd	r6, [sp, #144]
 3011 0e68 3046     		mov	r0, r6
 3012 0e6a BE46     		mov	lr, r7
 3013 0e6c 002E     		cmp	r6, #0
 3014 0e6e 77F10001 		sbcs	r1, r7, #0
 3015 0e72 FFF6A9AE 		blt	.L296
 3016              	.L100:
 3017 0e76 C10F     		lsrs	r1, r0, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3018              		.loc 2 800 12 view .LVU839
 3019 0e78 41EA4E01 		orr	r1, r1, lr, lsl #1
 3020              	.LVL336:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3021              		.loc 2 802 5 is_stmt 1 view .LVU840
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3022              		.loc 2 802 20 is_stmt 0 view .LVU841
 3023 0e7c B3F1004F 		cmp	r3, #-2147483648
 3024 0e80 3FF4AAAE 		beq	.L297
 3025              	.LVL337:
 3026              	.L101:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3027              		.loc 2 806 5 is_stmt 1 view .LVU842
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3028              		.loc 2 806 5 is_stmt 0 view .LVU843
 3029              	.LBE282:
 3030              	.LBE320:
 3031              	.LBB321:
 3032              	.LBI283:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3033              		.loc 2 850 30 is_stmt 1 view .LVU844
 3034              	.LBB285:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 3035              		.loc 2 852 5 view .LVU845
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 3036              		.loc 2 853 5 view .LVU846
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3037              		.loc 2 854 5 view .LVU847
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3038              		.loc 2 854 13 is_stmt 0 view .LVU848
 3039 0e84 01F00300 		and	r0, r1, #3
 3040              	.LVL338:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3041              		.loc 2 857 5 is_stmt 1 view .LVU849
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 3042              		.loc 2 860 5 view .LVU850
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3043              		.loc 2 861 5 view .LVU851
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3044              		.loc 2 861 8 is_stmt 0 view .LVU852
ARM GAS  /tmp/ccCATllF.s 			page 92


 3045 0e88 8910     		asrs	r1, r1, #2
 3046              	.LVL339:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3047              		.loc 2 861 8 view .LVU853
 3048 0e8a 3FF5A8AE 		bmi	.L210
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 3049              		.loc 2 860 13 view .LVU854
 3050 0e8e 4FF0010E 		mov	lr, #1
 3051              	.L102:
 3052              	.LVL340:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3053              		.loc 2 865 5 is_stmt 1 view .LVU855
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3054              		.loc 2 865 8 is_stmt 0 view .LVU856
 3055 0e92 7045     		cmp	r0, lr
 3056 0e94 00DD     		ble	.L103
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3057              		.loc 2 867 9 is_stmt 1 view .LVU857
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3058              		.loc 2 867 15 is_stmt 0 view .LVU858
 3059 0e96 0131     		adds	r1, r1, #1
 3060              	.LVL341:
 3061              	.L103:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3062              		.loc 2 870 5 is_stmt 1 view .LVU859
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3063              		.loc 2 870 5 is_stmt 0 view .LVU860
 3064              	.LBE285:
 3065              	.LBE321:
 3066              	.LBB322:
 3067              	.LBI286:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3068              		.loc 2 785 30 is_stmt 1 view .LVU861
 3069              	.LBB288:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 3070              		.loc 2 787 5 view .LVU862
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3071              		.loc 2 789 5 view .LVU863
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3072              		.loc 2 791 5 view .LVU864
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3073              		.loc 2 791 9 is_stmt 0 view .LVU865
 3074 0e98 4FEADC70 		lsr	r0, ip, #31
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3075              		.loc 2 791 8 view .LVU866
 3076 0e9c B0EBD37F 		cmp	r0, r3, lsr #31
 3077 0ea0 3FF4A0AE 		beq	.L298
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3078              		.loc 2 793 14 view .LVU867
 3079 0ea4 A148     		ldr	r0, .L339
 3080 0ea6 4FF0FF3E 		mov	lr, #-1
 3081              	.L104:
 3082              	.LVL342:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3083              		.loc 2 796 5 is_stmt 1 view .LVU868
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3084              		.loc 2 796 31 is_stmt 0 view .LVU869
ARM GAS  /tmp/ccCATllF.s 			page 93


 3085 0eaa 0CFB05F6 		mul	r6, ip, r5
 3086 0eae 039F     		ldr	r7, [sp, #12]
 3087 0eb0 04FB0766 		mla	r6, r4, r7, r6
 3088 0eb4 ACFB0445 		umull	r4, r5, ip, r4
 3089 0eb8 3544     		add	r5, r5, r6
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3090              		.loc 2 796 10 view .LVU870
 3091 0eba 2018     		adds	r0, r4, r0
 3092              	.LVL343:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3093              		.loc 2 796 10 view .LVU871
 3094 0ebc 2690     		str	r0, [sp, #152]
 3095 0ebe 45EB0E00 		adc	r0, r5, lr
 3096 0ec2 2790     		str	r0, [sp, #156]
 3097              	.LVL344:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3098              		.loc 2 800 5 is_stmt 1 view .LVU872
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3099              		.loc 2 800 29 is_stmt 0 view .LVU873
 3100 0ec4 DDE92656 		ldrd	r5, [sp, #152]
 3101 0ec8 2846     		mov	r0, r5
 3102 0eca 3446     		mov	r4, r6
 3103 0ecc 002D     		cmp	r5, #0
 3104 0ece 76F10007 		sbcs	r7, r6, #0
 3105 0ed2 FFF68CAE 		blt	.L299
 3106              	.L105:
 3107 0ed6 C00F     		lsrs	r0, r0, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3108              		.loc 2 800 12 view .LVU874
 3109 0ed8 40EA4400 		orr	r0, r0, r4, lsl #1
 3110              	.LVL345:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3111              		.loc 2 802 5 is_stmt 1 view .LVU875
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3112              		.loc 2 802 8 is_stmt 0 view .LVU876
 3113 0edc 9C45     		cmp	ip, r3
 3114 0ede 3FF48EAE 		beq	.L300
 3115              	.LVL346:
 3116              	.L106:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3117              		.loc 2 806 5 is_stmt 1 view .LVU877
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3118              		.loc 2 806 5 is_stmt 0 view .LVU878
 3119              	.LBE288:
 3120              	.LBE322:
 3121              	.LBB323:
 3122              	.LBI289:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3123              		.loc 2 785 30 is_stmt 1 view .LVU879
 3124              	.LBB291:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 3125              		.loc 2 787 5 view .LVU880
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3126              		.loc 2 789 5 view .LVU881
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3127              		.loc 2 791 5 view .LVU882
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
ARM GAS  /tmp/ccCATllF.s 			page 94


 3128              		.loc 2 791 8 is_stmt 0 view .LVU883
 3129 0ee2 4618     		adds	r6, r0, r1
 3130              	.LVL347:
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3131              		.loc 2 791 8 view .LVU884
 3132 0ee4 7FF592AE 		bpl	.L301
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3133              		.loc 2 793 14 view .LVU885
 3134 0ee8 904D     		ldr	r5, .L339
 3135 0eea 4FF0FF34 		mov	r4, #-1
 3136              	.L107:
 3137              	.LVL348:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3138              		.loc 2 796 5 is_stmt 1 view .LVU886
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3139              		.loc 2 796 31 is_stmt 0 view .LVU887
 3140 0eee 904F     		ldr	r7, .L339+4
 3141 0ef0 A6FB0701 		umull	r0, r1, r6, r7
 3142 0ef4 CDE90201 		strd	r0, [sp, #8]
 3143 0ef8 F117     		asrs	r1, r6, #31
 3144 0efa 0398     		ldr	r0, [sp, #12]
 3145 0efc 07FB0101 		mla	r1, r7, r1, r0
 3146 0f00 0391     		str	r1, [sp, #12]
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3147              		.loc 2 796 10 view .LVU888
 3148 0f02 0299     		ldr	r1, [sp, #8]
 3149 0f04 4919     		adds	r1, r1, r5
 3150 0f06 2891     		str	r1, [sp, #160]
 3151 0f08 0399     		ldr	r1, [sp, #12]
 3152 0f0a 44EB0101 		adc	r1, r4, r1
 3153 0f0e 2991     		str	r1, [sp, #164]
 3154              	.LVL349:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3155              		.loc 2 800 5 is_stmt 1 view .LVU889
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3156              		.loc 2 800 29 is_stmt 0 view .LVU890
 3157 0f10 DDE92845 		ldrd	r4, [sp, #160]
 3158 0f14 2146     		mov	r1, r4
 3159 0f16 2846     		mov	r0, r5
 3160 0f18 002C     		cmp	r4, #0
 3161 0f1a 75F10007 		sbcs	r7, r5, #0
 3162 0f1e FFF679AE 		blt	.L302
 3163              	.L108:
 3164 0f22 C90F     		lsrs	r1, r1, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3165              		.loc 2 800 12 view .LVU891
 3166 0f24 41EA4001 		orr	r1, r1, r0, lsl #1
 3167              	.LVL350:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3168              		.loc 2 802 5 is_stmt 1 view .LVU892
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3169              		.loc 2 802 8 is_stmt 0 view .LVU893
 3170 0f28 8148     		ldr	r0, .L339+4
 3171 0f2a 8642     		cmp	r6, r0
 3172 0f2c 3FF47AAE 		beq	.L303
 3173              	.LVL351:
 3174              	.L109:
ARM GAS  /tmp/ccCATllF.s 			page 95


 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3175              		.loc 2 806 5 is_stmt 1 view .LVU894
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3176              		.loc 2 806 5 is_stmt 0 view .LVU895
 3177              	.LBE291:
 3178              	.LBE323:
1064:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3179              		.loc 2 1064 9 view .LVU896
 3180 0f30 1944     		add	r1, r1, r3
 3181              	.LVL352:
 3182              	.LBB324:
 3183              	.LBI292:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3184              		.loc 2 850 30 is_stmt 1 view .LVU897
 3185              	.LBB294:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 3186              		.loc 2 852 5 view .LVU898
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 3187              		.loc 2 853 5 view .LVU899
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3188              		.loc 2 854 5 view .LVU900
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3189              		.loc 2 854 13 is_stmt 0 view .LVU901
 3190 0f32 01F00104 		and	r4, r1, #1
 3191              	.LVL353:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3192              		.loc 2 857 5 is_stmt 1 view .LVU902
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 3193              		.loc 2 860 5 view .LVU903
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3194              		.loc 2 861 5 view .LVU904
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3195              		.loc 2 861 8 is_stmt 0 view .LVU905
 3196 0f36 4810     		asrs	r0, r1, #1
 3197              	.LVL354:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3198              		.loc 2 861 8 view .LVU906
 3199 0f38 3FF57BAE 		bmi	.L215
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 3200              		.loc 2 860 13 view .LVU907
 3201 0f3c 0023     		movs	r3, #0
 3202              	.LVL355:
 3203              	.L110:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3204              		.loc 2 865 5 is_stmt 1 view .LVU908
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3205              		.loc 2 865 8 is_stmt 0 view .LVU909
 3206 0f3e 9C42     		cmp	r4, r3
 3207 0f40 00DD     		ble	.L111
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3208              		.loc 2 867 9 is_stmt 1 view .LVU910
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3209              		.loc 2 867 15 is_stmt 0 view .LVU911
 3210 0f42 0130     		adds	r0, r0, #1
 3211              	.LVL356:
 3212              	.L111:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
ARM GAS  /tmp/ccCATllF.s 			page 96


 3213              		.loc 2 870 5 is_stmt 1 view .LVU912
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3214              		.loc 2 870 5 is_stmt 0 view .LVU913
 3215              	.LBE294:
 3216              	.LBE324:
 3217              	.LBB325:
 3218              	.LBI295:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3219              		.loc 2 785 30 is_stmt 1 view .LVU914
 3220              	.LBB297:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 3221              		.loc 2 787 5 view .LVU915
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3222              		.loc 2 789 5 view .LVU916
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3223              		.loc 2 791 5 view .LVU917
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3224              		.loc 2 791 8 is_stmt 0 view .LVU918
 3225 0f44 1CEB000C 		adds	ip, ip, r0
 3226              	.LVL357:
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3227              		.loc 2 791 8 view .LVU919
 3228 0f48 7FF575AE 		bpl	.L304
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3229              		.loc 2 793 14 view .LVU920
 3230 0f4c 774E     		ldr	r6, .L339
 3231 0f4e 4FF0FF37 		mov	r7, #-1
 3232              	.L112:
 3233              	.LVL358:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3234              		.loc 2 796 5 is_stmt 1 view .LVU921
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3235              		.loc 2 796 31 is_stmt 0 view .LVU922
 3236 0f52 6446     		mov	r4, ip
 3237 0f54 E517     		asrs	r5, r4, #31
 3238 0f56 774B     		ldr	r3, .L339+8
 3239 0f58 ACFB0301 		umull	r0, r1, ip, r3
 3240 0f5c 03FB0511 		mla	r1, r3, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3241              		.loc 2 796 10 view .LVU923
 3242 0f60 8319     		adds	r3, r0, r6
 3243 0f62 2A93     		str	r3, [sp, #168]
 3244 0f64 41EB0703 		adc	r3, r1, r7
 3245 0f68 2B93     		str	r3, [sp, #172]
 3246              	.LVL359:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3247              		.loc 2 800 5 is_stmt 1 view .LVU924
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3248              		.loc 2 800 29 is_stmt 0 view .LVU925
 3249 0f6a DDE92A45 		ldrd	r4, [sp, #168]
 3250 0f6e 2346     		mov	r3, r4
 3251 0f70 2946     		mov	r1, r5
 3252 0f72 002C     		cmp	r4, #0
 3253 0f74 75F10000 		sbcs	r0, r5, #0
 3254 0f78 FFF661AE 		blt	.L305
 3255              	.L113:
 3256 0f7c DB0F     		lsrs	r3, r3, #31
ARM GAS  /tmp/ccCATllF.s 			page 97


 3257 0f7e 43EA4103 		orr	r3, r3, r1, lsl #1
 3258              	.LVL360:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3259              		.loc 2 802 5 is_stmt 1 view .LVU926
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3260              		.loc 2 806 5 view .LVU927
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3261              		.loc 2 806 5 is_stmt 0 view .LVU928
 3262              	.LBE297:
 3263              	.LBE325:
1063:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715
 3264              		.loc 2 1063 13 view .LVU929
 3265 0f82 6C4F     		ldr	r7, .L339+8
 3266 0f84 1F44     		add	r7, r7, r3
 3267              	.LVL361:
1072:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1302514674)
 3268              		.loc 2 1072 5 is_stmt 1 view .LVU930
1072:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1302514674)
 3269              		.loc 2 1072 5 is_stmt 0 view .LVU931
 3270 0f86 12F0807E 		ands	lr, r2, #16777216
 3271 0f8a 01D0     		beq	.L114
 3272 0f8c 4FF0FF3E 		mov	lr, #-1
 3273              	.L114:
 3274              	.LVL362:
1072:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1302514674)
 3275              		.loc 2 1072 5 is_stmt 1 view .LVU932
 3276              	.LBB326:
 3277              	.LBI298:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3278              		.loc 2 785 30 view .LVU933
 3279              	.LBB300:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 3280              		.loc 2 787 5 view .LVU934
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3281              		.loc 2 789 5 view .LVU935
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3282              		.loc 2 791 5 view .LVU936
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3283              		.loc 2 791 8 is_stmt 0 view .LVU937
 3284 0f90 002F     		cmp	r7, #0
 3285 0f92 BFF65CAE 		bge	.L306
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3286              		.loc 2 793 14 view .LVU938
 3287 0f96 654E     		ldr	r6, .L339
 3288 0f98 4FF0FF3C 		mov	ip, #-1
 3289              	.L115:
 3290              	.LVL363:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3291              		.loc 2 796 5 is_stmt 1 view .LVU939
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3292              		.loc 2 796 31 is_stmt 0 view .LVU940
 3293 0f9c 664B     		ldr	r3, .L339+12
 3294 0f9e A7FB0301 		umull	r0, r1, r7, r3
 3295 0fa2 FD17     		asrs	r5, r7, #31
 3296 0fa4 03FB0511 		mla	r1, r3, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3297              		.loc 2 796 10 view .LVU941
ARM GAS  /tmp/ccCATllF.s 			page 98


 3298 0fa8 8319     		adds	r3, r0, r6
 3299 0faa 2C93     		str	r3, [sp, #176]
 3300 0fac 41EB0C03 		adc	r3, r1, ip
 3301 0fb0 2D93     		str	r3, [sp, #180]
 3302              	.LVL364:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3303              		.loc 2 800 5 is_stmt 1 view .LVU942
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3304              		.loc 2 800 29 is_stmt 0 view .LVU943
 3305 0fb2 DDE92C45 		ldrd	r4, [sp, #176]
 3306 0fb6 2646     		mov	r6, r4
 3307 0fb8 2946     		mov	r1, r5
 3308 0fba 002C     		cmp	r4, #0
 3309 0fbc 75F10003 		sbcs	r3, r5, #0
 3310 0fc0 FFF64AAE 		blt	.L307
 3311              	.L116:
 3312 0fc4 F60F     		lsrs	r6, r6, #31
 3313 0fc6 46EA4106 		orr	r6, r6, r1, lsl #1
 3314              	.LVL365:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3315              		.loc 2 802 5 is_stmt 1 view .LVU944
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3316              		.loc 2 806 5 view .LVU945
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3317              		.loc 2 806 5 is_stmt 0 view .LVU946
 3318              	.LBE300:
 3319              	.LBE326:
1072:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1302514674)
 3320              		.loc 2 1072 5 view .LVU947
 3321 0fca 06EA0E06 		and	r6, r6, lr
 3322 0fce 27EA0E07 		bic	r7, r7, lr
 3323              	.LVL366:
1072:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1302514674)
 3324              		.loc 2 1072 5 view .LVU948
 3325 0fd2 7E40     		eors	r6, r6, r7
 3326              	.LVL367:
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
 3327              		.loc 2 1073 5 is_stmt 1 view .LVU949
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
 3328              		.loc 2 1073 5 is_stmt 0 view .LVU950
 3329 0fd4 12F0007E 		ands	lr, r2, #33554432
 3330              	.LVL368:
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
 3331              		.loc 2 1073 5 view .LVU951
 3332 0fd8 01D0     		beq	.L117
 3333 0fda 4FF0FF3E 		mov	lr, #-1
 3334              	.L117:
 3335              	.LVL369:
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
 3336              		.loc 2 1073 5 is_stmt 1 view .LVU952
 3337              	.LBB327:
 3338              	.LBI301:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3339              		.loc 2 785 30 view .LVU953
 3340              	.LBB303:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 3341              		.loc 2 787 5 view .LVU954
ARM GAS  /tmp/ccCATllF.s 			page 99


 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3342              		.loc 2 789 5 view .LVU955
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3343              		.loc 2 791 5 view .LVU956
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3344              		.loc 2 791 8 is_stmt 0 view .LVU957
 3345 0fde 002E     		cmp	r6, #0
 3346 0fe0 BFF642AE 		bge	.L308
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3347              		.loc 2 793 14 view .LVU958
 3348 0fe4 514F     		ldr	r7, .L339
 3349 0fe6 4FF0FF3C 		mov	ip, #-1
 3350              	.L118:
 3351              	.LVL370:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3352              		.loc 2 796 5 is_stmt 1 view .LVU959
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3353              		.loc 2 796 31 is_stmt 0 view .LVU960
 3354 0fea 544B     		ldr	r3, .L339+16
 3355 0fec A6FB0301 		umull	r0, r1, r6, r3
 3356 0ff0 F517     		asrs	r5, r6, #31
 3357 0ff2 03FB0511 		mla	r1, r3, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3358              		.loc 2 796 10 view .LVU961
 3359 0ff6 C319     		adds	r3, r0, r7
 3360 0ff8 2E93     		str	r3, [sp, #184]
 3361 0ffa 41EB0C03 		adc	r3, r1, ip
 3362 0ffe 2F93     		str	r3, [sp, #188]
 3363              	.LVL371:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3364              		.loc 2 800 5 is_stmt 1 view .LVU962
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3365              		.loc 2 800 29 is_stmt 0 view .LVU963
 3366 1000 DDE92E45 		ldrd	r4, [sp, #184]
 3367 1004 2346     		mov	r3, r4
 3368 1006 2946     		mov	r1, r5
 3369 1008 002C     		cmp	r4, #0
 3370 100a 75F10000 		sbcs	r0, r5, #0
 3371 100e FFF630AE 		blt	.L309
 3372              	.L119:
 3373 1012 DB0F     		lsrs	r3, r3, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3374              		.loc 2 800 12 view .LVU964
 3375 1014 43EA4103 		orr	r3, r3, r1, lsl #1
 3376              	.LVL372:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3377              		.loc 2 802 5 is_stmt 1 view .LVU965
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3378              		.loc 2 802 8 is_stmt 0 view .LVU966
 3379 1018 4849     		ldr	r1, .L339+16
 3380 101a 8E42     		cmp	r6, r1
 3381 101c 3FF431AE 		beq	.L310
 3382              	.LVL373:
 3383              	.L120:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3384              		.loc 2 806 5 is_stmt 1 view .LVU967
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
ARM GAS  /tmp/ccCATllF.s 			page 100


 3385              		.loc 2 806 5 is_stmt 0 view .LVU968
 3386              	.LBE303:
 3387              	.LBE327:
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
 3388              		.loc 2 1073 5 view .LVU969
 3389 1020 0EEA0303 		and	r3, lr, r3
 3390 1024 26EA0E06 		bic	r6, r6, lr
 3391              	.LVL374:
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
 3392              		.loc 2 1073 5 view .LVU970
 3393 1028 7340     		eors	r3, r3, r6
 3394              	.LVL375:
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
 3395              		.loc 2 1074 5 is_stmt 1 view .LVU971
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
 3396              		.loc 2 1074 5 is_stmt 0 view .LVU972
 3397 102a 12F0806E 		ands	lr, r2, #67108864
 3398              	.LVL376:
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
 3399              		.loc 2 1074 5 view .LVU973
 3400 102e 01D0     		beq	.L121
 3401 1030 4FF0FF3E 		mov	lr, #-1
 3402              	.L121:
 3403              	.LVL377:
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
 3404              		.loc 2 1074 5 is_stmt 1 view .LVU974
 3405              	.LBB328:
 3406              	.LBI304:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3407              		.loc 2 785 30 view .LVU975
 3408              	.LBB306:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 3409              		.loc 2 787 5 view .LVU976
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3410              		.loc 2 789 5 view .LVU977
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3411              		.loc 2 791 5 view .LVU978
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3412              		.loc 2 791 8 is_stmt 0 view .LVU979
 3413 1034 002B     		cmp	r3, #0
 3414 1036 BFF62BAE 		bge	.L311
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3415              		.loc 2 793 14 view .LVU980
 3416 103a 3C4F     		ldr	r7, .L339
 3417 103c 4FF0FF3C 		mov	ip, #-1
 3418              	.L122:
 3419              	.LVL378:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3420              		.loc 2 796 5 is_stmt 1 view .LVU981
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3421              		.loc 2 796 31 is_stmt 0 view .LVU982
 3422 1040 3F4E     		ldr	r6, .L339+20
 3423 1042 A3FB0601 		umull	r0, r1, r3, r6
 3424 1046 DD17     		asrs	r5, r3, #31
 3425 1048 06FB0511 		mla	r1, r6, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3426              		.loc 2 796 10 view .LVU983
ARM GAS  /tmp/ccCATllF.s 			page 101


 3427 104c C419     		adds	r4, r0, r7
 3428 104e 3094     		str	r4, [sp, #192]
 3429 1050 41EB0C01 		adc	r1, r1, ip
 3430 1054 3191     		str	r1, [sp, #196]
 3431              	.LVL379:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3432              		.loc 2 800 5 is_stmt 1 view .LVU984
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3433              		.loc 2 800 29 is_stmt 0 view .LVU985
 3434 1056 DDE93045 		ldrd	r4, [sp, #192]
 3435 105a 2146     		mov	r1, r4
 3436 105c 2846     		mov	r0, r5
 3437 105e 002C     		cmp	r4, #0
 3438 1060 75F10006 		sbcs	r6, r5, #0
 3439 1064 FFF619AE 		blt	.L312
 3440              	.L123:
 3441 1068 C90F     		lsrs	r1, r1, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3442              		.loc 2 800 12 view .LVU986
 3443 106a 41EA4001 		orr	r1, r1, r0, lsl #1
 3444              	.LVL380:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3445              		.loc 2 802 5 is_stmt 1 view .LVU987
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3446              		.loc 2 802 8 is_stmt 0 view .LVU988
 3447 106e 3448     		ldr	r0, .L339+20
 3448 1070 8342     		cmp	r3, r0
 3449 1072 3FF41AAE 		beq	.L313
 3450              	.LVL381:
 3451              	.L124:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3452              		.loc 2 806 5 is_stmt 1 view .LVU989
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3453              		.loc 2 806 5 is_stmt 0 view .LVU990
 3454              	.LBE306:
 3455              	.LBE328:
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
 3456              		.loc 2 1074 5 view .LVU991
 3457 1076 0EEA0101 		and	r1, lr, r1
 3458 107a 23EA0E0C 		bic	ip, r3, lr
 3459 107e 81EA0C0C 		eor	ip, r1, ip
 3460              	.LVL382:
1075:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(39332535)
 3461              		.loc 2 1075 5 is_stmt 1 view .LVU992
1075:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(39332535)
 3462              		.loc 2 1075 5 is_stmt 0 view .LVU993
 3463 1082 12F0006E 		ands	lr, r2, #134217728
 3464              	.LVL383:
1075:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(39332535)
 3465              		.loc 2 1075 5 view .LVU994
 3466 1086 01D0     		beq	.L125
 3467 1088 4FF0FF3E 		mov	lr, #-1
 3468              	.L125:
 3469              	.LVL384:
1075:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(39332535)
 3470              		.loc 2 1075 5 is_stmt 1 view .LVU995
 3471              	.LBB329:
ARM GAS  /tmp/ccCATllF.s 			page 102


 3472              	.LBI307:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3473              		.loc 2 785 30 view .LVU996
 3474              	.LBB309:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 3475              		.loc 2 787 5 view .LVU997
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3476              		.loc 2 789 5 view .LVU998
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3477              		.loc 2 791 5 view .LVU999
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3478              		.loc 2 791 8 is_stmt 0 view .LVU1000
 3479 108c BCF1000F 		cmp	ip, #0
 3480 1090 BFF612AE 		bge	.L314
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3481              		.loc 2 793 14 view .LVU1001
 3482 1094 254E     		ldr	r6, .L339
 3483 1096 4FF0FF37 		mov	r7, #-1
 3484              	.L126:
 3485              	.LVL385:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3486              		.loc 2 796 5 is_stmt 1 view .LVU1002
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3487              		.loc 2 796 31 is_stmt 0 view .LVU1003
 3488 109a 2A4B     		ldr	r3, .L339+24
 3489 109c ACFB0301 		umull	r0, r1, ip, r3
 3490 10a0 6446     		mov	r4, ip
 3491 10a2 E517     		asrs	r5, r4, #31
 3492 10a4 03FB0511 		mla	r1, r3, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3493              		.loc 2 796 10 view .LVU1004
 3494 10a8 8319     		adds	r3, r0, r6
 3495 10aa 3293     		str	r3, [sp, #200]
 3496 10ac 41EB0703 		adc	r3, r1, r7
 3497 10b0 3393     		str	r3, [sp, #204]
 3498              	.LVL386:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3499              		.loc 2 800 5 is_stmt 1 view .LVU1005
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3500              		.loc 2 800 29 is_stmt 0 view .LVU1006
 3501 10b2 DDE93245 		ldrd	r4, [sp, #200]
 3502 10b6 2346     		mov	r3, r4
 3503 10b8 2946     		mov	r1, r5
 3504 10ba 002C     		cmp	r4, #0
 3505 10bc 75F10000 		sbcs	r0, r5, #0
 3506 10c0 FFF6FEAD 		blt	.L315
 3507              	.L127:
 3508 10c4 DB0F     		lsrs	r3, r3, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3509              		.loc 2 800 12 view .LVU1007
 3510 10c6 43EA4103 		orr	r3, r3, r1, lsl #1
 3511              	.LVL387:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3512              		.loc 2 802 5 is_stmt 1 view .LVU1008
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3513              		.loc 2 802 8 is_stmt 0 view .LVU1009
 3514 10ca 1E49     		ldr	r1, .L339+24
ARM GAS  /tmp/ccCATllF.s 			page 103


 3515 10cc 8C45     		cmp	ip, r1
 3516 10ce 3FF4FFAD 		beq	.L316
 3517              	.LVL388:
 3518              	.L128:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3519              		.loc 2 806 5 is_stmt 1 view .LVU1010
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3520              		.loc 2 806 5 is_stmt 0 view .LVU1011
 3521              	.LBE309:
 3522              	.LBE329:
1075:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(39332535)
 3523              		.loc 2 1075 5 view .LVU1012
 3524 10d2 0EEA0303 		and	r3, lr, r3
 3525 10d6 2CEA0E07 		bic	r7, ip, lr
 3526 10da 5F40     		eors	r7, r7, r3
 3527              	.LVL389:
1076:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(720401)
 3528              		.loc 2 1076 5 is_stmt 1 view .LVU1013
1076:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(720401)
 3529              		.loc 2 1076 5 is_stmt 0 view .LVU1014
 3530 10dc 12F0805C 		ands	ip, r2, #268435456
 3531 10e0 01D0     		beq	.L129
 3532 10e2 4FF0FF3C 		mov	ip, #-1
 3533              	.L129:
 3534              	.LVL390:
1076:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(720401)
 3535              		.loc 2 1076 5 is_stmt 1 view .LVU1015
 3536              	.LBB330:
 3537              	.LBI310:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3538              		.loc 2 785 30 view .LVU1016
 3539              	.LBB312:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 3540              		.loc 2 787 5 view .LVU1017
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3541              		.loc 2 789 5 view .LVU1018
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3542              		.loc 2 791 5 view .LVU1019
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3543              		.loc 2 791 8 is_stmt 0 view .LVU1020
 3544 10e6 002F     		cmp	r7, #0
 3545 10e8 BFF6F9AD 		bge	.L317
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3546              		.loc 2 793 14 view .LVU1021
 3547 10ec 0F4E     		ldr	r6, .L339
 3548 10ee 4FF0FF3E 		mov	lr, #-1
 3549              	.L130:
 3550              	.LVL391:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3551              		.loc 2 796 5 is_stmt 1 view .LVU1022
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3552              		.loc 2 796 31 is_stmt 0 view .LVU1023
 3553 10f2 154B     		ldr	r3, .L339+28
 3554 10f4 A7FB0301 		umull	r0, r1, r7, r3
 3555 10f8 FD17     		asrs	r5, r7, #31
 3556 10fa 03FB0511 		mla	r1, r3, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccCATllF.s 			page 104


 3557              		.loc 2 796 10 view .LVU1024
 3558 10fe 8319     		adds	r3, r0, r6
 3559 1100 3493     		str	r3, [sp, #208]
 3560 1102 41EB0E03 		adc	r3, r1, lr
 3561 1106 3593     		str	r3, [sp, #212]
 3562              	.LVL392:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3563              		.loc 2 800 5 is_stmt 1 view .LVU1025
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3564              		.loc 2 800 29 is_stmt 0 view .LVU1026
 3565 1108 DDE93445 		ldrd	r4, [sp, #208]
 3566 110c 2346     		mov	r3, r4
 3567 110e 2946     		mov	r1, r5
 3568 1110 002C     		cmp	r4, #0
 3569 1112 75F10000 		sbcs	r0, r5, #0
 3570 1116 FFF6E7AD 		blt	.L318
 3571              	.L131:
 3572 111a DB0F     		lsrs	r3, r3, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3573              		.loc 2 800 12 view .LVU1027
 3574 111c 43EA4103 		orr	r3, r3, r1, lsl #1
 3575              	.LVL393:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3576              		.loc 2 802 5 is_stmt 1 view .LVU1028
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3577              		.loc 2 802 8 is_stmt 0 view .LVU1029
 3578 1120 0949     		ldr	r1, .L339+28
 3579 1122 8F42     		cmp	r7, r1
 3580 1124 3FF4E8AD 		beq	.L319
 3581 1128 10E0     		b	.L340
 3582              	.L341:
 3583 112a 00BF     		.align	2
 3584              	.L339:
 3585 112c 010000C0 		.word	-1073741823
 3586 1130 ABAAAA2A 		.word	715827883
 3587 1134 94A8F570 		.word	1895147668
 3588 1138 7BBEAF63 		.word	1672461947
 3589 113c F2CBA24D 		.word	1302514674
 3590 1140 6CAC162F 		.word	790015084
 3591 1144 A4AA5211 		.word	290630308
 3592 1148 B72A5802 		.word	39332535
 3593              	.L340:
 3594              	.LVL394:
 3595              	.L132:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3596              		.loc 2 806 5 is_stmt 1 view .LVU1030
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3597              		.loc 2 806 5 is_stmt 0 view .LVU1031
 3598              	.LBE312:
 3599              	.LBE330:
1076:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(720401)
 3600              		.loc 2 1076 5 view .LVU1032
 3601 114c 0CEA0303 		and	r3, ip, r3
 3602 1150 27EA0C06 		bic	r6, r7, ip
 3603 1154 5E40     		eors	r6, r6, r3
 3604              	.LVL395:
1077:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(242)
ARM GAS  /tmp/ccCATllF.s 			page 105


 3605              		.loc 2 1077 5 is_stmt 1 view .LVU1033
1077:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(242)
 3606              		.loc 2 1077 5 is_stmt 0 view .LVU1034
 3607 1156 12F00057 		ands	r7, r2, #536870912
 3608 115a 01D0     		beq	.L133
 3609 115c 4FF0FF37 		mov	r7, #-1
 3610              	.L133:
 3611              	.LVL396:
1077:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(242)
 3612              		.loc 2 1077 5 is_stmt 1 view .LVU1035
 3613              	.LBB331:
 3614              	.LBI313:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3615              		.loc 2 785 30 view .LVU1036
 3616              	.LBB315:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 3617              		.loc 2 787 5 view .LVU1037
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3618              		.loc 2 789 5 view .LVU1038
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3619              		.loc 2 791 5 view .LVU1039
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3620              		.loc 2 791 8 is_stmt 0 view .LVU1040
 3621 1160 002E     		cmp	r6, #0
 3622 1162 BFF6D0AD 		bge	.L320
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3623              		.loc 2 793 14 view .LVU1041
 3624 1166 DFF88CC1 		ldr	ip, .L342+4
 3625 116a 4FF0FF3E 		mov	lr, #-1
 3626              	.L134:
 3627              	.LVL397:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3628              		.loc 2 796 5 is_stmt 1 view .LVU1042
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3629              		.loc 2 796 31 is_stmt 0 view .LVU1043
 3630 116e 604B     		ldr	r3, .L342
 3631 1170 A6FB0301 		umull	r0, r1, r6, r3
 3632 1174 F517     		asrs	r5, r6, #31
 3633 1176 03FB0511 		mla	r1, r3, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3634              		.loc 2 796 10 view .LVU1044
 3635 117a 10EB0C03 		adds	r3, r0, ip
 3636 117e 3693     		str	r3, [sp, #216]
 3637 1180 41EB0E03 		adc	r3, r1, lr
 3638 1184 3793     		str	r3, [sp, #220]
 3639              	.LVL398:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3640              		.loc 2 800 5 is_stmt 1 view .LVU1045
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3641              		.loc 2 800 29 is_stmt 0 view .LVU1046
 3642 1186 DDE93645 		ldrd	r4, [sp, #216]
 3643 118a 2346     		mov	r3, r4
 3644 118c 2946     		mov	r1, r5
 3645 118e 002C     		cmp	r4, #0
 3646 1190 75F10000 		sbcs	r0, r5, #0
 3647 1194 FFF6BCAD 		blt	.L321
 3648              	.L135:
ARM GAS  /tmp/ccCATllF.s 			page 106


 3649 1198 DB0F     		lsrs	r3, r3, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3650              		.loc 2 800 12 view .LVU1047
 3651 119a 43EA4103 		orr	r3, r3, r1, lsl #1
 3652              	.LVL399:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3653              		.loc 2 802 5 is_stmt 1 view .LVU1048
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3654              		.loc 2 802 8 is_stmt 0 view .LVU1049
 3655 119e 5449     		ldr	r1, .L342
 3656 11a0 8E42     		cmp	r6, r1
 3657 11a2 3FF4BDAD 		beq	.L322
 3658              	.LVL400:
 3659              	.L136:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3660              		.loc 2 806 5 is_stmt 1 view .LVU1050
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3661              		.loc 2 806 5 is_stmt 0 view .LVU1051
 3662              	.LBE315:
 3663              	.LBE331:
1077:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(242)
 3664              		.loc 2 1077 5 view .LVU1052
 3665 11a6 3B40     		ands	r3, r3, r7
 3666 11a8 26EA0706 		bic	r6, r6, r7
 3667              	.LVL401:
1077:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(242)
 3668              		.loc 2 1077 5 view .LVU1053
 3669 11ac 7340     		eors	r3, r3, r6
 3670              	.LVL402:
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3671              		.loc 2 1078 5 is_stmt 1 view .LVU1054
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3672              		.loc 2 1078 5 is_stmt 0 view .LVU1055
 3673 11ae 12F08042 		ands	r2, r2, #1073741824
 3674              	.LVL403:
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3675              		.loc 2 1078 5 view .LVU1056
 3676 11b2 01D0     		beq	.L137
 3677 11b4 4FF0FF32 		mov	r2, #-1
 3678              	.L137:
 3679              	.LVL404:
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3680              		.loc 2 1078 5 is_stmt 1 view .LVU1057
 3681              	.LBB332:
 3682              	.LBI316:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3683              		.loc 2 785 30 view .LVU1058
 3684              	.LBB318:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 3685              		.loc 2 787 5 view .LVU1059
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3686              		.loc 2 789 5 view .LVU1060
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3687              		.loc 2 791 5 view .LVU1061
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3688              		.loc 2 791 8 is_stmt 0 view .LVU1062
 3689 11b8 002B     		cmp	r3, #0
ARM GAS  /tmp/ccCATllF.s 			page 107


 3690 11ba BFF6B8AD 		bge	.L323
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3691              		.loc 2 793 14 view .LVU1063
 3692 11be 4D4F     		ldr	r7, .L342+4
 3693 11c0 4FF0FF3E 		mov	lr, #-1
 3694              	.L138:
 3695              	.LVL405:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3696              		.loc 2 796 5 is_stmt 1 view .LVU1064
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3697              		.loc 2 796 19 is_stmt 0 view .LVU1065
 3698 11c4 D917     		asrs	r1, r3, #31
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3699              		.loc 2 796 31 view .LVU1066
 3700 11c6 0E01     		lsls	r6, r1, #4
 3701 11c8 1C01     		lsls	r4, r3, #4
 3702 11ca 46EA1375 		orr	r5, r6, r3, lsr #28
 3703 11ce E41A     		subs	r4, r4, r3
 3704 11d0 65EB0105 		sbc	r5, r5, r1
 3705 11d4 EE00     		lsls	r6, r5, #3
 3706 11d6 46EA5476 		orr	r6, r6, r4, lsr #29
 3707 11da 4FEAC40C 		lsl	ip, r4, #3
 3708 11de 3546     		mov	r5, r6
 3709 11e0 1CEB0304 		adds	r4, ip, r3
 3710 11e4 41EB0505 		adc	r5, r1, r5
 3711 11e8 2419     		adds	r4, r4, r4
 3712 11ea 6D41     		adcs	r5, r5, r5
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3713              		.loc 2 796 10 view .LVU1067
 3714 11ec E119     		adds	r1, r4, r7
 3715 11ee 3891     		str	r1, [sp, #224]
 3716 11f0 45EB0E01 		adc	r1, r5, lr
 3717 11f4 3991     		str	r1, [sp, #228]
 3718              	.LVL406:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3719              		.loc 2 800 5 is_stmt 1 view .LVU1068
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3720              		.loc 2 800 29 is_stmt 0 view .LVU1069
 3721 11f6 DDE93845 		ldrd	r4, [sp, #224]
 3722 11fa 2146     		mov	r1, r4
 3723 11fc 2846     		mov	r0, r5
 3724 11fe 002C     		cmp	r4, #0
 3725 1200 75F10006 		sbcs	r6, r5, #0
 3726 1204 FFF698AD 		blt	.L324
 3727              	.L139:
 3728 1208 C90F     		lsrs	r1, r1, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3729              		.loc 2 800 12 view .LVU1070
 3730 120a 41EA4001 		orr	r1, r1, r0, lsl #1
 3731              	.LVL407:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3732              		.loc 2 802 5 is_stmt 1 view .LVU1071
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3733              		.loc 2 802 8 is_stmt 0 view .LVU1072
 3734 120e F22B     		cmp	r3, #242
 3735 1210 3FF49AAD 		beq	.L325
 3736              	.LVL408:
ARM GAS  /tmp/ccCATllF.s 			page 108


 3737              	.L140:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3738              		.loc 2 806 5 is_stmt 1 view .LVU1073
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3739              		.loc 2 806 5 is_stmt 0 view .LVU1074
 3740              	.LBE318:
 3741              	.LBE332:
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3742              		.loc 2 1078 5 view .LVU1075
 3743 1214 1140     		ands	r1, r1, r2
 3744 1216 23EA0202 		bic	r2, r3, r2
 3745              	.LVL409:
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3746              		.loc 2 1078 5 view .LVU1076
 3747 121a 4A40     		eors	r2, r2, r1
 3748              	.LVL410:
1082:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 3749              		.loc 2 1082 5 is_stmt 1 view .LVU1077
1082:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 3750              		.loc 2 1082 12 is_stmt 0 view .LVU1078
 3751 121c B9F1000F 		cmp	r9, #0
 3752 1220 7FF499AD 		bne	.L230
 3753 1224 4FF0FF30 		mov	r0, #-1
 3754              	.L141:
 3755              	.LVL411:
1083:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3756              		.loc 2 1083 5 is_stmt 1 view .LVU1079
1083:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3757              		.loc 2 1083 12 is_stmt 0 view .LVU1080
 3758 1228 20F00041 		bic	r1, r0, #-2147483648
 3759 122c C043     		mvns	r0, r0
 3760              	.LVL412:
1083:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3761              		.loc 2 1083 12 view .LVU1081
 3762 122e 1040     		ands	r0, r0, r2
 3763              	.LVL413:
1083:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3764              		.loc 2 1083 12 view .LVU1082
 3765 1230 4140     		eors	r1, r1, r0
 3766              	.LVL414:
1083:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3767              		.loc 2 1083 12 view .LVU1083
 3768              	.LBE333:
 3769              	.LBE341:
 3770              	.LBB342:
 3771              	.LBI334:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3772              		.loc 2 785 30 is_stmt 1 view .LVU1084
 3773              	.LBB336:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 3774              		.loc 2 787 5 view .LVU1085
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3775              		.loc 2 789 5 view .LVU1086
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3776              		.loc 2 791 5 view .LVU1087
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3777              		.loc 2 791 9 is_stmt 0 view .LVU1088
ARM GAS  /tmp/ccCATllF.s 			page 109


 3778 1232 CB0F     		lsrs	r3, r1, #31
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3779              		.loc 2 791 8 view .LVU1089
 3780 1234 B3EBD87F 		cmp	r3, r8, lsr #31
 3781 1238 3FF48FAD 		beq	.L326
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3782              		.loc 2 793 14 view .LVU1090
 3783 123c 2D48     		ldr	r0, .L342+4
 3784 123e 4FF0FF34 		mov	r4, #-1
 3785              	.L142:
 3786              	.LVL415:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3787              		.loc 2 796 5 is_stmt 1 view .LVU1091
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3788              		.loc 2 796 31 is_stmt 0 view .LVU1092
 3789 1242 4246     		mov	r2, r8
 3790 1244 D317     		asrs	r3, r2, #31
 3791 1246 01FB03F5 		mul	r5, r1, r3
 3792 124a CB17     		asrs	r3, r1, #31
 3793 124c 08FB0355 		mla	r5, r8, r3, r5
 3794 1250 A1FB0823 		umull	r2, r3, r1, r8
 3795 1254 2B44     		add	r3, r3, r5
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3796              		.loc 2 796 10 view .LVU1093
 3797 1256 1018     		adds	r0, r2, r0
 3798              	.LVL416:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3799              		.loc 2 796 10 view .LVU1094
 3800 1258 2090     		str	r0, [sp, #128]
 3801 125a 6341     		adcs	r3, r3, r4
 3802 125c 2193     		str	r3, [sp, #132]
 3803              	.LVL417:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3804              		.loc 2 800 5 is_stmt 1 view .LVU1095
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3805              		.loc 2 800 29 is_stmt 0 view .LVU1096
 3806 125e DDE92045 		ldrd	r4, [sp, #128]
 3807 1262 2246     		mov	r2, r4
 3808 1264 2846     		mov	r0, r5
 3809 1266 002C     		cmp	r4, #0
 3810 1268 75F10003 		sbcs	r3, r5, #0
 3811 126c FFF679AD 		blt	.L327
 3812              	.L143:
 3813 1270 D30F     		lsrs	r3, r2, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3814              		.loc 2 800 12 view .LVU1097
 3815 1272 43EA4003 		orr	r3, r3, r0, lsl #1
 3816              	.LVL418:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3817              		.loc 2 802 5 is_stmt 1 view .LVU1098
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3818              		.loc 2 802 8 is_stmt 0 view .LVU1099
 3819 1276 8845     		cmp	r8, r1
 3820 1278 3FF47BAD 		beq	.L328
 3821              	.LVL419:
 3822              	.L144:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
ARM GAS  /tmp/ccCATllF.s 			page 110


 3823              		.loc 2 806 5 is_stmt 1 view .LVU1100
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3824              		.loc 2 806 5 is_stmt 0 view .LVU1101
 3825              	.LBE336:
 3826              	.LBE342:
 3827              	.LBB343:
 3828              	.LBI337:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3829              		.loc 2 850 30 is_stmt 1 view .LVU1102
 3830              	.LBB339:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 3831              		.loc 2 852 5 view .LVU1103
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 3832              		.loc 2 853 5 view .LVU1104
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 3833              		.loc 2 853 39 is_stmt 0 view .LVU1105
 3834 127c 0122     		movs	r2, #1
 3835 127e 3D98     		ldr	r0, [sp, #244]
 3836 1280 8240     		lsls	r2, r2, r0
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 3837              		.loc 2 853 19 view .LVU1106
 3838 1282 013A     		subs	r2, r2, #1
 3839              	.LVL420:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3840              		.loc 2 854 5 is_stmt 1 view .LVU1107
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3841              		.loc 2 854 13 is_stmt 0 view .LVU1108
 3842 1284 02EA0301 		and	r1, r2, r3
 3843              	.LVL421:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3844              		.loc 2 857 5 is_stmt 1 view .LVU1109
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 3845              		.loc 2 860 5 view .LVU1110
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 3846              		.loc 2 860 13 is_stmt 0 view .LVU1111
 3847 1288 5210     		asrs	r2, r2, #1
 3848              	.LVL422:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3849              		.loc 2 861 5 is_stmt 1 view .LVU1112
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3850              		.loc 2 861 8 is_stmt 0 view .LVU1113
 3851 128a 0341     		asrs	r3, r3, r0
 3852              	.LVL423:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3853              		.loc 2 861 8 view .LVU1114
 3854 128c 3FF578AD 		bmi	.L329
 3855              	.L145:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3856              		.loc 2 865 5 is_stmt 1 view .LVU1115
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3857              		.loc 2 865 8 is_stmt 0 view .LVU1116
 3858 1290 9142     		cmp	r1, r2
 3859 1292 00DD     		ble	.L146
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3860              		.loc 2 867 9 is_stmt 1 view .LVU1117
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3861              		.loc 2 867 15 is_stmt 0 view .LVU1118
ARM GAS  /tmp/ccCATllF.s 			page 111


 3862 1294 0133     		adds	r3, r3, #1
 3863              	.LVL424:
 3864              	.L146:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3865              		.loc 2 870 5 is_stmt 1 view .LVU1119
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3866              		.loc 2 870 5 is_stmt 0 view .LVU1120
 3867              	.LBE339:
 3868              	.LBE343:
 3869              		.loc 1 90 17 is_stmt 1 view .LVU1121
 3870              		.loc 1 90 31 is_stmt 0 view .LVU1122
 3871 1296 002B     		cmp	r3, #0
 3872 1298 7FF774AD 		ble	.L233
 3873              		.loc 1 90 31 discriminator 1 view .LVU1123
 3874 129c FE2B     		cmp	r3, #254
 3875 129e 01DC     		bgt	.L234
 3876              		.loc 1 90 31 discriminator 3 view .LVU1124
 3877 12a0 DBB2     		uxtb	r3, r3
 3878              	.LVL425:
 3879              		.loc 1 90 31 discriminator 3 view .LVU1125
 3880 12a2 70E5     		b	.L147
 3881              	.LVL426:
 3882              	.L234:
 3883              		.loc 1 90 31 view .LVU1126
 3884 12a4 FF23     		movs	r3, #255
 3885              	.LVL427:
 3886              		.loc 1 90 31 view .LVU1127
 3887 12a6 6EE5     		b	.L147
 3888              	.LVL428:
 3889              	.L95:
 3890              		.loc 1 90 31 view .LVU1128
 3891              	.LBE344:
  91:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****             }
  92:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****             else
  93:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****             {
  94:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****                 output[col] = 0;
 3892              		.loc 1 94 17 is_stmt 1 view .LVU1129
 3893              		.loc 1 94 29 is_stmt 0 view .LVU1130
 3894 12a8 0023     		movs	r3, #0
 3895 12aa 5C9A     		ldr	r2, [sp, #368]
 3896 12ac 02F80A30 		strb	r3, [r2, r10]
 3897 12b0 6CE5     		b	.L148
 3898              	.LVL429:
 3899              	.L291:
  95:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****             }
  96:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         }
  97:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         input += row_size;
 3900              		.loc 1 97 9 is_stmt 1 discriminator 2 view .LVU1131
 3901              		.loc 1 97 15 is_stmt 0 discriminator 2 view .LVU1132
 3902 12b2 049A     		ldr	r2, [sp, #16]
 3903 12b4 1146     		mov	r1, r2
 3904 12b6 1944     		add	r1, r1, r3
 3905 12b8 0491     		str	r1, [sp, #16]
 3906              	.LVL430:
  98:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         output += row_size;
 3907              		.loc 1 98 9 is_stmt 1 discriminator 2 view .LVU1133
 3908              		.loc 1 98 16 is_stmt 0 discriminator 2 view .LVU1134
ARM GAS  /tmp/ccCATllF.s 			page 112


 3909 12ba 5C9A     		ldr	r2, [sp, #368]
 3910 12bc 1A44     		add	r2, r2, r3
 3911 12be 5C92     		str	r2, [sp, #368]
 3912              	.LVL431:
 3913              		.loc 1 98 16 discriminator 2 view .LVU1135
 3914              	.LBE150:
  57:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****     {
 3915              		.loc 1 57 43 is_stmt 1 discriminator 2 view .LVU1136
 3916 12c0 4E9B     		ldr	r3, [sp, #312]
 3917 12c2 0133     		adds	r3, r3, #1
 3918 12c4 4E93     		str	r3, [sp, #312]
 3919              	.LVL432:
 3920              	.L2:
  57:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****     {
 3921              		.loc 1 57 23 discriminator 1 view .LVU1137
  57:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****     {
 3922              		.loc 1 57 5 is_stmt 0 discriminator 1 view .LVU1138
 3923 12c6 4E9B     		ldr	r3, [sp, #312]
 3924 12c8 4F9A     		ldr	r2, [sp, #316]
 3925 12ca 9342     		cmp	r3, r2
 3926 12cc 0CDA     		bge	.L330
 3927              	.LBB345:
  60:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c **** 
 3928              		.loc 1 60 9 is_stmt 1 view .LVU1139
  60:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c **** 
 3929              		.loc 1 60 17 is_stmt 0 view .LVU1140
 3930 12ce 049C     		ldr	r4, [sp, #16]
 3931 12d0 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 3932              	.LVL433:
  62:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         {
 3933              		.loc 1 62 9 is_stmt 1 view .LVU1141
  62:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         {
 3934              		.loc 1 62 18 is_stmt 0 view .LVU1142
 3935 12d2 0123     		movs	r3, #1
 3936 12d4 0198     		ldr	r0, [sp, #4]
 3937              	.LVL434:
 3938              	.L3:
  62:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         {
 3939              		.loc 1 62 23 is_stmt 1 discriminator 1 view .LVU1143
  62:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         {
 3940              		.loc 1 62 9 is_stmt 0 discriminator 1 view .LVU1144
 3941 12d6 8342     		cmp	r3, r0
 3942 12d8 BEF69EAE 		bge	.L331
  64:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         }
 3943              		.loc 1 64 13 is_stmt 1 discriminator 3 view .LVU1145
  64:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         }
 3944              		.loc 1 64 19 is_stmt 0 discriminator 3 view .LVU1146
 3945 12dc E15C     		ldrb	r1, [r4, r3]	@ zero_extendqisi2
  64:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         }
 3946              		.loc 1 64 17 discriminator 3 view .LVU1147
 3947 12de 8A42     		cmp	r2, r1
 3948 12e0 38BF     		it	cc
 3949 12e2 0A46     		movcc	r2, r1
 3950              	.LVL435:
  62:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         {
 3951              		.loc 1 62 39 is_stmt 1 discriminator 3 view .LVU1148
 3952 12e4 0133     		adds	r3, r3, #1
ARM GAS  /tmp/ccCATllF.s 			page 113


 3953              	.LVL436:
  62:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         {
 3954              		.loc 1 62 39 is_stmt 0 discriminator 3 view .LVU1149
 3955 12e6 F6E7     		b	.L3
 3956              	.LVL437:
 3957              	.L330:
  62:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****         {
 3958              		.loc 1 62 39 discriminator 3 view .LVU1150
 3959              	.LBE345:
  99:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c ****     }
 100:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_softmax_u8.c **** }
 3960              		.loc 1 100 1 view .LVU1151
 3961 12e8 51B0     		add	sp, sp, #324
 3962              	.LCFI2:
 3963              		.cfi_def_cfa_offset 36
 3964              		@ sp needed
 3965 12ea BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 3966              	.LVL438:
 3967              	.L343:
 3968              		.loc 1 100 1 view .LVU1152
 3969 12ee 00BF     		.align	2
 3970              	.L342:
 3971 12f0 11FE0A00 		.word	720401
 3972 12f4 010000C0 		.word	-1073741823
 3973              		.cfi_endproc
 3974              	.LFE47:
 3976              		.text
 3977              	.Letext0:
 3978              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 3979              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 3980              		.file 6 "/usr/include/newlib/sys/_types.h"
 3981              		.file 7 "/usr/include/newlib/sys/reent.h"
 3982              		.file 8 "/usr/include/newlib/sys/lock.h"
ARM GAS  /tmp/ccCATllF.s 			page 114


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_softmax_u8.c
     /tmp/ccCATllF.s:18     .text.arm_softmax_u8:0000000000000000 $t
     /tmp/ccCATllF.s:26     .text.arm_softmax_u8:0000000000000000 arm_softmax_u8
     /tmp/ccCATllF.s:1206   .text.arm_softmax_u8:0000000000000594 $d
     /tmp/ccCATllF.s:1222   .text.arm_softmax_u8:00000000000005b4 $t
     /tmp/ccCATllF.s:1427   .text.arm_softmax_u8:00000000000006b4 $d
     /tmp/ccCATllF.s:1432   .text.arm_softmax_u8:00000000000006bc $t
     /tmp/ccCATllF.s:2220   .text.arm_softmax_u8:0000000000000aa8 $d
     /tmp/ccCATllF.s:2225   .text.arm_softmax_u8:0000000000000ab0 $t
     /tmp/ccCATllF.s:3585   .text.arm_softmax_u8:000000000000112c $d
     /tmp/ccCATllF.s:3601   .text.arm_softmax_u8:000000000000114c $t
     /tmp/ccCATllF.s:3971   .text.arm_softmax_u8:00000000000012f0 $d

NO UNDEFINED SYMBOLS
