<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='wb_vga.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: wb_vga
    <br/>
    Created: Sep 25, 2001
    <br/>
    Updated: Oct 15, 2001
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Video controller
    
    <br/>
    Language:
    
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: Yes
    <br/>
    License:
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     Wishbone Monitor Controller is a set of freely available VHDL cores. It contains a central building block containing the basic functionality. It can then be sorrounded by various helper functions to add functionality. The central core comprises of a sync generator, a pixel data generator, a memory interface and a CPU interface. It is specificly designed for slow 8-bit systems (although CPU interface size can be set) with no high needs about a display. It is also designed to be simple and small (cheap). The target is the whole design to be well fit in an Altera ACEX 1k30 device which is available for around 10USD.
    </p>
   </div>
   <div id="d_Individual module decriptions">
    <h2>
     
     
     Individual module decriptions
    </h2>
    <p id="p_Individual module decriptions">
     Building blocks
     <ul>
      <li>
       
        Central core
       
      </li>
      <li>
       
        Palette RAM module
       
      </li>
      <li>
       
        Accelerator
       
      </li>
      <li>
       
        Mouse sprite module
       
      </li>
     </ul>
     Sampe configurations
     <ul>
      <li>
       
        VGA chip
       
      </li>
      <li>
       
        Accelerated VGA core
       
      </li>
     </ul>
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     For a fast breafing here are the main design goals and features of the various modules:
     <br/>
     - Highly customizable sync generation with polarity control
     <br/>
     - Capable of driving EGA/VGA/Hercules/CGA monitors
     <br/>
     - Multi-scan support for low resolution modes
     <br/>
     - Internal memory for multi-scan, for even less memory accesses
     <br/>
     - FIFO de-coupled memory interface and pixel output circuit
     <br/>
     - Wisbone pixel memory interface
     <br/>
     - 16-bit pixel memory support (later parametrizable)
     <br/>
     - Programmable color depth (1,2,4,8 bits per pixel)
     <br/>
     - ~80Mhz pixel clock (wish)
     <br/>
     - Standard parametrizable Wishbone CPU bus interface
     <br/>
     - Syncron internal structure
     <br/>
     - Fully synthesizable (using Leonardo Spectrum)
     <br/>
     - Palette support (3x5 bits plus key bit in each entry)
     <br/>
     - Accelerator functions for common display operations
     <br/>
     - Mouse cursor support if it fits to the chip (wish)
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - Central core implemented
     <br/>
     - Palette and Accelerator implemented
     <br/>
     - Cores compile under ActiveHDL and Leonardo Spectrum
     <br/>
     - Cores simulate well (some more validation still needed)
     <br/>
     - All functionality fits into a 1k30 chip
     <br/>
     - Synthesized central core works as expected but max. clock rate is ~60MHz
     <br/>
     - When all function synthesized max. clock rate is ~35MHz :-(((
    </p>
   </div>
   <div id="d_ToDo">
    <h2>
     
     
     ToDo
    </h2>
    <p id="p_ToDo">
     - More simulation to proove all core functionality
     <br/>
     - Port to other (Xilinx Spartan-II) FPGA architectures
     <br/>
     - Optimize design to encrease clock speed
     <br/>
     - Implement Mouse sprite block
     <br/>
     - More sample applications (complete designs)
     <br/>
     - Sample programs
     <br/>
     - Parametrizable pixel memory interface
     <br/>
     - Generic version for fixed configuration (even much smaller)
     <br/>
     - LCD support (??)
     <br/>
     - high-color support (??)
     <br/>
     - Develop a target board and try the core in real
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
