Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Jun 11 21:35:40 2023
| Host         : LAPTOP-S3V8H1S3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NanoProcessor_timing_summary_routed.rpt -pb NanoProcessor_timing_summary_routed.pb -rpx NanoProcessor_timing_summary_routed.rpx -warn_on_violation
| Design       : NanoProcessor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: MUX_8W_4B_A/RegOut_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUX_8W_4B_A/RegOut_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUX_8W_4B_A/RegOut_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUX_8W_4B_A/RegOut_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Program_Counter/D_FF0/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Program_Counter/D_FF1/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Program_Counter/D_FF2/Q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Register_bank/R1/Q_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Register_bank/R1/Q_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Register_bank/R1/Q_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Register_bank/R1/Q_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Register_bank/R2/Q_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Register_bank/R2/Q_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Register_bank/R2/Q_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Register_bank/R2/Q_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Register_bank/R7/Q_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Register_bank/R7/Q_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Register_bank/R7/Q_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Register_bank/R7/Q_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Slow_Clk_0/Clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.436        0.000                      0                   65        0.260        0.000                      0                   65        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.436        0.000                      0                   65        0.260        0.000                      0                   65        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.890ns (22.306%)  route 3.100ns (77.694%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.809     6.469    Slow_Clk_0/count[28]
    SLICE_X61Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  Slow_Clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.994    Slow_Clk_0/count[31]_i_8_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.118 f  Slow_Clk_0/count[31]_i_4/O
                         net (fo=3, routed)           0.833     7.951    Slow_Clk_0/count[31]_i_4_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.075 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          1.056     9.131    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X60Y16         FDRE                                         r  Slow_Clk_0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.511    14.852    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y16         FDRE                                         r  Slow_Clk_0/count_reg[1]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X60Y16         FDRE (Setup_fdre_C_R)       -0.524    14.567    Slow_Clk_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.890ns (22.306%)  route 3.100ns (77.694%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.809     6.469    Slow_Clk_0/count[28]
    SLICE_X61Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  Slow_Clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.994    Slow_Clk_0/count[31]_i_8_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.118 f  Slow_Clk_0/count[31]_i_4/O
                         net (fo=3, routed)           0.833     7.951    Slow_Clk_0/count[31]_i_4_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.075 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          1.056     9.131    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X60Y16         FDRE                                         r  Slow_Clk_0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.511    14.852    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y16         FDRE                                         r  Slow_Clk_0/count_reg[2]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X60Y16         FDRE (Setup_fdre_C_R)       -0.524    14.567    Slow_Clk_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.890ns (22.306%)  route 3.100ns (77.694%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.809     6.469    Slow_Clk_0/count[28]
    SLICE_X61Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  Slow_Clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.994    Slow_Clk_0/count[31]_i_8_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.118 f  Slow_Clk_0/count[31]_i_4/O
                         net (fo=3, routed)           0.833     7.951    Slow_Clk_0/count[31]_i_4_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.075 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          1.056     9.131    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X60Y16         FDRE                                         r  Slow_Clk_0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.511    14.852    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y16         FDRE                                         r  Slow_Clk_0/count_reg[3]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X60Y16         FDRE (Setup_fdre_C_R)       -0.524    14.567    Slow_Clk_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.890ns (22.306%)  route 3.100ns (77.694%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.809     6.469    Slow_Clk_0/count[28]
    SLICE_X61Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  Slow_Clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.994    Slow_Clk_0/count[31]_i_8_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.118 f  Slow_Clk_0/count[31]_i_4/O
                         net (fo=3, routed)           0.833     7.951    Slow_Clk_0/count[31]_i_4_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.075 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          1.056     9.131    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X60Y16         FDRE                                         r  Slow_Clk_0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.511    14.852    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y16         FDRE                                         r  Slow_Clk_0/count_reg[4]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X60Y16         FDRE (Setup_fdre_C_R)       -0.524    14.567    Slow_Clk_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.890ns (22.833%)  route 3.008ns (77.167%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.809     6.469    Slow_Clk_0/count[28]
    SLICE_X61Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  Slow_Clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.994    Slow_Clk_0/count[31]_i_8_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.118 f  Slow_Clk_0/count[31]_i_4/O
                         net (fo=3, routed)           0.833     7.951    Slow_Clk_0/count[31]_i_4_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.075 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.964     9.039    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X60Y17         FDRE                                         r  Slow_Clk_0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.510    14.851    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  Slow_Clk_0/count_reg[5]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y17         FDRE (Setup_fdre_C_R)       -0.524    14.566    Slow_Clk_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.890ns (22.833%)  route 3.008ns (77.167%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.809     6.469    Slow_Clk_0/count[28]
    SLICE_X61Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  Slow_Clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.994    Slow_Clk_0/count[31]_i_8_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.118 f  Slow_Clk_0/count[31]_i_4/O
                         net (fo=3, routed)           0.833     7.951    Slow_Clk_0/count[31]_i_4_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.075 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.964     9.039    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X60Y17         FDRE                                         r  Slow_Clk_0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.510    14.851    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  Slow_Clk_0/count_reg[6]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y17         FDRE (Setup_fdre_C_R)       -0.524    14.566    Slow_Clk_0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.890ns (22.833%)  route 3.008ns (77.167%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.809     6.469    Slow_Clk_0/count[28]
    SLICE_X61Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  Slow_Clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.994    Slow_Clk_0/count[31]_i_8_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.118 f  Slow_Clk_0/count[31]_i_4/O
                         net (fo=3, routed)           0.833     7.951    Slow_Clk_0/count[31]_i_4_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.075 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.964     9.039    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X60Y17         FDRE                                         r  Slow_Clk_0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.510    14.851    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  Slow_Clk_0/count_reg[7]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y17         FDRE (Setup_fdre_C_R)       -0.524    14.566    Slow_Clk_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.890ns (22.833%)  route 3.008ns (77.167%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.809     6.469    Slow_Clk_0/count[28]
    SLICE_X61Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  Slow_Clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.994    Slow_Clk_0/count[31]_i_8_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.118 f  Slow_Clk_0/count[31]_i_4/O
                         net (fo=3, routed)           0.833     7.951    Slow_Clk_0/count[31]_i_4_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.075 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.964     9.039    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X60Y17         FDRE                                         r  Slow_Clk_0/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.510    14.851    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  Slow_Clk_0/count_reg[8]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y17         FDRE (Setup_fdre_C_R)       -0.524    14.566    Slow_Clk_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.890ns (24.004%)  route 2.818ns (75.996%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.809     6.469    Slow_Clk_0/count[28]
    SLICE_X61Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  Slow_Clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.994    Slow_Clk_0/count[31]_i_8_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.118 f  Slow_Clk_0/count[31]_i_4/O
                         net (fo=3, routed)           0.833     7.951    Slow_Clk_0/count[31]_i_4_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.075 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.774     8.849    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  Slow_Clk_0/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.506    14.847    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  Slow_Clk_0/count_reg[21]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDRE (Setup_fdre_C_R)       -0.524    14.562    Slow_Clk_0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.890ns (24.004%)  route 2.818ns (75.996%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.809     6.469    Slow_Clk_0/count[28]
    SLICE_X61Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  Slow_Clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.994    Slow_Clk_0/count[31]_i_8_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.118 f  Slow_Clk_0/count[31]_i_4/O
                         net (fo=3, routed)           0.833     7.951    Slow_Clk_0/count[31]_i_4_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.075 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.774     8.849    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  Slow_Clk_0/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.506    14.847    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  Slow_Clk_0/count_reg[22]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDRE (Setup_fdre_C_R)       -0.524    14.562    Slow_Clk_0/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  5.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.299ns (73.104%)  route 0.110ns (26.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  Slow_Clk_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Slow_Clk_0/count_reg[0]/Q
                         net (fo=3, routed)           0.110     1.722    Slow_Clk_0/count[0]
    SLICE_X60Y16         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.880 r  Slow_Clk_0/count0_carry/O[0]
                         net (fo=1, routed)           0.000     1.880    Slow_Clk_0/count0_carry_n_7
    SLICE_X60Y16         FDRE                                         r  Slow_Clk_0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.984    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y16         FDRE                                         r  Slow_Clk_0/count_reg[1]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X60Y16         FDRE (Hold_fdre_C_D)         0.134     1.620    Slow_Clk_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.468    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  Slow_Clk_0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  Slow_Clk_0/count_reg[19]/Q
                         net (fo=2, routed)           0.125     1.758    Slow_Clk_0/count[19]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  Slow_Clk_0/count0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.868    Slow_Clk_0/count0_carry__3_n_5
    SLICE_X60Y20         FDRE                                         r  Slow_Clk_0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.853     1.980    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  Slow_Clk_0/count_reg[19]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.134     1.602    Slow_Clk_0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  Slow_Clk_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  Slow_Clk_0/count_reg[7]/Q
                         net (fo=2, routed)           0.125     1.761    Slow_Clk_0/count[7]
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  Slow_Clk_0/count0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.871    Slow_Clk_0/count0_carry__0_n_5
    SLICE_X60Y17         FDRE                                         r  Slow_Clk_0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.983    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  Slow_Clk_0/count_reg[7]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.134     1.605    Slow_Clk_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.582     1.465    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  Slow_Clk_0/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  Slow_Clk_0/count_reg[31]/Q
                         net (fo=2, routed)           0.125     1.755    Slow_Clk_0/count[31]
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  Slow_Clk_0/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.865    Slow_Clk_0/count0_carry__6_n_5
    SLICE_X60Y23         FDRE                                         r  Slow_Clk_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.849     1.976    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  Slow_Clk_0/count_reg[31]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y23         FDRE (Hold_fdre_C_D)         0.134     1.599    Slow_Clk_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.472    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y16         FDRE                                         r  Slow_Clk_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  Slow_Clk_0/count_reg[3]/Q
                         net (fo=2, routed)           0.127     1.763    Slow_Clk_0/count[3]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  Slow_Clk_0/count0_carry/O[2]
                         net (fo=1, routed)           0.000     1.873    Slow_Clk_0/count0_carry_n_5
    SLICE_X60Y16         FDRE                                         r  Slow_Clk_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.984    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y16         FDRE                                         r  Slow_Clk_0/count_reg[3]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X60Y16         FDRE (Hold_fdre_C_D)         0.134     1.606    Slow_Clk_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.325ns (74.712%)  route 0.110ns (25.288%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  Slow_Clk_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Slow_Clk_0/count_reg[0]/Q
                         net (fo=3, routed)           0.110     1.722    Slow_Clk_0/count[0]
    SLICE_X60Y16         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     1.906 r  Slow_Clk_0/count0_carry/O[1]
                         net (fo=1, routed)           0.000     1.906    Slow_Clk_0/count0_carry_n_6
    SLICE_X60Y16         FDRE                                         r  Slow_Clk_0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.984    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y16         FDRE                                         r  Slow_Clk_0/count_reg[2]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X60Y16         FDRE (Hold_fdre_C_D)         0.134     1.620    Slow_Clk_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Slow_Clk_0/Clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/Clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.140%)  route 0.193ns (50.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.468    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  Slow_Clk_0/Clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Slow_Clk_0/Clk_out_reg/Q
                         net (fo=20, routed)          0.193     1.802    Slow_Clk_0/CLK
    SLICE_X61Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.847 r  Slow_Clk_0/Clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.847    Slow_Clk_0/Clk_out_i_1_n_0
    SLICE_X61Y20         FDRE                                         r  Slow_Clk_0/Clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.853     1.980    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  Slow_Clk_0/Clk_out_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.091     1.559    Slow_Clk_0/Clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.337ns (75.391%)  route 0.110ns (24.609%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  Slow_Clk_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Slow_Clk_0/count_reg[0]/Q
                         net (fo=3, routed)           0.110     1.722    Slow_Clk_0/count[0]
    SLICE_X60Y16         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.196     1.918 r  Slow_Clk_0/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.918    Slow_Clk_0/count0_carry_n_4
    SLICE_X60Y16         FDRE                                         r  Slow_Clk_0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.984    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y16         FDRE                                         r  Slow_Clk_0/count_reg[4]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X60Y16         FDRE (Hold_fdre_C_D)         0.134     1.620    Slow_Clk_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  Slow_Clk_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  Slow_Clk_0/count_reg[7]/Q
                         net (fo=2, routed)           0.125     1.761    Slow_Clk_0/count[7]
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.907 r  Slow_Clk_0/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.907    Slow_Clk_0/count0_carry__0_n_4
    SLICE_X60Y17         FDRE                                         r  Slow_Clk_0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.983    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  Slow_Clk_0/count_reg[8]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.134     1.605    Slow_Clk_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.468    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  Slow_Clk_0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  Slow_Clk_0/count_reg[19]/Q
                         net (fo=2, routed)           0.125     1.758    Slow_Clk_0/count[19]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.904 r  Slow_Clk_0/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.904    Slow_Clk_0/count0_carry__3_n_4
    SLICE_X60Y20         FDRE                                         r  Slow_Clk_0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.853     1.980    Slow_Clk_0/CLK_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  Slow_Clk_0/count_reg[20]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.134     1.602    Slow_Clk_0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y20   Slow_Clk_0/Clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y20   Slow_Clk_0/clk_status_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y17   Slow_Clk_0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   Slow_Clk_0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   Slow_Clk_0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   Slow_Clk_0/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   Slow_Clk_0/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   Slow_Clk_0/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   Slow_Clk_0/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   Slow_Clk_0/Clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   Slow_Clk_0/clk_status_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   Slow_Clk_0/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   Slow_Clk_0/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   Slow_Clk_0/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   Slow_Clk_0/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   Slow_Clk_0/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   Slow_Clk_0/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   Slow_Clk_0/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   Slow_Clk_0/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   Slow_Clk_0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   Slow_Clk_0/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   Slow_Clk_0/count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   Slow_Clk_0/count_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   Slow_Clk_0/count_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   Slow_Clk_0/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   Slow_Clk_0/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   Slow_Clk_0/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   Slow_Clk_0/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   Slow_Clk_0/count_reg[31]/C



