<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FPGA LIBrary: FIFO Entity  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">FPGA LIBrary
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Generics">Generics</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Use Clauses">Use Clauses</a>  </div>
  <div class="headertitle">
<div class="title">FIFO Entity Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>A <a class="el" href="classFIFO.html" title="A FIFO which could be configured as synchronous or asynchronous. In synchronous mode, the clock in both sides, write and read, must be the same. In asynchronous mode, the clocks can be unrelated and so extra resources for CDC are employed. There are full, almost full and overflow indications in the Write side and valid, empty, almost empty and underflow indications in the Read side. The almost empty and full indications can be configured by generics, as the offset to reach empty and full respectively. ">FIFO</a> which could be configured as synchronous or asynchronous. In synchronous mode, the clock in both sides, write and read, must be the same. In asynchronous mode, the clocks can be unrelated and so extra resources for CDC are employed. There are full, almost full and overflow indications in the Write side and valid, empty, almost empty and underflow indications in the Read side. The almost empty and full indications can be configured by generics, as the offset to reach empty and full respectively.  
 <a href="classFIFO.html#details">More...</a></p>
<div class="dynheader">
Inheritance diagram for FIFO:</div>
<div class="dyncontent">
<div class="center"><img src="classFIFO__inherit__graph.png" border="0" usemap="#FIFO_inherit__map" alt="Inheritance graph"/></div>
<map name="FIFO_inherit__map" id="FIFO_inherit__map">
<area shape="rect" id="node2" href="classSimpleDualPortRAM.html" title="SimpleDualPortRAM" alt="" coords="5,80,156,107"/>
<area shape="rect" id="node3" href="classGray__Sync.html" title="Gray_Sync(2)" alt="" coords="181,80,290,107"/>
<area shape="rect" id="node4" href="classFFchain.html" title="FFchain" alt="" coords="200,5,271,32"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classFIFO_1_1RTL.html">RTL</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architecture definition of the <a class="el" href="classFIFO.html" title="A FIFO which could be configured as synchronous or asynchronous. In synchronous mode, the clock in both sides, write and read, must be the same. In asynchronous mode, the clocks can be unrelated and so extra resources for CDC are employed. There are full, almost full and overflow indications in the Write side and valid, empty, almost empty and underflow indications in the Read side. The almost empty and full indications can be configured by generics, as the offset to reach empty and full respectively. ">FIFO</a>.  <a href="classFIFO_1_1RTL.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:ae4f03c286607f3181e16b9aa12d0c6d4"><td class="memItemLeft" align="right" valign="top"><a id="ae4f03c286607f3181e16b9aa12d0c6d4"></a>
<a class="el" href="classFIFO.html#ae4f03c286607f3181e16b9aa12d0c6d4">IEEE</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memitem:a4518b072fa8e8fa5d16e60ba6ea85acb"><td class="memItemLeft" align="right" valign="top"><a id="a4518b072fa8e8fa5d16e60ba6ea85acb"></a>
<a class="el" href="classFIFO.html#a4518b072fa8e8fa5d16e60ba6ea85acb">FPGALIB</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a id="acd03516902501cd1c7296a98e22c6fcb"></a>
<a class="el" href="classFIFO.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a2edc34402b573437d5f25fa90ba4013e"><td class="memItemLeft" align="right" valign="top"><a id="a2edc34402b573437d5f25fa90ba4013e"></a>
<a class="el" href="classFIFO.html#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:ad2574ae5be1b0b94513c9dd43dbb9a7a"><td class="memItemLeft" align="right" valign="top"><a id="ad2574ae5be1b0b94513c9dd43dbb9a7a"></a>
<a class="el" href="classFIFO.html#ad2574ae5be1b0b94513c9dd43dbb9a7a">MEMS</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a08213b723e5c215cdee47b70d8542e46"><td class="memItemLeft" align="right" valign="top"><a id="a08213b723e5c215cdee47b70d8542e46"></a>
<a class="el" href="classFIFO.html#a08213b723e5c215cdee47b70d8542e46">Numeric</a>&#160;</td><td class="memItemRight" valign="bottom">   <b>Package</b><em><a class="el" href="classNumeric.html"> &lt;Numeric&gt;</a></td></tr>
<tr class="memitem:a480e7bc88ccaaee71a1c737afd2052b0"><td class="memItemLeft" align="right" valign="top"><a id="a480e7bc88ccaaee71a1c737afd2052b0"></a>
<a class="el" href="classFIFO.html#a480e7bc88ccaaee71a1c737afd2052b0">Sync</a>&#160;</td><td class="memItemRight" valign="bottom">   <b>Package</b><em><a class="el" href="classSync.html"> &lt;Sync&gt;</a></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:a69419f271ad5336e4724721f082b5b48"><td class="memItemLeft" align="right" valign="top"><a id="a69419f271ad5336e4724721f082b5b48"></a>
<a class="el" href="classFIFO.html#a69419f271ad5336e4724721f082b5b48">DWIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="vhdlchar">positive</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a69419f271ad5336e4724721f082b5b48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data width (bits) <br /></td></tr>
<tr class="memitem:a56ad93b4eb2816ce202bdadd54933ba3"><td class="memItemLeft" align="right" valign="top"><a id="a56ad93b4eb2816ce202bdadd54933ba3"></a>
<a class="el" href="classFIFO.html#a56ad93b4eb2816ce202bdadd54933ba3">DEPTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="vhdlchar">positive</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a56ad93b4eb2816ce202bdadd54933ba3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer memory depth (even) <br /></td></tr>
<tr class="memitem:a6422cbf16bcd529993eb7ddee7e66cc5"><td class="memItemLeft" align="right" valign="top"><a id="a6422cbf16bcd529993eb7ddee7e66cc5"></a>
<a class="el" href="classFIFO.html#a6422cbf16bcd529993eb7ddee7e66cc5">OUTREG</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="vhdlchar">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">FALSE</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a6422cbf16bcd529993eb7ddee7e66cc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optional Output Register. <br /></td></tr>
<tr class="memitem:a92e6d98a26f11e91bb03b5068def4c15"><td class="memItemLeft" align="right" valign="top"><a id="a92e6d98a26f11e91bb03b5068def4c15"></a>
<a class="el" href="classFIFO.html#a92e6d98a26f11e91bb03b5068def4c15">AFULLOFFSET</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="vhdlchar">positive</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a92e6d98a26f11e91bb03b5068def4c15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Almost FULL OFFSET. <br /></td></tr>
<tr class="memitem:a84aca70a240036ff68d34c85b68085b6"><td class="memItemLeft" align="right" valign="top"><a id="a84aca70a240036ff68d34c85b68085b6"></a>
<a class="el" href="classFIFO.html#a84aca70a240036ff68d34c85b68085b6">AEMPTYOFFSET</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="vhdlchar">positive</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a84aca70a240036ff68d34c85b68085b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Almost EMPTY OFFSET. <br /></td></tr>
<tr class="memitem:a5972a20239c7d5777efc3b6e6c0343ee"><td class="memItemLeft" align="right" valign="top"><a id="a5972a20239c7d5777efc3b6e6c0343ee"></a>
<a class="el" href="classFIFO.html#a5972a20239c7d5777efc3b6e6c0343ee">ASYNC</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="vhdlchar">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TRUE</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a5972a20239c7d5777efc3b6e6c0343ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Asynchronous <a class="el" href="classFIFO.html" title="A FIFO which could be configured as synchronous or asynchronous. In synchronous mode, the clock in both sides, write and read, must be the same. In asynchronous mode, the clocks can be unrelated and so extra resources for CDC are employed. There are full, almost full and overflow indications in the Write side and valid, empty, almost empty and underflow indications in the Read side. The almost empty and full indications can be configured by generics, as the offset to reach empty and full respectively. ">FIFO</a>. <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:aa17f6b34a4b3c45e0a1478467af8264b"><td class="memItemLeft" align="right" valign="top"><a id="aa17f6b34a4b3c45e0a1478467af8264b"></a>
<a class="el" href="classFIFO.html#aa17f6b34a4b3c45e0a1478467af8264b">wclk_i</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa17f6b34a4b3c45e0a1478467af8264b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write <a class="el" href="classClock.html">Clock</a>. <br /></td></tr>
<tr class="memitem:a0ad0e12fd7d69e4a8790f6e7f7dd469c"><td class="memItemLeft" align="right" valign="top"><a id="a0ad0e12fd7d69e4a8790f6e7f7dd469c"></a>
<a class="el" href="classFIFO.html#a0ad0e12fd7d69e4a8790f6e7f7dd469c">wrst_i</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a0ad0e12fd7d69e4a8790f6e7f7dd469c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Reset. <br /></td></tr>
<tr class="memitem:a3aa2456a9eba2609083dfaa16b48dd75"><td class="memItemLeft" align="right" valign="top"><a id="a3aa2456a9eba2609083dfaa16b48dd75"></a>
<a class="el" href="classFIFO.html#a3aa2456a9eba2609083dfaa16b48dd75">wen_i</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3aa2456a9eba2609083dfaa16b48dd75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Enable. <br /></td></tr>
<tr class="memitem:a159546755b49ad181354bc5830da9360"><td class="memItemLeft" align="right" valign="top"><a id="a159546755b49ad181354bc5830da9360"></a>
<a class="el" href="classFIFO.html#a159546755b49ad181354bc5830da9360">data_i</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classFIFO.html#a69419f271ad5336e4724721f082b5b48">DWIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a159546755b49ad181354bc5830da9360"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Input. <br /></td></tr>
<tr class="memitem:a5819bc5248469d6d87513015c689c0bf"><td class="memItemLeft" align="right" valign="top"><a id="a5819bc5248469d6d87513015c689c0bf"></a>
<a class="el" href="classFIFO.html#a5819bc5248469d6d87513015c689c0bf">full_o</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a5819bc5248469d6d87513015c689c0bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Full Flag. <br /></td></tr>
<tr class="memitem:a35b9264ef4136c70d5cbb4269aa6881e"><td class="memItemLeft" align="right" valign="top"><a id="a35b9264ef4136c70d5cbb4269aa6881e"></a>
<a class="el" href="classFIFO.html#a35b9264ef4136c70d5cbb4269aa6881e">afull_o</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a35b9264ef4136c70d5cbb4269aa6881e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Almost Full Flag. <br /></td></tr>
<tr class="memitem:a7771d7a30216542931475a12593b972c"><td class="memItemLeft" align="right" valign="top"><a id="a7771d7a30216542931475a12593b972c"></a>
<a class="el" href="classFIFO.html#a7771d7a30216542931475a12593b972c">overflow_o</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7771d7a30216542931475a12593b972c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overflow Flag. <br /></td></tr>
<tr class="memitem:a72feebed517f08812e623421ab8807ec"><td class="memItemLeft" align="right" valign="top"><a id="a72feebed517f08812e623421ab8807ec"></a>
<a class="el" href="classFIFO.html#a72feebed517f08812e623421ab8807ec">rclk_i</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a72feebed517f08812e623421ab8807ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read <a class="el" href="classClock.html">Clock</a>. <br /></td></tr>
<tr class="memitem:a883f133efaa779a1ca17fa3869b6e400"><td class="memItemLeft" align="right" valign="top"><a id="a883f133efaa779a1ca17fa3869b6e400"></a>
<a class="el" href="classFIFO.html#a883f133efaa779a1ca17fa3869b6e400">rrst_i</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a883f133efaa779a1ca17fa3869b6e400"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Reset. <br /></td></tr>
<tr class="memitem:af02ac5d0edb2cbfbeea2efdb787dfee3"><td class="memItemLeft" align="right" valign="top"><a id="af02ac5d0edb2cbfbeea2efdb787dfee3"></a>
<a class="el" href="classFIFO.html#af02ac5d0edb2cbfbeea2efdb787dfee3">ren_i</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af02ac5d0edb2cbfbeea2efdb787dfee3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read enable. <br /></td></tr>
<tr class="memitem:a594c3151e80413a87a2acbe0380e983e"><td class="memItemLeft" align="right" valign="top"><a id="a594c3151e80413a87a2acbe0380e983e"></a>
<a class="el" href="classFIFO.html#a594c3151e80413a87a2acbe0380e983e">data_o</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classFIFO.html#a69419f271ad5336e4724721f082b5b48">DWIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a594c3151e80413a87a2acbe0380e983e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Output. <br /></td></tr>
<tr class="memitem:a3819b1acbbd8bc0d111492d389cce4e3"><td class="memItemLeft" align="right" valign="top"><a id="a3819b1acbbd8bc0d111492d389cce4e3"></a>
<a class="el" href="classFIFO.html#a3819b1acbbd8bc0d111492d389cce4e3">empty_o</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3819b1acbbd8bc0d111492d389cce4e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Empty flag. <br /></td></tr>
<tr class="memitem:a9ca43879e3ad0ebbd29b3353e02efa35"><td class="memItemLeft" align="right" valign="top"><a id="a9ca43879e3ad0ebbd29b3353e02efa35"></a>
<a class="el" href="classFIFO.html#a9ca43879e3ad0ebbd29b3353e02efa35">aempty_o</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a9ca43879e3ad0ebbd29b3353e02efa35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Almost Empty flag. <br /></td></tr>
<tr class="memitem:a47d6639fceade5765d9442018aa9c807"><td class="memItemLeft" align="right" valign="top"><a id="a47d6639fceade5765d9442018aa9c807"></a>
<a class="el" href="classFIFO.html#a47d6639fceade5765d9442018aa9c807">underflow_o</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a47d6639fceade5765d9442018aa9c807"><td class="mdescLeft">&#160;</td><td class="mdescRight">Underflow Flag. <br /></td></tr>
<tr class="memitem:a7ca7e4788de9738e3e5553f60a1e0e2e"><td class="memItemLeft" align="right" valign="top"><a id="a7ca7e4788de9738e3e5553f60a1e0e2e"></a>
<a class="el" href="classFIFO.html#a7ca7e4788de9738e3e5553f60a1e0e2e">valid_o</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7ca7e4788de9738e3e5553f60a1e0e2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Valid. <br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>A <a class="el" href="classFIFO.html" title="A FIFO which could be configured as synchronous or asynchronous. In synchronous mode, the clock in both sides, write and read, must be the same. In asynchronous mode, the clocks can be unrelated and so extra resources for CDC are employed. There are full, almost full and overflow indications in the Write side and valid, empty, almost empty and underflow indications in the Read side. The almost empty and full indications can be configured by generics, as the offset to reach empty and full respectively. ">FIFO</a> which could be configured as synchronous or asynchronous. In synchronous mode, the clock in both sides, write and read, must be the same. In asynchronous mode, the clocks can be unrelated and so extra resources for CDC are employed. There are full, almost full and overflow indications in the Write side and valid, empty, almost empty and underflow indications in the Read side. The almost empty and full indications can be configured by generics, as the offset to reach empty and full respectively. </p>
</div><hr/>The documentation for this class was generated from the following file:<ul>
<li>vhdl/mems/FIFO.vhdl</li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
