Classic Timing Analyzer report for ProjetoSD
Fri Nov 02 19:18:10 2018
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 10.709 ns   ; C[1] ; S[0] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+--------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To   ;
+-------+-------------------+-----------------+--------+------+
; N/A   ; None              ; 10.709 ns       ; C[1]   ; S[0] ;
; N/A   ; None              ; 10.204 ns       ; C[1]   ; S[1] ;
; N/A   ; None              ; 9.854 ns        ; C[1]   ; S[3] ;
; N/A   ; None              ; 9.724 ns        ; C[0]   ; S[0] ;
; N/A   ; None              ; 9.715 ns        ; C[1]   ; S[2] ;
; N/A   ; None              ; 9.510 ns        ; IN1[3] ; S[0] ;
; N/A   ; None              ; 9.226 ns        ; C[0]   ; S[1] ;
; N/A   ; None              ; 9.201 ns        ; C[2]   ; S[0] ;
; N/A   ; None              ; 9.196 ns        ; IN8[2] ; S[1] ;
; N/A   ; None              ; 9.192 ns        ; IN4[2] ; S[1] ;
; N/A   ; None              ; 9.138 ns        ; IN2[3] ; S[0] ;
; N/A   ; None              ; 9.108 ns        ; IN2[2] ; S[1] ;
; N/A   ; None              ; 9.040 ns        ; IN5[3] ; S[0] ;
; N/A   ; None              ; 8.959 ns        ; IN6[1] ; S[2] ;
; N/A   ; None              ; 8.799 ns        ; IN5[0] ; S[3] ;
; N/A   ; None              ; 8.726 ns        ; C[0]   ; S[2] ;
; N/A   ; None              ; 8.703 ns        ; C[2]   ; S[1] ;
; N/A   ; None              ; 8.663 ns        ; IN3[2] ; S[1] ;
; N/A   ; None              ; 8.616 ns        ; IN5[2] ; S[1] ;
; N/A   ; None              ; 8.609 ns        ; IN4[0] ; S[3] ;
; N/A   ; None              ; 8.572 ns        ; C[2]   ; S[3] ;
; N/A   ; None              ; 8.508 ns        ; IN4[1] ; S[2] ;
; N/A   ; None              ; 8.506 ns        ; IN6[0] ; S[3] ;
; N/A   ; None              ; 8.505 ns        ; IN1[1] ; S[2] ;
; N/A   ; None              ; 8.442 ns        ; IN7[2] ; S[1] ;
; N/A   ; None              ; 8.405 ns        ; C[2]   ; S[2] ;
; N/A   ; None              ; 8.369 ns        ; IN6[3] ; S[0] ;
; N/A   ; None              ; 8.354 ns        ; IN1[2] ; S[1] ;
; N/A   ; None              ; 8.270 ns        ; IN8[3] ; S[0] ;
; N/A   ; None              ; 8.260 ns        ; IN8[0] ; S[3] ;
; N/A   ; None              ; 8.227 ns        ; IN7[3] ; S[0] ;
; N/A   ; None              ; 8.198 ns        ; IN7[0] ; S[3] ;
; N/A   ; None              ; 8.118 ns        ; IN6[2] ; S[1] ;
; N/A   ; None              ; 8.108 ns        ; C[0]   ; S[3] ;
; N/A   ; None              ; 8.021 ns        ; IN5[1] ; S[2] ;
; N/A   ; None              ; 8.011 ns        ; IN3[3] ; S[0] ;
; N/A   ; None              ; 7.999 ns        ; IN3[1] ; S[2] ;
; N/A   ; None              ; 7.990 ns        ; IN3[0] ; S[3] ;
; N/A   ; None              ; 7.980 ns        ; IN7[1] ; S[2] ;
; N/A   ; None              ; 7.965 ns        ; IN4[3] ; S[0] ;
; N/A   ; None              ; 7.836 ns        ; IN8[1] ; S[2] ;
; N/A   ; None              ; 7.685 ns        ; IN1[0] ; S[3] ;
; N/A   ; None              ; 7.655 ns        ; IN2[0] ; S[3] ;
; N/A   ; None              ; 7.575 ns        ; IN2[1] ; S[2] ;
+-------+-------------------+-----------------+--------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Nov 02 19:18:10 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoSD -c ProjetoSD --timing_analysis_only
Info: Longest tpd from source pin "C[1]" to destination pin "S[0]" is 10.709 ns
    Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T9; Fanout = 15; PIN Node = 'C[1]'
    Info: 2: + IC(5.354 ns) + CELL(0.366 ns) = 6.537 ns; Loc. = LCCOMB_X15_Y26_N24; Fanout = 1; COMB Node = 'inst22[0]~11'
    Info: 3: + IC(1.113 ns) + CELL(0.154 ns) = 7.804 ns; Loc. = LCCOMB_X31_Y26_N10; Fanout = 1; COMB Node = 'inst22[0]~15'
    Info: 4: + IC(0.761 ns) + CELL(2.144 ns) = 10.709 ns; Loc. = PIN_E3; Fanout = 0; PIN Node = 'S[0]'
    Info: Total cell delay = 3.481 ns ( 32.51 % )
    Info: Total interconnect delay = 7.228 ns ( 67.49 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 212 megabytes
    Info: Processing ended: Fri Nov 02 19:18:11 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


