#-----------------------------------------------------------
# Vivado v2024.2.1 (64-bit)
# SW Build 5266912 on Sun Dec 15 09:03:31 MST 2024
# IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
# SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
# Start of session at: Mon Jan 20 22:11:55 2025
# Process ID         : 638343
# Current directory  : /home/dart/vhdl_training/practical_12/practical_12.runs/impl_1
# Command line       : vivado -log toplevel.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source toplevel.tcl -notrace
# Log file           : /home/dart/vhdl_training/practical_12/practical_12.runs/impl_1/toplevel.vdi
# Journal file       : /home/dart/vhdl_training/practical_12/practical_12.runs/impl_1/vivado.jou
# Running On         : localhost.localdomain
# Platform           : unknown
# Operating System   : unknown
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-1235U
# CPU Frequency      : 2899.970 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 12
# Host memory        : 7674 MB
# Swap memory        : 8078 MB
# Total Virtual      : 15752 MB
# Available Virtual  : 5444 MB
#-----------------------------------------------------------
source toplevel.tcl -notrace
Command: link_design -top toplevel -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1729.137 ; gain = 0.000 ; free physical = 1525 ; free virtual = 4897
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[0]'. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[0]'. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched '<myHeir/myNet>'. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:305]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc:305]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/dart/vhdl_training/practical_12/practical_12.srcs/constrs_1/imports/common/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.758 ; gain = 0.000 ; free physical = 1436 ; free virtual = 4808
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 17 Warnings, 17 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2045.094 ; gain = 94.398 ; free physical = 1344 ; free virtual = 4717

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1aea3f87c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2480.016 ; gain = 434.922 ; free physical = 996 ; free virtual = 4371

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1aea3f87c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.852 ; gain = 0.000 ; free physical = 666 ; free virtual = 4040

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1aea3f87c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.852 ; gain = 0.000 ; free physical = 666 ; free virtual = 4040
Phase 1 Initialization | Checksum: 1aea3f87c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.852 ; gain = 0.000 ; free physical = 666 ; free virtual = 4040

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1aea3f87c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2823.852 ; gain = 0.000 ; free physical = 666 ; free virtual = 4041

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1aea3f87c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2823.852 ; gain = 0.000 ; free physical = 666 ; free virtual = 4041
Phase 2 Timer Update And Timing Data Collection | Checksum: 1aea3f87c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2823.852 ; gain = 0.000 ; free physical = 666 ; free virtual = 4041

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1aea3f87c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2823.852 ; gain = 0.000 ; free physical = 666 ; free virtual = 4041
Retarget | Checksum: 1aea3f87c
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1aea3f87c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2823.852 ; gain = 0.000 ; free physical = 666 ; free virtual = 4041
Constant propagation | Checksum: 1aea3f87c
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.852 ; gain = 0.000 ; free physical = 666 ; free virtual = 4041
Phase 5 Sweep | Checksum: 1aea3f87c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2823.852 ; gain = 0.000 ; free physical = 666 ; free virtual = 4041
Sweep | Checksum: 1aea3f87c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1aea3f87c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2855.867 ; gain = 32.016 ; free physical = 666 ; free virtual = 4041
BUFG optimization | Checksum: 1aea3f87c
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1aea3f87c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2855.867 ; gain = 32.016 ; free physical = 666 ; free virtual = 4041
Shift Register Optimization | Checksum: 1aea3f87c
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1aea3f87c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2855.867 ; gain = 32.016 ; free physical = 666 ; free virtual = 4041
Post Processing Netlist | Checksum: 1aea3f87c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1aea3f87c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2855.867 ; gain = 32.016 ; free physical = 666 ; free virtual = 4041

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2855.867 ; gain = 0.000 ; free physical = 666 ; free virtual = 4041
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1aea3f87c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2855.867 ; gain = 32.016 ; free physical = 666 ; free virtual = 4041
Phase 9 Finalization | Checksum: 1aea3f87c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2855.867 ; gain = 32.016 ; free physical = 666 ; free virtual = 4041
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1aea3f87c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2855.867 ; gain = 32.016 ; free physical = 666 ; free virtual = 4041

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1aea3f87c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.867 ; gain = 0.000 ; free physical = 666 ; free virtual = 4041

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1aea3f87c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.867 ; gain = 0.000 ; free physical = 666 ; free virtual = 4041

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.867 ; gain = 0.000 ; free physical = 666 ; free virtual = 4041
Ending Netlist Obfuscation Task | Checksum: 1aea3f87c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.867 ; gain = 0.000 ; free physical = 666 ; free virtual = 4041
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 17 Warnings, 17 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2855.867 ; gain = 905.172 ; free physical = 666 ; free virtual = 4041
INFO: [Vivado 12-24828] Executing command : report_drc -file toplevel_drc_opted.rpt -pb toplevel_drc_opted.pb -rpx toplevel_drc_opted.rpx
Command: report_drc -file toplevel_drc_opted.rpt -pb toplevel_drc_opted.pb -rpx toplevel_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dart/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/dart/vhdl_training/practical_12/practical_12.runs/impl_1/toplevel_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.867 ; gain = 0.000 ; free physical = 642 ; free virtual = 4016
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.867 ; gain = 0.000 ; free physical = 642 ; free virtual = 4016
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.867 ; gain = 0.000 ; free physical = 642 ; free virtual = 4016
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2855.867 ; gain = 0.000 ; free physical = 642 ; free virtual = 4016
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.867 ; gain = 0.000 ; free physical = 642 ; free virtual = 4016
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.867 ; gain = 0.000 ; free physical = 642 ; free virtual = 4017
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2855.867 ; gain = 0.000 ; free physical = 642 ; free virtual = 4017
INFO: [Common 17-1381] The checkpoint '/home/dart/vhdl_training/practical_12/practical_12.runs/impl_1/toplevel_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2883.070 ; gain = 0.000 ; free physical = 609 ; free virtual = 3984
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a910d50d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2883.070 ; gain = 0.000 ; free physical = 609 ; free virtual = 3984
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2883.070 ; gain = 0.000 ; free physical = 609 ; free virtual = 3984

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d86da897

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2883.070 ; gain = 0.000 ; free physical = 599 ; free virtual = 3974

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 29d5ef58a

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 601 ; free virtual = 3976

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 29d5ef58a

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 601 ; free virtual = 3976
Phase 1 Placer Initialization | Checksum: 29d5ef58a

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 601 ; free virtual = 3976

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e96bf7df

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 595 ; free virtual = 3970

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2ce3e4ef4

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 600 ; free virtual = 3975

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2ce3e4ef4

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 600 ; free virtual = 3975

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 284aff73a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 639 ; free virtual = 4014

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 284aff73a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 640 ; free virtual = 4014

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.113 ; gain = 0.000 ; free physical = 640 ; free virtual = 4014

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 284aff73a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 640 ; free virtual = 4014
Phase 2.5 Global Place Phase2 | Checksum: 22e86c1c5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 645 ; free virtual = 4019
Phase 2 Global Placement | Checksum: 22e86c1c5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 645 ; free virtual = 4019

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 237efeef7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 644 ; free virtual = 4019

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20dd33fcd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 647 ; free virtual = 4022

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 28e4cc754

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 647 ; free virtual = 4022

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e4c92cfb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 647 ; free virtual = 4022

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 299ea0c5a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 645 ; free virtual = 4020

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 299ea0c5a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 645 ; free virtual = 4020

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2f266a2a1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 645 ; free virtual = 4020
Phase 3 Detail Placement | Checksum: 2f266a2a1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 645 ; free virtual = 4020

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 31522a320

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.612 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1af594966

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2922.113 ; gain = 0.000 ; free physical = 645 ; free virtual = 4020
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 24ae51560

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2922.113 ; gain = 0.000 ; free physical = 645 ; free virtual = 4020
Phase 4.1.1.1 BUFG Insertion | Checksum: 31522a320

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 645 ; free virtual = 4020

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.612. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2d2b2e506

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 645 ; free virtual = 4020

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 645 ; free virtual = 4020
Phase 4.1 Post Commit Optimization | Checksum: 2d2b2e506

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 645 ; free virtual = 4020

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2d2b2e506

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 645 ; free virtual = 4020

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2d2b2e506

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 645 ; free virtual = 4020
Phase 4.3 Placer Reporting | Checksum: 2d2b2e506

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 645 ; free virtual = 4020

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.113 ; gain = 0.000 ; free physical = 645 ; free virtual = 4020

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 645 ; free virtual = 4020
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2830c847f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 645 ; free virtual = 4020
Ending Placer Task | Checksum: 1f5ab916a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2922.113 ; gain = 39.043 ; free physical = 645 ; free virtual = 4020
63 Infos, 17 Warnings, 17 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.113 ; gain = 0.000 ; free physical = 644 ; free virtual = 4019
INFO: [Vivado 12-24828] Executing command : report_utilization -file toplevel_utilization_placed.rpt -pb toplevel_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file toplevel_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2922.113 ; gain = 0.000 ; free physical = 644 ; free virtual = 4019
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.113 ; gain = 0.000 ; free physical = 643 ; free virtual = 4018
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2922.113 ; gain = 0.000 ; free physical = 642 ; free virtual = 4017
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.113 ; gain = 0.000 ; free physical = 642 ; free virtual = 4017
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2922.113 ; gain = 0.000 ; free physical = 642 ; free virtual = 4017
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2922.113 ; gain = 0.000 ; free physical = 642 ; free virtual = 4017
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.113 ; gain = 0.000 ; free physical = 642 ; free virtual = 4018
Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2922.113 ; gain = 0.000 ; free physical = 642 ; free virtual = 4018
INFO: [Common 17-1381] The checkpoint '/home/dart/vhdl_training/practical_12/practical_12.runs/impl_1/toplevel_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2922.113 ; gain = 0.000 ; free physical = 626 ; free virtual = 4002
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 7.612 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 17 Warnings, 17 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.113 ; gain = 0.000 ; free physical = 618 ; free virtual = 3994
Wrote PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2922.113 ; gain = 0.000 ; free physical = 607 ; free virtual = 3983
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.113 ; gain = 0.000 ; free physical = 607 ; free virtual = 3983
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2922.113 ; gain = 0.000 ; free physical = 606 ; free virtual = 3982
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.113 ; gain = 0.000 ; free physical = 606 ; free virtual = 3982
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.113 ; gain = 0.000 ; free physical = 606 ; free virtual = 3982
Write Physdb Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2922.113 ; gain = 0.000 ; free physical = 606 ; free virtual = 3982
INFO: [Common 17-1381] The checkpoint '/home/dart/vhdl_training/practical_12/practical_12.runs/impl_1/toplevel_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cadb20d2 ConstDB: 0 ShapeSum: 8a4f1441 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: bec9058 | NumContArr: cf93c7c7 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 260d24d59

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3011.918 ; gain = 89.805 ; free physical = 458 ; free virtual = 3830

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 260d24d59

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3011.918 ; gain = 89.805 ; free physical = 458 ; free virtual = 3829

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 260d24d59

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3011.918 ; gain = 89.805 ; free physical = 458 ; free virtual = 3829
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 152ae8eca

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3036.918 ; gain = 114.805 ; free physical = 433 ; free virtual = 3805
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.566  | TNS=0.000  | WHS=-0.051 | THS=-0.212 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0216854 %
  Global Horizontal Routing Utilization  = 0.0274597 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 298
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 294
  Number of Partially Routed Nets     = 4
  Number of Node Overlaps             = 56

Phase 2 Router Initialization | Checksum: 12806f33b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3036.918 ; gain = 114.805 ; free physical = 429 ; free virtual = 3800

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 12806f33b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3036.918 ; gain = 114.805 ; free physical = 429 ; free virtual = 3800

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1c04e000c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3036.918 ; gain = 114.805 ; free physical = 428 ; free virtual = 3800
Phase 4 Initial Routing | Checksum: 1c04e000c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3036.918 ; gain = 114.805 ; free physical = 428 ; free virtual = 3800

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.937  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1f38c86c0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3036.918 ; gain = 114.805 ; free physical = 428 ; free virtual = 3800
Phase 5 Rip-up And Reroute | Checksum: 1f38c86c0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3036.918 ; gain = 114.805 ; free physical = 428 ; free virtual = 3800

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1f38c86c0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3036.918 ; gain = 114.805 ; free physical = 428 ; free virtual = 3800

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1f38c86c0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3036.918 ; gain = 114.805 ; free physical = 428 ; free virtual = 3800
Phase 6 Delay and Skew Optimization | Checksum: 1f38c86c0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3036.918 ; gain = 114.805 ; free physical = 428 ; free virtual = 3800

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.016  | TNS=0.000  | WHS=0.236  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 27cdd507c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3036.918 ; gain = 114.805 ; free physical = 428 ; free virtual = 3800
Phase 7 Post Hold Fix | Checksum: 27cdd507c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3036.918 ; gain = 114.805 ; free physical = 428 ; free virtual = 3800

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.127721 %
  Global Horizontal Routing Utilization  = 0.15708 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 27cdd507c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3036.918 ; gain = 114.805 ; free physical = 428 ; free virtual = 3800

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 27cdd507c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3036.918 ; gain = 114.805 ; free physical = 428 ; free virtual = 3800

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2e74fd227

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3036.918 ; gain = 114.805 ; free physical = 428 ; free virtual = 3800

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2e74fd227

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3036.918 ; gain = 114.805 ; free physical = 428 ; free virtual = 3800

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.016  | TNS=0.000  | WHS=0.236  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2e74fd227

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3036.918 ; gain = 114.805 ; free physical = 428 ; free virtual = 3800
Total Elapsed time in route_design: 11 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: e2ae7763

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3036.918 ; gain = 114.805 ; free physical = 428 ; free virtual = 3800
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: e2ae7763

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3036.918 ; gain = 114.805 ; free physical = 428 ; free virtual = 3800

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 17 Warnings, 17 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3036.918 ; gain = 114.805 ; free physical = 428 ; free virtual = 3800
INFO: [Vivado 12-24828] Executing command : report_drc -file toplevel_drc_routed.rpt -pb toplevel_drc_routed.pb -rpx toplevel_drc_routed.rpx
Command: report_drc -file toplevel_drc_routed.rpt -pb toplevel_drc_routed.pb -rpx toplevel_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/dart/vhdl_training/practical_12/practical_12.runs/impl_1/toplevel_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file toplevel_methodology_drc_routed.rpt -pb toplevel_methodology_drc_routed.pb -rpx toplevel_methodology_drc_routed.rpx
Command: report_methodology -file toplevel_methodology_drc_routed.rpt -pb toplevel_methodology_drc_routed.pb -rpx toplevel_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/dart/vhdl_training/practical_12/practical_12.runs/impl_1/toplevel_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file toplevel_route_status.rpt -pb toplevel_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file toplevel_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file toplevel_bus_skew_routed.rpt -pb toplevel_bus_skew_routed.pb -rpx toplevel_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file toplevel_power_routed.rpt -pb toplevel_power_summary_routed.pb -rpx toplevel_power_routed.rpx
Command: report_power -file toplevel_power_routed.rpt -pb toplevel_power_summary_routed.pb -rpx toplevel_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
105 Infos, 17 Warnings, 17 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file toplevel_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3201.293 ; gain = 0.000 ; free physical = 330 ; free virtual = 3702
Wrote PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3201.293 ; gain = 0.000 ; free physical = 329 ; free virtual = 3701
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3201.293 ; gain = 0.000 ; free physical = 329 ; free virtual = 3701
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3201.293 ; gain = 0.000 ; free physical = 329 ; free virtual = 3702
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3201.293 ; gain = 0.000 ; free physical = 329 ; free virtual = 3702
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3201.293 ; gain = 0.000 ; free physical = 328 ; free virtual = 3701
Write Physdb Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3201.293 ; gain = 0.000 ; free physical = 328 ; free virtual = 3701
INFO: [Common 17-1381] The checkpoint '/home/dart/vhdl_training/practical_12/practical_12.runs/impl_1/toplevel_routed.dcp' has been generated.
Command: write_bitstream -force toplevel.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./toplevel.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 17 Warnings, 17 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 3438.684 ; gain = 237.391 ; free physical = 140 ; free virtual = 3426
INFO: [Common 17-206] Exiting Vivado at Mon Jan 20 22:12:45 2025...
